<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Referência ao ficheiro io_qspi.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Referência ao ficheiro io_qspi.h</div></div>
</div><!--header-->
<div class="contents">

<p><a href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h_source.html">Ir para o código fonte deste ficheiro.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a84606b1f118e5c6d9c9042f39be4b832" id="r_a84606b1f118e5c6d9c9042f39be4b832"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84606b1f118e5c6d9c9042f39be4b832">IO_QSPI_DORMANT_WAKE_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a84606b1f118e5c6d9c9042f39be4b832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f9eb88451925a2b882b70b2cce28c2d" id="r_a2f9eb88451925a2b882b70b2cce28c2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f9eb88451925a2b882b70b2cce28c2d">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2f9eb88451925a2b882b70b2cce28c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5642ef77bbebc2efeaa9cb165ddec655" id="r_a5642ef77bbebc2efeaa9cb165ddec655"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5642ef77bbebc2efeaa9cb165ddec655">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a5642ef77bbebc2efeaa9cb165ddec655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22832a75fb751fc85f123e93d5f32b4" id="r_ab22832a75fb751fc85f123e93d5f32b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22832a75fb751fc85f123e93d5f32b4">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ab22832a75fb751fc85f123e93d5f32b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a2a70946b9f25312cae77836de643e" id="r_a92a2a70946b9f25312cae77836de643e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92a2a70946b9f25312cae77836de643e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a92a2a70946b9f25312cae77836de643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b157dcd27cb8473cc875de340fc6e2" id="r_a87b157dcd27cb8473cc875de340fc6e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87b157dcd27cb8473cc875de340fc6e2">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a87b157dcd27cb8473cc875de340fc6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0797fd656cb52a06b9c720e4129e4d80" id="r_a0797fd656cb52a06b9c720e4129e4d80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0797fd656cb52a06b9c720e4129e4d80">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0797fd656cb52a06b9c720e4129e4d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a036acc4f792b173c606b829b67e705ff" id="r_a036acc4f792b173c606b829b67e705ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a036acc4f792b173c606b829b67e705ff">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a036acc4f792b173c606b829b67e705ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa654ff1984ec446774b60dde9d956f6e" id="r_aa654ff1984ec446774b60dde9d956f6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa654ff1984ec446774b60dde9d956f6e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa654ff1984ec446774b60dde9d956f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67aaf0b73b3b412224ef3969bf2e6bd2" id="r_a67aaf0b73b3b412224ef3969bf2e6bd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67aaf0b73b3b412224ef3969bf2e6bd2">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a67aaf0b73b3b412224ef3969bf2e6bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f3039f3c072b7ff42d53838a397355d" id="r_a1f3039f3c072b7ff42d53838a397355d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f3039f3c072b7ff42d53838a397355d">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1f3039f3c072b7ff42d53838a397355d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1feed9209f4f916dce30004379b221" id="r_a9d1feed9209f4f916dce30004379b221"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d1feed9209f4f916dce30004379b221">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d1feed9209f4f916dce30004379b221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03f617c72c7de6193c8f26093907c8ca" id="r_a03f617c72c7de6193c8f26093907c8ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03f617c72c7de6193c8f26093907c8ca">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a03f617c72c7de6193c8f26093907c8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e1dbcad17b2eb5db3136095fd64b5a9" id="r_a8e1dbcad17b2eb5db3136095fd64b5a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e1dbcad17b2eb5db3136095fd64b5a9">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a8e1dbcad17b2eb5db3136095fd64b5a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3357afca1e95d735fb242fd3e925ec" id="r_a4c3357afca1e95d735fb242fd3e925ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c3357afca1e95d735fb242fd3e925ec">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a4c3357afca1e95d735fb242fd3e925ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a573f58bdaa12d393d744faf90b0af269" id="r_a573f58bdaa12d393d744faf90b0af269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a573f58bdaa12d393d744faf90b0af269">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a573f58bdaa12d393d744faf90b0af269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedbb2ba0f135856324279ad41e21b9e" id="r_aaedbb2ba0f135856324279ad41e21b9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaedbb2ba0f135856324279ad41e21b9e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaedbb2ba0f135856324279ad41e21b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9c4f9745e229923fa5175547ef22745" id="r_ae9c4f9745e229923fa5175547ef22745"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9c4f9745e229923fa5175547ef22745">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae9c4f9745e229923fa5175547ef22745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5bbccf320eac7d711a5b3c99c4af467" id="r_aa5bbccf320eac7d711a5b3c99c4af467"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5bbccf320eac7d711a5b3c99c4af467">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa5bbccf320eac7d711a5b3c99c4af467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27873f3a817fea054da1f777e590860f" id="r_a27873f3a817fea054da1f777e590860f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27873f3a817fea054da1f777e590860f">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a27873f3a817fea054da1f777e590860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3db2908c825d1cd6a6efd3bc1a5a9cf" id="r_aa3db2908c825d1cd6a6efd3bc1a5a9cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3db2908c825d1cd6a6efd3bc1a5a9cf">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3db2908c825d1cd6a6efd3bc1a5a9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3a6f3de5f5d6008649d3088aaa51af" id="r_abc3a6f3de5f5d6008649d3088aaa51af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc3a6f3de5f5d6008649d3088aaa51af">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abc3a6f3de5f5d6008649d3088aaa51af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc8ef82abd5d7674e81db62d045b7fc" id="r_a5fc8ef82abd5d7674e81db62d045b7fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fc8ef82abd5d7674e81db62d045b7fc">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a5fc8ef82abd5d7674e81db62d045b7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7676a547d6724df2f26d44ce3d0efea" id="r_ae7676a547d6724df2f26d44ce3d0efea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7676a547d6724df2f26d44ce3d0efea">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ae7676a547d6724df2f26d44ce3d0efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0354a44a251f4b9ce89ea70a0fba89d8" id="r_a0354a44a251f4b9ce89ea70a0fba89d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0354a44a251f4b9ce89ea70a0fba89d8">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a0354a44a251f4b9ce89ea70a0fba89d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa31af03a7bd6ed1aadecf24607cc52" id="r_acfa31af03a7bd6ed1aadecf24607cc52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfa31af03a7bd6ed1aadecf24607cc52">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acfa31af03a7bd6ed1aadecf24607cc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdce0b772611ec96c7f4a2bc2e58e8cf" id="r_acdce0b772611ec96c7f4a2bc2e58e8cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdce0b772611ec96c7f4a2bc2e58e8cf">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acdce0b772611ec96c7f4a2bc2e58e8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05f06a657a2a04d10e4d358bc1ed5304" id="r_a05f06a657a2a04d10e4d358bc1ed5304"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a05f06a657a2a04d10e4d358bc1ed5304">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a05f06a657a2a04d10e4d358bc1ed5304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b025f20f2c914aaca498ca45af1030e" id="r_a4b025f20f2c914aaca498ca45af1030e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b025f20f2c914aaca498ca45af1030e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a4b025f20f2c914aaca498ca45af1030e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b2d1da173d58cc97b2d0ce3c4633046" id="r_a1b2d1da173d58cc97b2d0ce3c4633046"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b2d1da173d58cc97b2d0ce3c4633046">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a1b2d1da173d58cc97b2d0ce3c4633046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bb56a0f314feb987cd3c5b2c190a07" id="r_a71bb56a0f314feb987cd3c5b2c190a07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71bb56a0f314feb987cd3c5b2c190a07">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a71bb56a0f314feb987cd3c5b2c190a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff11442a817448d8473c66a3761aa74" id="r_acff11442a817448d8473c66a3761aa74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acff11442a817448d8473c66a3761aa74">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acff11442a817448d8473c66a3761aa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c7ad36a13d869017ef57b1f365952a7" id="r_a4c7ad36a13d869017ef57b1f365952a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c7ad36a13d869017ef57b1f365952a7">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a4c7ad36a13d869017ef57b1f365952a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc5904a8b5735c58e4bb06d6c716c63" id="r_accc5904a8b5735c58e4bb06d6c716c63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc5904a8b5735c58e4bb06d6c716c63">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:accc5904a8b5735c58e4bb06d6c716c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af46c82e5715211ddb9a89945e6ac2374" id="r_af46c82e5715211ddb9a89945e6ac2374"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af46c82e5715211ddb9a89945e6ac2374">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:af46c82e5715211ddb9a89945e6ac2374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a816da4df212841249e86490513beb031" id="r_a816da4df212841249e86490513beb031"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a816da4df212841249e86490513beb031">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a816da4df212841249e86490513beb031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a589c2589997f209509337155971a16f7" id="r_a589c2589997f209509337155971a16f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a589c2589997f209509337155971a16f7">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a589c2589997f209509337155971a16f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbdadb6df0508c58077619ca26db2753" id="r_acbdadb6df0508c58077619ca26db2753"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbdadb6df0508c58077619ca26db2753">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:acbdadb6df0508c58077619ca26db2753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff3fa672000021c8c707a9b418246341" id="r_aff3fa672000021c8c707a9b418246341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff3fa672000021c8c707a9b418246341">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aff3fa672000021c8c707a9b418246341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daf7b672050af5d98226f75d18df60a" id="r_a2daf7b672050af5d98226f75d18df60a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2daf7b672050af5d98226f75d18df60a">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a2daf7b672050af5d98226f75d18df60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4bd4e7e359e4049d4447737fa01b24a" id="r_ab4bd4e7e359e4049d4447737fa01b24a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4bd4e7e359e4049d4447737fa01b24a">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab4bd4e7e359e4049d4447737fa01b24a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa19784133ba73e82db0007852d97fd82" id="r_aa19784133ba73e82db0007852d97fd82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa19784133ba73e82db0007852d97fd82">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa19784133ba73e82db0007852d97fd82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538d0656eb84f578bf3574f0bdfd5033" id="r_a538d0656eb84f578bf3574f0bdfd5033"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a538d0656eb84f578bf3574f0bdfd5033">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a538d0656eb84f578bf3574f0bdfd5033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b0f3f59e59715ffd6f35f1f13329e1e" id="r_a2b0f3f59e59715ffd6f35f1f13329e1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b0f3f59e59715ffd6f35f1f13329e1e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a2b0f3f59e59715ffd6f35f1f13329e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac9ef15eb8870fa1c7627250aeaaf3e" id="r_a5ac9ef15eb8870fa1c7627250aeaaf3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ac9ef15eb8870fa1c7627250aeaaf3e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a5ac9ef15eb8870fa1c7627250aeaaf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a29c24fa06f36d9287195f41762542" id="r_a11a29c24fa06f36d9287195f41762542"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11a29c24fa06f36d9287195f41762542">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a11a29c24fa06f36d9287195f41762542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cbf90763597efd733ea94a3d0a4d4c" id="r_ac0cbf90763597efd733ea94a3d0a4d4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0cbf90763597efd733ea94a3d0a4d4c">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac0cbf90763597efd733ea94a3d0a4d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd19322db0ec31f0f0a1754c28be05fe" id="r_afd19322db0ec31f0f0a1754c28be05fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd19322db0ec31f0f0a1754c28be05fe">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:afd19322db0ec31f0f0a1754c28be05fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1679613a030f4f321d8ebeddb2a1ff1c" id="r_a1679613a030f4f321d8ebeddb2a1ff1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1679613a030f4f321d8ebeddb2a1ff1c">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a1679613a030f4f321d8ebeddb2a1ff1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7230105bbf9ffd18796de1d386eeb0" id="r_a5c7230105bbf9ffd18796de1d386eeb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c7230105bbf9ffd18796de1d386eeb0">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a5c7230105bbf9ffd18796de1d386eeb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b3177d00c0fc9f1872cbd6e0039fdb" id="r_a07b3177d00c0fc9f1872cbd6e0039fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a07b3177d00c0fc9f1872cbd6e0039fdb">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07b3177d00c0fc9f1872cbd6e0039fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d436155b24f962373fde08c3022eed" id="r_a94d436155b24f962373fde08c3022eed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94d436155b24f962373fde08c3022eed">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a94d436155b24f962373fde08c3022eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8bd4d3bc4dddd30da65304ea26dcde" id="r_aca8bd4d3bc4dddd30da65304ea26dcde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca8bd4d3bc4dddd30da65304ea26dcde">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:aca8bd4d3bc4dddd30da65304ea26dcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900ce8d98f7457ddf6b34b2e46d90cf7" id="r_a900ce8d98f7457ddf6b34b2e46d90cf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a900ce8d98f7457ddf6b34b2e46d90cf7">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a900ce8d98f7457ddf6b34b2e46d90cf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffdee5a1df2fc8b9624d78a27e63afc" id="r_adffdee5a1df2fc8b9624d78a27e63afc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adffdee5a1df2fc8b9624d78a27e63afc">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:adffdee5a1df2fc8b9624d78a27e63afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d108c37683f591f4b1a5b585e70f9d5" id="r_a2d108c37683f591f4b1a5b585e70f9d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d108c37683f591f4b1a5b585e70f9d5">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2d108c37683f591f4b1a5b585e70f9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd7ab8b7e588ec7d3ec9f2eb3764df2" id="r_aacd7ab8b7e588ec7d3ec9f2eb3764df2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacd7ab8b7e588ec7d3ec9f2eb3764df2">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aacd7ab8b7e588ec7d3ec9f2eb3764df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc376dcaeaee300c2089ba20b7262afe" id="r_afc376dcaeaee300c2089ba20b7262afe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc376dcaeaee300c2089ba20b7262afe">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:afc376dcaeaee300c2089ba20b7262afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae6728c2b65462cee1ac64b12f2b73d" id="r_a3ae6728c2b65462cee1ac64b12f2b73d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ae6728c2b65462cee1ac64b12f2b73d">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a3ae6728c2b65462cee1ac64b12f2b73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abef7ecdfc929cc6dce1aafc39a03ecda" id="r_abef7ecdfc929cc6dce1aafc39a03ecda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abef7ecdfc929cc6dce1aafc39a03ecda">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:abef7ecdfc929cc6dce1aafc39a03ecda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89eb0e36b2388e020c2841ba53ad1b82" id="r_a89eb0e36b2388e020c2841ba53ad1b82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89eb0e36b2388e020c2841ba53ad1b82">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a89eb0e36b2388e020c2841ba53ad1b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4002577ee0cf55fa256f08933369028" id="r_ae4002577ee0cf55fa256f08933369028"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4002577ee0cf55fa256f08933369028">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae4002577ee0cf55fa256f08933369028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0ddc64a1cdd77d46301d67d268fe3f" id="r_a4f0ddc64a1cdd77d46301d67d268fe3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f0ddc64a1cdd77d46301d67d268fe3f">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a4f0ddc64a1cdd77d46301d67d268fe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a472e5131b6a71904bcc2e2193f0b5" id="r_a26a472e5131b6a71904bcc2e2193f0b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a472e5131b6a71904bcc2e2193f0b5">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a26a472e5131b6a71904bcc2e2193f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f83822b54032a079fd5318699e246f7" id="r_a3f83822b54032a079fd5318699e246f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f83822b54032a079fd5318699e246f7">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a3f83822b54032a079fd5318699e246f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a616cc1d94ee2f55cb0dbcd215fac1541" id="r_a616cc1d94ee2f55cb0dbcd215fac1541"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a616cc1d94ee2f55cb0dbcd215fac1541">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a616cc1d94ee2f55cb0dbcd215fac1541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dc12aa5078dc5247381eafc725bc1e1" id="r_a1dc12aa5078dc5247381eafc725bc1e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1dc12aa5078dc5247381eafc725bc1e1">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1dc12aa5078dc5247381eafc725bc1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aabb484b4e6190db12a6b97e8b2cbc9" id="r_a7aabb484b4e6190db12a6b97e8b2cbc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7aabb484b4e6190db12a6b97e8b2cbc9">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a7aabb484b4e6190db12a6b97e8b2cbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c740e6dc2d1a31f7a62099d2686baa" id="r_a27c740e6dc2d1a31f7a62099d2686baa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27c740e6dc2d1a31f7a62099d2686baa">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a27c740e6dc2d1a31f7a62099d2686baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086ee1cf34cfd22e94e6d1184174f54f" id="r_a086ee1cf34cfd22e94e6d1184174f54f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a086ee1cf34cfd22e94e6d1184174f54f">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a086ee1cf34cfd22e94e6d1184174f54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89bfa42746ee142f7796c5b8f05f2b6" id="r_ab89bfa42746ee142f7796c5b8f05f2b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab89bfa42746ee142f7796c5b8f05f2b6">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab89bfa42746ee142f7796c5b8f05f2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a694e85bb06f417569405619de8942054" id="r_a694e85bb06f417569405619de8942054"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a694e85bb06f417569405619de8942054">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a694e85bb06f417569405619de8942054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed83aa599ad07ad1e44fdd65919ea7c" id="r_a4ed83aa599ad07ad1e44fdd65919ea7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ed83aa599ad07ad1e44fdd65919ea7c">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a4ed83aa599ad07ad1e44fdd65919ea7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ab8ea0c5c221e980783cf4c3c5715" id="r_a170ab8ea0c5c221e980783cf4c3c5715"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a170ab8ea0c5c221e980783cf4c3c5715">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a170ab8ea0c5c221e980783cf4c3c5715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a59303da8cf6780ea71bca38ab73bbd" id="r_a7a59303da8cf6780ea71bca38ab73bbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a59303da8cf6780ea71bca38ab73bbd">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a7a59303da8cf6780ea71bca38ab73bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec535e9a2d5a2c98b9eb624abea19c1" id="r_abec535e9a2d5a2c98b9eb624abea19c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abec535e9a2d5a2c98b9eb624abea19c1">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abec535e9a2d5a2c98b9eb624abea19c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa275d405e57999559cd43360d5abb94e" id="r_aa275d405e57999559cd43360d5abb94e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa275d405e57999559cd43360d5abb94e">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa275d405e57999559cd43360d5abb94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f2f16643e91fe678b96c1c034163a60" id="r_a4f2f16643e91fe678b96c1c034163a60"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f2f16643e91fe678b96c1c034163a60">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a4f2f16643e91fe678b96c1c034163a60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52bbf584e4a203c37f2054fd57209389" id="r_a52bbf584e4a203c37f2054fd57209389"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52bbf584e4a203c37f2054fd57209389">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a52bbf584e4a203c37f2054fd57209389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa93c70754f95f9dff135828e8b5db3a3" id="r_aa93c70754f95f9dff135828e8b5db3a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa93c70754f95f9dff135828e8b5db3a3">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aa93c70754f95f9dff135828e8b5db3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fe2ce7537889804ba78b7c62e88b98b" id="r_a9fe2ce7537889804ba78b7c62e88b98b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fe2ce7537889804ba78b7c62e88b98b">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9fe2ce7537889804ba78b7c62e88b98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6599f1600c231500ca13438ab50dbf5" id="r_af6599f1600c231500ca13438ab50dbf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6599f1600c231500ca13438ab50dbf5">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af6599f1600c231500ca13438ab50dbf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffdc90e0577dd20ab5e7e64b0726a32" id="r_a5ffdc90e0577dd20ab5e7e64b0726a32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ffdc90e0577dd20ab5e7e64b0726a32">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a5ffdc90e0577dd20ab5e7e64b0726a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cc97af6fab4b062f2585c1cb897188" id="r_a38cc97af6fab4b062f2585c1cb897188"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38cc97af6fab4b062f2585c1cb897188">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a38cc97af6fab4b062f2585c1cb897188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e9322c21df94bcb491629f4c2ce4dee" id="r_a8e9322c21df94bcb491629f4c2ce4dee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e9322c21df94bcb491629f4c2ce4dee">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8e9322c21df94bcb491629f4c2ce4dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ee837724501d210ad015f979b6d9f1" id="r_a70ee837724501d210ad015f979b6d9f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70ee837724501d210ad015f979b6d9f1">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a70ee837724501d210ad015f979b6d9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac28de7ab8c42e3095c1bbc00b93a0281" id="r_ac28de7ab8c42e3095c1bbc00b93a0281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac28de7ab8c42e3095c1bbc00b93a0281">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac28de7ab8c42e3095c1bbc00b93a0281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56c63b65a37fe030c5e555f7bacdfd8b" id="r_a56c63b65a37fe030c5e555f7bacdfd8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56c63b65a37fe030c5e555f7bacdfd8b">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a56c63b65a37fe030c5e555f7bacdfd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f594ecf2517d08cd0427ecb3810d29" id="r_ad9f594ecf2517d08cd0427ecb3810d29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9f594ecf2517d08cd0427ecb3810d29">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:ad9f594ecf2517d08cd0427ecb3810d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab074f36b27c97e345969651cd788be1f" id="r_ab074f36b27c97e345969651cd788be1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab074f36b27c97e345969651cd788be1f">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:ab074f36b27c97e345969651cd788be1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d521d4cffcdd2ee8df52dd4908fbc66" id="r_a3d521d4cffcdd2ee8df52dd4908fbc66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d521d4cffcdd2ee8df52dd4908fbc66">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3d521d4cffcdd2ee8df52dd4908fbc66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19a0d3842bbe4694d61f0f0047da43eb" id="r_a19a0d3842bbe4694d61f0f0047da43eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19a0d3842bbe4694d61f0f0047da43eb">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19a0d3842bbe4694d61f0f0047da43eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf2b134df0144dfbc27873315c94fac8" id="r_abf2b134df0144dfbc27873315c94fac8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf2b134df0144dfbc27873315c94fac8">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:abf2b134df0144dfbc27873315c94fac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeacb76ea0abc83be04a51467bd2dc05" id="r_aeeacb76ea0abc83be04a51467bd2dc05"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeeacb76ea0abc83be04a51467bd2dc05">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aeeacb76ea0abc83be04a51467bd2dc05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a444ba4f56c3c9fbe5831d0430941fa19" id="r_a444ba4f56c3c9fbe5831d0430941fa19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a444ba4f56c3c9fbe5831d0430941fa19">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a444ba4f56c3c9fbe5831d0430941fa19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f99845711a2a2b1db0640f362b3612" id="r_a96f99845711a2a2b1db0640f362b3612"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96f99845711a2a2b1db0640f362b3612">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a96f99845711a2a2b1db0640f362b3612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a449e6a0cfca3e56be19cee53635c8f39" id="r_a449e6a0cfca3e56be19cee53635c8f39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a449e6a0cfca3e56be19cee53635c8f39">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a449e6a0cfca3e56be19cee53635c8f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ac8eb306b61b18dc4363bc40575769" id="r_ad3ac8eb306b61b18dc4363bc40575769"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3ac8eb306b61b18dc4363bc40575769">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ad3ac8eb306b61b18dc4363bc40575769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4844fab40ed560a979d6a98a513a3ba8" id="r_a4844fab40ed560a979d6a98a513a3ba8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4844fab40ed560a979d6a98a513a3ba8">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a4844fab40ed560a979d6a98a513a3ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeaebcda3e488691014e39434157f658" id="r_adeaebcda3e488691014e39434157f658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adeaebcda3e488691014e39434157f658">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:adeaebcda3e488691014e39434157f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcc52be22780ab48b2dcd42042637f4" id="r_afdcc52be22780ab48b2dcd42042637f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdcc52be22780ab48b2dcd42042637f4">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afdcc52be22780ab48b2dcd42042637f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00b2e0e905de6877b8df0fe2f2bf8f95" id="r_a00b2e0e905de6877b8df0fe2f2bf8f95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00b2e0e905de6877b8df0fe2f2bf8f95">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a00b2e0e905de6877b8df0fe2f2bf8f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a245bc640329d6b69fe7a8fe2d690e61a" id="r_a245bc640329d6b69fe7a8fe2d690e61a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a245bc640329d6b69fe7a8fe2d690e61a">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a245bc640329d6b69fe7a8fe2d690e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3635bae640f918c9d63d611a015f9884" id="r_a3635bae640f918c9d63d611a015f9884"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3635bae640f918c9d63d611a015f9884">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3635bae640f918c9d63d611a015f9884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dcaafe897471efc7e5552645af2946b" id="r_a3dcaafe897471efc7e5552645af2946b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dcaafe897471efc7e5552645af2946b">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3dcaafe897471efc7e5552645af2946b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac62989385fc6892cb9a99cb7864c0d75" id="r_ac62989385fc6892cb9a99cb7864c0d75"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac62989385fc6892cb9a99cb7864c0d75">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac62989385fc6892cb9a99cb7864c0d75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a162ac821d8dabcda0805f69d9d710462" id="r_a162ac821d8dabcda0805f69d9d710462"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a162ac821d8dabcda0805f69d9d710462">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a162ac821d8dabcda0805f69d9d710462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab802d97ca93e65ae90e1f1f3b28edf4f" id="r_ab802d97ca93e65ae90e1f1f3b28edf4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab802d97ca93e65ae90e1f1f3b28edf4f">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:ab802d97ca93e65ae90e1f1f3b28edf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4e9ba20e66ab17c2796a887dab51c4" id="r_aff4e9ba20e66ab17c2796a887dab51c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff4e9ba20e66ab17c2796a887dab51c4">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:aff4e9ba20e66ab17c2796a887dab51c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51647f614c6dc0f8d5987ca83383266c" id="r_a51647f614c6dc0f8d5987ca83383266c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51647f614c6dc0f8d5987ca83383266c">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a51647f614c6dc0f8d5987ca83383266c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3171cbbfd76b181bd2068643e70f13c7" id="r_a3171cbbfd76b181bd2068643e70f13c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3171cbbfd76b181bd2068643e70f13c7">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3171cbbfd76b181bd2068643e70f13c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16fd956089be4e5166feeb68ac9e38a6" id="r_a16fd956089be4e5166feeb68ac9e38a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16fd956089be4e5166feeb68ac9e38a6">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16fd956089be4e5166feeb68ac9e38a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6a6cba556f3edbc444fa49d32c0df1" id="r_aef6a6cba556f3edbc444fa49d32c0df1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef6a6cba556f3edbc444fa49d32c0df1">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:aef6a6cba556f3edbc444fa49d32c0df1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6525da69f9b719ce1ba95a80b76be1a" id="r_ae6525da69f9b719ce1ba95a80b76be1a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6525da69f9b719ce1ba95a80b76be1a">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ae6525da69f9b719ce1ba95a80b76be1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb06f4245672c4c6b61a490206e42f3" id="r_a6fb06f4245672c4c6b61a490206e42f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fb06f4245672c4c6b61a490206e42f3">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a6fb06f4245672c4c6b61a490206e42f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fe722e9bbb21f0708adfd377d90364" id="r_a42fe722e9bbb21f0708adfd377d90364"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42fe722e9bbb21f0708adfd377d90364">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42fe722e9bbb21f0708adfd377d90364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaddaeba57a346c85075dcfc0f31f973" id="r_aaaddaeba57a346c85075dcfc0f31f973"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaddaeba57a346c85075dcfc0f31f973">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaaddaeba57a346c85075dcfc0f31f973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935ef73cf72ed193941d9a533640fb17" id="r_a935ef73cf72ed193941d9a533640fb17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a935ef73cf72ed193941d9a533640fb17">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a935ef73cf72ed193941d9a533640fb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab504ed1c5d3d48e793c7614ebcb469f8" id="r_ab504ed1c5d3d48e793c7614ebcb469f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab504ed1c5d3d48e793c7614ebcb469f8">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ab504ed1c5d3d48e793c7614ebcb469f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd9ca589e8fb2f7065df386f484f8dc" id="r_a4bd9ca589e8fb2f7065df386f484f8dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4bd9ca589e8fb2f7065df386f484f8dc">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4bd9ca589e8fb2f7065df386f484f8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18e9b581545b60062d21a8ac6084a68" id="r_ae18e9b581545b60062d21a8ac6084a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae18e9b581545b60062d21a8ac6084a68">IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae18e9b581545b60062d21a8ac6084a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8b9f77ac03496ab071b842f9f1c36e7" id="r_ac8b9f77ac03496ab071b842f9f1c36e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8b9f77ac03496ab071b842f9f1c36e7">IO_QSPI_DORMANT_WAKE_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000234)</td></tr>
<tr class="separator:ac8b9f77ac03496ab071b842f9f1c36e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a3b66de4612b76aa5c7a86b3a7ab33" id="r_a26a3b66de4612b76aa5c7a86b3a7ab33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a3b66de4612b76aa5c7a86b3a7ab33">IO_QSPI_DORMANT_WAKE_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a26a3b66de4612b76aa5c7a86b3a7ab33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e48328e7124015e890d7fcd0eccb3a" id="r_a77e48328e7124015e890d7fcd0eccb3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77e48328e7124015e890d7fcd0eccb3a">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a77e48328e7124015e890d7fcd0eccb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a211f984b8ef26764e8e8c6728588184d" id="r_a211f984b8ef26764e8e8c6728588184d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a211f984b8ef26764e8e8c6728588184d">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a211f984b8ef26764e8e8c6728588184d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a08a43fcebb9131f198b9875a29ed84" id="r_a4a08a43fcebb9131f198b9875a29ed84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a08a43fcebb9131f198b9875a29ed84">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a4a08a43fcebb9131f198b9875a29ed84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7713493d9be8dfb3f7daecc8ffc6093" id="r_aa7713493d9be8dfb3f7daecc8ffc6093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7713493d9be8dfb3f7daecc8ffc6093">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa7713493d9be8dfb3f7daecc8ffc6093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db8dfb4d70292cafe6e8e4b1140337a" id="r_a5db8dfb4d70292cafe6e8e4b1140337a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db8dfb4d70292cafe6e8e4b1140337a">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5db8dfb4d70292cafe6e8e4b1140337a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7baa68d467ce2280bd7e31130fde587" id="r_ab7baa68d467ce2280bd7e31130fde587"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7baa68d467ce2280bd7e31130fde587">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab7baa68d467ce2280bd7e31130fde587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a988e0fb08234d6a578c4e6f2d4297578" id="r_a988e0fb08234d6a578c4e6f2d4297578"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a988e0fb08234d6a578c4e6f2d4297578">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a988e0fb08234d6a578c4e6f2d4297578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab64991b73d892a0b8e4eb762f5ed765e" id="r_ab64991b73d892a0b8e4eb762f5ed765e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab64991b73d892a0b8e4eb762f5ed765e">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab64991b73d892a0b8e4eb762f5ed765e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791defe32dca8d8ae65eb7588e2c56fe" id="r_a791defe32dca8d8ae65eb7588e2c56fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a791defe32dca8d8ae65eb7588e2c56fe">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a791defe32dca8d8ae65eb7588e2c56fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e0e90f83c3dffa563e05ea8b6e3333b" id="r_a6e0e90f83c3dffa563e05ea8b6e3333b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e0e90f83c3dffa563e05ea8b6e3333b">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6e0e90f83c3dffa563e05ea8b6e3333b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a179da1c8044c46ebfcb9ae284e6262" id="r_a9a179da1c8044c46ebfcb9ae284e6262"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a179da1c8044c46ebfcb9ae284e6262">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9a179da1c8044c46ebfcb9ae284e6262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90d95cd5253a2cf86df4d66114add91" id="r_af90d95cd5253a2cf86df4d66114add91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af90d95cd5253a2cf86df4d66114add91">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:af90d95cd5253a2cf86df4d66114add91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9faeaf7944ab4ea5119d866929ba42bc" id="r_a9faeaf7944ab4ea5119d866929ba42bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9faeaf7944ab4ea5119d866929ba42bc">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9faeaf7944ab4ea5119d866929ba42bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12775aa1b2e835ea465d93c09453794f" id="r_a12775aa1b2e835ea465d93c09453794f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12775aa1b2e835ea465d93c09453794f">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a12775aa1b2e835ea465d93c09453794f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c5f9fc056f9de9109b2fba1e288a0a5" id="r_a0c5f9fc056f9de9109b2fba1e288a0a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c5f9fc056f9de9109b2fba1e288a0a5">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0c5f9fc056f9de9109b2fba1e288a0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e4cb303b8106e51d200b1bce2741ce" id="r_a33e4cb303b8106e51d200b1bce2741ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33e4cb303b8106e51d200b1bce2741ce">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a33e4cb303b8106e51d200b1bce2741ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad80911e3448a1198dc1efa7075f52814" id="r_ad80911e3448a1198dc1efa7075f52814"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad80911e3448a1198dc1efa7075f52814">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad80911e3448a1198dc1efa7075f52814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77a59fad57277f787c5b6cc0b524796" id="r_ac77a59fad57277f787c5b6cc0b524796"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac77a59fad57277f787c5b6cc0b524796">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac77a59fad57277f787c5b6cc0b524796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936f4fd0ebbec96565ea03dbc6614a0b" id="r_a936f4fd0ebbec96565ea03dbc6614a0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a936f4fd0ebbec96565ea03dbc6614a0b">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a936f4fd0ebbec96565ea03dbc6614a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab15288814516deadf41cf71843a523ef" id="r_ab15288814516deadf41cf71843a523ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab15288814516deadf41cf71843a523ef">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab15288814516deadf41cf71843a523ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00f55bc48ead2510a9a7258219600cdb" id="r_a00f55bc48ead2510a9a7258219600cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00f55bc48ead2510a9a7258219600cdb">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a00f55bc48ead2510a9a7258219600cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6b79a7678ebad6642f6224f5c093283" id="r_af6b79a7678ebad6642f6224f5c093283"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6b79a7678ebad6642f6224f5c093283">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:af6b79a7678ebad6642f6224f5c093283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20de14c2960f2301e2634d77ce345ba7" id="r_a20de14c2960f2301e2634d77ce345ba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20de14c2960f2301e2634d77ce345ba7">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a20de14c2960f2301e2634d77ce345ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ab179700b801c58cd931e07944d4d3" id="r_ac6ab179700b801c58cd931e07944d4d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6ab179700b801c58cd931e07944d4d3">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac6ab179700b801c58cd931e07944d4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab218ca8c07f3c887c0075b1f93d07c33" id="r_ab218ca8c07f3c887c0075b1f93d07c33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab218ca8c07f3c887c0075b1f93d07c33">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab218ca8c07f3c887c0075b1f93d07c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6ee96b04e759721dd7453086d722a2" id="r_a1d6ee96b04e759721dd7453086d722a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d6ee96b04e759721dd7453086d722a2">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d6ee96b04e759721dd7453086d722a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6252a24e89ea3a8a27f848b106ef3be3" id="r_a6252a24e89ea3a8a27f848b106ef3be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6252a24e89ea3a8a27f848b106ef3be3">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a6252a24e89ea3a8a27f848b106ef3be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b2c67ce53b32f26815b2d323ea1bc5" id="r_ae3b2c67ce53b32f26815b2d323ea1bc5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3b2c67ce53b32f26815b2d323ea1bc5">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae3b2c67ce53b32f26815b2d323ea1bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ec546834a2ede4bce0a154a96c0812" id="r_ac6ec546834a2ede4bce0a154a96c0812"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6ec546834a2ede4bce0a154a96c0812">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac6ec546834a2ede4bce0a154a96c0812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1abd70c6a28db01ec12096ae518a0c56" id="r_a1abd70c6a28db01ec12096ae518a0c56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1abd70c6a28db01ec12096ae518a0c56">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1abd70c6a28db01ec12096ae518a0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b120a1a9c8eeeba6e4e2cf1f1acba3" id="r_ae6b120a1a9c8eeeba6e4e2cf1f1acba3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6b120a1a9c8eeeba6e4e2cf1f1acba3">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae6b120a1a9c8eeeba6e4e2cf1f1acba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac374151023ef2e28253a4a6ac99a912b" id="r_ac374151023ef2e28253a4a6ac99a912b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac374151023ef2e28253a4a6ac99a912b">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:ac374151023ef2e28253a4a6ac99a912b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b80ddea553c97a3d8c820886dc9cad" id="r_a60b80ddea553c97a3d8c820886dc9cad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60b80ddea553c97a3d8c820886dc9cad">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a60b80ddea553c97a3d8c820886dc9cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78b0cf7762d48abbaaaf17e5fef2c5a" id="r_ab78b0cf7762d48abbaaaf17e5fef2c5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab78b0cf7762d48abbaaaf17e5fef2c5a">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab78b0cf7762d48abbaaaf17e5fef2c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c65ad2d512099fe234385aa3d5f6aa" id="r_a77c65ad2d512099fe234385aa3d5f6aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77c65ad2d512099fe234385aa3d5f6aa">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a77c65ad2d512099fe234385aa3d5f6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44bf842a955a1557d6d5d9c29cfc156e" id="r_a44bf842a955a1557d6d5d9c29cfc156e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44bf842a955a1557d6d5d9c29cfc156e">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a44bf842a955a1557d6d5d9c29cfc156e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722eacbca9745daead94b2a8cf46d227" id="r_a722eacbca9745daead94b2a8cf46d227"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a722eacbca9745daead94b2a8cf46d227">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a722eacbca9745daead94b2a8cf46d227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53dbb407899df174735ea284679e7330" id="r_a53dbb407899df174735ea284679e7330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53dbb407899df174735ea284679e7330">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a53dbb407899df174735ea284679e7330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d7cccaa2329bd65462b55bd76db8e6a" id="r_a1d7cccaa2329bd65462b55bd76db8e6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d7cccaa2329bd65462b55bd76db8e6a">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a1d7cccaa2329bd65462b55bd76db8e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9170ca6d9a6fec308b5ee4ca33e32205" id="r_a9170ca6d9a6fec308b5ee4ca33e32205"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9170ca6d9a6fec308b5ee4ca33e32205">IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9170ca6d9a6fec308b5ee4ca33e32205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a246784f9943d75d3289a8ab3b84f8184" id="r_a246784f9943d75d3289a8ab3b84f8184"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a246784f9943d75d3289a8ab3b84f8184">IO_QSPI_DORMANT_WAKE_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a246784f9943d75d3289a8ab3b84f8184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5635be5c71a0aa264adfbcbe3d5f022b" id="r_a5635be5c71a0aa264adfbcbe3d5f022b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5635be5c71a0aa264adfbcbe3d5f022b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5635be5c71a0aa264adfbcbe3d5f022b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273c808b430a9693144128c812b3c839" id="r_a273c808b430a9693144128c812b3c839"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273c808b430a9693144128c812b3c839">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a273c808b430a9693144128c812b3c839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63177fe09221a664b14ab15191836c0a" id="r_a63177fe09221a664b14ab15191836c0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a63177fe09221a664b14ab15191836c0a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a63177fe09221a664b14ab15191836c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732750b12bdece447f41a08289f4f4bf" id="r_a732750b12bdece447f41a08289f4f4bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a732750b12bdece447f41a08289f4f4bf">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a732750b12bdece447f41a08289f4f4bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbc776be79f29a75d0bc91d2167c0fa" id="r_affbc776be79f29a75d0bc91d2167c0fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affbc776be79f29a75d0bc91d2167c0fa">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:affbc776be79f29a75d0bc91d2167c0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd725bb4c39aae3a0a68ff67543cc7eb" id="r_acd725bb4c39aae3a0a68ff67543cc7eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd725bb4c39aae3a0a68ff67543cc7eb">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd725bb4c39aae3a0a68ff67543cc7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5941d7e1cf597bd786e63fdbec23140a" id="r_a5941d7e1cf597bd786e63fdbec23140a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5941d7e1cf597bd786e63fdbec23140a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a5941d7e1cf597bd786e63fdbec23140a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3738ec29aed5dc106d4aa8e596580b" id="r_acb3738ec29aed5dc106d4aa8e596580b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb3738ec29aed5dc106d4aa8e596580b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:acb3738ec29aed5dc106d4aa8e596580b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f8d571fe695f9f9abed25621536262" id="r_a15f8d571fe695f9f9abed25621536262"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15f8d571fe695f9f9abed25621536262">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a15f8d571fe695f9f9abed25621536262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60104cf50b096be5282291b0c66854c4" id="r_a60104cf50b096be5282291b0c66854c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60104cf50b096be5282291b0c66854c4">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a60104cf50b096be5282291b0c66854c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8808c06b30b9e96da516ff80334edb2" id="r_ac8808c06b30b9e96da516ff80334edb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8808c06b30b9e96da516ff80334edb2">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac8808c06b30b9e96da516ff80334edb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a38eabe5b861751e37a92fc5d2d68d" id="r_ac3a38eabe5b861751e37a92fc5d2d68d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3a38eabe5b861751e37a92fc5d2d68d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ac3a38eabe5b861751e37a92fc5d2d68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33232b5028e3d5c17def05530107f3d" id="r_ab33232b5028e3d5c17def05530107f3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab33232b5028e3d5c17def05530107f3d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab33232b5028e3d5c17def05530107f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe69068187045fd2ec65894c290b390" id="r_a8fe69068187045fd2ec65894c290b390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8fe69068187045fd2ec65894c290b390">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a8fe69068187045fd2ec65894c290b390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa595c4a6572f520b04980f2e28826472" id="r_aa595c4a6572f520b04980f2e28826472"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa595c4a6572f520b04980f2e28826472">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa595c4a6572f520b04980f2e28826472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af712bd3a4da6a18821efefe89a5d331c" id="r_af712bd3a4da6a18821efefe89a5d331c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af712bd3a4da6a18821efefe89a5d331c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af712bd3a4da6a18821efefe89a5d331c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15fa9733908901f13f58f9d60634623" id="r_af15fa9733908901f13f58f9d60634623"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af15fa9733908901f13f58f9d60634623">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:af15fa9733908901f13f58f9d60634623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8ba3450ddb9770c13fa8ddf00d2460" id="r_afb8ba3450ddb9770c13fa8ddf00d2460"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8ba3450ddb9770c13fa8ddf00d2460">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:afb8ba3450ddb9770c13fa8ddf00d2460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b2e6d3b72e053b979c0c258dbadfe6" id="r_ae6b2e6d3b72e053b979c0c258dbadfe6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6b2e6d3b72e053b979c0c258dbadfe6">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae6b2e6d3b72e053b979c0c258dbadfe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca56a7f4a0974d4a79997f3a5c6c7cc6" id="r_aca56a7f4a0974d4a79997f3a5c6c7cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca56a7f4a0974d4a79997f3a5c6c7cc6">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aca56a7f4a0974d4a79997f3a5c6c7cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80da8c8cc710b3e9a8ce8c8246b6b6e8" id="r_a80da8c8cc710b3e9a8ce8c8246b6b6e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80da8c8cc710b3e9a8ce8c8246b6b6e8">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80da8c8cc710b3e9a8ce8c8246b6b6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09d5c85af8344d6590792efcc03af8aa" id="r_a09d5c85af8344d6590792efcc03af8aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09d5c85af8344d6590792efcc03af8aa">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a09d5c85af8344d6590792efcc03af8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d68badcb204a049426e67536995aae2" id="r_a9d68badcb204a049426e67536995aae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d68badcb204a049426e67536995aae2">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a9d68badcb204a049426e67536995aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2255c96370337a994fd8f631c548b5" id="r_a9f2255c96370337a994fd8f631c548b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f2255c96370337a994fd8f631c548b5">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a9f2255c96370337a994fd8f631c548b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9223fc1f3e90fddb40529966c7978977" id="r_a9223fc1f3e90fddb40529966c7978977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9223fc1f3e90fddb40529966c7978977">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9223fc1f3e90fddb40529966c7978977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98639f85b8151625b2e7bcdb878a8df" id="r_ad98639f85b8151625b2e7bcdb878a8df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad98639f85b8151625b2e7bcdb878a8df">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad98639f85b8151625b2e7bcdb878a8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d30d110ed36257072eebc44b30a5ff0" id="r_a1d30d110ed36257072eebc44b30a5ff0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d30d110ed36257072eebc44b30a5ff0">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a1d30d110ed36257072eebc44b30a5ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f1156a34c7d2d1ff5d70f66792b87c7" id="r_a9f1156a34c7d2d1ff5d70f66792b87c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f1156a34c7d2d1ff5d70f66792b87c7">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a9f1156a34c7d2d1ff5d70f66792b87c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10ae3501cfdc61bfae7452ad1d469e81" id="r_a10ae3501cfdc61bfae7452ad1d469e81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10ae3501cfdc61bfae7452ad1d469e81">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a10ae3501cfdc61bfae7452ad1d469e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969c689cc4ac85d71e96ccecbf7c3b6d" id="r_a969c689cc4ac85d71e96ccecbf7c3b6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a969c689cc4ac85d71e96ccecbf7c3b6d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a969c689cc4ac85d71e96ccecbf7c3b6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6feb383b62d5287ec55d6d241aa09183" id="r_a6feb383b62d5287ec55d6d241aa09183"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6feb383b62d5287ec55d6d241aa09183">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6feb383b62d5287ec55d6d241aa09183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe27ad47a4450f26c98ad34286c3cdf9" id="r_afe27ad47a4450f26c98ad34286c3cdf9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe27ad47a4450f26c98ad34286c3cdf9">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:afe27ad47a4450f26c98ad34286c3cdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87628a5a462d7793f5e92c424678777d" id="r_a87628a5a462d7793f5e92c424678777d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87628a5a462d7793f5e92c424678777d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a87628a5a462d7793f5e92c424678777d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8dc8de07d9675649e83e5d5f4d000e" id="r_a1f8dc8de07d9675649e83e5d5f4d000e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f8dc8de07d9675649e83e5d5f4d000e">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1f8dc8de07d9675649e83e5d5f4d000e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa53d05998d19ab9bb8cccf3db195587" id="r_afa53d05998d19ab9bb8cccf3db195587"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa53d05998d19ab9bb8cccf3db195587">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa53d05998d19ab9bb8cccf3db195587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d8f570f188a745337954328b6011fbd" id="r_a0d8f570f188a745337954328b6011fbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d8f570f188a745337954328b6011fbd">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d8f570f188a745337954328b6011fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f62aa2bea5c654596ab63623965ace8" id="r_a2f62aa2bea5c654596ab63623965ace8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f62aa2bea5c654596ab63623965ace8">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a2f62aa2bea5c654596ab63623965ace8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b2b7fd995ad5fcf216c9727a93cf50" id="r_a06b2b7fd995ad5fcf216c9727a93cf50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06b2b7fd995ad5fcf216c9727a93cf50">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a06b2b7fd995ad5fcf216c9727a93cf50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6ce751371241c8f5c07a26c420dff8" id="r_a1a6ce751371241c8f5c07a26c420dff8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a6ce751371241c8f5c07a26c420dff8">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a1a6ce751371241c8f5c07a26c420dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d167c1be65cc4d9535e10817e62f4a" id="r_ad6d167c1be65cc4d9535e10817e62f4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad6d167c1be65cc4d9535e10817e62f4a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad6d167c1be65cc4d9535e10817e62f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9f76c408ddcb74724e06900b258c4d" id="r_aeb9f76c408ddcb74724e06900b258c4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb9f76c408ddcb74724e06900b258c4d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aeb9f76c408ddcb74724e06900b258c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb67b12d4eeb843e52dbda3e4848bd74" id="r_aeb67b12d4eeb843e52dbda3e4848bd74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb67b12d4eeb843e52dbda3e4848bd74">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:aeb67b12d4eeb843e52dbda3e4848bd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab020f19e887ca6716a5e6b8ff39ba403" id="r_ab020f19e887ca6716a5e6b8ff39ba403"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab020f19e887ca6716a5e6b8ff39ba403">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ab020f19e887ca6716a5e6b8ff39ba403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2809fedec5eecd733cd19335cbe2eb10" id="r_a2809fedec5eecd733cd19335cbe2eb10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2809fedec5eecd733cd19335cbe2eb10">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a2809fedec5eecd733cd19335cbe2eb10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34916bc2766dfe683abf9e4b7f849555" id="r_a34916bc2766dfe683abf9e4b7f849555"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34916bc2766dfe683abf9e4b7f849555">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a34916bc2766dfe683abf9e4b7f849555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac417efc2d3bd82565dbe8771d8d03c7a" id="r_ac417efc2d3bd82565dbe8771d8d03c7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac417efc2d3bd82565dbe8771d8d03c7a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac417efc2d3bd82565dbe8771d8d03c7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a897dfd5f8be6ebb20622062a2c12b6f4" id="r_a897dfd5f8be6ebb20622062a2c12b6f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a897dfd5f8be6ebb20622062a2c12b6f4">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a897dfd5f8be6ebb20622062a2c12b6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461690305388beb84085aa60bcc235da" id="r_a461690305388beb84085aa60bcc235da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a461690305388beb84085aa60bcc235da">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a461690305388beb84085aa60bcc235da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d6a6c54a4d49da26fec0e549fc3346" id="r_a46d6a6c54a4d49da26fec0e549fc3346"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46d6a6c54a4d49da26fec0e549fc3346">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a46d6a6c54a4d49da26fec0e549fc3346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7942881438304e814c6f54acb8a237ec" id="r_a7942881438304e814c6f54acb8a237ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7942881438304e814c6f54acb8a237ec">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7942881438304e814c6f54acb8a237ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e1cc3262a246e6ae4f2443b8aebe32" id="r_aa8e1cc3262a246e6ae4f2443b8aebe32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8e1cc3262a246e6ae4f2443b8aebe32">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa8e1cc3262a246e6ae4f2443b8aebe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7de88a7393b12c8f7c6fce571124376" id="r_ad7de88a7393b12c8f7c6fce571124376"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7de88a7393b12c8f7c6fce571124376">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ad7de88a7393b12c8f7c6fce571124376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db142d1348589f5a5109e7d193b281d" id="r_a5db142d1348589f5a5109e7d193b281d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db142d1348589f5a5109e7d193b281d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a5db142d1348589f5a5109e7d193b281d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d979e09266321722bbb831c4cdd901" id="r_a13d979e09266321722bbb831c4cdd901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13d979e09266321722bbb831c4cdd901">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a13d979e09266321722bbb831c4cdd901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f7cf5df848f249c0a4eaad7cf90f858" id="r_a4f7cf5df848f249c0a4eaad7cf90f858"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f7cf5df848f249c0a4eaad7cf90f858">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4f7cf5df848f249c0a4eaad7cf90f858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08af782a6408827171f00bfd04b60daa" id="r_a08af782a6408827171f00bfd04b60daa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08af782a6408827171f00bfd04b60daa">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a08af782a6408827171f00bfd04b60daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ee54db52b045978bf28840ef5943ef" id="r_a26ee54db52b045978bf28840ef5943ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26ee54db52b045978bf28840ef5943ef">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a26ee54db52b045978bf28840ef5943ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e96eca3c7117963c23713ad9d2dfd7b" id="r_a4e96eca3c7117963c23713ad9d2dfd7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e96eca3c7117963c23713ad9d2dfd7b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a4e96eca3c7117963c23713ad9d2dfd7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac18197124bc495106778f88d707f574a" id="r_ac18197124bc495106778f88d707f574a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac18197124bc495106778f88d707f574a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ac18197124bc495106778f88d707f574a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5366d1bdd2ac2ae7fae66a681709dc1" id="r_ad5366d1bdd2ac2ae7fae66a681709dc1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5366d1bdd2ac2ae7fae66a681709dc1">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad5366d1bdd2ac2ae7fae66a681709dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147c881fe1b4a7148afc7f96db919f8f" id="r_a147c881fe1b4a7148afc7f96db919f8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a147c881fe1b4a7148afc7f96db919f8f">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a147c881fe1b4a7148afc7f96db919f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7bc2ea519437ec71134e5abf8e29065" id="r_ac7bc2ea519437ec71134e5abf8e29065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7bc2ea519437ec71134e5abf8e29065">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:ac7bc2ea519437ec71134e5abf8e29065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1f995cdb5eca9572e833235d465649" id="r_aec1f995cdb5eca9572e833235d465649"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec1f995cdb5eca9572e833235d465649">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aec1f995cdb5eca9572e833235d465649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacad359f4e2f0ecc71cd7a6af2c9df64" id="r_aacad359f4e2f0ecc71cd7a6af2c9df64"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacad359f4e2f0ecc71cd7a6af2c9df64">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aacad359f4e2f0ecc71cd7a6af2c9df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d44ec1ebc22b4fa0f9fddebd79086d" id="r_ae2d44ec1ebc22b4fa0f9fddebd79086d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2d44ec1ebc22b4fa0f9fddebd79086d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae2d44ec1ebc22b4fa0f9fddebd79086d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e720843a3e5a6e6500397b4236b3c6" id="r_aa7e720843a3e5a6e6500397b4236b3c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7e720843a3e5a6e6500397b4236b3c6">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa7e720843a3e5a6e6500397b4236b3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20bd97d01f404f72d95ee4620719069e" id="r_a20bd97d01f404f72d95ee4620719069e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20bd97d01f404f72d95ee4620719069e">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a20bd97d01f404f72d95ee4620719069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c13af24ee754a20a914466bd2246b6c" id="r_a5c13af24ee754a20a914466bd2246b6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c13af24ee754a20a914466bd2246b6c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a5c13af24ee754a20a914466bd2246b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2985044bb5a119154f7373505ee2fb0" id="r_ab2985044bb5a119154f7373505ee2fb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2985044bb5a119154f7373505ee2fb0">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:ab2985044bb5a119154f7373505ee2fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bcac09d40c2902b057fb12663620fab" id="r_a2bcac09d40c2902b057fb12663620fab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bcac09d40c2902b057fb12663620fab">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2bcac09d40c2902b057fb12663620fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79d296ce51ce3a35dbb4a6ede98928f" id="r_ad79d296ce51ce3a35dbb4a6ede98928f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad79d296ce51ce3a35dbb4a6ede98928f">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad79d296ce51ce3a35dbb4a6ede98928f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4941376466daacb14718549e7edc8e8c" id="r_a4941376466daacb14718549e7edc8e8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4941376466daacb14718549e7edc8e8c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a4941376466daacb14718549e7edc8e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e243e714196b474b9d5570cdda8c83a" id="r_a3e243e714196b474b9d5570cdda8c83a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e243e714196b474b9d5570cdda8c83a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a3e243e714196b474b9d5570cdda8c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5af668c21195cf3cc68648f5e50a7e7" id="r_aa5af668c21195cf3cc68648f5e50a7e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5af668c21195cf3cc68648f5e50a7e7">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:aa5af668c21195cf3cc68648f5e50a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b07e98be49f4c11cf9f02346f79ac3" id="r_a01b07e98be49f4c11cf9f02346f79ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01b07e98be49f4c11cf9f02346f79ac3">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a01b07e98be49f4c11cf9f02346f79ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4102be27e2bbde087e8c1f128643daa1" id="r_a4102be27e2bbde087e8c1f128643daa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4102be27e2bbde087e8c1f128643daa1">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4102be27e2bbde087e8c1f128643daa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ec88f943fd4b129ceaf0650e0a243c5" id="r_a1ec88f943fd4b129ceaf0650e0a243c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ec88f943fd4b129ceaf0650e0a243c5">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a1ec88f943fd4b129ceaf0650e0a243c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd3b27c157084e04bf5676ec0eb0f44" id="r_a9bd3b27c157084e04bf5676ec0eb0f44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bd3b27c157084e04bf5676ec0eb0f44">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a9bd3b27c157084e04bf5676ec0eb0f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7d0d24746b4f2471c91c3482fbc279" id="r_aee7d0d24746b4f2471c91c3482fbc279"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee7d0d24746b4f2471c91c3482fbc279">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:aee7d0d24746b4f2471c91c3482fbc279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8e2439f593d3ca66cb78bc3d4ddad6" id="r_a7c8e2439f593d3ca66cb78bc3d4ddad6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c8e2439f593d3ca66cb78bc3d4ddad6">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7c8e2439f593d3ca66cb78bc3d4ddad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaa3ae7c2e263a9dbf2c46712c27440c" id="r_aaaa3ae7c2e263a9dbf2c46712c27440c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaa3ae7c2e263a9dbf2c46712c27440c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaaa3ae7c2e263a9dbf2c46712c27440c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2c911bbb3dd484025476efa3b771fa3" id="r_ab2c911bbb3dd484025476efa3b771fa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2c911bbb3dd484025476efa3b771fa3">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ab2c911bbb3dd484025476efa3b771fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6f061508b637427996754ecfe67842a" id="r_af6f061508b637427996754ecfe67842a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6f061508b637427996754ecfe67842a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af6f061508b637427996754ecfe67842a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae635a24426adc733d9055e181e248a17" id="r_ae635a24426adc733d9055e181e248a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae635a24426adc733d9055e181e248a17">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ae635a24426adc733d9055e181e248a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a541a2ab4991c3007966489f8f0732352" id="r_a541a2ab4991c3007966489f8f0732352"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a541a2ab4991c3007966489f8f0732352">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a541a2ab4991c3007966489f8f0732352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7a7db80969b297f0d28078a621caac" id="r_abd7a7db80969b297f0d28078a621caac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd7a7db80969b297f0d28078a621caac">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abd7a7db80969b297f0d28078a621caac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e998b5c88ceaeab9c7ceeb1466c0ee0" id="r_a5e998b5c88ceaeab9c7ceeb1466c0ee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e998b5c88ceaeab9c7ceeb1466c0ee0">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a5e998b5c88ceaeab9c7ceeb1466c0ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a1f645860ef3b984ce501e24302e6fa" id="r_a7a1f645860ef3b984ce501e24302e6fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a1f645860ef3b984ce501e24302e6fa">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a7a1f645860ef3b984ce501e24302e6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a056f873d3111a2fe9d0996f6ca50316e" id="r_a056f873d3111a2fe9d0996f6ca50316e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a056f873d3111a2fe9d0996f6ca50316e">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a056f873d3111a2fe9d0996f6ca50316e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f8792180cef80900b920ae937bb3e1" id="r_a42f8792180cef80900b920ae937bb3e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42f8792180cef80900b920ae937bb3e1">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42f8792180cef80900b920ae937bb3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97954293ca083835b58d1977d719cb7c" id="r_a97954293ca083835b58d1977d719cb7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97954293ca083835b58d1977d719cb7c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a97954293ca083835b58d1977d719cb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78de2e12100f7cf1356922c9ff1ec6b" id="r_aa78de2e12100f7cf1356922c9ff1ec6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa78de2e12100f7cf1356922c9ff1ec6b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:aa78de2e12100f7cf1356922c9ff1ec6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77d81d8a923a2de822f51860b404383" id="r_ae77d81d8a923a2de822f51860b404383"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae77d81d8a923a2de822f51860b404383">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ae77d81d8a923a2de822f51860b404383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1260793d98f6091f7766204fea15d0cf" id="r_a1260793d98f6091f7766204fea15d0cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1260793d98f6091f7766204fea15d0cf">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a1260793d98f6091f7766204fea15d0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4594372dc56a021e655a70581d3ed83" id="r_ac4594372dc56a021e655a70581d3ed83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4594372dc56a021e655a70581d3ed83">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac4594372dc56a021e655a70581d3ed83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0606fa360eba40e60eef46cba96ad024" id="r_a0606fa360eba40e60eef46cba96ad024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0606fa360eba40e60eef46cba96ad024">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0606fa360eba40e60eef46cba96ad024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1d738813933293de59a54110dd0404b" id="r_ac1d738813933293de59a54110dd0404b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1d738813933293de59a54110dd0404b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ac1d738813933293de59a54110dd0404b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91441d6b714ca9eb73c982c0a9401d28" id="r_a91441d6b714ca9eb73c982c0a9401d28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91441d6b714ca9eb73c982c0a9401d28">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a91441d6b714ca9eb73c982c0a9401d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58eee9e26998234189d7be8357cd884f" id="r_a58eee9e26998234189d7be8357cd884f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58eee9e26998234189d7be8357cd884f">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a58eee9e26998234189d7be8357cd884f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3375ea5f18d61890599fe3d3453360d" id="r_ac3375ea5f18d61890599fe3d3453360d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3375ea5f18d61890599fe3d3453360d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac3375ea5f18d61890599fe3d3453360d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e030c277b3b648dbbb4078c8bac141c" id="r_a7e030c277b3b648dbbb4078c8bac141c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e030c277b3b648dbbb4078c8bac141c">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7e030c277b3b648dbbb4078c8bac141c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdbf2ed21c18d3e31cd42b4651eaf583" id="r_abdbf2ed21c18d3e31cd42b4651eaf583"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdbf2ed21c18d3e31cd42b4651eaf583">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:abdbf2ed21c18d3e31cd42b4651eaf583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e7b61c270974572e7c7a64b09d4fef" id="r_aa8e7b61c270974572e7c7a64b09d4fef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8e7b61c270974572e7c7a64b09d4fef">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aa8e7b61c270974572e7c7a64b09d4fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec7846b84ddd129adedcbb0a791d538" id="r_a3ec7846b84ddd129adedcbb0a791d538"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec7846b84ddd129adedcbb0a791d538">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3ec7846b84ddd129adedcbb0a791d538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2294c5a51cd789183f2388c7cb66807" id="r_ad2294c5a51cd789183f2388c7cb66807"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2294c5a51cd789183f2388c7cb66807">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad2294c5a51cd789183f2388c7cb66807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79c326302dd4e6090ee10c8a2f351874" id="r_a79c326302dd4e6090ee10c8a2f351874"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a79c326302dd4e6090ee10c8a2f351874">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a79c326302dd4e6090ee10c8a2f351874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0e0b9dc14369e937e019b153443b22" id="r_a1b0e0b9dc14369e937e019b153443b22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b0e0b9dc14369e937e019b153443b22">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a1b0e0b9dc14369e937e019b153443b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd67506b36fa9c206c994a31ec5730e" id="r_a0dd67506b36fa9c206c994a31ec5730e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0dd67506b36fa9c206c994a31ec5730e">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a0dd67506b36fa9c206c994a31ec5730e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda31c979a22c2d581ecdb92f952316b" id="r_afda31c979a22c2d581ecdb92f952316b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afda31c979a22c2d581ecdb92f952316b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:afda31c979a22c2d581ecdb92f952316b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0040b9077a93381c91eeac0f77b725" id="r_a1e0040b9077a93381c91eeac0f77b725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e0040b9077a93381c91eeac0f77b725">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1e0040b9077a93381c91eeac0f77b725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4799d05ba9bfd18044f023c92a2815ba" id="r_a4799d05ba9bfd18044f023c92a2815ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4799d05ba9bfd18044f023c92a2815ba">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4799d05ba9bfd18044f023c92a2815ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839fc51ff020baf366aed18ff808d074" id="r_a839fc51ff020baf366aed18ff808d074"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a839fc51ff020baf366aed18ff808d074">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a839fc51ff020baf366aed18ff808d074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9840efcdbb4b685ebcfd7e51690eea08" id="r_a9840efcdbb4b685ebcfd7e51690eea08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9840efcdbb4b685ebcfd7e51690eea08">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a9840efcdbb4b685ebcfd7e51690eea08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8db22212a72bb689c492ae6b0a30a14f" id="r_a8db22212a72bb689c492ae6b0a30a14f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8db22212a72bb689c492ae6b0a30a14f">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a8db22212a72bb689c492ae6b0a30a14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee772516bfb0da119070c8f4adfb1af" id="r_aaee772516bfb0da119070c8f4adfb1af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaee772516bfb0da119070c8f4adfb1af">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaee772516bfb0da119070c8f4adfb1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73fa34596cca1231fe8e39ca0738988b" id="r_a73fa34596cca1231fe8e39ca0738988b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73fa34596cca1231fe8e39ca0738988b">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a73fa34596cca1231fe8e39ca0738988b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdca8dc692f16708c56e4266ad5999e" id="r_a7bdca8dc692f16708c56e4266ad5999e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7bdca8dc692f16708c56e4266ad5999e">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a7bdca8dc692f16708c56e4266ad5999e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ab880454f21cbf5a2228ceb920f2d0" id="r_a04ab880454f21cbf5a2228ceb920f2d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04ab880454f21cbf5a2228ceb920f2d0">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a04ab880454f21cbf5a2228ceb920f2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea3a68101565a7a8a359a6fdb475b2d" id="r_a5ea3a68101565a7a8a359a6fdb475b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ea3a68101565a7a8a359a6fdb475b2d">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a5ea3a68101565a7a8a359a6fdb475b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d6b420aad492293090920da3526c2a" id="r_a42d6b420aad492293090920da3526c2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42d6b420aad492293090920da3526c2a">IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42d6b420aad492293090920da3526c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bcfd9854575f323e31b5c54e55ed84e" id="r_a8bcfd9854575f323e31b5c54e55ed84e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bcfd9854575f323e31b5c54e55ed84e">IO_QSPI_DORMANT_WAKE_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000238)</td></tr>
<tr class="separator:a8bcfd9854575f323e31b5c54e55ed84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b195c7123f115ef87c7dbacae24495" id="r_a94b195c7123f115ef87c7dbacae24495"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94b195c7123f115ef87c7dbacae24495">IO_QSPI_DORMANT_WAKE_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a94b195c7123f115ef87c7dbacae24495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc32cd86be063cf65ba6fafd0b26a2b" id="r_a0bc32cd86be063cf65ba6fafd0b26a2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0bc32cd86be063cf65ba6fafd0b26a2b">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0bc32cd86be063cf65ba6fafd0b26a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e0776776aac78d1ae48b52e69713a8" id="r_aa5e0776776aac78d1ae48b52e69713a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5e0776776aac78d1ae48b52e69713a8">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aa5e0776776aac78d1ae48b52e69713a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd9c4ad2729d0ed3610cb5578dc7dbf" id="r_a9dd9c4ad2729d0ed3610cb5578dc7dbf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dd9c4ad2729d0ed3610cb5578dc7dbf">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9dd9c4ad2729d0ed3610cb5578dc7dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbc14a59505f7c01bcf7b257f8e74ae" id="r_a3dbc14a59505f7c01bcf7b257f8e74ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dbc14a59505f7c01bcf7b257f8e74ae">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3dbc14a59505f7c01bcf7b257f8e74ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299cb00abbc838fbad2bfb5926b37681" id="r_a299cb00abbc838fbad2bfb5926b37681"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a299cb00abbc838fbad2bfb5926b37681">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a299cb00abbc838fbad2bfb5926b37681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a742598f2fe942563cae25c9878b63faa" id="r_a742598f2fe942563cae25c9878b63faa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a742598f2fe942563cae25c9878b63faa">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a742598f2fe942563cae25c9878b63faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa59128384e60f54669d9488176839b65" id="r_aa59128384e60f54669d9488176839b65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa59128384e60f54669d9488176839b65">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:aa59128384e60f54669d9488176839b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa9c8e45e4f6a4b53f22999fb895876" id="r_aeaa9c8e45e4f6a4b53f22999fb895876"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeaa9c8e45e4f6a4b53f22999fb895876">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aeaa9c8e45e4f6a4b53f22999fb895876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b230d145bf8b980112747b8533d1531" id="r_a6b230d145bf8b980112747b8533d1531"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b230d145bf8b980112747b8533d1531">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6b230d145bf8b980112747b8533d1531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9c9f9f689f6d67ca25a9f78eaa6cd1" id="r_aae9c9f9f689f6d67ca25a9f78eaa6cd1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae9c9f9f689f6d67ca25a9f78eaa6cd1">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aae9c9f9f689f6d67ca25a9f78eaa6cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03919eccdf3b0e7f071dacfbabfb16b0" id="r_a03919eccdf3b0e7f071dacfbabfb16b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03919eccdf3b0e7f071dacfbabfb16b0">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a03919eccdf3b0e7f071dacfbabfb16b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c910bc531d9d4999ff789307e94396" id="r_a16c910bc531d9d4999ff789307e94396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16c910bc531d9d4999ff789307e94396">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a16c910bc531d9d4999ff789307e94396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a87625b5770534456b3cce0cd6f79b3" id="r_a7a87625b5770534456b3cce0cd6f79b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a87625b5770534456b3cce0cd6f79b3">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a7a87625b5770534456b3cce0cd6f79b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0458ca7c138a82bb7cffd9347792a120" id="r_a0458ca7c138a82bb7cffd9347792a120"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0458ca7c138a82bb7cffd9347792a120">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0458ca7c138a82bb7cffd9347792a120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a842842a3b979d29b6789ce2dd86bfd" id="r_a7a842842a3b979d29b6789ce2dd86bfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a842842a3b979d29b6789ce2dd86bfd">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a842842a3b979d29b6789ce2dd86bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd436261646d31e4eebe23c82530ae20" id="r_acd436261646d31e4eebe23c82530ae20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd436261646d31e4eebe23c82530ae20">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd436261646d31e4eebe23c82530ae20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafef8d4d1250476cca3b0ebbd2eb5463" id="r_aafef8d4d1250476cca3b0ebbd2eb5463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafef8d4d1250476cca3b0ebbd2eb5463">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:aafef8d4d1250476cca3b0ebbd2eb5463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e8cc678bdf4bf280a743c816a2e9121" id="r_a0e8cc678bdf4bf280a743c816a2e9121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e8cc678bdf4bf280a743c816a2e9121">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0e8cc678bdf4bf280a743c816a2e9121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9726b216723245afc6bf540d7a2ab20b" id="r_a9726b216723245afc6bf540d7a2ab20b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9726b216723245afc6bf540d7a2ab20b">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9726b216723245afc6bf540d7a2ab20b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ca87a64c063b91a60ba5719d27a16b" id="r_a15ca87a64c063b91a60ba5719d27a16b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15ca87a64c063b91a60ba5719d27a16b">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15ca87a64c063b91a60ba5719d27a16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a748d8f60f53c8ad492e295512ddd19" id="r_a7a748d8f60f53c8ad492e295512ddd19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a748d8f60f53c8ad492e295512ddd19">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7a748d8f60f53c8ad492e295512ddd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f764b61a0a4fe9e1e0c39dff1fac3c2" id="r_a9f764b61a0a4fe9e1e0c39dff1fac3c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f764b61a0a4fe9e1e0c39dff1fac3c2">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9f764b61a0a4fe9e1e0c39dff1fac3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47899aea15d0fb17eb61740d76465f6f" id="r_a47899aea15d0fb17eb61740d76465f6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47899aea15d0fb17eb61740d76465f6f">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a47899aea15d0fb17eb61740d76465f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb1a391f273117d41cbb50eefd9c7cf4" id="r_adb1a391f273117d41cbb50eefd9c7cf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb1a391f273117d41cbb50eefd9c7cf4">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:adb1a391f273117d41cbb50eefd9c7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2d5af5c76d6f95e2b062bf20f1185c6" id="r_ab2d5af5c76d6f95e2b062bf20f1185c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2d5af5c76d6f95e2b062bf20f1185c6">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab2d5af5c76d6f95e2b062bf20f1185c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84859352de60b38940e6d28a46f05c62" id="r_a84859352de60b38940e6d28a46f05c62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84859352de60b38940e6d28a46f05c62">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a84859352de60b38940e6d28a46f05c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad127ce30f7939bfe008ebf5b19ca1415" id="r_ad127ce30f7939bfe008ebf5b19ca1415"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad127ce30f7939bfe008ebf5b19ca1415">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad127ce30f7939bfe008ebf5b19ca1415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d2451a106f8ec7277c03e9926b22e3" id="r_a34d2451a106f8ec7277c03e9926b22e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34d2451a106f8ec7277c03e9926b22e3">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a34d2451a106f8ec7277c03e9926b22e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ec7d98c9dcb546d01c24b56e24ba1f" id="r_a43ec7d98c9dcb546d01c24b56e24ba1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43ec7d98c9dcb546d01c24b56e24ba1f">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a43ec7d98c9dcb546d01c24b56e24ba1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6483a647be2f7716eea0973772f19a" id="r_ada6483a647be2f7716eea0973772f19a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada6483a647be2f7716eea0973772f19a">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ada6483a647be2f7716eea0973772f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5597b1b578b90d62ceaed692a87203" id="r_a2d5597b1b578b90d62ceaed692a87203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d5597b1b578b90d62ceaed692a87203">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2d5597b1b578b90d62ceaed692a87203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2192c2117cb18d9e13b6259a20214404" id="r_a2192c2117cb18d9e13b6259a20214404"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2192c2117cb18d9e13b6259a20214404">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a2192c2117cb18d9e13b6259a20214404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84295783b77ad164e10309aa9937aa7" id="r_ab84295783b77ad164e10309aa9937aa7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab84295783b77ad164e10309aa9937aa7">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab84295783b77ad164e10309aa9937aa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af334daa6e2128781daa8071e23e138a2" id="r_af334daa6e2128781daa8071e23e138a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af334daa6e2128781daa8071e23e138a2">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:af334daa6e2128781daa8071e23e138a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0daa7825cf191d024ef729190e37197" id="r_ae0daa7825cf191d024ef729190e37197"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0daa7825cf191d024ef729190e37197">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae0daa7825cf191d024ef729190e37197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d97b7f0c2b503af9eecf722dd3800f7" id="r_a0d97b7f0c2b503af9eecf722dd3800f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d97b7f0c2b503af9eecf722dd3800f7">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0d97b7f0c2b503af9eecf722dd3800f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36421bac08380dcd8e61a16c3004c536" id="r_a36421bac08380dcd8e61a16c3004c536"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36421bac08380dcd8e61a16c3004c536">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a36421bac08380dcd8e61a16c3004c536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3766e2f82103e9c08d5b9bc107be22a" id="r_af3766e2f82103e9c08d5b9bc107be22a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3766e2f82103e9c08d5b9bc107be22a">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af3766e2f82103e9c08d5b9bc107be22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92d06bb906ee63fdb3c2a5f3e6d06819" id="r_a92d06bb906ee63fdb3c2a5f3e6d06819"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92d06bb906ee63fdb3c2a5f3e6d06819">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a92d06bb906ee63fdb3c2a5f3e6d06819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e19c92716bfb742f6247ec1b5574ef" id="r_aa5e19c92716bfb742f6247ec1b5574ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5e19c92716bfb742f6247ec1b5574ef">IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa5e19c92716bfb742f6247ec1b5574ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c003e428bf898c066fe7e719682d36" id="r_a27c003e428bf898c066fe7e719682d36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27c003e428bf898c066fe7e719682d36">IO_QSPI_DORMANT_WAKE_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a27c003e428bf898c066fe7e719682d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21446e81b269d6f977ba6cd3c2723af3" id="r_a21446e81b269d6f977ba6cd3c2723af3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21446e81b269d6f977ba6cd3c2723af3">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a21446e81b269d6f977ba6cd3c2723af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a485b4d72fd6de0309dcfb92ff1bec0" id="r_a3a485b4d72fd6de0309dcfb92ff1bec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a485b4d72fd6de0309dcfb92ff1bec0">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a3a485b4d72fd6de0309dcfb92ff1bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc4589c7cbcb4f735d2b13d82c91d8d" id="r_a6dc4589c7cbcb4f735d2b13d82c91d8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dc4589c7cbcb4f735d2b13d82c91d8d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a6dc4589c7cbcb4f735d2b13d82c91d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afefb135a96cf6961d253d8be21ab68a8" id="r_afefb135a96cf6961d253d8be21ab68a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afefb135a96cf6961d253d8be21ab68a8">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:afefb135a96cf6961d253d8be21ab68a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c37033ed194f8e03e1d21d6c4ccfde1" id="r_a9c37033ed194f8e03e1d21d6c4ccfde1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c37033ed194f8e03e1d21d6c4ccfde1">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9c37033ed194f8e03e1d21d6c4ccfde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1d04d9a2b39f1ebf088d816bf824cdc" id="r_aa1d04d9a2b39f1ebf088d816bf824cdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1d04d9a2b39f1ebf088d816bf824cdc">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa1d04d9a2b39f1ebf088d816bf824cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a121a51d126e069271c04299cc6ab0" id="r_a62a121a51d126e069271c04299cc6ab0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62a121a51d126e069271c04299cc6ab0">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a62a121a51d126e069271c04299cc6ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269ec4d73df9ddc8636f227d7fdbd954" id="r_a269ec4d73df9ddc8636f227d7fdbd954"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a269ec4d73df9ddc8636f227d7fdbd954">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a269ec4d73df9ddc8636f227d7fdbd954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa212bbfba764de29a31886ed319955ec" id="r_aa212bbfba764de29a31886ed319955ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa212bbfba764de29a31886ed319955ec">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa212bbfba764de29a31886ed319955ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc661613750b14d793e2c7754a9992ba" id="r_afc661613750b14d793e2c7754a9992ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc661613750b14d793e2c7754a9992ba">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc661613750b14d793e2c7754a9992ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae74cc30d402da45888f02506c5ea799a" id="r_ae74cc30d402da45888f02506c5ea799a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae74cc30d402da45888f02506c5ea799a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae74cc30d402da45888f02506c5ea799a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7f484e4184c6e25f7c04143848763f" id="r_aba7f484e4184c6e25f7c04143848763f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba7f484e4184c6e25f7c04143848763f">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:aba7f484e4184c6e25f7c04143848763f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39bfa41d6a15996bc0dad9297305a8c6" id="r_a39bfa41d6a15996bc0dad9297305a8c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39bfa41d6a15996bc0dad9297305a8c6">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a39bfa41d6a15996bc0dad9297305a8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02b87a23bbfd0187e4adc2bcbdcdfc4c" id="r_a02b87a23bbfd0187e4adc2bcbdcdfc4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02b87a23bbfd0187e4adc2bcbdcdfc4c">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a02b87a23bbfd0187e4adc2bcbdcdfc4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891ebb9e252f4ab1bc5f255261889849" id="r_a891ebb9e252f4ab1bc5f255261889849"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a891ebb9e252f4ab1bc5f255261889849">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a891ebb9e252f4ab1bc5f255261889849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec1dd1c84d61f5659713b5df45aa04a" id="r_aaec1dd1c84d61f5659713b5df45aa04a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaec1dd1c84d61f5659713b5df45aa04a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aaec1dd1c84d61f5659713b5df45aa04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348149cd6562abbff304c2557fbbaf0a" id="r_a348149cd6562abbff304c2557fbbaf0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a348149cd6562abbff304c2557fbbaf0a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a348149cd6562abbff304c2557fbbaf0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8899ded79007372efe21f526380cdcc7" id="r_a8899ded79007372efe21f526380cdcc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8899ded79007372efe21f526380cdcc7">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a8899ded79007372efe21f526380cdcc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a850f431e46eb019a50f51fcf4364d61b" id="r_a850f431e46eb019a50f51fcf4364d61b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a850f431e46eb019a50f51fcf4364d61b">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a850f431e46eb019a50f51fcf4364d61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032606038a70375c395640e7ecea6f89" id="r_a032606038a70375c395640e7ecea6f89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a032606038a70375c395640e7ecea6f89">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a032606038a70375c395640e7ecea6f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640ae0aa488ccd9b3a4fbc97cc889b31" id="r_a640ae0aa488ccd9b3a4fbc97cc889b31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a640ae0aa488ccd9b3a4fbc97cc889b31">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a640ae0aa488ccd9b3a4fbc97cc889b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbf21fd4f33b10c1d5a7089da7f194a" id="r_abbbf21fd4f33b10c1d5a7089da7f194a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbbf21fd4f33b10c1d5a7089da7f194a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:abbbf21fd4f33b10c1d5a7089da7f194a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8da171d3276d839d38a748c2a25e5f" id="r_a5f8da171d3276d839d38a748c2a25e5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f8da171d3276d839d38a748c2a25e5f">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a5f8da171d3276d839d38a748c2a25e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac80bd87875e0d6e0b917024e8f3d7d9" id="r_aac80bd87875e0d6e0b917024e8f3d7d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac80bd87875e0d6e0b917024e8f3d7d9">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aac80bd87875e0d6e0b917024e8f3d7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cdc553d625f3a4a10ff3d3821ad909" id="r_a19cdc553d625f3a4a10ff3d3821ad909"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19cdc553d625f3a4a10ff3d3821ad909">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a19cdc553d625f3a4a10ff3d3821ad909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc4c17b461653948a5f66b7b6e1f881a" id="r_afc4c17b461653948a5f66b7b6e1f881a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc4c17b461653948a5f66b7b6e1f881a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afc4c17b461653948a5f66b7b6e1f881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c71434f8b21ed660f741fd7d8366cf" id="r_af6c71434f8b21ed660f741fd7d8366cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6c71434f8b21ed660f741fd7d8366cf">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:af6c71434f8b21ed660f741fd7d8366cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f16a8a160a3eaac4a16e9b32518999" id="r_a66f16a8a160a3eaac4a16e9b32518999"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f16a8a160a3eaac4a16e9b32518999">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a66f16a8a160a3eaac4a16e9b32518999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61655116090e18e0742c603e0337da3d" id="r_a61655116090e18e0742c603e0337da3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61655116090e18e0742c603e0337da3d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a61655116090e18e0742c603e0337da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83afb18467e01e48ec9d1f0b8c46e5a" id="r_ac83afb18467e01e48ec9d1f0b8c46e5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac83afb18467e01e48ec9d1f0b8c46e5a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac83afb18467e01e48ec9d1f0b8c46e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3823df4bd7de3ca01f861ecfb866c009" id="r_a3823df4bd7de3ca01f861ecfb866c009"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3823df4bd7de3ca01f861ecfb866c009">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3823df4bd7de3ca01f861ecfb866c009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac490529b8a29b829d87f5a083450fe2f" id="r_ac490529b8a29b829d87f5a083450fe2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac490529b8a29b829d87f5a083450fe2f">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ac490529b8a29b829d87f5a083450fe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a431eb18c14d4dfd189ac50cebb718ab6" id="r_a431eb18c14d4dfd189ac50cebb718ab6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a431eb18c14d4dfd189ac50cebb718ab6">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a431eb18c14d4dfd189ac50cebb718ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f97c82375eaacac0fa1ad203a67804d" id="r_a1f97c82375eaacac0fa1ad203a67804d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f97c82375eaacac0fa1ad203a67804d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1f97c82375eaacac0fa1ad203a67804d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12f708d823b4b3df7b319c9520f89a83" id="r_a12f708d823b4b3df7b319c9520f89a83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12f708d823b4b3df7b319c9520f89a83">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a12f708d823b4b3df7b319c9520f89a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f6d05ec425b2cd24c243a197005048" id="r_af1f6d05ec425b2cd24c243a197005048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1f6d05ec425b2cd24c243a197005048">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af1f6d05ec425b2cd24c243a197005048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62d32a63fda4084357e663ee9aadef79" id="r_a62d32a63fda4084357e663ee9aadef79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62d32a63fda4084357e663ee9aadef79">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a62d32a63fda4084357e663ee9aadef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a06c5205241dc086c1f5959f7bca90b" id="r_a5a06c5205241dc086c1f5959f7bca90b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5a06c5205241dc086c1f5959f7bca90b">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a5a06c5205241dc086c1f5959f7bca90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65d49219d2489f545da666aeef16fccd" id="r_a65d49219d2489f545da666aeef16fccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65d49219d2489f545da666aeef16fccd">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a65d49219d2489f545da666aeef16fccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cebda6ab3cee8672e9558281d34266" id="r_a33cebda6ab3cee8672e9558281d34266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cebda6ab3cee8672e9558281d34266">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a33cebda6ab3cee8672e9558281d34266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c9b6f6a7295f22d94dfc1bb72394cc" id="r_af1c9b6f6a7295f22d94dfc1bb72394cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1c9b6f6a7295f22d94dfc1bb72394cc">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af1c9b6f6a7295f22d94dfc1bb72394cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1a33d6a20aaf767204f1cd0e889b49" id="r_a8f1a33d6a20aaf767204f1cd0e889b49"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f1a33d6a20aaf767204f1cd0e889b49">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a8f1a33d6a20aaf767204f1cd0e889b49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc22e05031d43cb1880eea5d9b859a54" id="r_adc22e05031d43cb1880eea5d9b859a54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc22e05031d43cb1880eea5d9b859a54">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:adc22e05031d43cb1880eea5d9b859a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229aef480ad02832f6033adfd600160c" id="r_a229aef480ad02832f6033adfd600160c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a229aef480ad02832f6033adfd600160c">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a229aef480ad02832f6033adfd600160c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6850ccae5f2a948b1008072c0a4e529" id="r_ac6850ccae5f2a948b1008072c0a4e529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6850ccae5f2a948b1008072c0a4e529">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac6850ccae5f2a948b1008072c0a4e529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a667d3df761ccc0f12223010a946f6d27" id="r_a667d3df761ccc0f12223010a946f6d27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a667d3df761ccc0f12223010a946f6d27">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a667d3df761ccc0f12223010a946f6d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033e4218421a92940154a183a7063d24" id="r_a033e4218421a92940154a183a7063d24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a033e4218421a92940154a183a7063d24">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a033e4218421a92940154a183a7063d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77998c722aa3b7fe066d44062d7fdce1" id="r_a77998c722aa3b7fe066d44062d7fdce1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77998c722aa3b7fe066d44062d7fdce1">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a77998c722aa3b7fe066d44062d7fdce1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b7a87f98a21d4d8ac3dcda0a28be6a" id="r_ab7b7a87f98a21d4d8ac3dcda0a28be6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7b7a87f98a21d4d8ac3dcda0a28be6a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ab7b7a87f98a21d4d8ac3dcda0a28be6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3592e0e6de0196852ec7f46e88df28" id="r_a7a3592e0e6de0196852ec7f46e88df28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a3592e0e6de0196852ec7f46e88df28">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a3592e0e6de0196852ec7f46e88df28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed36797d50a280b17acff508de99228" id="r_aaed36797d50a280b17acff508de99228"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaed36797d50a280b17acff508de99228">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aaed36797d50a280b17acff508de99228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8c82976561de43b6bef20b07ee1c482" id="r_ae8c82976561de43b6bef20b07ee1c482"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8c82976561de43b6bef20b07ee1c482">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ae8c82976561de43b6bef20b07ee1c482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fba6cd05aa132afb61a66c9ec33a224" id="r_a9fba6cd05aa132afb61a66c9ec33a224"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fba6cd05aa132afb61a66c9ec33a224">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a9fba6cd05aa132afb61a66c9ec33a224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8c35142f84195be0a58dce58a49d28" id="r_acf8c35142f84195be0a58dce58a49d28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acf8c35142f84195be0a58dce58a49d28">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:acf8c35142f84195be0a58dce58a49d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d3e381acf657932d6e9c760e7d2db0" id="r_a55d3e381acf657932d6e9c760e7d2db0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55d3e381acf657932d6e9c760e7d2db0">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a55d3e381acf657932d6e9c760e7d2db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080086645f2aef369576633ef0d87d5d" id="r_a080086645f2aef369576633ef0d87d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a080086645f2aef369576633ef0d87d5d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a080086645f2aef369576633ef0d87d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce26155b523e5874aedf4442c3bb77" id="r_aa1ce26155b523e5874aedf4442c3bb77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1ce26155b523e5874aedf4442c3bb77">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:aa1ce26155b523e5874aedf4442c3bb77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298caa217bd8d6879fa546c3d8f78920" id="r_a298caa217bd8d6879fa546c3d8f78920"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a298caa217bd8d6879fa546c3d8f78920">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a298caa217bd8d6879fa546c3d8f78920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0138039842420470cec1f7cc18f000d3" id="r_a0138039842420470cec1f7cc18f000d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0138039842420470cec1f7cc18f000d3">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a0138039842420470cec1f7cc18f000d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1893898a1426faf63db216f85f12d8f" id="r_ab1893898a1426faf63db216f85f12d8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1893898a1426faf63db216f85f12d8f">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab1893898a1426faf63db216f85f12d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1efc069dd1ac07b3a47e39cdb3d0806" id="r_ad1efc069dd1ac07b3a47e39cdb3d0806"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1efc069dd1ac07b3a47e39cdb3d0806">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad1efc069dd1ac07b3a47e39cdb3d0806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91507cbfdd726f240199db695aa48c6f" id="r_a91507cbfdd726f240199db695aa48c6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91507cbfdd726f240199db695aa48c6f">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a91507cbfdd726f240199db695aa48c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0426801cc20dfba807b297458e3b2478" id="r_a0426801cc20dfba807b297458e3b2478"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0426801cc20dfba807b297458e3b2478">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a0426801cc20dfba807b297458e3b2478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fef73746c702ddb7af7cde68f22078" id="r_a59fef73746c702ddb7af7cde68f22078"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59fef73746c702ddb7af7cde68f22078">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a59fef73746c702ddb7af7cde68f22078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae16936547ed0b9e26f2b037da24460c9" id="r_ae16936547ed0b9e26f2b037da24460c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae16936547ed0b9e26f2b037da24460c9">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae16936547ed0b9e26f2b037da24460c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3163741f6665f5eda4e31a336f05acb" id="r_ab3163741f6665f5eda4e31a336f05acb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3163741f6665f5eda4e31a336f05acb">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab3163741f6665f5eda4e31a336f05acb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae75c6c5a28b2716a135455506af7f529" id="r_ae75c6c5a28b2716a135455506af7f529"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae75c6c5a28b2716a135455506af7f529">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:ae75c6c5a28b2716a135455506af7f529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286ea8e7cc35566ac991c8b864c9d558" id="r_a286ea8e7cc35566ac991c8b864c9d558"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a286ea8e7cc35566ac991c8b864c9d558">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a286ea8e7cc35566ac991c8b864c9d558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb2f0a0e9a3f3bd07a02cdcb0193882" id="r_abdb2f0a0e9a3f3bd07a02cdcb0193882"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdb2f0a0e9a3f3bd07a02cdcb0193882">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:abdb2f0a0e9a3f3bd07a02cdcb0193882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6268ee60363ed1cfb7ca6f6350d98bb0" id="r_a6268ee60363ed1cfb7ca6f6350d98bb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6268ee60363ed1cfb7ca6f6350d98bb0">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6268ee60363ed1cfb7ca6f6350d98bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada65dacb32b3eb7767592ab22319a841" id="r_ada65dacb32b3eb7767592ab22319a841"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada65dacb32b3eb7767592ab22319a841">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ada65dacb32b3eb7767592ab22319a841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1a7f698e3e71f48f615c3972c6e222" id="r_aff1a7f698e3e71f48f615c3972c6e222"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff1a7f698e3e71f48f615c3972c6e222">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:aff1a7f698e3e71f48f615c3972c6e222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a419e3e514bd8dfa32daefa2d849fb4eb" id="r_a419e3e514bd8dfa32daefa2d849fb4eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a419e3e514bd8dfa32daefa2d849fb4eb">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a419e3e514bd8dfa32daefa2d849fb4eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce9aa4fab4530019984e179a0e8603a" id="r_adce9aa4fab4530019984e179a0e8603a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adce9aa4fab4530019984e179a0e8603a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:adce9aa4fab4530019984e179a0e8603a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba20bd736fedbc62ed8e407920557e8" id="r_a8ba20bd736fedbc62ed8e407920557e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ba20bd736fedbc62ed8e407920557e8">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8ba20bd736fedbc62ed8e407920557e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2201913274ad9c7e6f5797187b87aad4" id="r_a2201913274ad9c7e6f5797187b87aad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2201913274ad9c7e6f5797187b87aad4">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2201913274ad9c7e6f5797187b87aad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80e0bdc772af2f01330855d82ef7e38" id="r_af80e0bdc772af2f01330855d82ef7e38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af80e0bdc772af2f01330855d82ef7e38">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:af80e0bdc772af2f01330855d82ef7e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48920ba0b4ebd20ec198ffc79630bd98" id="r_a48920ba0b4ebd20ec198ffc79630bd98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48920ba0b4ebd20ec198ffc79630bd98">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a48920ba0b4ebd20ec198ffc79630bd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ecf7a034e85f093e376e87ed3b6747" id="r_ac2ecf7a034e85f093e376e87ed3b6747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2ecf7a034e85f093e376e87ed3b6747">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ac2ecf7a034e85f093e376e87ed3b6747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76bb62c8dcd5803bafbc34d6c2de75d" id="r_ab76bb62c8dcd5803bafbc34d6c2de75d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab76bb62c8dcd5803bafbc34d6c2de75d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab76bb62c8dcd5803bafbc34d6c2de75d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3aea5b0a76495acd3a7c107e98eb622" id="r_ac3aea5b0a76495acd3a7c107e98eb622"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3aea5b0a76495acd3a7c107e98eb622">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac3aea5b0a76495acd3a7c107e98eb622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80236690da9c72dfaba72c20df2ae26e" id="r_a80236690da9c72dfaba72c20df2ae26e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80236690da9c72dfaba72c20df2ae26e">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a80236690da9c72dfaba72c20df2ae26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f57d084ca6efc7fa8e79c7e5a1328a" id="r_af4f57d084ca6efc7fa8e79c7e5a1328a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af4f57d084ca6efc7fa8e79c7e5a1328a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af4f57d084ca6efc7fa8e79c7e5a1328a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada75aabe5705855b0abb5e94eb627728" id="r_ada75aabe5705855b0abb5e94eb627728"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada75aabe5705855b0abb5e94eb627728">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ada75aabe5705855b0abb5e94eb627728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a949fff54709ea85423d774f77bc183a9" id="r_a949fff54709ea85423d774f77bc183a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a949fff54709ea85423d774f77bc183a9">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a949fff54709ea85423d774f77bc183a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbbefcbf8e4feaf66975ffe3bbbd6a78" id="r_adbbefcbf8e4feaf66975ffe3bbbd6a78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adbbefcbf8e4feaf66975ffe3bbbd6a78">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adbbefcbf8e4feaf66975ffe3bbbd6a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6801e0ed0f87b8c9fd51783440f5da26" id="r_a6801e0ed0f87b8c9fd51783440f5da26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6801e0ed0f87b8c9fd51783440f5da26">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a6801e0ed0f87b8c9fd51783440f5da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a840477031c0a80181ee38f54c40abc6d" id="r_a840477031c0a80181ee38f54c40abc6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a840477031c0a80181ee38f54c40abc6d">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a840477031c0a80181ee38f54c40abc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8226b7e476c52441f096837d30f55923" id="r_a8226b7e476c52441f096837d30f55923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8226b7e476c52441f096837d30f55923">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a8226b7e476c52441f096837d30f55923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3e055ebae21f51f96dfd69ce409d82" id="r_a8c3e055ebae21f51f96dfd69ce409d82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c3e055ebae21f51f96dfd69ce409d82">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8c3e055ebae21f51f96dfd69ce409d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec6ce702487c954811947189c1d11e81" id="r_aec6ce702487c954811947189c1d11e81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec6ce702487c954811947189c1d11e81">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aec6ce702487c954811947189c1d11e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd3dbe796c9b54d96c03556fc214604" id="r_a1dd3dbe796c9b54d96c03556fc214604"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1dd3dbe796c9b54d96c03556fc214604">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a1dd3dbe796c9b54d96c03556fc214604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345e2065600fc327531034aaf2ad037c" id="r_a345e2065600fc327531034aaf2ad037c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a345e2065600fc327531034aaf2ad037c">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a345e2065600fc327531034aaf2ad037c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b3870289723d48fdd524fdd4590306" id="r_ac1b3870289723d48fdd524fdd4590306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1b3870289723d48fdd524fdd4590306">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ac1b3870289723d48fdd524fdd4590306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa6c8b269ae57934bc24ab40c53792c6" id="r_afa6c8b269ae57934bc24ab40c53792c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa6c8b269ae57934bc24ab40c53792c6">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa6c8b269ae57934bc24ab40c53792c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488493f54e7e004828dca34bbb4fd253" id="r_a488493f54e7e004828dca34bbb4fd253"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a488493f54e7e004828dca34bbb4fd253">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a488493f54e7e004828dca34bbb4fd253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bbfb48f5e415126d3d05c1e59c63ac" id="r_ae1bbfb48f5e415126d3d05c1e59c63ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1bbfb48f5e415126d3d05c1e59c63ac">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ae1bbfb48f5e415126d3d05c1e59c63ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43eea342100b17d7d8199ee7a7e0ce50" id="r_a43eea342100b17d7d8199ee7a7e0ce50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43eea342100b17d7d8199ee7a7e0ce50">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a43eea342100b17d7d8199ee7a7e0ce50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61bfc70770504d38751d0ce33904f1e5" id="r_a61bfc70770504d38751d0ce33904f1e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61bfc70770504d38751d0ce33904f1e5">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a61bfc70770504d38751d0ce33904f1e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a608fd2f9afe1b77bde4372820fe48e63" id="r_a608fd2f9afe1b77bde4372820fe48e63"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a608fd2f9afe1b77bde4372820fe48e63">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a608fd2f9afe1b77bde4372820fe48e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa89de035e5c747f5c5f4ef5e62ea58b4" id="r_aa89de035e5c747f5c5f4ef5e62ea58b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa89de035e5c747f5c5f4ef5e62ea58b4">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa89de035e5c747f5c5f4ef5e62ea58b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f23e97798867b60196156134d417406" id="r_a2f23e97798867b60196156134d417406"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f23e97798867b60196156134d417406">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a2f23e97798867b60196156134d417406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fe74ba0ed6146d353b3ec4baf030ef" id="r_a04fe74ba0ed6146d353b3ec4baf030ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04fe74ba0ed6146d353b3ec4baf030ef">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a04fe74ba0ed6146d353b3ec4baf030ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace05980274a6efe721a31b381cf00695" id="r_ace05980274a6efe721a31b381cf00695"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace05980274a6efe721a31b381cf00695">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ace05980274a6efe721a31b381cf00695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ebf38a358a8fc2a10857d803980e19" id="r_af9ebf38a358a8fc2a10857d803980e19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9ebf38a358a8fc2a10857d803980e19">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9ebf38a358a8fc2a10857d803980e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac30c6e03c35572c40a2461ad92e6cd9e" id="r_ac30c6e03c35572c40a2461ad92e6cd9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac30c6e03c35572c40a2461ad92e6cd9e">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac30c6e03c35572c40a2461ad92e6cd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addbee1d9b094889379cc8bec7917d396" id="r_addbee1d9b094889379cc8bec7917d396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addbee1d9b094889379cc8bec7917d396">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:addbee1d9b094889379cc8bec7917d396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b5c21613617dc9d92054d208a30767a" id="r_a5b5c21613617dc9d92054d208a30767a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b5c21613617dc9d92054d208a30767a">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a5b5c21613617dc9d92054d208a30767a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e474464deaa0718ebc8a60905f75bd7" id="r_a5e474464deaa0718ebc8a60905f75bd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e474464deaa0718ebc8a60905f75bd7">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a5e474464deaa0718ebc8a60905f75bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7de0488eecdd8a9e93ebdfb46c8991" id="r_a0e7de0488eecdd8a9e93ebdfb46c8991"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e7de0488eecdd8a9e93ebdfb46c8991">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0e7de0488eecdd8a9e93ebdfb46c8991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05d2333cddca4219757f8c85466e0af" id="r_ac05d2333cddca4219757f8c85466e0af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05d2333cddca4219757f8c85466e0af">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac05d2333cddca4219757f8c85466e0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0b0b09388c1779f058c3db71bb23916" id="r_aa0b0b09388c1779f058c3db71bb23916"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0b0b09388c1779f058c3db71bb23916">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:aa0b0b09388c1779f058c3db71bb23916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b4ba65b591deeca2938b998be58761" id="r_ab1b4ba65b591deeca2938b998be58761"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1b4ba65b591deeca2938b998be58761">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ab1b4ba65b591deeca2938b998be58761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a603cc44b4d0aee032d84228fb27b2bff" id="r_a603cc44b4d0aee032d84228fb27b2bff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a603cc44b4d0aee032d84228fb27b2bff">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a603cc44b4d0aee032d84228fb27b2bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68135217207c64507ddf90292e5c6a83" id="r_a68135217207c64507ddf90292e5c6a83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68135217207c64507ddf90292e5c6a83">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a68135217207c64507ddf90292e5c6a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca6d6ce6e6afa387a9c8e5d47581b1d4" id="r_aca6d6ce6e6afa387a9c8e5d47581b1d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca6d6ce6e6afa387a9c8e5d47581b1d4">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aca6d6ce6e6afa387a9c8e5d47581b1d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb735c2335bb42339508442b9e820269" id="r_adb735c2335bb42339508442b9e820269"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb735c2335bb42339508442b9e820269">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:adb735c2335bb42339508442b9e820269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a907caac1c045929ea7685c7a547cc057" id="r_a907caac1c045929ea7685c7a547cc057"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a907caac1c045929ea7685c7a547cc057">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a907caac1c045929ea7685c7a547cc057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7333a22ba6ccf9fe51f8393f8e05483" id="r_ab7333a22ba6ccf9fe51f8393f8e05483"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7333a22ba6ccf9fe51f8393f8e05483">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ab7333a22ba6ccf9fe51f8393f8e05483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eb1f8ac493914d3d16ec9bbca6ec7e6" id="r_a4eb1f8ac493914d3d16ec9bbca6ec7e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4eb1f8ac493914d3d16ec9bbca6ec7e6">IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4eb1f8ac493914d3d16ec9bbca6ec7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a664b96ef164b66c1dc1e7745749c3813" id="r_a664b96ef164b66c1dc1e7745749c3813"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a664b96ef164b66c1dc1e7745749c3813">IO_QSPI_DORMANT_WAKE_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000023c)</td></tr>
<tr class="separator:a664b96ef164b66c1dc1e7745749c3813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a59befaae0a425615fd908caee544b" id="r_a77a59befaae0a425615fd908caee544b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77a59befaae0a425615fd908caee544b">IO_QSPI_DORMANT_WAKE_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a77a59befaae0a425615fd908caee544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2868c932dc7783adf31307d8c4911bd5" id="r_a2868c932dc7783adf31307d8c4911bd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2868c932dc7783adf31307d8c4911bd5">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2868c932dc7783adf31307d8c4911bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb9256082447c53785e61f1d81a45a3" id="r_a5fb9256082447c53785e61f1d81a45a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fb9256082447c53785e61f1d81a45a3">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a5fb9256082447c53785e61f1d81a45a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25c9133fd0d5186d794cca367630978" id="r_ad25c9133fd0d5186d794cca367630978"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad25c9133fd0d5186d794cca367630978">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ad25c9133fd0d5186d794cca367630978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648cd291c11b96c182bf7b46935b285c" id="r_a648cd291c11b96c182bf7b46935b285c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a648cd291c11b96c182bf7b46935b285c">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a648cd291c11b96c182bf7b46935b285c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f64858db9ca48adc0fde49f1290a4e" id="r_a15f64858db9ca48adc0fde49f1290a4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15f64858db9ca48adc0fde49f1290a4e">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15f64858db9ca48adc0fde49f1290a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad802354c2da06090c4b9d5d4e23ef58b" id="r_ad802354c2da06090c4b9d5d4e23ef58b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad802354c2da06090c4b9d5d4e23ef58b">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad802354c2da06090c4b9d5d4e23ef58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ce58391c0b90ddad9aca6f909436a58" id="r_a0ce58391c0b90ddad9aca6f909436a58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ce58391c0b90ddad9aca6f909436a58">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0ce58391c0b90ddad9aca6f909436a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e04ab880e9769ec647ddf751991016d" id="r_a1e04ab880e9769ec647ddf751991016d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e04ab880e9769ec647ddf751991016d">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1e04ab880e9769ec647ddf751991016d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af78edc2fd960d3ddac0878513653e2fd" id="r_af78edc2fd960d3ddac0878513653e2fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af78edc2fd960d3ddac0878513653e2fd">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af78edc2fd960d3ddac0878513653e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa246399f304db5e3b345bd18b2fec58a" id="r_aa246399f304db5e3b345bd18b2fec58a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa246399f304db5e3b345bd18b2fec58a">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa246399f304db5e3b345bd18b2fec58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248b581f10543870e4217b11b50a8bbd" id="r_a248b581f10543870e4217b11b50a8bbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a248b581f10543870e4217b11b50a8bbd">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a248b581f10543870e4217b11b50a8bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab685acfa1c8162e88d008dcd95278dcd" id="r_ab685acfa1c8162e88d008dcd95278dcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab685acfa1c8162e88d008dcd95278dcd">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ab685acfa1c8162e88d008dcd95278dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b297dcfbf4c6a2220b4bce7cf492bb" id="r_a97b297dcfbf4c6a2220b4bce7cf492bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97b297dcfbf4c6a2220b4bce7cf492bb">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a97b297dcfbf4c6a2220b4bce7cf492bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95a31014b63da164041f657c9ae5189" id="r_af95a31014b63da164041f657c9ae5189"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af95a31014b63da164041f657c9ae5189">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:af95a31014b63da164041f657c9ae5189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b40b11a677832d69afa0f515745232e" id="r_a8b40b11a677832d69afa0f515745232e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b40b11a677832d69afa0f515745232e">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b40b11a677832d69afa0f515745232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20387b99e5b29d8c5c58a76fd06fd7d" id="r_ae20387b99e5b29d8c5c58a76fd06fd7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae20387b99e5b29d8c5c58a76fd06fd7d">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae20387b99e5b29d8c5c58a76fd06fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c1b54fbc12ffb09a4fc5830c11235b" id="r_ab3c1b54fbc12ffb09a4fc5830c11235b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3c1b54fbc12ffb09a4fc5830c11235b">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ab3c1b54fbc12ffb09a4fc5830c11235b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3572839f895e59976bb308303cef7cc6" id="r_a3572839f895e59976bb308303cef7cc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3572839f895e59976bb308303cef7cc6">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3572839f895e59976bb308303cef7cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72dff450cc535a26f11d9a16c0efe2f" id="r_ad72dff450cc535a26f11d9a16c0efe2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad72dff450cc535a26f11d9a16c0efe2f">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad72dff450cc535a26f11d9a16c0efe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b505e9f71ecc464f32e0ac7621d219e" id="r_a3b505e9f71ecc464f32e0ac7621d219e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b505e9f71ecc464f32e0ac7621d219e">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3b505e9f71ecc464f32e0ac7621d219e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c6d1669aaccd85f828db9f39d75d3b9" id="r_a8c6d1669aaccd85f828db9f39d75d3b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c6d1669aaccd85f828db9f39d75d3b9">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8c6d1669aaccd85f828db9f39d75d3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7795d33fbdd4acef621cc2d5f586977b" id="r_a7795d33fbdd4acef621cc2d5f586977b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7795d33fbdd4acef621cc2d5f586977b">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a7795d33fbdd4acef621cc2d5f586977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1a3808a87bd41bf6544bd351f6b436" id="r_add1a3808a87bd41bf6544bd351f6b436"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add1a3808a87bd41bf6544bd351f6b436">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:add1a3808a87bd41bf6544bd351f6b436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1a0a85f0f1351103f0ccbc26a3d3e9" id="r_abf1a0a85f0f1351103f0ccbc26a3d3e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf1a0a85f0f1351103f0ccbc26a3d3e9">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abf1a0a85f0f1351103f0ccbc26a3d3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9044d5135db440a31c37914496bd49c" id="r_ab9044d5135db440a31c37914496bd49c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9044d5135db440a31c37914496bd49c">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab9044d5135db440a31c37914496bd49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f7efc785610ded3a7367f1eb6ec10a" id="r_a30f7efc785610ded3a7367f1eb6ec10a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30f7efc785610ded3a7367f1eb6ec10a">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a30f7efc785610ded3a7367f1eb6ec10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31b4b5fa7aae43a7cfe0a7a5252b2424" id="r_a31b4b5fa7aae43a7cfe0a7a5252b2424"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31b4b5fa7aae43a7cfe0a7a5252b2424">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a31b4b5fa7aae43a7cfe0a7a5252b2424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b24fba19953bddc17f9d3146c67908" id="r_a34b24fba19953bddc17f9d3146c67908"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34b24fba19953bddc17f9d3146c67908">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a34b24fba19953bddc17f9d3146c67908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e4ec847c1b95b97a581105e64085f2" id="r_ac1e4ec847c1b95b97a581105e64085f2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1e4ec847c1b95b97a581105e64085f2">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ac1e4ec847c1b95b97a581105e64085f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a669038572fa4282c94b6e6f0fae150d3" id="r_a669038572fa4282c94b6e6f0fae150d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a669038572fa4282c94b6e6f0fae150d3">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a669038572fa4282c94b6e6f0fae150d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a73fbd4ecdb64756fa51172df0f3bf" id="r_aa1a73fbd4ecdb64756fa51172df0f3bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1a73fbd4ecdb64756fa51172df0f3bf">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa1a73fbd4ecdb64756fa51172df0f3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8431ad712f3061a8e638c856fc4859db" id="r_a8431ad712f3061a8e638c856fc4859db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8431ad712f3061a8e638c856fc4859db">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8431ad712f3061a8e638c856fc4859db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d359d94907e1558ef6d2c0596900b13" id="r_a0d359d94907e1558ef6d2c0596900b13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d359d94907e1558ef6d2c0596900b13">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a0d359d94907e1558ef6d2c0596900b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c4dc95516e9948c5972cd9ba9145c9" id="r_a08c4dc95516e9948c5972cd9ba9145c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08c4dc95516e9948c5972cd9ba9145c9">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a08c4dc95516e9948c5972cd9ba9145c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6ab4cc04a4e69e2e2049b2f7ced805" id="r_a5c6ab4cc04a4e69e2e2049b2f7ced805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c6ab4cc04a4e69e2e2049b2f7ced805">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5c6ab4cc04a4e69e2e2049b2f7ced805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acb2ece46c47ec194d8d62f19de8b51" id="r_a6acb2ece46c47ec194d8d62f19de8b51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6acb2ece46c47ec194d8d62f19de8b51">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6acb2ece46c47ec194d8d62f19de8b51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ed75744eb3a2464e48ae46d4f425b8" id="r_a01ed75744eb3a2464e48ae46d4f425b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01ed75744eb3a2464e48ae46d4f425b8">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a01ed75744eb3a2464e48ae46d4f425b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ce8d81d2fc7363d3fa8467ddf7070ce" id="r_a3ce8d81d2fc7363d3fa8467ddf7070ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ce8d81d2fc7363d3fa8467ddf7070ce">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3ce8d81d2fc7363d3fa8467ddf7070ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4c1fb8ae6c32a3114196b9cc45f337" id="r_a2f4c1fb8ae6c32a3114196b9cc45f337"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f4c1fb8ae6c32a3114196b9cc45f337">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2f4c1fb8ae6c32a3114196b9cc45f337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26c6a844742df3780e9899b0eacd54c" id="r_ad26c6a844742df3780e9899b0eacd54c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26c6a844742df3780e9899b0eacd54c">IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad26c6a844742df3780e9899b0eacd54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae854b349872fd2be3d77300e0b45ea0e" id="r_ae854b349872fd2be3d77300e0b45ea0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae854b349872fd2be3d77300e0b45ea0e">IO_QSPI_GPIO_QSPI_SCLK_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:ae854b349872fd2be3d77300e0b45ea0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa396d65c94340f1114c5111fdb0da508" id="r_aa396d65c94340f1114c5111fdb0da508"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa396d65c94340f1114c5111fdb0da508">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa396d65c94340f1114c5111fdb0da508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a532343de8e164ccdb52aacfb16f05594" id="r_a532343de8e164ccdb52aacfb16f05594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a532343de8e164ccdb52aacfb16f05594">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a532343de8e164ccdb52aacfb16f05594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaecbb8ffa253df287e0abe262f61d6d6" id="r_aaecbb8ffa253df287e0abe262f61d6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaecbb8ffa253df287e0abe262f61d6d6">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaecbb8ffa253df287e0abe262f61d6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f43af695ae8542a6e32e81c29396bc3" id="r_a9f43af695ae8542a6e32e81c29396bc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f43af695ae8542a6e32e81c29396bc3">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9f43af695ae8542a6e32e81c29396bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1aa109b0c56a911a1261d26b0dfa59b" id="r_ab1aa109b0c56a911a1261d26b0dfa59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1aa109b0c56a911a1261d26b0dfa59b">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:ab1aa109b0c56a911a1261d26b0dfa59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59ce142c2805704aa56d586e522c65bc" id="r_a59ce142c2805704aa56d586e522c65bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59ce142c2805704aa56d586e522c65bc">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_I2C1_SDA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a59ce142c2805704aa56d586e522c65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d90da168047186a6a06c27bdd0bede" id="r_a30d90da168047186a6a06c27bdd0bede"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d90da168047186a6a06c27bdd0bede">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a30d90da168047186a6a06c27bdd0bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac601fde2fc1b7c5e27b8a87878bb9ff6" id="r_ac601fde2fc1b7c5e27b8a87878bb9ff6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac601fde2fc1b7c5e27b8a87878bb9ff6">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_SIOB_PROC_58</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:ac601fde2fc1b7c5e27b8a87878bb9ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc32f9ed36a51b9dc5779b24807bac9" id="r_a1cc32f9ed36a51b9dc5779b24807bac9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1cc32f9ed36a51b9dc5779b24807bac9">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_CTS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:a1cc32f9ed36a51b9dc5779b24807bac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8184d1ecf01575dde616ff75d4c6388" id="r_ae8184d1ecf01575dde616ff75d4c6388"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8184d1ecf01575dde616ff75d4c6388">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_TX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td></tr>
<tr class="separator:ae8184d1ecf01575dde616ff75d4c6388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b0454290ee69f814e8a59500ce223bf" id="r_a6b0454290ee69f814e8a59500ce223bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b0454290ee69f814e8a59500ce223bf">IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_XIP_SCLK</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a6b0454290ee69f814e8a59500ce223bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b3ae8236070edcd8fcd1afa8da0dcbc" id="r_a0b3ae8236070edcd8fcd1afa8da0dcbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b3ae8236070edcd8fcd1afa8da0dcbc">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0b3ae8236070edcd8fcd1afa8da0dcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f6f3c6ee6740ac464cf0e42a3fede9" id="r_a72f6f3c6ee6740ac464cf0e42a3fede9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72f6f3c6ee6740ac464cf0e42a3fede9">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a72f6f3c6ee6740ac464cf0e42a3fede9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1339ecc6125d663e9b2bab881382f26" id="r_aa1339ecc6125d663e9b2bab881382f26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1339ecc6125d663e9b2bab881382f26">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa1339ecc6125d663e9b2bab881382f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97abdd396c442980a1f5ad4a28beb79" id="r_ad97abdd396c442980a1f5ad4a28beb79"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad97abdd396c442980a1f5ad4a28beb79">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ad97abdd396c442980a1f5ad4a28beb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aede834006e988303d403a9b0aea7725c" id="r_aede834006e988303d403a9b0aea7725c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aede834006e988303d403a9b0aea7725c">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aede834006e988303d403a9b0aea7725c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42bdfec3b070397f733da3d67294b980" id="r_a42bdfec3b070397f733da3d67294b980"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42bdfec3b070397f733da3d67294b980">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a42bdfec3b070397f733da3d67294b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cb3b2b5d02f9ee681e510ec227e1e74" id="r_a5cb3b2b5d02f9ee681e510ec227e1e74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5cb3b2b5d02f9ee681e510ec227e1e74">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5cb3b2b5d02f9ee681e510ec227e1e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bce11039bd8ec77d425f21e1c51fe62" id="r_a1bce11039bd8ec77d425f21e1c51fe62"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bce11039bd8ec77d425f21e1c51fe62">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a1bce11039bd8ec77d425f21e1c51fe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4e40da06f35749f48f8f1a7881d0b58" id="r_ab4e40da06f35749f48f8f1a7881d0b58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4e40da06f35749f48f8f1a7881d0b58">IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab4e40da06f35749f48f8f1a7881d0b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcfd0e4f89ec9955f6dcbfb07685cdff" id="r_abcfd0e4f89ec9955f6dcbfb07685cdff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcfd0e4f89ec9955f6dcbfb07685cdff">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abcfd0e4f89ec9955f6dcbfb07685cdff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a977f146a021aef57a754128dfbc5b503" id="r_a977f146a021aef57a754128dfbc5b503"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a977f146a021aef57a754128dfbc5b503">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a977f146a021aef57a754128dfbc5b503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdc42210638d478c45d7dd4767c3911b" id="r_acdc42210638d478c45d7dd4767c3911b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdc42210638d478c45d7dd4767c3911b">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:acdc42210638d478c45d7dd4767c3911b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19ac89593f2f39834f5abdabdd2cf8f3" id="r_a19ac89593f2f39834f5abdabdd2cf8f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19ac89593f2f39834f5abdabdd2cf8f3">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a19ac89593f2f39834f5abdabdd2cf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b5bde6ac6898bc7517729bb7b3adc93" id="r_a8b5bde6ac6898bc7517729bb7b3adc93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b5bde6ac6898bc7517729bb7b3adc93">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8b5bde6ac6898bc7517729bb7b3adc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a145da17f4071a8aaaf4ac9bc9f9cc00c" id="r_a145da17f4071a8aaaf4ac9bc9f9cc00c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a145da17f4071a8aaaf4ac9bc9f9cc00c">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a145da17f4071a8aaaf4ac9bc9f9cc00c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6c3cfae1927464c435ed2b4de5fa71" id="r_a5b6c3cfae1927464c435ed2b4de5fa71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b6c3cfae1927464c435ed2b4de5fa71">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5b6c3cfae1927464c435ed2b4de5fa71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac566f8ad3d398793180370e50258f3af" id="r_ac566f8ad3d398793180370e50258f3af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac566f8ad3d398793180370e50258f3af">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac566f8ad3d398793180370e50258f3af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7359f5c7e5a05e8cc39de44df03a56d6" id="r_a7359f5c7e5a05e8cc39de44df03a56d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7359f5c7e5a05e8cc39de44df03a56d6">IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7359f5c7e5a05e8cc39de44df03a56d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0417f4da30d9c325bb43a3b90ebd9d2e" id="r_a0417f4da30d9c325bb43a3b90ebd9d2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0417f4da30d9c325bb43a3b90ebd9d2e">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0417f4da30d9c325bb43a3b90ebd9d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80659999b507039d058730469e964d3c" id="r_a80659999b507039d058730469e964d3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80659999b507039d058730469e964d3c">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:a80659999b507039d058730469e964d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af580afbb695323594efc42dc6e27cd23" id="r_af580afbb695323594efc42dc6e27cd23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af580afbb695323594efc42dc6e27cd23">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:af580afbb695323594efc42dc6e27cd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ed31efcb74d63f17262268ad700c78" id="r_a25ed31efcb74d63f17262268ad700c78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25ed31efcb74d63f17262268ad700c78">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a25ed31efcb74d63f17262268ad700c78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d61bbd94dd5e23e99453d3016d1ba57" id="r_a4d61bbd94dd5e23e99453d3016d1ba57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d61bbd94dd5e23e99453d3016d1ba57">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4d61bbd94dd5e23e99453d3016d1ba57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744ee7f8460068978c494348ccddb294" id="r_a744ee7f8460068978c494348ccddb294"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a744ee7f8460068978c494348ccddb294">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a744ee7f8460068978c494348ccddb294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95743b4a28019b6e04cecab2837654e3" id="r_a95743b4a28019b6e04cecab2837654e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95743b4a28019b6e04cecab2837654e3">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a95743b4a28019b6e04cecab2837654e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7071e0d3ccd8c8f1a11162e68fb26e" id="r_a5d7071e0d3ccd8c8f1a11162e68fb26e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d7071e0d3ccd8c8f1a11162e68fb26e">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a5d7071e0d3ccd8c8f1a11162e68fb26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53937c4ad312ae473f895b301342144" id="r_aa53937c4ad312ae473f895b301342144"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa53937c4ad312ae473f895b301342144">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa53937c4ad312ae473f895b301342144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dc86cacf7edc8872c4b2e3fbb9495b5" id="r_a7dc86cacf7edc8872c4b2e3fbb9495b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7dc86cacf7edc8872c4b2e3fbb9495b5">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td></tr>
<tr class="separator:a7dc86cacf7edc8872c4b2e3fbb9495b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228adc0e04a5933a3f92f72cad07ac57" id="r_a228adc0e04a5933a3f92f72cad07ac57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a228adc0e04a5933a3f92f72cad07ac57">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a228adc0e04a5933a3f92f72cad07ac57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399b4db7d58b065edf0cbfcb540c2eaf" id="r_a399b4db7d58b065edf0cbfcb540c2eaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a399b4db7d58b065edf0cbfcb540c2eaf">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:a399b4db7d58b065edf0cbfcb540c2eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409f2752244f599bc0dc15ebc9c845f3" id="r_a409f2752244f599bc0dc15ebc9c845f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a409f2752244f599bc0dc15ebc9c845f3">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a409f2752244f599bc0dc15ebc9c845f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6953cfc8b75a85e646d514e21d157fc3" id="r_a6953cfc8b75a85e646d514e21d157fc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6953cfc8b75a85e646d514e21d157fc3">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a6953cfc8b75a85e646d514e21d157fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fed787dd296925ecbcc0c213711858a" id="r_a2fed787dd296925ecbcc0c213711858a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fed787dd296925ecbcc0c213711858a">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2fed787dd296925ecbcc0c213711858a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1f7bf06536a0021e98d4316407ee490" id="r_ac1f7bf06536a0021e98d4316407ee490"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1f7bf06536a0021e98d4316407ee490">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ac1f7bf06536a0021e98d4316407ee490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95bd3ab864badff87a568f6d8486d6d" id="r_ad95bd3ab864badff87a568f6d8486d6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad95bd3ab864badff87a568f6d8486d6d">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ad95bd3ab864badff87a568f6d8486d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a231d07ed0e4405d25e526629bb8e8c5f" id="r_a231d07ed0e4405d25e526629bb8e8c5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a231d07ed0e4405d25e526629bb8e8c5f">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a231d07ed0e4405d25e526629bb8e8c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdefdec73fc98f455043ec75e11b0106" id="r_afdefdec73fc98f455043ec75e11b0106"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdefdec73fc98f455043ec75e11b0106">IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afdefdec73fc98f455043ec75e11b0106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b299ce117f40831b020b8ce89d86f1" id="r_a18b299ce117f40831b020b8ce89d86f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18b299ce117f40831b020b8ce89d86f1">IO_QSPI_GPIO_QSPI_SCLK_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a18b299ce117f40831b020b8ce89d86f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb29dc8026c8a454e0dcf9ca40acb03" id="r_a5eb29dc8026c8a454e0dcf9ca40acb03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5eb29dc8026c8a454e0dcf9ca40acb03">IO_QSPI_GPIO_QSPI_SCLK_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a5eb29dc8026c8a454e0dcf9ca40acb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc614d9d9f4d6d86c47822f4d83119ed" id="r_adc614d9d9f4d6d86c47822f4d83119ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc614d9d9f4d6d86c47822f4d83119ed">IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adc614d9d9f4d6d86c47822f4d83119ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099b16bb2c58dc8210a3ce77df28f62b" id="r_a099b16bb2c58dc8210a3ce77df28f62b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a099b16bb2c58dc8210a3ce77df28f62b">IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a099b16bb2c58dc8210a3ce77df28f62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bdaa923e5c9f4e3a2b855d1a26c9073" id="r_a2bdaa923e5c9f4e3a2b855d1a26c9073"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bdaa923e5c9f4e3a2b855d1a26c9073">IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a2bdaa923e5c9f4e3a2b855d1a26c9073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0340105abb5826dec14f581a5334c4b3" id="r_a0340105abb5826dec14f581a5334c4b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0340105abb5826dec14f581a5334c4b3">IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a0340105abb5826dec14f581a5334c4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac48e7141dfb0bb4ff9d9f34700bc14f9" id="r_ac48e7141dfb0bb4ff9d9f34700bc14f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac48e7141dfb0bb4ff9d9f34700bc14f9">IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac48e7141dfb0bb4ff9d9f34700bc14f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a95cd073d7ffff2658707cbbcb89243" id="r_a1a95cd073d7ffff2658707cbbcb89243"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a95cd073d7ffff2658707cbbcb89243">IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1a95cd073d7ffff2658707cbbcb89243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7393e7ea0850d00670c75d1e3a9f105" id="r_ae7393e7ea0850d00670c75d1e3a9f105"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7393e7ea0850d00670c75d1e3a9f105">IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:ae7393e7ea0850d00670c75d1e3a9f105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5769dfcc1e0768b757f736107615e27" id="r_ae5769dfcc1e0768b757f736107615e27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5769dfcc1e0768b757f736107615e27">IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:ae5769dfcc1e0768b757f736107615e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ac3bc59adba819b6d6665912a5d5e1" id="r_a90ac3bc59adba819b6d6665912a5d5e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90ac3bc59adba819b6d6665912a5d5e1">IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a90ac3bc59adba819b6d6665912a5d5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004d6e28dfd4d2902b14729671ae093d" id="r_a004d6e28dfd4d2902b14729671ae093d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a004d6e28dfd4d2902b14729671ae093d">IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a004d6e28dfd4d2902b14729671ae093d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c6dc958c3e20b1f129bbccfb20384e" id="r_ab9c6dc958c3e20b1f129bbccfb20384e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9c6dc958c3e20b1f129bbccfb20384e">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab9c6dc958c3e20b1f129bbccfb20384e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a7d4e269f01b6bd16a47485e8d48c5" id="r_a12a7d4e269f01b6bd16a47485e8d48c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12a7d4e269f01b6bd16a47485e8d48c5">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a12a7d4e269f01b6bd16a47485e8d48c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abec8307a5acb17a09102bedd80b5eff1" id="r_abec8307a5acb17a09102bedd80b5eff1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abec8307a5acb17a09102bedd80b5eff1">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:abec8307a5acb17a09102bedd80b5eff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad06459de9d7086cc0e09d16417c93bfb" id="r_ad06459de9d7086cc0e09d16417c93bfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad06459de9d7086cc0e09d16417c93bfb">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ad06459de9d7086cc0e09d16417c93bfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5dc1e41177ef21d7976f336ae6fe610" id="r_aa5dc1e41177ef21d7976f336ae6fe610"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5dc1e41177ef21d7976f336ae6fe610">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa5dc1e41177ef21d7976f336ae6fe610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92426dd4d5bea40618f6bea6190d75de" id="r_a92426dd4d5bea40618f6bea6190d75de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92426dd4d5bea40618f6bea6190d75de">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a92426dd4d5bea40618f6bea6190d75de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4b8e2d85693d837cfd3e49e9fa0c84" id="r_afb4b8e2d85693d837cfd3e49e9fa0c84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb4b8e2d85693d837cfd3e49e9fa0c84">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afb4b8e2d85693d837cfd3e49e9fa0c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8ab4d4a59c613aaead0d195102ef1e" id="r_a6f8ab4d4a59c613aaead0d195102ef1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f8ab4d4a59c613aaead0d195102ef1e">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a6f8ab4d4a59c613aaead0d195102ef1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2489db4ea2128d91b0b37eeb20c7fe" id="r_a6b2489db4ea2128d91b0b37eeb20c7fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b2489db4ea2128d91b0b37eeb20c7fe">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6b2489db4ea2128d91b0b37eeb20c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a6eff8abcd1c83973f3bf48f21289a" id="r_a04a6eff8abcd1c83973f3bf48f21289a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04a6eff8abcd1c83973f3bf48f21289a">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a04a6eff8abcd1c83973f3bf48f21289a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4789f70336a3e7d56daab150d996a8fe" id="r_a4789f70336a3e7d56daab150d996a8fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4789f70336a3e7d56daab150d996a8fe">IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4789f70336a3e7d56daab150d996a8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f92b63a61c1b45dc1cc4c1cced9589f" id="r_a1f92b63a61c1b45dc1cc4c1cced9589f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f92b63a61c1b45dc1cc4c1cced9589f">IO_QSPI_GPIO_QSPI_SCLK_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a1f92b63a61c1b45dc1cc4c1cced9589f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42d60e07ea115b477c12086cfefda8db" id="r_a42d60e07ea115b477c12086cfefda8db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42d60e07ea115b477c12086cfefda8db">IO_QSPI_GPIO_QSPI_SD0_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:a42d60e07ea115b477c12086cfefda8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90a9231dc1e7e6051915cf841e3fc52" id="r_aa90a9231dc1e7e6051915cf841e3fc52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa90a9231dc1e7e6051915cf841e3fc52">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa90a9231dc1e7e6051915cf841e3fc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471d2c0da93da2110d9d11c65d842c9d" id="r_a471d2c0da93da2110d9d11c65d842c9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a471d2c0da93da2110d9d11c65d842c9d">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a471d2c0da93da2110d9d11c65d842c9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3128009a20ea63cfd6bf21825332a339" id="r_a3128009a20ea63cfd6bf21825332a339"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3128009a20ea63cfd6bf21825332a339">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3128009a20ea63cfd6bf21825332a339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6c2ce5bc6488c8a4008a37f7adc799b" id="r_ab6c2ce5bc6488c8a4008a37f7adc799b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6c2ce5bc6488c8a4008a37f7adc799b">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab6c2ce5bc6488c8a4008a37f7adc799b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2795442858698ca0ee60b6cd436351c" id="r_ac2795442858698ca0ee60b6cd436351c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2795442858698ca0ee60b6cd436351c">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:ac2795442858698ca0ee60b6cd436351c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafc16ee4ea73516cca031795e8a78136" id="r_aafc16ee4ea73516cca031795e8a78136"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafc16ee4ea73516cca031795e8a78136">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_I2C0_SDA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:aafc16ee4ea73516cca031795e8a78136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8382757ded88892b4e451de4ee6b84" id="r_a9b8382757ded88892b4e451de4ee6b84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b8382757ded88892b4e451de4ee6b84">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a9b8382757ded88892b4e451de4ee6b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eab29fcc5c0e67b3a68dfe6bb7aea2d" id="r_a2eab29fcc5c0e67b3a68dfe6bb7aea2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eab29fcc5c0e67b3a68dfe6bb7aea2d">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_SIOB_PROC_60</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a2eab29fcc5c0e67b3a68dfe6bb7aea2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac291d864cba37f4f14ed0faeda34f350" id="r_ac291d864cba37f4f14ed0faeda34f350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac291d864cba37f4f14ed0faeda34f350">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_UART0_TX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:ac291d864cba37f4f14ed0faeda34f350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e99418499f17ab3930f5516cf0e21d9" id="r_a2e99418499f17ab3930f5516cf0e21d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e99418499f17ab3930f5516cf0e21d9">IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_XIP_SD0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a2e99418499f17ab3930f5516cf0e21d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87a6195960aa7a5152c194d5a1db0ab" id="r_ad87a6195960aa7a5152c194d5a1db0ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad87a6195960aa7a5152c194d5a1db0ab">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad87a6195960aa7a5152c194d5a1db0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a8bc404375ec09a6f9d5d030335f23" id="r_a52a8bc404375ec09a6f9d5d030335f23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52a8bc404375ec09a6f9d5d030335f23">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a52a8bc404375ec09a6f9d5d030335f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3e39fb3c8a68acd9c1f33d8dad66ea" id="r_a1a3e39fb3c8a68acd9c1f33d8dad66ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a3e39fb3c8a68acd9c1f33d8dad66ea">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a1a3e39fb3c8a68acd9c1f33d8dad66ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2cd4ca32d65a78632d5462106f1384" id="r_abc2cd4ca32d65a78632d5462106f1384"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc2cd4ca32d65a78632d5462106f1384">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:abc2cd4ca32d65a78632d5462106f1384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada77d6ff9b17a6a9b753669f29a6bd8c" id="r_ada77d6ff9b17a6a9b753669f29a6bd8c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada77d6ff9b17a6a9b753669f29a6bd8c">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ada77d6ff9b17a6a9b753669f29a6bd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbe6484e6bed2ba9de99dedcda9a123" id="r_affbe6484e6bed2ba9de99dedcda9a123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affbe6484e6bed2ba9de99dedcda9a123">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:affbe6484e6bed2ba9de99dedcda9a123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f11c70bda558d841b7f1fa7c181b84" id="r_a73f11c70bda558d841b7f1fa7c181b84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73f11c70bda558d841b7f1fa7c181b84">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a73f11c70bda558d841b7f1fa7c181b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcdbf4c673647c1d975b498a83b121ea" id="r_afcdbf4c673647c1d975b498a83b121ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcdbf4c673647c1d975b498a83b121ea">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:afcdbf4c673647c1d975b498a83b121ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac1e49141c508c6f45359138c07814f" id="r_a1ac1e49141c508c6f45359138c07814f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ac1e49141c508c6f45359138c07814f">IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1ac1e49141c508c6f45359138c07814f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4fb14bbd974bab1896a7002bce2bc6" id="r_a2a4fb14bbd974bab1896a7002bce2bc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a4fb14bbd974bab1896a7002bce2bc6">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2a4fb14bbd974bab1896a7002bce2bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03abd1629fe63ef478db7b096e3a9e70" id="r_a03abd1629fe63ef478db7b096e3a9e70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03abd1629fe63ef478db7b096e3a9e70">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a03abd1629fe63ef478db7b096e3a9e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dfd25eb5f7007cb28b84854567214a3" id="r_a8dfd25eb5f7007cb28b84854567214a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8dfd25eb5f7007cb28b84854567214a3">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a8dfd25eb5f7007cb28b84854567214a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5d1aa95d84586b23caf934b956ba766" id="r_aa5d1aa95d84586b23caf934b956ba766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5d1aa95d84586b23caf934b956ba766">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aa5d1aa95d84586b23caf934b956ba766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05de51425c03df4d2fc05c4a7c260dda" id="r_a05de51425c03df4d2fc05c4a7c260dda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a05de51425c03df4d2fc05c4a7c260dda">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a05de51425c03df4d2fc05c4a7c260dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa21c3f80f6fc70b1b8b78bb6200836b" id="r_aaa21c3f80f6fc70b1b8b78bb6200836b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa21c3f80f6fc70b1b8b78bb6200836b">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aaa21c3f80f6fc70b1b8b78bb6200836b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a99a49c735784cc1c81b6a6b2bfb48" id="r_a85a99a49c735784cc1c81b6a6b2bfb48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85a99a49c735784cc1c81b6a6b2bfb48">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a85a99a49c735784cc1c81b6a6b2bfb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26ff624a79c62bef9c3ed0f81cf4b46" id="r_ae26ff624a79c62bef9c3ed0f81cf4b46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae26ff624a79c62bef9c3ed0f81cf4b46">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae26ff624a79c62bef9c3ed0f81cf4b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56d2be239c714789a2d89b76eea27982" id="r_a56d2be239c714789a2d89b76eea27982"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56d2be239c714789a2d89b76eea27982">IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a56d2be239c714789a2d89b76eea27982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621ce9694fb146355de1890ac386d682" id="r_a621ce9694fb146355de1890ac386d682"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a621ce9694fb146355de1890ac386d682">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a621ce9694fb146355de1890ac386d682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88d0ad2544f1f5d44602ad15f3bcb553" id="r_a88d0ad2544f1f5d44602ad15f3bcb553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a88d0ad2544f1f5d44602ad15f3bcb553">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:a88d0ad2544f1f5d44602ad15f3bcb553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addcf1765904be7636472d21239738fb5" id="r_addcf1765904be7636472d21239738fb5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addcf1765904be7636472d21239738fb5">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:addcf1765904be7636472d21239738fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab867cf78ca60b1a9d7872e934f25f8" id="r_a6ab867cf78ca60b1a9d7872e934f25f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ab867cf78ca60b1a9d7872e934f25f8">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a6ab867cf78ca60b1a9d7872e934f25f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99f548583d0be90bc1a2bac2dc3e7b3" id="r_ae99f548583d0be90bc1a2bac2dc3e7b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae99f548583d0be90bc1a2bac2dc3e7b3">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae99f548583d0be90bc1a2bac2dc3e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0124e18c5a498f70469a82219c42ae52" id="r_a0124e18c5a498f70469a82219c42ae52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0124e18c5a498f70469a82219c42ae52">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a0124e18c5a498f70469a82219c42ae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c0e9af052c206e74e514228462d3e5" id="r_a60c0e9af052c206e74e514228462d3e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60c0e9af052c206e74e514228462d3e5">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a60c0e9af052c206e74e514228462d3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af90ade6d145aefdde75a9a5e052282e9" id="r_af90ade6d145aefdde75a9a5e052282e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af90ade6d145aefdde75a9a5e052282e9">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af90ade6d145aefdde75a9a5e052282e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580442ddc5c6219e9f66b6e111df66df" id="r_a580442ddc5c6219e9f66b6e111df66df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a580442ddc5c6219e9f66b6e111df66df">IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a580442ddc5c6219e9f66b6e111df66df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fdf3400113fa139dadc3ce8e056800" id="r_a59fdf3400113fa139dadc3ce8e056800"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59fdf3400113fa139dadc3ce8e056800">IO_QSPI_GPIO_QSPI_SD0_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td></tr>
<tr class="separator:a59fdf3400113fa139dadc3ce8e056800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0892890ec18ada00fd25451366621f99" id="r_a0892890ec18ada00fd25451366621f99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0892890ec18ada00fd25451366621f99">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0892890ec18ada00fd25451366621f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab24e372702b9dfe1de1e079337591ca1" id="r_ab24e372702b9dfe1de1e079337591ca1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab24e372702b9dfe1de1e079337591ca1">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:ab24e372702b9dfe1de1e079337591ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7954363aff76b75f60b16c9b10cedb1" id="r_ae7954363aff76b75f60b16c9b10cedb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7954363aff76b75f60b16c9b10cedb1">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ae7954363aff76b75f60b16c9b10cedb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c78eed47f2dec3c881d66a0844cd28" id="r_ae4c78eed47f2dec3c881d66a0844cd28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4c78eed47f2dec3c881d66a0844cd28">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ae4c78eed47f2dec3c881d66a0844cd28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de861b34f57ead3f87f9c2f1fd047c3" id="r_a5de861b34f57ead3f87f9c2f1fd047c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5de861b34f57ead3f87f9c2f1fd047c3">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5de861b34f57ead3f87f9c2f1fd047c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5c8bc6bcf6cdeaaae17da77c315c9f" id="r_a2b5c8bc6bcf6cdeaaae17da77c315c9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b5c8bc6bcf6cdeaaae17da77c315c9f">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a2b5c8bc6bcf6cdeaaae17da77c315c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f4c33fa454d701c42ccbb203d06c43" id="r_a56f4c33fa454d701c42ccbb203d06c43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56f4c33fa454d701c42ccbb203d06c43">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a56f4c33fa454d701c42ccbb203d06c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3effca6f22c2bc7e234334b4696e3b8" id="r_ad3effca6f22c2bc7e234334b4696e3b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3effca6f22c2bc7e234334b4696e3b8">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ad3effca6f22c2bc7e234334b4696e3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab290d0e433ca2288ab3dc258d6b88422" id="r_ab290d0e433ca2288ab3dc258d6b88422"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab290d0e433ca2288ab3dc258d6b88422">IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab290d0e433ca2288ab3dc258d6b88422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a269d6160cb234b61e04fb80e06d003df" id="r_a269d6160cb234b61e04fb80e06d003df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a269d6160cb234b61e04fb80e06d003df">IO_QSPI_GPIO_QSPI_SD0_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a269d6160cb234b61e04fb80e06d003df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d53e8d9696d7d53d77285b1396e7635" id="r_a3d53e8d9696d7d53d77285b1396e7635"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d53e8d9696d7d53d77285b1396e7635">IO_QSPI_GPIO_QSPI_SD0_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a3d53e8d9696d7d53d77285b1396e7635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1a5908aa932a137d85f42359586fa5" id="r_a4c1a5908aa932a137d85f42359586fa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c1a5908aa932a137d85f42359586fa5">IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4c1a5908aa932a137d85f42359586fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa196973c0e68e9b1b61d3f949b3a40a7" id="r_aa196973c0e68e9b1b61d3f949b3a40a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa196973c0e68e9b1b61d3f949b3a40a7">IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:aa196973c0e68e9b1b61d3f949b3a40a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50a7dfe4726402047c01422236f01296" id="r_a50a7dfe4726402047c01422236f01296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50a7dfe4726402047c01422236f01296">IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a50a7dfe4726402047c01422236f01296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a267e82de54cbf4d1655093347585fef7" id="r_a267e82de54cbf4d1655093347585fef7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a267e82de54cbf4d1655093347585fef7">IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a267e82de54cbf4d1655093347585fef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca0674c931f09bae9643333f7767cf5" id="r_a6ca0674c931f09bae9643333f7767cf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ca0674c931f09bae9643333f7767cf5">IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ca0674c931f09bae9643333f7767cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a8fd68efa08ae77b4b49ac106ef93d8" id="r_a0a8fd68efa08ae77b4b49ac106ef93d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a8fd68efa08ae77b4b49ac106ef93d8">IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0a8fd68efa08ae77b4b49ac106ef93d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7323446fbfc79a034dda729b2346d203" id="r_a7323446fbfc79a034dda729b2346d203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7323446fbfc79a034dda729b2346d203">IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a7323446fbfc79a034dda729b2346d203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad811c5eaa68d814042121b5c0b7a44b7" id="r_ad811c5eaa68d814042121b5c0b7a44b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad811c5eaa68d814042121b5c0b7a44b7">IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:ad811c5eaa68d814042121b5c0b7a44b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94a0ce531ce4170a418c882f3e840f91" id="r_a94a0ce531ce4170a418c882f3e840f91"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94a0ce531ce4170a418c882f3e840f91">IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a94a0ce531ce4170a418c882f3e840f91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a561fac3b005d138591defaa172deb5c5" id="r_a561fac3b005d138591defaa172deb5c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a561fac3b005d138591defaa172deb5c5">IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a561fac3b005d138591defaa172deb5c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3689a6ff5585936b98281b6ff182e15" id="r_ad3689a6ff5585936b98281b6ff182e15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3689a6ff5585936b98281b6ff182e15">IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad3689a6ff5585936b98281b6ff182e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec9f991cf18a03baae6a8cc07c5c0e84" id="r_aec9f991cf18a03baae6a8cc07c5c0e84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec9f991cf18a03baae6a8cc07c5c0e84">IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:aec9f991cf18a03baae6a8cc07c5c0e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4e76030fbdcb288f9556044d072345" id="r_a7b4e76030fbdcb288f9556044d072345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b4e76030fbdcb288f9556044d072345">IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a7b4e76030fbdcb288f9556044d072345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab595bdfa6ff150a86cb322b19693f958" id="r_ab595bdfa6ff150a86cb322b19693f958"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab595bdfa6ff150a86cb322b19693f958">IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ab595bdfa6ff150a86cb322b19693f958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa01c0ebe56305994cd300b748a3a2e08" id="r_aa01c0ebe56305994cd300b748a3a2e08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa01c0ebe56305994cd300b748a3a2e08">IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa01c0ebe56305994cd300b748a3a2e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e45bc92de4d383edc8eaf88b751e595" id="r_a1e45bc92de4d383edc8eaf88b751e595"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e45bc92de4d383edc8eaf88b751e595">IO_QSPI_GPIO_QSPI_SD0_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a1e45bc92de4d383edc8eaf88b751e595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4e5e75cdd4b42e7714690c9730e1141" id="r_ae4e5e75cdd4b42e7714690c9730e1141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4e5e75cdd4b42e7714690c9730e1141">IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae4e5e75cdd4b42e7714690c9730e1141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74934b0b08d0177fb88cbfc77099e563" id="r_a74934b0b08d0177fb88cbfc77099e563"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74934b0b08d0177fb88cbfc77099e563">IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a74934b0b08d0177fb88cbfc77099e563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae292e1cd0799f80a40889931e7d52614" id="r_ae292e1cd0799f80a40889931e7d52614"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae292e1cd0799f80a40889931e7d52614">IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ae292e1cd0799f80a40889931e7d52614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ef13e150c5eace8d7bb321973cc776" id="r_a49ef13e150c5eace8d7bb321973cc776"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49ef13e150c5eace8d7bb321973cc776">IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a49ef13e150c5eace8d7bb321973cc776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c34f794b427f0b12b517ff7198ef95" id="r_a42c34f794b427f0b12b517ff7198ef95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42c34f794b427f0b12b517ff7198ef95">IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a42c34f794b427f0b12b517ff7198ef95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dbd02ac966b28ddc9ec488bf4aaf66" id="r_a33dbd02ac966b28ddc9ec488bf4aaf66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33dbd02ac966b28ddc9ec488bf4aaf66">IO_QSPI_GPIO_QSPI_SD0_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a33dbd02ac966b28ddc9ec488bf4aaf66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a402aa37dbb940d4ba84f09a3cb397b83" id="r_a402aa37dbb940d4ba84f09a3cb397b83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a402aa37dbb940d4ba84f09a3cb397b83">IO_QSPI_GPIO_QSPI_SD1_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:a402aa37dbb940d4ba84f09a3cb397b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8fd5122f0db0e63f75c1864433e41a" id="r_a1a8fd5122f0db0e63f75c1864433e41a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a8fd5122f0db0e63f75c1864433e41a">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1a8fd5122f0db0e63f75c1864433e41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36db7147ae49610d4f4f1eefda32507d" id="r_a36db7147ae49610d4f4f1eefda32507d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36db7147ae49610d4f4f1eefda32507d">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a36db7147ae49610d4f4f1eefda32507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3baf49ca66b76cd63b250e2cd84e7387" id="r_a3baf49ca66b76cd63b250e2cd84e7387"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3baf49ca66b76cd63b250e2cd84e7387">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3baf49ca66b76cd63b250e2cd84e7387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05c776a63b6b8433d2fdeeee1c50a82" id="r_ac05c776a63b6b8433d2fdeeee1c50a82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05c776a63b6b8433d2fdeeee1c50a82">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac05c776a63b6b8433d2fdeeee1c50a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190648b857f989d8ecd80b8a1177bf22" id="r_a190648b857f989d8ecd80b8a1177bf22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a190648b857f989d8ecd80b8a1177bf22">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a190648b857f989d8ecd80b8a1177bf22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82edbbe714968d4fe981b4f7dc280e8" id="r_aa82edbbe714968d4fe981b4f7dc280e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa82edbbe714968d4fe981b4f7dc280e8">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_I2C0_SCL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:aa82edbbe714968d4fe981b4f7dc280e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0dfad63d96feb4b19a1adea464428e" id="r_a6d0dfad63d96feb4b19a1adea464428e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d0dfad63d96feb4b19a1adea464428e">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a6d0dfad63d96feb4b19a1adea464428e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c034f5fa6317a3c173cccb345c5a298" id="r_a1c034f5fa6317a3c173cccb345c5a298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c034f5fa6317a3c173cccb345c5a298">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_SIOB_PROC_61</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a1c034f5fa6317a3c173cccb345c5a298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76dcaa784af7b62f38df3a7e588216fe" id="r_a76dcaa784af7b62f38df3a7e588216fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76dcaa784af7b62f38df3a7e588216fe">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_UART0_RX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:a76dcaa784af7b62f38df3a7e588216fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b83c75bcbe935f82686e8fc34c5dfed" id="r_a9b83c75bcbe935f82686e8fc34c5dfed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b83c75bcbe935f82686e8fc34c5dfed">IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_XIP_SD1</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a9b83c75bcbe935f82686e8fc34c5dfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e97b3f03f314acd108d3222e319dfa" id="r_a06e97b3f03f314acd108d3222e319dfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06e97b3f03f314acd108d3222e319dfa">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a06e97b3f03f314acd108d3222e319dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a492aa1d3deddad002f5715fd65353" id="r_ac4a492aa1d3deddad002f5715fd65353"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4a492aa1d3deddad002f5715fd65353">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:ac4a492aa1d3deddad002f5715fd65353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea8f2dbcbdb87294ab27fd73f980147" id="r_a6ea8f2dbcbdb87294ab27fd73f980147"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea8f2dbcbdb87294ab27fd73f980147">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a6ea8f2dbcbdb87294ab27fd73f980147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64d65eddf69da81f90d941f3efc783b0" id="r_a64d65eddf69da81f90d941f3efc783b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64d65eddf69da81f90d941f3efc783b0">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a64d65eddf69da81f90d941f3efc783b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5731359c0873b7988f0f82d94197d585" id="r_a5731359c0873b7988f0f82d94197d585"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5731359c0873b7988f0f82d94197d585">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5731359c0873b7988f0f82d94197d585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8995501e8ff562620e957c314a05948a" id="r_a8995501e8ff562620e957c314a05948a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8995501e8ff562620e957c314a05948a">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a8995501e8ff562620e957c314a05948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21961e96572fc1284fedde7a6578f7c6" id="r_a21961e96572fc1284fedde7a6578f7c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21961e96572fc1284fedde7a6578f7c6">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a21961e96572fc1284fedde7a6578f7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23553474e37300d37b8ab6724b57bd78" id="r_a23553474e37300d37b8ab6724b57bd78"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23553474e37300d37b8ab6724b57bd78">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a23553474e37300d37b8ab6724b57bd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9f6d1cac2a926daee686071907b3a3" id="r_a2a9f6d1cac2a926daee686071907b3a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a9f6d1cac2a926daee686071907b3a3">IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2a9f6d1cac2a926daee686071907b3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4016d67cef7f97f04b518e0fe845eb06" id="r_a4016d67cef7f97f04b518e0fe845eb06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4016d67cef7f97f04b518e0fe845eb06">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4016d67cef7f97f04b518e0fe845eb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05974cf44bdddf80c0309eecc61ff52" id="r_af05974cf44bdddf80c0309eecc61ff52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af05974cf44bdddf80c0309eecc61ff52">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:af05974cf44bdddf80c0309eecc61ff52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42645985aecea5604274c8d4b094f227" id="r_a42645985aecea5604274c8d4b094f227"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42645985aecea5604274c8d4b094f227">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a42645985aecea5604274c8d4b094f227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2570c2a3d8f1f778d2472e202ba51170" id="r_a2570c2a3d8f1f778d2472e202ba51170"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2570c2a3d8f1f778d2472e202ba51170">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a2570c2a3d8f1f778d2472e202ba51170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dcc535b730425e706eff4810744b27" id="r_ae6dcc535b730425e706eff4810744b27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6dcc535b730425e706eff4810744b27">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae6dcc535b730425e706eff4810744b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f26a3087083045600035e947ddd7ac" id="r_a34f26a3087083045600035e947ddd7ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34f26a3087083045600035e947ddd7ac">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a34f26a3087083045600035e947ddd7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cade515eba49ae05a191f9781cf449f" id="r_a3cade515eba49ae05a191f9781cf449f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cade515eba49ae05a191f9781cf449f">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a3cade515eba49ae05a191f9781cf449f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a99f9ed296d40c7cdff758fc7768627" id="r_a7a99f9ed296d40c7cdff758fc7768627"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a99f9ed296d40c7cdff758fc7768627">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a7a99f9ed296d40c7cdff758fc7768627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93dddcf1aa79db665ec42192a3de5e7d" id="r_a93dddcf1aa79db665ec42192a3de5e7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93dddcf1aa79db665ec42192a3de5e7d">IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93dddcf1aa79db665ec42192a3de5e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa407d7cbd6773bffc2f85f5484dfac30" id="r_aa407d7cbd6773bffc2f85f5484dfac30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa407d7cbd6773bffc2f85f5484dfac30">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa407d7cbd6773bffc2f85f5484dfac30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca580b4b5f0a898cd5c20db7fb98f165" id="r_aca580b4b5f0a898cd5c20db7fb98f165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca580b4b5f0a898cd5c20db7fb98f165">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:aca580b4b5f0a898cd5c20db7fb98f165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b1098ca7dac6cac8b487deb3e69e6c" id="r_a32b1098ca7dac6cac8b487deb3e69e6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32b1098ca7dac6cac8b487deb3e69e6c">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a32b1098ca7dac6cac8b487deb3e69e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233169bb22c1fb6486e6c18a5965b96e" id="r_a233169bb22c1fb6486e6c18a5965b96e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a233169bb22c1fb6486e6c18a5965b96e">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a233169bb22c1fb6486e6c18a5965b96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae083ed4bb6340cef87ac679f1fc7fcc0" id="r_ae083ed4bb6340cef87ac679f1fc7fcc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae083ed4bb6340cef87ac679f1fc7fcc0">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae083ed4bb6340cef87ac679f1fc7fcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc40638d6a761fdadaf6a4ba3e397271" id="r_adc40638d6a761fdadaf6a4ba3e397271"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc40638d6a761fdadaf6a4ba3e397271">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:adc40638d6a761fdadaf6a4ba3e397271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9227ca3d6c21380f40ab6b81ff63898d" id="r_a9227ca3d6c21380f40ab6b81ff63898d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9227ca3d6c21380f40ab6b81ff63898d">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a9227ca3d6c21380f40ab6b81ff63898d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43219d4219d5d8bf3cada6bdc4505a2" id="r_aa43219d4219d5d8bf3cada6bdc4505a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa43219d4219d5d8bf3cada6bdc4505a2">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa43219d4219d5d8bf3cada6bdc4505a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab045ddf85b1b91d7c96c21c10a8ebdb2" id="r_ab045ddf85b1b91d7c96c21c10a8ebdb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab045ddf85b1b91d7c96c21c10a8ebdb2">IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab045ddf85b1b91d7c96c21c10a8ebdb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc36674647524696051e0d62ff40d1e1" id="r_abc36674647524696051e0d62ff40d1e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc36674647524696051e0d62ff40d1e1">IO_QSPI_GPIO_QSPI_SD1_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td></tr>
<tr class="separator:abc36674647524696051e0d62ff40d1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af28c25656663f887e1a34d481e75d7df" id="r_af28c25656663f887e1a34d481e75d7df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af28c25656663f887e1a34d481e75d7df">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af28c25656663f887e1a34d481e75d7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9335692a5a2709e81a6f724b4e1822b3" id="r_a9335692a5a2709e81a6f724b4e1822b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9335692a5a2709e81a6f724b4e1822b3">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:a9335692a5a2709e81a6f724b4e1822b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa409df76bb917b37b653d94b254cea4d" id="r_aa409df76bb917b37b653d94b254cea4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa409df76bb917b37b653d94b254cea4d">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:aa409df76bb917b37b653d94b254cea4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd419de0dee2ef4a76b72215ac33cdb" id="r_a5dd419de0dee2ef4a76b72215ac33cdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5dd419de0dee2ef4a76b72215ac33cdb">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a5dd419de0dee2ef4a76b72215ac33cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5ef5d2f9e776067081da6ab0fca8868" id="r_ad5ef5d2f9e776067081da6ab0fca8868"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5ef5d2f9e776067081da6ab0fca8868">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad5ef5d2f9e776067081da6ab0fca8868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483551bd128f850f43131062500d9c16" id="r_a483551bd128f850f43131062500d9c16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a483551bd128f850f43131062500d9c16">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a483551bd128f850f43131062500d9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400852252bcd299e53ac6285e6ccec33" id="r_a400852252bcd299e53ac6285e6ccec33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a400852252bcd299e53ac6285e6ccec33">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a400852252bcd299e53ac6285e6ccec33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3926c451fe0569a1b20b80415ef5caa1" id="r_a3926c451fe0569a1b20b80415ef5caa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3926c451fe0569a1b20b80415ef5caa1">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a3926c451fe0569a1b20b80415ef5caa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad14bc7e4efd505f1e1d83b1784accd6f" id="r_ad14bc7e4efd505f1e1d83b1784accd6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad14bc7e4efd505f1e1d83b1784accd6f">IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad14bc7e4efd505f1e1d83b1784accd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ab4ca6cfb4e45df70b2ee48ac209e6a" id="r_a1ab4ca6cfb4e45df70b2ee48ac209e6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ab4ca6cfb4e45df70b2ee48ac209e6a">IO_QSPI_GPIO_QSPI_SD1_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a1ab4ca6cfb4e45df70b2ee48ac209e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e50d427418030b9d07f58e97a2ad3c8" id="r_a0e50d427418030b9d07f58e97a2ad3c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e50d427418030b9d07f58e97a2ad3c8">IO_QSPI_GPIO_QSPI_SD1_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a0e50d427418030b9d07f58e97a2ad3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38cf0d2e14dc3f36fd32d0ba7e6a7104" id="r_a38cf0d2e14dc3f36fd32d0ba7e6a7104"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38cf0d2e14dc3f36fd32d0ba7e6a7104">IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a38cf0d2e14dc3f36fd32d0ba7e6a7104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9125fb9d709768e630f449959d8c9d36" id="r_a9125fb9d709768e630f449959d8c9d36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9125fb9d709768e630f449959d8c9d36">IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a9125fb9d709768e630f449959d8c9d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906d87f23cff2f4ad656067118c9f747" id="r_a906d87f23cff2f4ad656067118c9f747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a906d87f23cff2f4ad656067118c9f747">IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a906d87f23cff2f4ad656067118c9f747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc024df98181658aed574aad53ed24cc" id="r_acc024df98181658aed574aad53ed24cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc024df98181658aed574aad53ed24cc">IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:acc024df98181658aed574aad53ed24cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ba5b6ca945d3da623e05f189275f0f" id="r_af5ba5b6ca945d3da623e05f189275f0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5ba5b6ca945d3da623e05f189275f0f">IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af5ba5b6ca945d3da623e05f189275f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e9a32758d91de95194d9c9a313ed4be" id="r_a9e9a32758d91de95194d9c9a313ed4be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e9a32758d91de95194d9c9a313ed4be">IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9e9a32758d91de95194d9c9a313ed4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfb15dca340b72734e11441e3d3c763" id="r_a1bfb15dca340b72734e11441e3d3c763"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bfb15dca340b72734e11441e3d3c763">IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a1bfb15dca340b72734e11441e3d3c763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576003e9357efe8be33abb6105fabddd" id="r_a576003e9357efe8be33abb6105fabddd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a576003e9357efe8be33abb6105fabddd">IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a576003e9357efe8be33abb6105fabddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09eea4cef59e40fb14d349f06d4fbb1d" id="r_a09eea4cef59e40fb14d349f06d4fbb1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09eea4cef59e40fb14d349f06d4fbb1d">IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a09eea4cef59e40fb14d349f06d4fbb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07d6f77e83dd39f98574de43c290a9f1" id="r_a07d6f77e83dd39f98574de43c290a9f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a07d6f77e83dd39f98574de43c290a9f1">IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a07d6f77e83dd39f98574de43c290a9f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afafa6ba025c6357a49e8241987f5f6a7" id="r_afafa6ba025c6357a49e8241987f5f6a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afafa6ba025c6357a49e8241987f5f6a7">IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afafa6ba025c6357a49e8241987f5f6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8312ff3caeda5651836fa0c22cda1b7b" id="r_a8312ff3caeda5651836fa0c22cda1b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8312ff3caeda5651836fa0c22cda1b7b">IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a8312ff3caeda5651836fa0c22cda1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc305b1b41b142a398fe0241886216c" id="r_a9fc305b1b41b142a398fe0241886216c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fc305b1b41b142a398fe0241886216c">IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a9fc305b1b41b142a398fe0241886216c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018f65dc0f79065601357c680422d6d7" id="r_a018f65dc0f79065601357c680422d6d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a018f65dc0f79065601357c680422d6d7">IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a018f65dc0f79065601357c680422d6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77d3043002852a3f4bef2cc392094369" id="r_a77d3043002852a3f4bef2cc392094369"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77d3043002852a3f4bef2cc392094369">IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a77d3043002852a3f4bef2cc392094369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8709de75d2c32975970b7933322c796f" id="r_a8709de75d2c32975970b7933322c796f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8709de75d2c32975970b7933322c796f">IO_QSPI_GPIO_QSPI_SD1_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td></tr>
<tr class="separator:a8709de75d2c32975970b7933322c796f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acceb40da901d1fe9ec2665df1f5beeb4" id="r_acceb40da901d1fe9ec2665df1f5beeb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acceb40da901d1fe9ec2665df1f5beeb4">IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acceb40da901d1fe9ec2665df1f5beeb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1371b9a798c78fef46ad7328183360bc" id="r_a1371b9a798c78fef46ad7328183360bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1371b9a798c78fef46ad7328183360bc">IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a1371b9a798c78fef46ad7328183360bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf640a5ca7a87ec217908a9784e91de" id="r_a9cf640a5ca7a87ec217908a9784e91de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cf640a5ca7a87ec217908a9784e91de">IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9cf640a5ca7a87ec217908a9784e91de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af4fbcdb310f1bad552b4372a215242" id="r_a0af4fbcdb310f1bad552b4372a215242"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0af4fbcdb310f1bad552b4372a215242">IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a0af4fbcdb310f1bad552b4372a215242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70ec0de2420bb3b3b0946e36420bb809" id="r_a70ec0de2420bb3b3b0946e36420bb809"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70ec0de2420bb3b3b0946e36420bb809">IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a70ec0de2420bb3b3b0946e36420bb809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cf396e4f9c1579897a6b70824dab26" id="r_a33cf396e4f9c1579897a6b70824dab26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cf396e4f9c1579897a6b70824dab26">IO_QSPI_GPIO_QSPI_SD1_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a33cf396e4f9c1579897a6b70824dab26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5d4a4e43d27ffa5354d2e6a40bba2a8" id="r_af5d4a4e43d27ffa5354d2e6a40bba2a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5d4a4e43d27ffa5354d2e6a40bba2a8">IO_QSPI_GPIO_QSPI_SD2_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:af5d4a4e43d27ffa5354d2e6a40bba2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae137f76ccd064a50c5fc33aa0db57bca" id="r_ae137f76ccd064a50c5fc33aa0db57bca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae137f76ccd064a50c5fc33aa0db57bca">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae137f76ccd064a50c5fc33aa0db57bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78bfb1034e3f2ca99e0816b536c0356" id="r_aa78bfb1034e3f2ca99e0816b536c0356"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa78bfb1034e3f2ca99e0816b536c0356">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:aa78bfb1034e3f2ca99e0816b536c0356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab198db129d89a0d506ca7e682b452aac" id="r_ab198db129d89a0d506ca7e682b452aac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab198db129d89a0d506ca7e682b452aac">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ab198db129d89a0d506ca7e682b452aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5020079c60fe6e4a3a29a91c22d7f7" id="r_aca5020079c60fe6e4a3a29a91c22d7f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca5020079c60fe6e4a3a29a91c22d7f7">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aca5020079c60fe6e4a3a29a91c22d7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e33bbc993fcf682d945eb4a8e01856" id="r_ab7e33bbc993fcf682d945eb4a8e01856"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7e33bbc993fcf682d945eb4a8e01856">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:ab7e33bbc993fcf682d945eb4a8e01856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a39bef953cf3f8d42647583d9f0926a" id="r_a0a39bef953cf3f8d42647583d9f0926a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a39bef953cf3f8d42647583d9f0926a">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_I2C1_SDA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a0a39bef953cf3f8d42647583d9f0926a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a031178627e7002d27b716515523cc9" id="r_a4a031178627e7002d27b716515523cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a031178627e7002d27b716515523cc9">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a4a031178627e7002d27b716515523cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00bed219d7abbcbecd89f3afea3bd6f" id="r_ad00bed219d7abbcbecd89f3afea3bd6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad00bed219d7abbcbecd89f3afea3bd6f">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_SIOB_PROC_62</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:ad00bed219d7abbcbecd89f3afea3bd6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73f24b78b5e2f24d2e04dd21e293b41f" id="r_a73f24b78b5e2f24d2e04dd21e293b41f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73f24b78b5e2f24d2e04dd21e293b41f">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_CTS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:a73f24b78b5e2f24d2e04dd21e293b41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af136b4f365812a330feffb5e1be42479" id="r_af136b4f365812a330feffb5e1be42479"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af136b4f365812a330feffb5e1be42479">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_TX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td></tr>
<tr class="separator:af136b4f365812a330feffb5e1be42479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3804c3939326e8bd99e00d9c284983f" id="r_ab3804c3939326e8bd99e00d9c284983f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3804c3939326e8bd99e00d9c284983f">IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_XIP_SD2</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:ab3804c3939326e8bd99e00d9c284983f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd218fbb16516869c29fa3eba89cd2d" id="r_a0cd218fbb16516869c29fa3eba89cd2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd218fbb16516869c29fa3eba89cd2d">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0cd218fbb16516869c29fa3eba89cd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a047e6e71c0e1acbc7ad2b986b18e3dd7" id="r_a047e6e71c0e1acbc7ad2b986b18e3dd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a047e6e71c0e1acbc7ad2b986b18e3dd7">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a047e6e71c0e1acbc7ad2b986b18e3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9443d9449c3dc373646e9338226aa7b5" id="r_a9443d9449c3dc373646e9338226aa7b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9443d9449c3dc373646e9338226aa7b5">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a9443d9449c3dc373646e9338226aa7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2d9a02ce656975453d0ed88afb5f93" id="r_a9f2d9a02ce656975453d0ed88afb5f93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f2d9a02ce656975453d0ed88afb5f93">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9f2d9a02ce656975453d0ed88afb5f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ccb9d7ee68fd783f0a01f18d88b2c5c" id="r_a3ccb9d7ee68fd783f0a01f18d88b2c5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ccb9d7ee68fd783f0a01f18d88b2c5c">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ccb9d7ee68fd783f0a01f18d88b2c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cc698c1cfa298e4c14f09cb337598a1" id="r_a3cc698c1cfa298e4c14f09cb337598a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cc698c1cfa298e4c14f09cb337598a1">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a3cc698c1cfa298e4c14f09cb337598a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38666bd90333f4ab37830af77de8e941" id="r_a38666bd90333f4ab37830af77de8e941"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38666bd90333f4ab37830af77de8e941">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a38666bd90333f4ab37830af77de8e941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e48ca921b771b67b97cf1731615d34" id="r_a35e48ca921b771b67b97cf1731615d34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a35e48ca921b771b67b97cf1731615d34">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a35e48ca921b771b67b97cf1731615d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbdf41c00614ca741ca39dcf4bd5185" id="r_acbbdf41c00614ca741ca39dcf4bd5185"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbbdf41c00614ca741ca39dcf4bd5185">IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbbdf41c00614ca741ca39dcf4bd5185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfe582804ff7d15808aac9ca1784c83a" id="r_acfe582804ff7d15808aac9ca1784c83a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfe582804ff7d15808aac9ca1784c83a">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acfe582804ff7d15808aac9ca1784c83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa59b5e1a0d849579cc930ee25f6ab4b" id="r_afa59b5e1a0d849579cc930ee25f6ab4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa59b5e1a0d849579cc930ee25f6ab4b">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:afa59b5e1a0d849579cc930ee25f6ab4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2d355da9b1651911fe50d942f9113a" id="r_a9d2d355da9b1651911fe50d942f9113a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d2d355da9b1651911fe50d942f9113a">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a9d2d355da9b1651911fe50d942f9113a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67979f0b2fd23c399413b5e597036df" id="r_aa67979f0b2fd23c399413b5e597036df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa67979f0b2fd23c399413b5e597036df">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aa67979f0b2fd23c399413b5e597036df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9f46102bf02e81b29ba6774c7e77ac" id="r_a1e9f46102bf02e81b29ba6774c7e77ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e9f46102bf02e81b29ba6774c7e77ac">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1e9f46102bf02e81b29ba6774c7e77ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfca852396591d04aefcef5f4e673b19" id="r_adfca852396591d04aefcef5f4e673b19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfca852396591d04aefcef5f4e673b19">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:adfca852396591d04aefcef5f4e673b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26529e082493e31e4ace15a7ee6af33" id="r_ac26529e082493e31e4ace15a7ee6af33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac26529e082493e31e4ace15a7ee6af33">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac26529e082493e31e4ace15a7ee6af33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02274b011ca268529e03ed6a9d099ca5" id="r_a02274b011ca268529e03ed6a9d099ca5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02274b011ca268529e03ed6a9d099ca5">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a02274b011ca268529e03ed6a9d099ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13059491a1a8110b559128a92910bc4a" id="r_a13059491a1a8110b559128a92910bc4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13059491a1a8110b559128a92910bc4a">IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a13059491a1a8110b559128a92910bc4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7699c7d2c2197ce1a69f38d39df8cc24" id="r_a7699c7d2c2197ce1a69f38d39df8cc24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7699c7d2c2197ce1a69f38d39df8cc24">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7699c7d2c2197ce1a69f38d39df8cc24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55e666ff1224b4821e784492d6d3cc9" id="r_ad55e666ff1224b4821e784492d6d3cc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad55e666ff1224b4821e784492d6d3cc9">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:ad55e666ff1224b4821e784492d6d3cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a9cb9dbe77b9368132c11c125a519d" id="r_a81a9cb9dbe77b9368132c11c125a519d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81a9cb9dbe77b9368132c11c125a519d">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a81a9cb9dbe77b9368132c11c125a519d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e03a2cebdfd0d3cf24e9a112991c81" id="r_a65e03a2cebdfd0d3cf24e9a112991c81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65e03a2cebdfd0d3cf24e9a112991c81">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a65e03a2cebdfd0d3cf24e9a112991c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777eab6d229ea9abb779bc6b09ca7968" id="r_a777eab6d229ea9abb779bc6b09ca7968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a777eab6d229ea9abb779bc6b09ca7968">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a777eab6d229ea9abb779bc6b09ca7968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee2ad20bb66f494430873b503cade0df" id="r_aee2ad20bb66f494430873b503cade0df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee2ad20bb66f494430873b503cade0df">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aee2ad20bb66f494430873b503cade0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a366b83cf4340ee0899285a220c0d1e54" id="r_a366b83cf4340ee0899285a220c0d1e54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a366b83cf4340ee0899285a220c0d1e54">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a366b83cf4340ee0899285a220c0d1e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85296fd81e2d26c2ef8e1d50852ad9e1" id="r_a85296fd81e2d26c2ef8e1d50852ad9e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85296fd81e2d26c2ef8e1d50852ad9e1">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a85296fd81e2d26c2ef8e1d50852ad9e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec54fa9fb38ea31c414c566b802c408" id="r_a3ec54fa9fb38ea31c414c566b802c408"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec54fa9fb38ea31c414c566b802c408">IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ec54fa9fb38ea31c414c566b802c408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a235dea877a8fa30f402c3be39e3826e5" id="r_a235dea877a8fa30f402c3be39e3826e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a235dea877a8fa30f402c3be39e3826e5">IO_QSPI_GPIO_QSPI_SD2_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td></tr>
<tr class="separator:a235dea877a8fa30f402c3be39e3826e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb9e44e16db1001912fa23fbeb28b1a7" id="r_abb9e44e16db1001912fa23fbeb28b1a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb9e44e16db1001912fa23fbeb28b1a7">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abb9e44e16db1001912fa23fbeb28b1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ff8818ac7d111fdde6d6340591ca41" id="r_a16ff8818ac7d111fdde6d6340591ca41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16ff8818ac7d111fdde6d6340591ca41">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:a16ff8818ac7d111fdde6d6340591ca41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01df2eb7ce76480c690ad812a5cf7d0" id="r_ac01df2eb7ce76480c690ad812a5cf7d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01df2eb7ce76480c690ad812a5cf7d0">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ac01df2eb7ce76480c690ad812a5cf7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bd0e6935f604406b518f7ed92ea834e" id="r_a3bd0e6935f604406b518f7ed92ea834e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bd0e6935f604406b518f7ed92ea834e">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a3bd0e6935f604406b518f7ed92ea834e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51fa585df055d8768514f1629ebb1088" id="r_a51fa585df055d8768514f1629ebb1088"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51fa585df055d8768514f1629ebb1088">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a51fa585df055d8768514f1629ebb1088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa613c6af7d6466dbb0615137934d4e11" id="r_aa613c6af7d6466dbb0615137934d4e11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa613c6af7d6466dbb0615137934d4e11">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa613c6af7d6466dbb0615137934d4e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c2ac4fe7daad2003b5b0373f69c297" id="r_ab3c2ac4fe7daad2003b5b0373f69c297"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3c2ac4fe7daad2003b5b0373f69c297">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab3c2ac4fe7daad2003b5b0373f69c297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a241c3e70b7d4c9f36f37682bb4eb2524" id="r_a241c3e70b7d4c9f36f37682bb4eb2524"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a241c3e70b7d4c9f36f37682bb4eb2524">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a241c3e70b7d4c9f36f37682bb4eb2524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20a0984836811b932697620303afe965" id="r_a20a0984836811b932697620303afe965"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20a0984836811b932697620303afe965">IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a20a0984836811b932697620303afe965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a82ad2a08dea6736d4fc11f6e81555a" id="r_a9a82ad2a08dea6736d4fc11f6e81555a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a82ad2a08dea6736d4fc11f6e81555a">IO_QSPI_GPIO_QSPI_SD2_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a9a82ad2a08dea6736d4fc11f6e81555a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7d6419168b249f0945b27de3885085" id="r_a0a7d6419168b249f0945b27de3885085"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a7d6419168b249f0945b27de3885085">IO_QSPI_GPIO_QSPI_SD2_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a0a7d6419168b249f0945b27de3885085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b90a7f1c114e58c6340ac9cdbb7eb2" id="r_a56b90a7f1c114e58c6340ac9cdbb7eb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56b90a7f1c114e58c6340ac9cdbb7eb2">IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a56b90a7f1c114e58c6340ac9cdbb7eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8cb5bdcf824538158d148fb24778890" id="r_ad8cb5bdcf824538158d148fb24778890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad8cb5bdcf824538158d148fb24778890">IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ad8cb5bdcf824538158d148fb24778890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339242c0a4a303f3eada844731c59e85" id="r_a339242c0a4a303f3eada844731c59e85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a339242c0a4a303f3eada844731c59e85">IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a339242c0a4a303f3eada844731c59e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76d05fd276323bfb40d48f1aac87a86" id="r_ae76d05fd276323bfb40d48f1aac87a86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae76d05fd276323bfb40d48f1aac87a86">IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ae76d05fd276323bfb40d48f1aac87a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a114afa5bfae27a48436b97bee0c0a2" id="r_a8a114afa5bfae27a48436b97bee0c0a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a114afa5bfae27a48436b97bee0c0a2">IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8a114afa5bfae27a48436b97bee0c0a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14761161375dd8604f062b3bf8b5cdb9" id="r_a14761161375dd8604f062b3bf8b5cdb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14761161375dd8604f062b3bf8b5cdb9">IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a14761161375dd8604f062b3bf8b5cdb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a633d1a1565d2bc26c27ccf8d8989bfae" id="r_a633d1a1565d2bc26c27ccf8d8989bfae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a633d1a1565d2bc26c27ccf8d8989bfae">IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a633d1a1565d2bc26c27ccf8d8989bfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebac98472981ac9d4c3e307004ee9cf1" id="r_aebac98472981ac9d4c3e307004ee9cf1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aebac98472981ac9d4c3e307004ee9cf1">IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:aebac98472981ac9d4c3e307004ee9cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eaad0b25829ef49e67ce6a54c39d052" id="r_a0eaad0b25829ef49e67ce6a54c39d052"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eaad0b25829ef49e67ce6a54c39d052">IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a0eaad0b25829ef49e67ce6a54c39d052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37c825d1c900f8ed1e52b5170b4a362d" id="r_a37c825d1c900f8ed1e52b5170b4a362d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37c825d1c900f8ed1e52b5170b4a362d">IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a37c825d1c900f8ed1e52b5170b4a362d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac295439921c665d2e8416444bb637024" id="r_ac295439921c665d2e8416444bb637024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac295439921c665d2e8416444bb637024">IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac295439921c665d2e8416444bb637024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7930ac418c1f4b296310d8951328efd2" id="r_a7930ac418c1f4b296310d8951328efd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7930ac418c1f4b296310d8951328efd2">IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a7930ac418c1f4b296310d8951328efd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3552fac03c3b3196332949e5df48ae0" id="r_ac3552fac03c3b3196332949e5df48ae0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3552fac03c3b3196332949e5df48ae0">IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ac3552fac03c3b3196332949e5df48ae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f5d13bbd330e9811872eb4cdf4ae38c" id="r_a3f5d13bbd330e9811872eb4cdf4ae38c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f5d13bbd330e9811872eb4cdf4ae38c">IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a3f5d13bbd330e9811872eb4cdf4ae38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb62d319df0b1eb14183e94a59888830" id="r_aeb62d319df0b1eb14183e94a59888830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb62d319df0b1eb14183e94a59888830">IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeb62d319df0b1eb14183e94a59888830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c66d998b428d14793b9e8a100d7d15" id="r_a82c66d998b428d14793b9e8a100d7d15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82c66d998b428d14793b9e8a100d7d15">IO_QSPI_GPIO_QSPI_SD2_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td></tr>
<tr class="separator:a82c66d998b428d14793b9e8a100d7d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43dda9ab6a70e15813376413a26020fa" id="r_a43dda9ab6a70e15813376413a26020fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43dda9ab6a70e15813376413a26020fa">IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a43dda9ab6a70e15813376413a26020fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26993fed31ed3a3b4babf75cecf583ef" id="r_a26993fed31ed3a3b4babf75cecf583ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26993fed31ed3a3b4babf75cecf583ef">IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a26993fed31ed3a3b4babf75cecf583ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62be417c0cbda130d459f4331fe0f6f" id="r_aa62be417c0cbda130d459f4331fe0f6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa62be417c0cbda130d459f4331fe0f6f">IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aa62be417c0cbda130d459f4331fe0f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf9a09e2fe74cbafc2536e0640a0c15c" id="r_aaf9a09e2fe74cbafc2536e0640a0c15c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf9a09e2fe74cbafc2536e0640a0c15c">IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aaf9a09e2fe74cbafc2536e0640a0c15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d860247f7cee368dccbaebdd0225835" id="r_a8d860247f7cee368dccbaebdd0225835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d860247f7cee368dccbaebdd0225835">IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d860247f7cee368dccbaebdd0225835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add1df7c2496bc7a4712e9d7568b0bf93" id="r_add1df7c2496bc7a4712e9d7568b0bf93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add1df7c2496bc7a4712e9d7568b0bf93">IO_QSPI_GPIO_QSPI_SD2_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:add1df7c2496bc7a4712e9d7568b0bf93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec82b3a7617c0d2540a5e5201dfdd434" id="r_aec82b3a7617c0d2540a5e5201dfdd434"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec82b3a7617c0d2540a5e5201dfdd434">IO_QSPI_GPIO_QSPI_SD3_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:aec82b3a7617c0d2540a5e5201dfdd434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b7ad3819ed53162f16835ea49bff7f5" id="r_a7b7ad3819ed53162f16835ea49bff7f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b7ad3819ed53162f16835ea49bff7f5">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7b7ad3819ed53162f16835ea49bff7f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ac9a87ee38b15563c2aa858b0eb3ef" id="r_a98ac9a87ee38b15563c2aa858b0eb3ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98ac9a87ee38b15563c2aa858b0eb3ef">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a98ac9a87ee38b15563c2aa858b0eb3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec921ce6f8dc37cc3cfa942bcc8622c" id="r_a0ec921ce6f8dc37cc3cfa942bcc8622c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ec921ce6f8dc37cc3cfa942bcc8622c">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a0ec921ce6f8dc37cc3cfa942bcc8622c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c56d930ac759452e55633255370fd03" id="r_a4c56d930ac759452e55633255370fd03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c56d930ac759452e55633255370fd03">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a4c56d930ac759452e55633255370fd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3787ade29c1bd483991760b151189658" id="r_a3787ade29c1bd483991760b151189658"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3787ade29c1bd483991760b151189658">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a3787ade29c1bd483991760b151189658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37941496f81c1cc863864a78d0f820be" id="r_a37941496f81c1cc863864a78d0f820be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37941496f81c1cc863864a78d0f820be">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_I2C1_SCL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a37941496f81c1cc863864a78d0f820be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e8cf2455303da7b0009ea931aea5a8" id="r_a66e8cf2455303da7b0009ea931aea5a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66e8cf2455303da7b0009ea931aea5a8">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a66e8cf2455303da7b0009ea931aea5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9647847f7a1b40eb52bcd8026cc96ff9" id="r_a9647847f7a1b40eb52bcd8026cc96ff9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9647847f7a1b40eb52bcd8026cc96ff9">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_SIOB_PROC_63</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a9647847f7a1b40eb52bcd8026cc96ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f4b8ceae5b91ae71ddd61ac521575c" id="r_af7f4b8ceae5b91ae71ddd61ac521575c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7f4b8ceae5b91ae71ddd61ac521575c">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RTS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:af7f4b8ceae5b91ae71ddd61ac521575c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20dd02f5d7dd2b057f0745f068c6b52f" id="r_a20dd02f5d7dd2b057f0745f068c6b52f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20dd02f5d7dd2b057f0745f068c6b52f">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td></tr>
<tr class="separator:a20dd02f5d7dd2b057f0745f068c6b52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa44dc580625e6939f61c8df797fed179" id="r_aa44dc580625e6939f61c8df797fed179"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa44dc580625e6939f61c8df797fed179">IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_XIP_SD3</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:aa44dc580625e6939f61c8df797fed179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb70ffa8e28aaac124b5f22ea5fbfc7" id="r_aafb70ffa8e28aaac124b5f22ea5fbfc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafb70ffa8e28aaac124b5f22ea5fbfc7">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aafb70ffa8e28aaac124b5f22ea5fbfc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7bf07a9bc831c720e95bc1372c6554" id="r_a8e7bf07a9bc831c720e95bc1372c6554"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e7bf07a9bc831c720e95bc1372c6554">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a8e7bf07a9bc831c720e95bc1372c6554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faab3300416bc087507fae5833f61de" id="r_a5faab3300416bc087507fae5833f61de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5faab3300416bc087507fae5833f61de">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a5faab3300416bc087507fae5833f61de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af950acd594954306627aed34e0184308" id="r_af950acd594954306627aed34e0184308"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af950acd594954306627aed34e0184308">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:af950acd594954306627aed34e0184308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad623a7fd12075cbe4a6284aabb3a1b18" id="r_ad623a7fd12075cbe4a6284aabb3a1b18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad623a7fd12075cbe4a6284aabb3a1b18">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad623a7fd12075cbe4a6284aabb3a1b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8dfc079d128031f1c391c85576d7088" id="r_af8dfc079d128031f1c391c85576d7088"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8dfc079d128031f1c391c85576d7088">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:af8dfc079d128031f1c391c85576d7088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb971088ccd1e93e552febacb24371c2" id="r_aeb971088ccd1e93e552febacb24371c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb971088ccd1e93e552febacb24371c2">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aeb971088ccd1e93e552febacb24371c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9e68556c6ad911033a526427cf56b70" id="r_ab9e68556c6ad911033a526427cf56b70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9e68556c6ad911033a526427cf56b70">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ab9e68556c6ad911033a526427cf56b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766a029944b2107b8e7f2a31d642f6fc" id="r_a766a029944b2107b8e7f2a31d642f6fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a766a029944b2107b8e7f2a31d642f6fc">IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a766a029944b2107b8e7f2a31d642f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ce51eea3485170ea715a02be87f41fc" id="r_a5ce51eea3485170ea715a02be87f41fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ce51eea3485170ea715a02be87f41fc">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5ce51eea3485170ea715a02be87f41fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845bcc3e4bc3eab64aba17a80d9bf8ba" id="r_a845bcc3e4bc3eab64aba17a80d9bf8ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a845bcc3e4bc3eab64aba17a80d9bf8ba">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a845bcc3e4bc3eab64aba17a80d9bf8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1ea37b6ee64498955e099c2042cd4c" id="r_abd1ea37b6ee64498955e099c2042cd4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd1ea37b6ee64498955e099c2042cd4c">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:abd1ea37b6ee64498955e099c2042cd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab548f4d2097ccd84caaf25c44d4812f4" id="r_ab548f4d2097ccd84caaf25c44d4812f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab548f4d2097ccd84caaf25c44d4812f4">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ab548f4d2097ccd84caaf25c44d4812f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78962e06c8d92ecb982afd50e8e1d26" id="r_ad78962e06c8d92ecb982afd50e8e1d26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78962e06c8d92ecb982afd50e8e1d26">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad78962e06c8d92ecb982afd50e8e1d26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0faf29a368fe66d81e7dfcaa4f2eea9" id="r_ad0faf29a368fe66d81e7dfcaa4f2eea9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0faf29a368fe66d81e7dfcaa4f2eea9">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ad0faf29a368fe66d81e7dfcaa4f2eea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761ed300949cc251a05b3563196fe643" id="r_a761ed300949cc251a05b3563196fe643"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a761ed300949cc251a05b3563196fe643">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a761ed300949cc251a05b3563196fe643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9fe136447b458910d106bb9da583b1" id="r_a3d9fe136447b458910d106bb9da583b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d9fe136447b458910d106bb9da583b1">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a3d9fe136447b458910d106bb9da583b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e16574345b004e15668caddfeb7752a" id="r_a7e16574345b004e15668caddfeb7752a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e16574345b004e15668caddfeb7752a">IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7e16574345b004e15668caddfeb7752a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab90e9ced01f38d7ceddf6e536a1f9273" id="r_ab90e9ced01f38d7ceddf6e536a1f9273"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab90e9ced01f38d7ceddf6e536a1f9273">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab90e9ced01f38d7ceddf6e536a1f9273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36887b319b4d10a44bf83b71035095af" id="r_a36887b319b4d10a44bf83b71035095af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36887b319b4d10a44bf83b71035095af">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:a36887b319b4d10a44bf83b71035095af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4965eec46262c62838721f3991f3385d" id="r_a4965eec46262c62838721f3991f3385d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4965eec46262c62838721f3991f3385d">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a4965eec46262c62838721f3991f3385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04f23e519b90630ce66c7baf9e4a8e29" id="r_a04f23e519b90630ce66c7baf9e4a8e29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04f23e519b90630ce66c7baf9e4a8e29">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a04f23e519b90630ce66c7baf9e4a8e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a074b9c0cfaee59daf5284f5eef9ba341" id="r_a074b9c0cfaee59daf5284f5eef9ba341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a074b9c0cfaee59daf5284f5eef9ba341">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a074b9c0cfaee59daf5284f5eef9ba341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6dba3a301837f2b7774d6e92096f23e" id="r_ae6dba3a301837f2b7774d6e92096f23e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6dba3a301837f2b7774d6e92096f23e">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ae6dba3a301837f2b7774d6e92096f23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d13897791a189c2e00f9e3e6f26128" id="r_a03d13897791a189c2e00f9e3e6f26128"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03d13897791a189c2e00f9e3e6f26128">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a03d13897791a189c2e00f9e3e6f26128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8288cee233f466470f56ec3219db5d" id="r_a2f8288cee233f466470f56ec3219db5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f8288cee233f466470f56ec3219db5d">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a2f8288cee233f466470f56ec3219db5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a8446a0d8f307d12857c46f8291a52" id="r_ae2a8446a0d8f307d12857c46f8291a52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2a8446a0d8f307d12857c46f8291a52">IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae2a8446a0d8f307d12857c46f8291a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244d6fbd4b7f33c6f9942252746801a6" id="r_a244d6fbd4b7f33c6f9942252746801a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a244d6fbd4b7f33c6f9942252746801a6">IO_QSPI_GPIO_QSPI_SD3_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td></tr>
<tr class="separator:a244d6fbd4b7f33c6f9942252746801a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4639435508f8309abc7fda43d6100c" id="r_a8c4639435508f8309abc7fda43d6100c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c4639435508f8309abc7fda43d6100c">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8c4639435508f8309abc7fda43d6100c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fa8821110e02193747f5501d329d6bf" id="r_a7fa8821110e02193747f5501d329d6bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fa8821110e02193747f5501d329d6bf">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:a7fa8821110e02193747f5501d329d6bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5f5937de52afe75b4cc9218b9ec416" id="r_a4d5f5937de52afe75b4cc9218b9ec416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d5f5937de52afe75b4cc9218b9ec416">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4d5f5937de52afe75b4cc9218b9ec416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b30d7e44bd1bbe1b5455ba0b2f1fe24" id="r_a0b30d7e44bd1bbe1b5455ba0b2f1fe24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b30d7e44bd1bbe1b5455ba0b2f1fe24">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a0b30d7e44bd1bbe1b5455ba0b2f1fe24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edf7a4427c0a70abc23bd51f82eb7e6" id="r_a2edf7a4427c0a70abc23bd51f82eb7e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2edf7a4427c0a70abc23bd51f82eb7e6">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2edf7a4427c0a70abc23bd51f82eb7e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a822d2e1210b7cca45677c7276551ba16" id="r_a822d2e1210b7cca45677c7276551ba16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a822d2e1210b7cca45677c7276551ba16">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a822d2e1210b7cca45677c7276551ba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac38d8ede01dcc56d7ddd963c220ff0ee" id="r_ac38d8ede01dcc56d7ddd963c220ff0ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac38d8ede01dcc56d7ddd963c220ff0ee">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac38d8ede01dcc56d7ddd963c220ff0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4384950adedc1c26fa561fe24e3a56c7" id="r_a4384950adedc1c26fa561fe24e3a56c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4384950adedc1c26fa561fe24e3a56c7">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a4384950adedc1c26fa561fe24e3a56c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac239f77a41203f4860783d61b3370c25" id="r_ac239f77a41203f4860783d61b3370c25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac239f77a41203f4860783d61b3370c25">IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac239f77a41203f4860783d61b3370c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a299ef1f94cc947c3d43c96ae1efb703e" id="r_a299ef1f94cc947c3d43c96ae1efb703e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a299ef1f94cc947c3d43c96ae1efb703e">IO_QSPI_GPIO_QSPI_SD3_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a299ef1f94cc947c3d43c96ae1efb703e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683d232f9997ef4a03442dd2d0b09889" id="r_a683d232f9997ef4a03442dd2d0b09889"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a683d232f9997ef4a03442dd2d0b09889">IO_QSPI_GPIO_QSPI_SD3_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a683d232f9997ef4a03442dd2d0b09889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78da8fda3a5da5467155660ba720d5e3" id="r_a78da8fda3a5da5467155660ba720d5e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78da8fda3a5da5467155660ba720d5e3">IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a78da8fda3a5da5467155660ba720d5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a818a714ef8a55487371eca6254bebae1" id="r_a818a714ef8a55487371eca6254bebae1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a818a714ef8a55487371eca6254bebae1">IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a818a714ef8a55487371eca6254bebae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7a92f80212d80a7162eb5fe080079d" id="r_a3e7a92f80212d80a7162eb5fe080079d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e7a92f80212d80a7162eb5fe080079d">IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a3e7a92f80212d80a7162eb5fe080079d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5120c8cc3c25434437b958b843c6f063" id="r_a5120c8cc3c25434437b958b843c6f063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5120c8cc3c25434437b958b843c6f063">IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a5120c8cc3c25434437b958b843c6f063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab125eeeffe2e40c5821b83f516353e39" id="r_ab125eeeffe2e40c5821b83f516353e39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab125eeeffe2e40c5821b83f516353e39">IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab125eeeffe2e40c5821b83f516353e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42011eece0c6e357220e4d839ed1471" id="r_ae42011eece0c6e357220e4d839ed1471"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae42011eece0c6e357220e4d839ed1471">IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae42011eece0c6e357220e4d839ed1471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63a7a1fe370bf17e4b54bbe12289ee2" id="r_ad63a7a1fe370bf17e4b54bbe12289ee2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad63a7a1fe370bf17e4b54bbe12289ee2">IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:ad63a7a1fe370bf17e4b54bbe12289ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84fce5ee5c2d067121f086fffca65b4b" id="r_a84fce5ee5c2d067121f086fffca65b4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84fce5ee5c2d067121f086fffca65b4b">IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a84fce5ee5c2d067121f086fffca65b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a79b1800853738da011a3921d3fa092" id="r_a3a79b1800853738da011a3921d3fa092"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a79b1800853738da011a3921d3fa092">IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a3a79b1800853738da011a3921d3fa092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed5fc7add9f085e436a0517e8f8028ae" id="r_aed5fc7add9f085e436a0517e8f8028ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed5fc7add9f085e436a0517e8f8028ae">IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aed5fc7add9f085e436a0517e8f8028ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac89477525fe2c8d4f3efcc0357eca68c" id="r_ac89477525fe2c8d4f3efcc0357eca68c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac89477525fe2c8d4f3efcc0357eca68c">IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac89477525fe2c8d4f3efcc0357eca68c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4fe18e5f5721ac3e53936a7a3f2394" id="r_acb4fe18e5f5721ac3e53936a7a3f2394"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb4fe18e5f5721ac3e53936a7a3f2394">IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:acb4fe18e5f5721ac3e53936a7a3f2394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b511135dbf7169ade43e677c4bf713d" id="r_a0b511135dbf7169ade43e677c4bf713d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b511135dbf7169ade43e677c4bf713d">IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a0b511135dbf7169ade43e677c4bf713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9eb5fc85b9f8691db9a48674a934d68" id="r_ae9eb5fc85b9f8691db9a48674a934d68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9eb5fc85b9f8691db9a48674a934d68">IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ae9eb5fc85b9f8691db9a48674a934d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dd9f0301d5f921d9e81680d69161039" id="r_a0dd9f0301d5f921d9e81680d69161039"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0dd9f0301d5f921d9e81680d69161039">IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0dd9f0301d5f921d9e81680d69161039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a239965aeae81caf9b312a0cc34b84477" id="r_a239965aeae81caf9b312a0cc34b84477"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a239965aeae81caf9b312a0cc34b84477">IO_QSPI_GPIO_QSPI_SD3_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td></tr>
<tr class="separator:a239965aeae81caf9b312a0cc34b84477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c3de5c4ab686d085ce03c433f7ed89" id="r_a70c3de5c4ab686d085ce03c433f7ed89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70c3de5c4ab686d085ce03c433f7ed89">IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a70c3de5c4ab686d085ce03c433f7ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb97e09bd6a517adace47922922a661" id="r_abeb97e09bd6a517adace47922922a661"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abeb97e09bd6a517adace47922922a661">IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:abeb97e09bd6a517adace47922922a661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee082f1ba850c2609c74a1e2ddac024" id="r_a8ee082f1ba850c2609c74a1e2ddac024"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ee082f1ba850c2609c74a1e2ddac024">IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a8ee082f1ba850c2609c74a1e2ddac024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fa552bf9dbf89a290ebd3e7ad5b5f7a" id="r_a9fa552bf9dbf89a290ebd3e7ad5b5f7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fa552bf9dbf89a290ebd3e7ad5b5f7a">IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9fa552bf9dbf89a290ebd3e7ad5b5f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9517e8ef889b52a60eb0971e833476" id="r_a1c9517e8ef889b52a60eb0971e833476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c9517e8ef889b52a60eb0971e833476">IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1c9517e8ef889b52a60eb0971e833476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f120690be5aa41a3eec7e854c6654ed" id="r_a6f120690be5aa41a3eec7e854c6654ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f120690be5aa41a3eec7e854c6654ed">IO_QSPI_GPIO_QSPI_SD3_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6f120690be5aa41a3eec7e854c6654ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ac4d41555db58a554955db0ef1a7df" id="r_a55ac4d41555db58a554955db0ef1a7df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55ac4d41555db58a554955db0ef1a7df">IO_QSPI_GPIO_QSPI_SS_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:a55ac4d41555db58a554955db0ef1a7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc01feecd7e87e6fd69c26580342fa5f" id="r_acc01feecd7e87e6fd69c26580342fa5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc01feecd7e87e6fd69c26580342fa5f">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acc01feecd7e87e6fd69c26580342fa5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab339fa4317acd2ed27f8d1c43f9a2d55" id="r_ab339fa4317acd2ed27f8d1c43f9a2d55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab339fa4317acd2ed27f8d1c43f9a2d55">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:ab339fa4317acd2ed27f8d1c43f9a2d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ab5bc6ae3a2e0a67682c0f1a2c23a9" id="r_ae6ab5bc6ae3a2e0a67682c0f1a2c23a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6ab5bc6ae3a2e0a67682c0f1a2c23a9">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae6ab5bc6ae3a2e0a67682c0f1a2c23a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdebe9b20a6015667c0a45037911db10" id="r_acdebe9b20a6015667c0a45037911db10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acdebe9b20a6015667c0a45037911db10">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:acdebe9b20a6015667c0a45037911db10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4206f0f0329ec47942909d531ac2c388" id="r_a4206f0f0329ec47942909d531ac2c388"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4206f0f0329ec47942909d531ac2c388">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a4206f0f0329ec47942909d531ac2c388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13cfb3bd403d2b6811c25c93f03ae545" id="r_a13cfb3bd403d2b6811c25c93f03ae545"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13cfb3bd403d2b6811c25c93f03ae545">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_I2C1_SCL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a13cfb3bd403d2b6811c25c93f03ae545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5256f431798d0156c4a5999eef45324e" id="r_a5256f431798d0156c4a5999eef45324e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5256f431798d0156c4a5999eef45324e">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a5256f431798d0156c4a5999eef45324e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba78a7b3daf9540e80fed7f25b8873e3" id="r_aba78a7b3daf9540e80fed7f25b8873e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba78a7b3daf9540e80fed7f25b8873e3">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_SIOB_PROC_59</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:aba78a7b3daf9540e80fed7f25b8873e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57536b6648a28888d0f9160879ebdc3" id="r_ae57536b6648a28888d0f9160879ebdc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae57536b6648a28888d0f9160879ebdc3">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RTS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:ae57536b6648a28888d0f9160879ebdc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae41d5df17a1a64f487c591349ef92986" id="r_ae41d5df17a1a64f487c591349ef92986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae41d5df17a1a64f487c591349ef92986">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td></tr>
<tr class="separator:ae41d5df17a1a64f487c591349ef92986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a926c0ff33c165edc58d5d4bfb00b60da" id="r_a926c0ff33c165edc58d5d4bfb00b60da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a926c0ff33c165edc58d5d4bfb00b60da">IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_XIP_SS_N_0</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td></tr>
<tr class="separator:a926c0ff33c165edc58d5d4bfb00b60da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8337e5c68933cb319b9bf9a859c902bb" id="r_a8337e5c68933cb319b9bf9a859c902bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8337e5c68933cb319b9bf9a859c902bb">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8337e5c68933cb319b9bf9a859c902bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a720772a9751099c82013b04d853745dc" id="r_a720772a9751099c82013b04d853745dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a720772a9751099c82013b04d853745dc">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a720772a9751099c82013b04d853745dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710e533ac6473bfebb06ea6009d09e30" id="r_a710e533ac6473bfebb06ea6009d09e30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a710e533ac6473bfebb06ea6009d09e30">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a710e533ac6473bfebb06ea6009d09e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1654bed29a1dee9ed8aafbeb24639004" id="r_a1654bed29a1dee9ed8aafbeb24639004"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1654bed29a1dee9ed8aafbeb24639004">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1654bed29a1dee9ed8aafbeb24639004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9a2e6cc8552b46a420051f08d4754b3" id="r_aa9a2e6cc8552b46a420051f08d4754b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9a2e6cc8552b46a420051f08d4754b3">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa9a2e6cc8552b46a420051f08d4754b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9329c9ce530c3e6a228fcd1e80eca0" id="r_a7c9329c9ce530c3e6a228fcd1e80eca0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c9329c9ce530c3e6a228fcd1e80eca0">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a7c9329c9ce530c3e6a228fcd1e80eca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe244b6a2e1261e22c498a3f963cb5ab" id="r_abe244b6a2e1261e22c498a3f963cb5ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abe244b6a2e1261e22c498a3f963cb5ab">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:abe244b6a2e1261e22c498a3f963cb5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73725c9dbae5c96b6621345068858b69" id="r_a73725c9dbae5c96b6621345068858b69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73725c9dbae5c96b6621345068858b69">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a73725c9dbae5c96b6621345068858b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa0e75923808acfff51d820f5851ce3" id="r_abfa0e75923808acfff51d820f5851ce3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abfa0e75923808acfff51d820f5851ce3">IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abfa0e75923808acfff51d820f5851ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab76be78ce83695899d950a94c2d58cfd" id="r_ab76be78ce83695899d950a94c2d58cfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab76be78ce83695899d950a94c2d58cfd">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab76be78ce83695899d950a94c2d58cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfdb1025fcafc244d228be95b9b26ed" id="r_a0cfdb1025fcafc244d228be95b9b26ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cfdb1025fcafc244d228be95b9b26ed">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a0cfdb1025fcafc244d228be95b9b26ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e38c69542deb9d1f256b0e8f595f1b0" id="r_a9e38c69542deb9d1f256b0e8f595f1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e38c69542deb9d1f256b0e8f595f1b0">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a9e38c69542deb9d1f256b0e8f595f1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78768ad4e50d7b674a08adbbafcdbb11" id="r_a78768ad4e50d7b674a08adbbafcdbb11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78768ad4e50d7b674a08adbbafcdbb11">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a78768ad4e50d7b674a08adbbafcdbb11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad723c26d373a7877d597d0614234475c" id="r_ad723c26d373a7877d597d0614234475c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad723c26d373a7877d597d0614234475c">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad723c26d373a7877d597d0614234475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ef7028e97191e3e84766bee1e5a3ad" id="r_a55ef7028e97191e3e84766bee1e5a3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55ef7028e97191e3e84766bee1e5a3ad">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a55ef7028e97191e3e84766bee1e5a3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98302f51c894eea6fc362cebdd802126" id="r_a98302f51c894eea6fc362cebdd802126"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98302f51c894eea6fc362cebdd802126">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a98302f51c894eea6fc362cebdd802126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7765ae81468812019013bb56b76c2f" id="r_aad7765ae81468812019013bb56b76c2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aad7765ae81468812019013bb56b76c2f">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aad7765ae81468812019013bb56b76c2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add8e1751a3626b544095513b23310766" id="r_add8e1751a3626b544095513b23310766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add8e1751a3626b544095513b23310766">IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add8e1751a3626b544095513b23310766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f1fa8dfd57d801df41d0dc4783875f" id="r_a43f1fa8dfd57d801df41d0dc4783875f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43f1fa8dfd57d801df41d0dc4783875f">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a43f1fa8dfd57d801df41d0dc4783875f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ea58823b7397e87cd1cab1a620adbbc" id="r_a3ea58823b7397e87cd1cab1a620adbbc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ea58823b7397e87cd1cab1a620adbbc">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:a3ea58823b7397e87cd1cab1a620adbbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009ba5ba106a696dfbbdd6e5a11f68af" id="r_a009ba5ba106a696dfbbdd6e5a11f68af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a009ba5ba106a696dfbbdd6e5a11f68af">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a009ba5ba106a696dfbbdd6e5a11f68af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5631cdaec8aae7761ec48de457e6ef8" id="r_ab5631cdaec8aae7761ec48de457e6ef8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab5631cdaec8aae7761ec48de457e6ef8">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab5631cdaec8aae7761ec48de457e6ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced6e388765c270abdef88a5c910326d" id="r_aced6e388765c270abdef88a5c910326d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aced6e388765c270abdef88a5c910326d">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aced6e388765c270abdef88a5c910326d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36041a349226d80b5761e8dc78ca3a0e" id="r_a36041a349226d80b5761e8dc78ca3a0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a36041a349226d80b5761e8dc78ca3a0e">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a36041a349226d80b5761e8dc78ca3a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb6a594a384617e8245f02c7d11b06e" id="r_a2bb6a594a384617e8245f02c7d11b06e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb6a594a384617e8245f02c7d11b06e">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a2bb6a594a384617e8245f02c7d11b06e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2621b28c62e8a0c985994d078ee647b" id="r_af2621b28c62e8a0c985994d078ee647b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2621b28c62e8a0c985994d078ee647b">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:af2621b28c62e8a0c985994d078ee647b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae094a9597bd612ffd4180f336615f3dd" id="r_ae094a9597bd612ffd4180f336615f3dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae094a9597bd612ffd4180f336615f3dd">IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae094a9597bd612ffd4180f336615f3dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf42eecb1e401462e2bc712430a8dcbd" id="r_abf42eecb1e401462e2bc712430a8dcbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf42eecb1e401462e2bc712430a8dcbd">IO_QSPI_GPIO_QSPI_SS_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td></tr>
<tr class="separator:abf42eecb1e401462e2bc712430a8dcbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a264061ac3eede7b729f088e774c86ed6" id="r_a264061ac3eede7b729f088e774c86ed6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a264061ac3eede7b729f088e774c86ed6">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a264061ac3eede7b729f088e774c86ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa050db8a874850fbee1291417b5e142f" id="r_aa050db8a874850fbee1291417b5e142f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa050db8a874850fbee1291417b5e142f">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:aa050db8a874850fbee1291417b5e142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9abd4e15adbcb430a1645487f1c4b857" id="r_a9abd4e15adbcb430a1645487f1c4b857"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9abd4e15adbcb430a1645487f1c4b857">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a9abd4e15adbcb430a1645487f1c4b857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03162e16af623195c8195bb242280d28" id="r_a03162e16af623195c8195bb242280d28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03162e16af623195c8195bb242280d28">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a03162e16af623195c8195bb242280d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad870fa5d3816bdff847cb8cdc66e2036" id="r_ad870fa5d3816bdff847cb8cdc66e2036"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad870fa5d3816bdff847cb8cdc66e2036">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad870fa5d3816bdff847cb8cdc66e2036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdf060ef44d246b8a97603900c047ab8" id="r_afdf060ef44d246b8a97603900c047ab8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdf060ef44d246b8a97603900c047ab8">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:afdf060ef44d246b8a97603900c047ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6753c01ae92694bb5a2c8c98187eacd5" id="r_a6753c01ae92694bb5a2c8c98187eacd5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6753c01ae92694bb5a2c8c98187eacd5">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6753c01ae92694bb5a2c8c98187eacd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac73edc8bf5647027dac2ff37bfca9198" id="r_ac73edc8bf5647027dac2ff37bfca9198"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac73edc8bf5647027dac2ff37bfca9198">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:ac73edc8bf5647027dac2ff37bfca9198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d05cb0b95a2d77b8f84206517167123" id="r_a1d05cb0b95a2d77b8f84206517167123"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d05cb0b95a2d77b8f84206517167123">IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d05cb0b95a2d77b8f84206517167123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac796bbb08b4f4843ea96aba2a57a1a9c" id="r_ac796bbb08b4f4843ea96aba2a57a1a9c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac796bbb08b4f4843ea96aba2a57a1a9c">IO_QSPI_GPIO_QSPI_SS_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:ac796bbb08b4f4843ea96aba2a57a1a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad89925d0081376a3086d1b37c913cac2" id="r_ad89925d0081376a3086d1b37c913cac2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad89925d0081376a3086d1b37c913cac2">IO_QSPI_GPIO_QSPI_SS_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:ad89925d0081376a3086d1b37c913cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa358c50683d6a07b8e168f139a021476" id="r_aa358c50683d6a07b8e168f139a021476"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa358c50683d6a07b8e168f139a021476">IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa358c50683d6a07b8e168f139a021476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8dd8aac42bda9db7a3f8b62592df39" id="r_a1e8dd8aac42bda9db7a3f8b62592df39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e8dd8aac42bda9db7a3f8b62592df39">IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a1e8dd8aac42bda9db7a3f8b62592df39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b287bb1679307d4989dbd9ff53991b0" id="r_a9b287bb1679307d4989dbd9ff53991b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b287bb1679307d4989dbd9ff53991b0">IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9b287bb1679307d4989dbd9ff53991b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c52fb67b162c1f8d5e886172f0ffb02" id="r_a9c52fb67b162c1f8d5e886172f0ffb02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c52fb67b162c1f8d5e886172f0ffb02">IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a9c52fb67b162c1f8d5e886172f0ffb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d1266ddd8f411e58e0617c8650c7a22" id="r_a2d1266ddd8f411e58e0617c8650c7a22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d1266ddd8f411e58e0617c8650c7a22">IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2d1266ddd8f411e58e0617c8650c7a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7653f6d8e6d9192853af3ccc5d9274b5" id="r_a7653f6d8e6d9192853af3ccc5d9274b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7653f6d8e6d9192853af3ccc5d9274b5">IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7653f6d8e6d9192853af3ccc5d9274b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af11f95db281e5e952a85c5fa92d4b8d4" id="r_af11f95db281e5e952a85c5fa92d4b8d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af11f95db281e5e952a85c5fa92d4b8d4">IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:af11f95db281e5e952a85c5fa92d4b8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da373d197ac75f7508f580689bfe6b7" id="r_a7da373d197ac75f7508f580689bfe6b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7da373d197ac75f7508f580689bfe6b7">IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a7da373d197ac75f7508f580689bfe6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860020e1379840d40958fe40a9780e61" id="r_a860020e1379840d40958fe40a9780e61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a860020e1379840d40958fe40a9780e61">IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a860020e1379840d40958fe40a9780e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cbde00dfb4b888eb282e4466f9cdf6c" id="r_a4cbde00dfb4b888eb282e4466f9cdf6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4cbde00dfb4b888eb282e4466f9cdf6c">IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4cbde00dfb4b888eb282e4466f9cdf6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f5a2eaa785f4ee4eae210ec038918c" id="r_a44f5a2eaa785f4ee4eae210ec038918c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44f5a2eaa785f4ee4eae210ec038918c">IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a44f5a2eaa785f4ee4eae210ec038918c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e8e1b8ff3df4ff120ce5ab8154ea53" id="r_a71e8e1b8ff3df4ff120ce5ab8154ea53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71e8e1b8ff3df4ff120ce5ab8154ea53">IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a71e8e1b8ff3df4ff120ce5ab8154ea53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d7daf6d3cd0c2d7b6c78bf5af6a599" id="r_a30d7daf6d3cd0c2d7b6c78bf5af6a599"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d7daf6d3cd0c2d7b6c78bf5af6a599">IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a30d7daf6d3cd0c2d7b6c78bf5af6a599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1303bb06b8e2d03a0b4625753048eea" id="r_af1303bb06b8e2d03a0b4625753048eea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1303bb06b8e2d03a0b4625753048eea">IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:af1303bb06b8e2d03a0b4625753048eea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf54e51c9bd049eb0d2241c536bad32b" id="r_aaf54e51c9bd049eb0d2241c536bad32b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf54e51c9bd049eb0d2241c536bad32b">IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaf54e51c9bd049eb0d2241c536bad32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd71f70b70c4f9a2d75e3c5c23d7f71" id="r_a0cd71f70b70c4f9a2d75e3c5c23d7f71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd71f70b70c4f9a2d75e3c5c23d7f71">IO_QSPI_GPIO_QSPI_SS_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td></tr>
<tr class="separator:a0cd71f70b70c4f9a2d75e3c5c23d7f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77a8bcff1dbf5bf58694ad84ecacd04" id="r_ad77a8bcff1dbf5bf58694ad84ecacd04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad77a8bcff1dbf5bf58694ad84ecacd04">IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad77a8bcff1dbf5bf58694ad84ecacd04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d2802988bb5f1f9dc4b5e1a333866c" id="r_a41d2802988bb5f1f9dc4b5e1a333866c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41d2802988bb5f1f9dc4b5e1a333866c">IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a41d2802988bb5f1f9dc4b5e1a333866c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c05506d7234b6656fc346e87594e21" id="r_aa0c05506d7234b6656fc346e87594e21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0c05506d7234b6656fc346e87594e21">IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aa0c05506d7234b6656fc346e87594e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adacf43769b11b07e22cee5b05110250c" id="r_adacf43769b11b07e22cee5b05110250c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adacf43769b11b07e22cee5b05110250c">IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:adacf43769b11b07e22cee5b05110250c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace00b8738a9346306b94b36f023f3942" id="r_ace00b8738a9346306b94b36f023f3942"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace00b8738a9346306b94b36f023f3942">IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ace00b8738a9346306b94b36f023f3942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa517d6690b242cb27dbe41ffeb824c31" id="r_aa517d6690b242cb27dbe41ffeb824c31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa517d6690b242cb27dbe41ffeb824c31">IO_QSPI_GPIO_QSPI_SS_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aa517d6690b242cb27dbe41ffeb824c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d2e0fd7fb296a63cd256cba319a656b" id="r_a8d2e0fd7fb296a63cd256cba319a656b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d2e0fd7fb296a63cd256cba319a656b">IO_QSPI_INTR_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a8d2e0fd7fb296a63cd256cba319a656b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06447e39505e5704a1cc89d0dda5fc71" id="r_a06447e39505e5704a1cc89d0dda5fc71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06447e39505e5704a1cc89d0dda5fc71">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a06447e39505e5704a1cc89d0dda5fc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af775e1f316f5aef1c79c88f5a79e50ee" id="r_af775e1f316f5aef1c79c88f5a79e50ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af775e1f316f5aef1c79c88f5a79e50ee">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:af775e1f316f5aef1c79c88f5a79e50ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24b3febeaf7342bf1d96cf17bcdffb26" id="r_a24b3febeaf7342bf1d96cf17bcdffb26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24b3febeaf7342bf1d96cf17bcdffb26">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a24b3febeaf7342bf1d96cf17bcdffb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49df65d3af6ca218e05cd013f70f1aa9" id="r_a49df65d3af6ca218e05cd013f70f1aa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49df65d3af6ca218e05cd013f70f1aa9">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a49df65d3af6ca218e05cd013f70f1aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9cb25f6fdfa65b2d08fca1d4bd7724f" id="r_ad9cb25f6fdfa65b2d08fca1d4bd7724f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9cb25f6fdfa65b2d08fca1d4bd7724f">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad9cb25f6fdfa65b2d08fca1d4bd7724f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73ec1047dacb4e3a0cea42137763daee" id="r_a73ec1047dacb4e3a0cea42137763daee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73ec1047dacb4e3a0cea42137763daee">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a73ec1047dacb4e3a0cea42137763daee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bfb12b6aea83b903b4dc577d8fc322" id="r_a51bfb12b6aea83b903b4dc577d8fc322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51bfb12b6aea83b903b4dc577d8fc322">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a51bfb12b6aea83b903b4dc577d8fc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c595a1c465dff00f8d7180d21d4461" id="r_ab4c595a1c465dff00f8d7180d21d4461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4c595a1c465dff00f8d7180d21d4461">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab4c595a1c465dff00f8d7180d21d4461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a54a365046c0f40f29dad75ae6e24f" id="r_a72a54a365046c0f40f29dad75ae6e24f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72a54a365046c0f40f29dad75ae6e24f">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a72a54a365046c0f40f29dad75ae6e24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565ee2f4643a714a6ac1118ac8e90a42" id="r_a565ee2f4643a714a6ac1118ac8e90a42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a565ee2f4643a714a6ac1118ac8e90a42">IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a565ee2f4643a714a6ac1118ac8e90a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a802050fc2886f034790eae432fb82d6f" id="r_a802050fc2886f034790eae432fb82d6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a802050fc2886f034790eae432fb82d6f">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a802050fc2886f034790eae432fb82d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6bbed7ac6a624f63520378581f7b141" id="r_ae6bbed7ac6a624f63520378581f7b141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae6bbed7ac6a624f63520378581f7b141">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ae6bbed7ac6a624f63520378581f7b141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8f1422d3488eaf09e2b3554ec33702" id="r_a5c8f1422d3488eaf09e2b3554ec33702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c8f1422d3488eaf09e2b3554ec33702">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a5c8f1422d3488eaf09e2b3554ec33702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b8c03c0981865fa450b6649e038b5d" id="r_a87b8c03c0981865fa450b6649e038b5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87b8c03c0981865fa450b6649e038b5d">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a87b8c03c0981865fa450b6649e038b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95cf2c6ed7f2bc6e572ff5c22f77d2bc" id="r_a95cf2c6ed7f2bc6e572ff5c22f77d2bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95cf2c6ed7f2bc6e572ff5c22f77d2bc">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a95cf2c6ed7f2bc6e572ff5c22f77d2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887f294d6b20700806b3cad8f0f9aa20" id="r_a887f294d6b20700806b3cad8f0f9aa20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a887f294d6b20700806b3cad8f0f9aa20">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a887f294d6b20700806b3cad8f0f9aa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae078b976d1ddec6d2495b633f59fab90" id="r_ae078b976d1ddec6d2495b633f59fab90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae078b976d1ddec6d2495b633f59fab90">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:ae078b976d1ddec6d2495b633f59fab90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c4b80fd63ab2d5245bb3f18b7414b8" id="r_a25c4b80fd63ab2d5245bb3f18b7414b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25c4b80fd63ab2d5245bb3f18b7414b8">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a25c4b80fd63ab2d5245bb3f18b7414b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5484c93d75b40d302392ab3e654de47d" id="r_a5484c93d75b40d302392ab3e654de47d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5484c93d75b40d302392ab3e654de47d">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a5484c93d75b40d302392ab3e654de47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef205caa1557c6c876d5f8d100b67d92" id="r_aef205caa1557c6c876d5f8d100b67d92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef205caa1557c6c876d5f8d100b67d92">IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aef205caa1557c6c876d5f8d100b67d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5824cc017fa9d74ec9930cd2cc967a85" id="r_a5824cc017fa9d74ec9930cd2cc967a85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5824cc017fa9d74ec9930cd2cc967a85">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a5824cc017fa9d74ec9930cd2cc967a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa45eda6c976e5b0cdc8769eb337cf52a" id="r_aa45eda6c976e5b0cdc8769eb337cf52a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa45eda6c976e5b0cdc8769eb337cf52a">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:aa45eda6c976e5b0cdc8769eb337cf52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95620035422e8a2570565eebdf2d883" id="r_aa95620035422e8a2570565eebdf2d883"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa95620035422e8a2570565eebdf2d883">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aa95620035422e8a2570565eebdf2d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba0e3741ea9a5588bb99c9b7987048eb" id="r_aba0e3741ea9a5588bb99c9b7987048eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba0e3741ea9a5588bb99c9b7987048eb">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aba0e3741ea9a5588bb99c9b7987048eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaabae9fe3be5991ac4734b66f6444a5" id="r_afaabae9fe3be5991ac4734b66f6444a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afaabae9fe3be5991ac4734b66f6444a5">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afaabae9fe3be5991ac4734b66f6444a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dc90422bdb2d2da86897d6f47182baf" id="r_a8dc90422bdb2d2da86897d6f47182baf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8dc90422bdb2d2da86897d6f47182baf">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a8dc90422bdb2d2da86897d6f47182baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe1dfc9672ed63b504a4af7b748ba709" id="r_afe1dfc9672ed63b504a4af7b748ba709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe1dfc9672ed63b504a4af7b748ba709">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:afe1dfc9672ed63b504a4af7b748ba709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3676cf362a763d60715bcae369c600" id="r_a5e3676cf362a763d60715bcae369c600"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3676cf362a763d60715bcae369c600">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a5e3676cf362a763d60715bcae369c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490ba56bae2ae5b6e87f30fcafd46c52" id="r_a490ba56bae2ae5b6e87f30fcafd46c52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a490ba56bae2ae5b6e87f30fcafd46c52">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a490ba56bae2ae5b6e87f30fcafd46c52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eba5a09fd1485029dc30a30006f8a4f" id="r_a0eba5a09fd1485029dc30a30006f8a4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eba5a09fd1485029dc30a30006f8a4f">IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0eba5a09fd1485029dc30a30006f8a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a533725ac2c71410c6c66833a71c93d44" id="r_a533725ac2c71410c6c66833a71c93d44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a533725ac2c71410c6c66833a71c93d44">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a533725ac2c71410c6c66833a71c93d44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01b1aa863e4a211415d0c99c4948374" id="r_ac01b1aa863e4a211415d0c99c4948374"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01b1aa863e4a211415d0c99c4948374">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:ac01b1aa863e4a211415d0c99c4948374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0219cfaf0b0db785756bc920f0650c" id="r_a1b0219cfaf0b0db785756bc920f0650c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b0219cfaf0b0db785756bc920f0650c">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a1b0219cfaf0b0db785756bc920f0650c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7838d93e6ef6d87078107641cbf3c2d5" id="r_a7838d93e6ef6d87078107641cbf3c2d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7838d93e6ef6d87078107641cbf3c2d5">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a7838d93e6ef6d87078107641cbf3c2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86cf32a1ab34db82a2fb0b17a7a0594" id="r_ad86cf32a1ab34db82a2fb0b17a7a0594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad86cf32a1ab34db82a2fb0b17a7a0594">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad86cf32a1ab34db82a2fb0b17a7a0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968adf147187aac5ec2891595decc705" id="r_a968adf147187aac5ec2891595decc705"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a968adf147187aac5ec2891595decc705">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a968adf147187aac5ec2891595decc705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aca8f8f8c29ad309306d4993d240f15" id="r_a4aca8f8f8c29ad309306d4993d240f15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4aca8f8f8c29ad309306d4993d240f15">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a4aca8f8f8c29ad309306d4993d240f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138eaad5980abfd8946a589ec184b1f3" id="r_a138eaad5980abfd8946a589ec184b1f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a138eaad5980abfd8946a589ec184b1f3">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a138eaad5980abfd8946a589ec184b1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8be2ae16811d088d71d86a2c4d4645b" id="r_ab8be2ae16811d088d71d86a2c4d4645b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab8be2ae16811d088d71d86a2c4d4645b">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ab8be2ae16811d088d71d86a2c4d4645b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa7425879f5a5c3ff1dbe47f94e3ac1" id="r_adfa7425879f5a5c3ff1dbe47f94e3ac1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfa7425879f5a5c3ff1dbe47f94e3ac1">IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adfa7425879f5a5c3ff1dbe47f94e3ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59aa61b04e749fa920c27964a591d4c1" id="r_a59aa61b04e749fa920c27964a591d4c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59aa61b04e749fa920c27964a591d4c1">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a59aa61b04e749fa920c27964a591d4c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abae7f4fe0a56415f43c6e0bd2664fd72" id="r_abae7f4fe0a56415f43c6e0bd2664fd72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abae7f4fe0a56415f43c6e0bd2664fd72">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:abae7f4fe0a56415f43c6e0bd2664fd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d280e8cfa56cb46b3205d875fb7e553" id="r_a6d280e8cfa56cb46b3205d875fb7e553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d280e8cfa56cb46b3205d875fb7e553">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a6d280e8cfa56cb46b3205d875fb7e553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e26364ab2ba3642525d5158b88b5bfc" id="r_a3e26364ab2ba3642525d5158b88b5bfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e26364ab2ba3642525d5158b88b5bfc">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a3e26364ab2ba3642525d5158b88b5bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c5c58ee06ba6dbe9a56f75ca458f35" id="r_ad5c5c58ee06ba6dbe9a56f75ca458f35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5c5c58ee06ba6dbe9a56f75ca458f35">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad5c5c58ee06ba6dbe9a56f75ca458f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7c0bc142bfcd5d28ca8fec4fb6a075f" id="r_ae7c0bc142bfcd5d28ca8fec4fb6a075f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7c0bc142bfcd5d28ca8fec4fb6a075f">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:ae7c0bc142bfcd5d28ca8fec4fb6a075f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7e8293aef6d885734bdd5db3c2ed83e" id="r_ad7e8293aef6d885734bdd5db3c2ed83e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7e8293aef6d885734bdd5db3c2ed83e">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:ad7e8293aef6d885734bdd5db3c2ed83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e99428c9bb36119838f6753ba1381f8" id="r_a4e99428c9bb36119838f6753ba1381f8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e99428c9bb36119838f6753ba1381f8">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a4e99428c9bb36119838f6753ba1381f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49435ef88640b1007cea1e2c26c75add" id="r_a49435ef88640b1007cea1e2c26c75add"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49435ef88640b1007cea1e2c26c75add">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a49435ef88640b1007cea1e2c26c75add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5b0a2e40c87505a85b59208a9fd42a" id="r_aea5b0a2e40c87505a85b59208a9fd42a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea5b0a2e40c87505a85b59208a9fd42a">IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea5b0a2e40c87505a85b59208a9fd42a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3f9fe6a00c773bd20e16d6a8902c1b" id="r_a5e3f9fe6a00c773bd20e16d6a8902c1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3f9fe6a00c773bd20e16d6a8902c1b">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5e3f9fe6a00c773bd20e16d6a8902c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26761871e401797f6f9628733df9989" id="r_ad26761871e401797f6f9628733df9989"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26761871e401797f6f9628733df9989">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ad26761871e401797f6f9628733df9989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5166dad051c1ba7e4be797c9f0e9b9ed" id="r_a5166dad051c1ba7e4be797c9f0e9b9ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5166dad051c1ba7e4be797c9f0e9b9ed">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a5166dad051c1ba7e4be797c9f0e9b9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2267fdf79598e2716f24be4cff3e2e3f" id="r_a2267fdf79598e2716f24be4cff3e2e3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2267fdf79598e2716f24be4cff3e2e3f">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2267fdf79598e2716f24be4cff3e2e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bab5cd0816cf7e088e886032a576a21" id="r_a5bab5cd0816cf7e088e886032a576a21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bab5cd0816cf7e088e886032a576a21">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5bab5cd0816cf7e088e886032a576a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff89403c939dbd49201878011d89ab4" id="r_a3ff89403c939dbd49201878011d89ab4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ff89403c939dbd49201878011d89ab4">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3ff89403c939dbd49201878011d89ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c07f65dd5cdebba7009709da40a2736" id="r_a3c07f65dd5cdebba7009709da40a2736"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3c07f65dd5cdebba7009709da40a2736">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a3c07f65dd5cdebba7009709da40a2736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83491d20fb4748ab16e57a4d3721348e" id="r_a83491d20fb4748ab16e57a4d3721348e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a83491d20fb4748ab16e57a4d3721348e">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a83491d20fb4748ab16e57a4d3721348e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4030281b106ce22ad33d6045779dc2" id="r_a0d4030281b106ce22ad33d6045779dc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d4030281b106ce22ad33d6045779dc2">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a0d4030281b106ce22ad33d6045779dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630ee3b201f9707d058a891fc01ec90d" id="r_a630ee3b201f9707d058a891fc01ec90d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a630ee3b201f9707d058a891fc01ec90d">IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a630ee3b201f9707d058a891fc01ec90d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f9e52e03092bfc1d123a26ac685ec9" id="r_a33f9e52e03092bfc1d123a26ac685ec9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33f9e52e03092bfc1d123a26ac685ec9">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a33f9e52e03092bfc1d123a26ac685ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dd60bd21339d6e24e279d857083a3eb" id="r_a9dd60bd21339d6e24e279d857083a3eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dd60bd21339d6e24e279d857083a3eb">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a9dd60bd21339d6e24e279d857083a3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d6838ae3bdf3cd39c36e09119dc93d" id="r_a95d6838ae3bdf3cd39c36e09119dc93d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95d6838ae3bdf3cd39c36e09119dc93d">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a95d6838ae3bdf3cd39c36e09119dc93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa249172f27c8428480364f748f1760fe" id="r_aa249172f27c8428480364f748f1760fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa249172f27c8428480364f748f1760fe">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aa249172f27c8428480364f748f1760fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ad4e15728cc76b62e56b804fdf1f594" id="r_a1ad4e15728cc76b62e56b804fdf1f594"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ad4e15728cc76b62e56b804fdf1f594">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1ad4e15728cc76b62e56b804fdf1f594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a969a9c94765e7e255d8318d0b3d4b71c" id="r_a969a9c94765e7e255d8318d0b3d4b71c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a969a9c94765e7e255d8318d0b3d4b71c">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a969a9c94765e7e255d8318d0b3d4b71c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef96579ad38666a2a394f201fa55b263" id="r_aef96579ad38666a2a394f201fa55b263"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef96579ad38666a2a394f201fa55b263">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:aef96579ad38666a2a394f201fa55b263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88b1d7015ab22df47ab564f37e8248d8" id="r_a88b1d7015ab22df47ab564f37e8248d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a88b1d7015ab22df47ab564f37e8248d8">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a88b1d7015ab22df47ab564f37e8248d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af07c01a23871e2d8507c439fd4cae8e4" id="r_af07c01a23871e2d8507c439fd4cae8e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af07c01a23871e2d8507c439fd4cae8e4">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:af07c01a23871e2d8507c439fd4cae8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2bad698bbf62bb292f87073848fb4f9" id="r_ab2bad698bbf62bb292f87073848fb4f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2bad698bbf62bb292f87073848fb4f9">IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab2bad698bbf62bb292f87073848fb4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a198d47f79350162fb75360a39ab04f35" id="r_a198d47f79350162fb75360a39ab04f35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a198d47f79350162fb75360a39ab04f35">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a198d47f79350162fb75360a39ab04f35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaa0a6b3cb2d41ca48951f226e636013" id="r_adaa0a6b3cb2d41ca48951f226e636013"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adaa0a6b3cb2d41ca48951f226e636013">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:adaa0a6b3cb2d41ca48951f226e636013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19f41bf216b26d3b9b6222469297864" id="r_ae19f41bf216b26d3b9b6222469297864"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae19f41bf216b26d3b9b6222469297864">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:ae19f41bf216b26d3b9b6222469297864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61b38968a9189551a4541f62fd6b20d3" id="r_a61b38968a9189551a4541f62fd6b20d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61b38968a9189551a4541f62fd6b20d3">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a61b38968a9189551a4541f62fd6b20d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79d71154d136cbac095999c35d6fb350" id="r_a79d71154d136cbac095999c35d6fb350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a79d71154d136cbac095999c35d6fb350">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a79d71154d136cbac095999c35d6fb350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00a95e0fa4fc01b12ccd4f80123abfb" id="r_ad00a95e0fa4fc01b12ccd4f80123abfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad00a95e0fa4fc01b12ccd4f80123abfb">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad00a95e0fa4fc01b12ccd4f80123abfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a9f48144ea3872a1a31e7c593980973" id="r_a4a9f48144ea3872a1a31e7c593980973"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a9f48144ea3872a1a31e7c593980973">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a4a9f48144ea3872a1a31e7c593980973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16a63cad82ddaf9dec42229777a8d4b1" id="r_a16a63cad82ddaf9dec42229777a8d4b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16a63cad82ddaf9dec42229777a8d4b1">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a16a63cad82ddaf9dec42229777a8d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a0537b5a5731e507f673e48449cc8d" id="r_af2a0537b5a5731e507f673e48449cc8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2a0537b5a5731e507f673e48449cc8d">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:af2a0537b5a5731e507f673e48449cc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0174cdcb5140051afa6257e1ff891d5d" id="r_a0174cdcb5140051afa6257e1ff891d5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0174cdcb5140051afa6257e1ff891d5d">IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0174cdcb5140051afa6257e1ff891d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20163ba114a449727ce514fe26b685b6" id="r_a20163ba114a449727ce514fe26b685b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20163ba114a449727ce514fe26b685b6">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a20163ba114a449727ce514fe26b685b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdd77bcc734355857d3f2770eaf4331" id="r_acfdd77bcc734355857d3f2770eaf4331"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfdd77bcc734355857d3f2770eaf4331">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:acfdd77bcc734355857d3f2770eaf4331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3520df61fb328cce8427d1f2c009d59a" id="r_a3520df61fb328cce8427d1f2c009d59a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3520df61fb328cce8427d1f2c009d59a">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a3520df61fb328cce8427d1f2c009d59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d58ae830d6e641ac9b4d0c521db6a9" id="r_a24d58ae830d6e641ac9b4d0c521db6a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24d58ae830d6e641ac9b4d0c521db6a9">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a24d58ae830d6e641ac9b4d0c521db6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab3e0094d646b0f213a0a37574fd5d66" id="r_aab3e0094d646b0f213a0a37574fd5d66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab3e0094d646b0f213a0a37574fd5d66">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aab3e0094d646b0f213a0a37574fd5d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e78b65e4e1d676a74b5cac4d90e9f3" id="r_a03e78b65e4e1d676a74b5cac4d90e9f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03e78b65e4e1d676a74b5cac4d90e9f3">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a03e78b65e4e1d676a74b5cac4d90e9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13449646dbc00426d8c2f2acde13dfc9" id="r_a13449646dbc00426d8c2f2acde13dfc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13449646dbc00426d8c2f2acde13dfc9">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a13449646dbc00426d8c2f2acde13dfc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a79723a29426666b06008635562c10" id="r_a98a79723a29426666b06008635562c10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98a79723a29426666b06008635562c10">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a98a79723a29426666b06008635562c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3acca5fecfca7630b6b5661df1c615af" id="r_a3acca5fecfca7630b6b5661df1c615af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3acca5fecfca7630b6b5661df1c615af">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a3acca5fecfca7630b6b5661df1c615af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2c4a1c09f5b6097c4c0e1607f51500" id="r_ace2c4a1c09f5b6097c4c0e1607f51500"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace2c4a1c09f5b6097c4c0e1607f51500">IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ace2c4a1c09f5b6097c4c0e1607f51500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc8217b42f0cdff02f9e4a2290991de" id="r_a7fc8217b42f0cdff02f9e4a2290991de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fc8217b42f0cdff02f9e4a2290991de">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7fc8217b42f0cdff02f9e4a2290991de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b310059dabb237444754a0fc0ecc1aa" id="r_a2b310059dabb237444754a0fc0ecc1aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b310059dabb237444754a0fc0ecc1aa">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a2b310059dabb237444754a0fc0ecc1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f8a7534da9701aa8c729d075e2b8c3c" id="r_a2f8a7534da9701aa8c729d075e2b8c3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f8a7534da9701aa8c729d075e2b8c3c">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a2f8a7534da9701aa8c729d075e2b8c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2d89231a59ea94f82af6941c114bd0d" id="r_ad2d89231a59ea94f82af6941c114bd0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2d89231a59ea94f82af6941c114bd0d">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ad2d89231a59ea94f82af6941c114bd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcd656c9e46e020e12be33ee5696ed53" id="r_adcd656c9e46e020e12be33ee5696ed53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adcd656c9e46e020e12be33ee5696ed53">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adcd656c9e46e020e12be33ee5696ed53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd7cf168a45750340c21e4f56a7a831" id="r_a4dd7cf168a45750340c21e4f56a7a831"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dd7cf168a45750340c21e4f56a7a831">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4dd7cf168a45750340c21e4f56a7a831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfa73e2de6b6c6cfd1c99ce978f1133d" id="r_acfa73e2de6b6c6cfd1c99ce978f1133d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfa73e2de6b6c6cfd1c99ce978f1133d">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:acfa73e2de6b6c6cfd1c99ce978f1133d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0cc7e6b0800f6aef61fce6d27fa500" id="r_a2e0cc7e6b0800f6aef61fce6d27fa500"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e0cc7e6b0800f6aef61fce6d27fa500">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a2e0cc7e6b0800f6aef61fce6d27fa500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f3a18017544e9442e864fc9f2ad2a4" id="r_a22f3a18017544e9442e864fc9f2ad2a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22f3a18017544e9442e864fc9f2ad2a4">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a22f3a18017544e9442e864fc9f2ad2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e8cdea988c2f14188cc0577941ba870" id="r_a7e8cdea988c2f14188cc0577941ba870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e8cdea988c2f14188cc0577941ba870">IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7e8cdea988c2f14188cc0577941ba870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbdfbd010b6d309d86cdf50e456737fe" id="r_afbdfbd010b6d309d86cdf50e456737fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afbdfbd010b6d309d86cdf50e456737fe">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:afbdfbd010b6d309d86cdf50e456737fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a011d72a2d784ca3d8526e94ebb7ecce5" id="r_a011d72a2d784ca3d8526e94ebb7ecce5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a011d72a2d784ca3d8526e94ebb7ecce5">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a011d72a2d784ca3d8526e94ebb7ecce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4172c649446a316544c8ae1668c85a" id="r_a8f4172c649446a316544c8ae1668c85a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f4172c649446a316544c8ae1668c85a">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8f4172c649446a316544c8ae1668c85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d14dc4e212c625a902c53cc9b2eaa4" id="r_a67d14dc4e212c625a902c53cc9b2eaa4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67d14dc4e212c625a902c53cc9b2eaa4">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a67d14dc4e212c625a902c53cc9b2eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1513ab51643d122a1324acd4da7e07ad" id="r_a1513ab51643d122a1324acd4da7e07ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1513ab51643d122a1324acd4da7e07ad">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1513ab51643d122a1324acd4da7e07ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8137af966d5a63f5a2441abd4e417f" id="r_a3e8137af966d5a63f5a2441abd4e417f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e8137af966d5a63f5a2441abd4e417f">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a3e8137af966d5a63f5a2441abd4e417f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21ac6afca0a346f6839351e2391a4e2a" id="r_a21ac6afca0a346f6839351e2391a4e2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21ac6afca0a346f6839351e2391a4e2a">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a21ac6afca0a346f6839351e2391a4e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23383ede3408457d3dbbfbdef093ce4e" id="r_a23383ede3408457d3dbbfbdef093ce4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23383ede3408457d3dbbfbdef093ce4e">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a23383ede3408457d3dbbfbdef093ce4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4336da1346f36c81c60e68ad9ed5ad6" id="r_ac4336da1346f36c81c60e68ad9ed5ad6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4336da1346f36c81c60e68ad9ed5ad6">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ac4336da1346f36c81c60e68ad9ed5ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa56578f6fd64e0df14abc64d309b4a8f" id="r_aa56578f6fd64e0df14abc64d309b4a8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa56578f6fd64e0df14abc64d309b4a8f">IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa56578f6fd64e0df14abc64d309b4a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4183bebf75f97001aa333b847fdb4a77" id="r_a4183bebf75f97001aa333b847fdb4a77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4183bebf75f97001aa333b847fdb4a77">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4183bebf75f97001aa333b847fdb4a77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f04028beda0631db22506ea38ec616" id="r_a18f04028beda0631db22506ea38ec616"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18f04028beda0631db22506ea38ec616">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a18f04028beda0631db22506ea38ec616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb82ae747a4f39aa37cd8d12fbaef71" id="r_a5fb82ae747a4f39aa37cd8d12fbaef71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fb82ae747a4f39aa37cd8d12fbaef71">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a5fb82ae747a4f39aa37cd8d12fbaef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b880e7f5f5ee7df6a5ddac5e2b11f29" id="r_a6b880e7f5f5ee7df6a5ddac5e2b11f29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b880e7f5f5ee7df6a5ddac5e2b11f29">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a6b880e7f5f5ee7df6a5ddac5e2b11f29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d046f5aaea6e604ba1b135a7549179d" id="r_a8d046f5aaea6e604ba1b135a7549179d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d046f5aaea6e604ba1b135a7549179d">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d046f5aaea6e604ba1b135a7549179d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db18a0bdba36a2d8488b9d5a6e19df6" id="r_a4db18a0bdba36a2d8488b9d5a6e19df6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4db18a0bdba36a2d8488b9d5a6e19df6">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4db18a0bdba36a2d8488b9d5a6e19df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752cf451240e17fdba466fe0417d2951" id="r_a752cf451240e17fdba466fe0417d2951"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a752cf451240e17fdba466fe0417d2951">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a752cf451240e17fdba466fe0417d2951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02e649949c250bd1897da8c8133f7083" id="r_a02e649949c250bd1897da8c8133f7083"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02e649949c250bd1897da8c8133f7083">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a02e649949c250bd1897da8c8133f7083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12d8300ba245496f8cdd4175da51957" id="r_ab12d8300ba245496f8cdd4175da51957"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab12d8300ba245496f8cdd4175da51957">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ab12d8300ba245496f8cdd4175da51957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae934d69f5ce02b0f0089fd72d1f323a5" id="r_ae934d69f5ce02b0f0089fd72d1f323a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae934d69f5ce02b0f0089fd72d1f323a5">IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae934d69f5ce02b0f0089fd72d1f323a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef73542d792521a1d25b76ea3f28c70" id="r_adef73542d792521a1d25b76ea3f28c70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adef73542d792521a1d25b76ea3f28c70">IO_QSPI_INTR_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000218)</td></tr>
<tr class="separator:adef73542d792521a1d25b76ea3f28c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4277585a88487ccd2d6397d50e7c2e26" id="r_a4277585a88487ccd2d6397d50e7c2e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4277585a88487ccd2d6397d50e7c2e26">IO_QSPI_INTR_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4277585a88487ccd2d6397d50e7c2e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1da531180c6ec95dbd0f1f46e39527c3" id="r_a1da531180c6ec95dbd0f1f46e39527c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1da531180c6ec95dbd0f1f46e39527c3">IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a1da531180c6ec95dbd0f1f46e39527c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0194e70a83ebf552dc5ed3efa0e475c" id="r_ad0194e70a83ebf552dc5ed3efa0e475c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0194e70a83ebf552dc5ed3efa0e475c">IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ad0194e70a83ebf552dc5ed3efa0e475c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a876c89c5a526813c3856508477267702" id="r_a876c89c5a526813c3856508477267702"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a876c89c5a526813c3856508477267702">IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a876c89c5a526813c3856508477267702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f966c5a5eb64fd52a68bebdf1146d35" id="r_a9f966c5a5eb64fd52a68bebdf1146d35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f966c5a5eb64fd52a68bebdf1146d35">IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9f966c5a5eb64fd52a68bebdf1146d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a040a7d88c005ca7ee074c1e1abdc8093" id="r_a040a7d88c005ca7ee074c1e1abdc8093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a040a7d88c005ca7ee074c1e1abdc8093">IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a040a7d88c005ca7ee074c1e1abdc8093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0aed18a6ad9122d7cf1319715b8988f" id="r_aa0aed18a6ad9122d7cf1319715b8988f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0aed18a6ad9122d7cf1319715b8988f">IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:aa0aed18a6ad9122d7cf1319715b8988f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f63d50e8767aa2b80a86078ea49c652" id="r_a1f63d50e8767aa2b80a86078ea49c652"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f63d50e8767aa2b80a86078ea49c652">IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a1f63d50e8767aa2b80a86078ea49c652"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f51bf4edd070f76de1c1999b40d1f4" id="r_ac9f51bf4edd070f76de1c1999b40d1f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9f51bf4edd070f76de1c1999b40d1f4">IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ac9f51bf4edd070f76de1c1999b40d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3bbef7b51e0fbd444650ad3e897037a" id="r_af3bbef7b51e0fbd444650ad3e897037a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3bbef7b51e0fbd444650ad3e897037a">IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af3bbef7b51e0fbd444650ad3e897037a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70ab03ea0bc13763a9aeffa775bca6f" id="r_ac70ab03ea0bc13763a9aeffa775bca6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac70ab03ea0bc13763a9aeffa775bca6f">IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac70ab03ea0bc13763a9aeffa775bca6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c59599b6973b0dcc4b75e3fdaccc1c8" id="r_a3c59599b6973b0dcc4b75e3fdaccc1c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3c59599b6973b0dcc4b75e3fdaccc1c8">IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3c59599b6973b0dcc4b75e3fdaccc1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f63559fa544ed595a6d83ce4c4c2eb" id="r_ae7f63559fa544ed595a6d83ce4c4c2eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7f63559fa544ed595a6d83ce4c4c2eb">IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ae7f63559fa544ed595a6d83ce4c4c2eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8249f3e5c4ab541d94d5a33abad43dd3" id="r_a8249f3e5c4ab541d94d5a33abad43dd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8249f3e5c4ab541d94d5a33abad43dd3">IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a8249f3e5c4ab541d94d5a33abad43dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b1b6ee6554e039219552a4f9eaf2bd" id="r_aa5b1b6ee6554e039219552a4f9eaf2bd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5b1b6ee6554e039219552a4f9eaf2bd">IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa5b1b6ee6554e039219552a4f9eaf2bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb159d52aca328399f056ac980c8fec6" id="r_abb159d52aca328399f056ac980c8fec6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb159d52aca328399f056ac980c8fec6">IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abb159d52aca328399f056ac980c8fec6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a691fe9a2f34eee5d94d78903b102a7c7" id="r_a691fe9a2f34eee5d94d78903b102a7c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a691fe9a2f34eee5d94d78903b102a7c7">IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a691fe9a2f34eee5d94d78903b102a7c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50700fde816e56e398df59b7c2d778a5" id="r_a50700fde816e56e398df59b7c2d778a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50700fde816e56e398df59b7c2d778a5">IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a50700fde816e56e398df59b7c2d778a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e042b6e628f385855d31b713f05e4f" id="r_a22e042b6e628f385855d31b713f05e4f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22e042b6e628f385855d31b713f05e4f">IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a22e042b6e628f385855d31b713f05e4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac35fd4822dbaddcba8d4c14b4f75eec0" id="r_ac35fd4822dbaddcba8d4c14b4f75eec0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac35fd4822dbaddcba8d4c14b4f75eec0">IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ac35fd4822dbaddcba8d4c14b4f75eec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b32ff53616b5a0bd84f8330f4aeb9c2" id="r_a0b32ff53616b5a0bd84f8330f4aeb9c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b32ff53616b5a0bd84f8330f4aeb9c2">IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b32ff53616b5a0bd84f8330f4aeb9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af50320b5b8204325e37311bfc564bd2c" id="r_af50320b5b8204325e37311bfc564bd2c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af50320b5b8204325e37311bfc564bd2c">IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:af50320b5b8204325e37311bfc564bd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb0e624a884d2e967b617b2377e2677" id="r_aafb0e624a884d2e967b617b2377e2677"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafb0e624a884d2e967b617b2377e2677">IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aafb0e624a884d2e967b617b2377e2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a0caf9c4f3e8ce51ffaaeb23a851ca" id="r_ad3a0caf9c4f3e8ce51ffaaeb23a851ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3a0caf9c4f3e8ce51ffaaeb23a851ca">IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad3a0caf9c4f3e8ce51ffaaeb23a851ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85ae5b3badad03222eb1c6609f2658b" id="r_ab85ae5b3badad03222eb1c6609f2658b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab85ae5b3badad03222eb1c6609f2658b">IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ab85ae5b3badad03222eb1c6609f2658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369298716afff78ba3a7e08992990302" id="r_a369298716afff78ba3a7e08992990302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a369298716afff78ba3a7e08992990302">IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a369298716afff78ba3a7e08992990302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a230190fc099edfee4b7ec0a86625e401" id="r_a230190fc099edfee4b7ec0a86625e401"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a230190fc099edfee4b7ec0a86625e401">IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;WC&quot;</td></tr>
<tr class="separator:a230190fc099edfee4b7ec0a86625e401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba457b887aba0b81fca9b8f02a8d99d0" id="r_aba457b887aba0b81fca9b8f02a8d99d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba457b887aba0b81fca9b8f02a8d99d0">IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aba457b887aba0b81fca9b8f02a8d99d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a08d4b90c140f37036ff684fa46f80f" id="r_a1a08d4b90c140f37036ff684fa46f80f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a08d4b90c140f37036ff684fa46f80f">IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1a08d4b90c140f37036ff684fa46f80f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9fcab4399dfadd0e8301e11ba15c523" id="r_aa9fcab4399dfadd0e8301e11ba15c523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9fcab4399dfadd0e8301e11ba15c523">IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aa9fcab4399dfadd0e8301e11ba15c523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42917465746d34952804b8a44a6d97c" id="r_ae42917465746d34952804b8a44a6d97c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae42917465746d34952804b8a44a6d97c">IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae42917465746d34952804b8a44a6d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab389e24d9ad07f10a01a335230db80ae" id="r_ab389e24d9ad07f10a01a335230db80ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab389e24d9ad07f10a01a335230db80ae">IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab389e24d9ad07f10a01a335230db80ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22d12eb2cef744c46b5fafef06bec788" id="r_a22d12eb2cef744c46b5fafef06bec788"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22d12eb2cef744c46b5fafef06bec788">IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a22d12eb2cef744c46b5fafef06bec788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0e5ef8acab17ca23b1648cb311c556d" id="r_ad0e5ef8acab17ca23b1648cb311c556d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0e5ef8acab17ca23b1648cb311c556d">IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad0e5ef8acab17ca23b1648cb311c556d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d1a4086970117a7930f2ff467f280a" id="r_ab9d1a4086970117a7930f2ff467f280a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9d1a4086970117a7930f2ff467f280a">IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab9d1a4086970117a7930f2ff467f280a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a526aa942f12dba6e4d2df2877206cb97" id="r_a526aa942f12dba6e4d2df2877206cb97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a526aa942f12dba6e4d2df2877206cb97">IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a526aa942f12dba6e4d2df2877206cb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0b82ccd0823bc3489ec1420eca1c0f" id="r_acc0b82ccd0823bc3489ec1420eca1c0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc0b82ccd0823bc3489ec1420eca1c0f">IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acc0b82ccd0823bc3489ec1420eca1c0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7c97cb4d7faa6835a2065581349750" id="r_a2f7c97cb4d7faa6835a2065581349750"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f7c97cb4d7faa6835a2065581349750">IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a2f7c97cb4d7faa6835a2065581349750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fde165b147dc729aec6749010c106d" id="r_ae3fde165b147dc729aec6749010c106d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3fde165b147dc729aec6749010c106d">IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae3fde165b147dc729aec6749010c106d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc7c064169a4f62375a2107253983322" id="r_acc7c064169a4f62375a2107253983322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc7c064169a4f62375a2107253983322">IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acc7c064169a4f62375a2107253983322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e1edb2fe466c0414c7748c5c57ce623" id="r_a4e1edb2fe466c0414c7748c5c57ce623"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e1edb2fe466c0414c7748c5c57ce623">IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4e1edb2fe466c0414c7748c5c57ce623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512db205b095f61167c54ed1e9c71019" id="r_a512db205b095f61167c54ed1e9c71019"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a512db205b095f61167c54ed1e9c71019">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a512db205b095f61167c54ed1e9c71019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62af863e2bc3d5e99d3f5a122fa360b9" id="r_a62af863e2bc3d5e99d3f5a122fa360b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62af863e2bc3d5e99d3f5a122fa360b9">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a62af863e2bc3d5e99d3f5a122fa360b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b092be04ca2539ab1ddb9d27b08b24" id="r_ac7b092be04ca2539ab1ddb9d27b08b24"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7b092be04ca2539ab1ddb9d27b08b24">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac7b092be04ca2539ab1ddb9d27b08b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a38b1bd24c637540cdd86dd18b2856d" id="r_a2a38b1bd24c637540cdd86dd18b2856d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a38b1bd24c637540cdd86dd18b2856d">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a2a38b1bd24c637540cdd86dd18b2856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dd8ebf27691902d562c9b2c3459eaea" id="r_a4dd8ebf27691902d562c9b2c3459eaea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dd8ebf27691902d562c9b2c3459eaea">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4dd8ebf27691902d562c9b2c3459eaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef2f2ad3cd7707a380581f55e74e7a3" id="r_a9ef2f2ad3cd7707a380581f55e74e7a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ef2f2ad3cd7707a380581f55e74e7a3">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ef2f2ad3cd7707a380581f55e74e7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ec77e78f1fc08a87c6e25d24a8ba11" id="r_a72ec77e78f1fc08a87c6e25d24a8ba11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72ec77e78f1fc08a87c6e25d24a8ba11">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a72ec77e78f1fc08a87c6e25d24a8ba11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60ea5a40d7a5f99c54e9e5c4bb5838f0" id="r_a60ea5a40d7a5f99c54e9e5c4bb5838f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60ea5a40d7a5f99c54e9e5c4bb5838f0">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a60ea5a40d7a5f99c54e9e5c4bb5838f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0cdebd19041a246561d03bbaf7ae35" id="r_afa0cdebd19041a246561d03bbaf7ae35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa0cdebd19041a246561d03bbaf7ae35">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afa0cdebd19041a246561d03bbaf7ae35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0bb2f8283c0ee51f10d92abfda24bf" id="r_a7f0bb2f8283c0ee51f10d92abfda24bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f0bb2f8283c0ee51f10d92abfda24bf">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a7f0bb2f8283c0ee51f10d92abfda24bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ce997ad2d512410ce124c181cb3068" id="r_a32ce997ad2d512410ce124c181cb3068"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32ce997ad2d512410ce124c181cb3068">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a32ce997ad2d512410ce124c181cb3068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16e0f6fb89587d6aea0860bb8a02b8fe" id="r_a16e0f6fb89587d6aea0860bb8a02b8fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16e0f6fb89587d6aea0860bb8a02b8fe">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a16e0f6fb89587d6aea0860bb8a02b8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d0ad6be901c5b27de0a0bdbf795ad13" id="r_a8d0ad6be901c5b27de0a0bdbf795ad13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d0ad6be901c5b27de0a0bdbf795ad13">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a8d0ad6be901c5b27de0a0bdbf795ad13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac290aae36366fb5624ffc9b0600e9ac8" id="r_ac290aae36366fb5624ffc9b0600e9ac8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac290aae36366fb5624ffc9b0600e9ac8">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac290aae36366fb5624ffc9b0600e9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22db379384ed4827b194919f579d39ca" id="r_a22db379384ed4827b194919f579d39ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22db379384ed4827b194919f579d39ca">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a22db379384ed4827b194919f579d39ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52fa93a877c862b8a40635d631f85f34" id="r_a52fa93a877c862b8a40635d631f85f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52fa93a877c862b8a40635d631f85f34">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a52fa93a877c862b8a40635d631f85f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae948fb01f8b3f16ace512a87f6012cf5" id="r_ae948fb01f8b3f16ace512a87f6012cf5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae948fb01f8b3f16ace512a87f6012cf5">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae948fb01f8b3f16ace512a87f6012cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50495edcc7029b63684151112ad0e79c" id="r_a50495edcc7029b63684151112ad0e79c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50495edcc7029b63684151112ad0e79c">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a50495edcc7029b63684151112ad0e79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7f11e26ae3b7a80cba64664be247296" id="r_aa7f11e26ae3b7a80cba64664be247296"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7f11e26ae3b7a80cba64664be247296">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa7f11e26ae3b7a80cba64664be247296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9882d44fb667c4c12258dd1db34ede14" id="r_a9882d44fb667c4c12258dd1db34ede14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9882d44fb667c4c12258dd1db34ede14">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9882d44fb667c4c12258dd1db34ede14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7ec4d82e1e86c8ccd84c34057e15967" id="r_af7ec4d82e1e86c8ccd84c34057e15967"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7ec4d82e1e86c8ccd84c34057e15967">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af7ec4d82e1e86c8ccd84c34057e15967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af48dce97f0310998d8189a094119141d" id="r_af48dce97f0310998d8189a094119141d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af48dce97f0310998d8189a094119141d">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af48dce97f0310998d8189a094119141d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82621a573b74df3d59808b621653d70c" id="r_a82621a573b74df3d59808b621653d70c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82621a573b74df3d59808b621653d70c">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a82621a573b74df3d59808b621653d70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d8d3f771c0be2f250928bc44339a8b" id="r_ae7d8d3f771c0be2f250928bc44339a8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7d8d3f771c0be2f250928bc44339a8b">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae7d8d3f771c0be2f250928bc44339a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a719bf3a619385b8067d4d55dd04f6347" id="r_a719bf3a619385b8067d4d55dd04f6347"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a719bf3a619385b8067d4d55dd04f6347">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a719bf3a619385b8067d4d55dd04f6347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d1a1cb726a4ff71b7e3ca9a68a1709" id="r_a61d1a1cb726a4ff71b7e3ca9a68a1709"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61d1a1cb726a4ff71b7e3ca9a68a1709">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a61d1a1cb726a4ff71b7e3ca9a68a1709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8408b74ac4e0e1be120b91163813dc3" id="r_af8408b74ac4e0e1be120b91163813dc3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8408b74ac4e0e1be120b91163813dc3">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af8408b74ac4e0e1be120b91163813dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ecfba09b8d7daa9821d7ff6d15b5080" id="r_a9ecfba09b8d7daa9821d7ff6d15b5080"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ecfba09b8d7daa9821d7ff6d15b5080">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a9ecfba09b8d7daa9821d7ff6d15b5080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaacca2e66c0315deeeb59b34ad69a3d4" id="r_aaacca2e66c0315deeeb59b34ad69a3d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaacca2e66c0315deeeb59b34ad69a3d4">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aaacca2e66c0315deeeb59b34ad69a3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fcfc2a991f8c304e5204d1eb0b93c9" id="r_aa2fcfc2a991f8c304e5204d1eb0b93c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2fcfc2a991f8c304e5204d1eb0b93c9">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:aa2fcfc2a991f8c304e5204d1eb0b93c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8ebb8dc8ee70bb392c99fecacbf149" id="r_acc8ebb8dc8ee70bb392c99fecacbf149"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc8ebb8dc8ee70bb392c99fecacbf149">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acc8ebb8dc8ee70bb392c99fecacbf149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218f197c92c404d589376ba419f8caa5" id="r_a218f197c92c404d589376ba419f8caa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a218f197c92c404d589376ba419f8caa5">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000214)</td></tr>
<tr class="separator:a218f197c92c404d589376ba419f8caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d4a250d3830bf2d22d3f321017087c7" id="r_a0d4a250d3830bf2d22d3f321017087c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d4a250d3830bf2d22d3f321017087c7">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a0d4a250d3830bf2d22d3f321017087c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01cf35a6f020d5844f0c6e38fb6329e7" id="r_a01cf35a6f020d5844f0c6e38fb6329e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01cf35a6f020d5844f0c6e38fb6329e7">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a01cf35a6f020d5844f0c6e38fb6329e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaa254d4887ab78cd84a106052b7835" id="r_aebaa254d4887ab78cd84a106052b7835"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aebaa254d4887ab78cd84a106052b7835">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aebaa254d4887ab78cd84a106052b7835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e1c5be7e817dc100b1d2b13ca4fdba" id="r_a28e1c5be7e817dc100b1d2b13ca4fdba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28e1c5be7e817dc100b1d2b13ca4fdba">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a28e1c5be7e817dc100b1d2b13ca4fdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d1813c76d9b550790252cc6dd877da" id="r_a47d1813c76d9b550790252cc6dd877da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47d1813c76d9b550790252cc6dd877da">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a47d1813c76d9b550790252cc6dd877da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9085c06b4ff6cd7cdd0b1667552223" id="r_a2b9085c06b4ff6cd7cdd0b1667552223"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b9085c06b4ff6cd7cdd0b1667552223">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2b9085c06b4ff6cd7cdd0b1667552223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a9942fa18ea0aaf531f6f6e5172e1b" id="r_a73a9942fa18ea0aaf531f6f6e5172e1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a73a9942fa18ea0aaf531f6f6e5172e1b">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a73a9942fa18ea0aaf531f6f6e5172e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae54db14751ecb39e1b4747b718667f41" id="r_ae54db14751ecb39e1b4747b718667f41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae54db14751ecb39e1b4747b718667f41">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ae54db14751ecb39e1b4747b718667f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eb8294b5db433a4604b2dfea2ad5a54" id="r_a3eb8294b5db433a4604b2dfea2ad5a54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3eb8294b5db433a4604b2dfea2ad5a54">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3eb8294b5db433a4604b2dfea2ad5a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2963fe60400d995537f7add51963bb1f" id="r_a2963fe60400d995537f7add51963bb1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2963fe60400d995537f7add51963bb1f">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a2963fe60400d995537f7add51963bb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab903d9a916fff2682c0f6eb21dcd94ff" id="r_ab903d9a916fff2682c0f6eb21dcd94ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab903d9a916fff2682c0f6eb21dcd94ff">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab903d9a916fff2682c0f6eb21dcd94ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1a3431f26877613e75b61a496fe942c" id="r_ae1a3431f26877613e75b61a496fe942c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1a3431f26877613e75b61a496fe942c">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:ae1a3431f26877613e75b61a496fe942c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8c75f8ce3e64c802c6c065040b0300" id="r_a9c8c75f8ce3e64c802c6c065040b0300"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c8c75f8ce3e64c802c6c065040b0300">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a9c8c75f8ce3e64c802c6c065040b0300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfb712321062d3a773ec801542ffdb00" id="r_acfb712321062d3a773ec801542ffdb00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfb712321062d3a773ec801542ffdb00">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:acfb712321062d3a773ec801542ffdb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14a51b765bde502365d3e1e784918c34" id="r_a14a51b765bde502365d3e1e784918c34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14a51b765bde502365d3e1e784918c34">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a14a51b765bde502365d3e1e784918c34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00472545b229b7d7b4d8a8a1da27be06" id="r_a00472545b229b7d7b4d8a8a1da27be06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00472545b229b7d7b4d8a8a1da27be06">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a00472545b229b7d7b4d8a8a1da27be06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff6341d7e824052de0826c7b7aa3f2e" id="r_a2ff6341d7e824052de0826c7b7aa3f2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ff6341d7e824052de0826c7b7aa3f2e">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2ff6341d7e824052de0826c7b7aa3f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1aa9c605de34fa09ffa7f7bdbef0fb9" id="r_af1aa9c605de34fa09ffa7f7bdbef0fb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1aa9c605de34fa09ffa7f7bdbef0fb9">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af1aa9c605de34fa09ffa7f7bdbef0fb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2a3a972b55f131e86088ecc3bb8ef5" id="r_afd2a3a972b55f131e86088ecc3bb8ef5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd2a3a972b55f131e86088ecc3bb8ef5">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:afd2a3a972b55f131e86088ecc3bb8ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65efbe6ae80422e87d601ae0077efd2" id="r_af65efbe6ae80422e87d601ae0077efd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af65efbe6ae80422e87d601ae0077efd2">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af65efbe6ae80422e87d601ae0077efd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe757bbb720d83fafbe73a2770e1b049" id="r_afe757bbb720d83fafbe73a2770e1b049"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe757bbb720d83fafbe73a2770e1b049">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:afe757bbb720d83fafbe73a2770e1b049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabbb6259ae5f8aa5aa747b238051805d" id="r_aabbb6259ae5f8aa5aa747b238051805d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aabbb6259ae5f8aa5aa747b238051805d">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aabbb6259ae5f8aa5aa747b238051805d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890c33d3aab9d53f1cdd9d3cd27001c5" id="r_a890c33d3aab9d53f1cdd9d3cd27001c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a890c33d3aab9d53f1cdd9d3cd27001c5">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a890c33d3aab9d53f1cdd9d3cd27001c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42dd90e96c120a128937f55c68c2e818" id="r_a42dd90e96c120a128937f55c68c2e818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42dd90e96c120a128937f55c68c2e818">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a42dd90e96c120a128937f55c68c2e818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582fc066808819204eae009ca3bbe48" id="r_ac582fc066808819204eae009ca3bbe48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac582fc066808819204eae009ca3bbe48">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac582fc066808819204eae009ca3bbe48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70641a7b5702f7a703c1f6ae481cb574" id="r_a70641a7b5702f7a703c1f6ae481cb574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70641a7b5702f7a703c1f6ae481cb574">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a70641a7b5702f7a703c1f6ae481cb574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06003d4ecabbdc57dad5e96ec6fa4d4b" id="r_a06003d4ecabbdc57dad5e96ec6fa4d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06003d4ecabbdc57dad5e96ec6fa4d4b">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a06003d4ecabbdc57dad5e96ec6fa4d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad7440957dd818158436b70b2ee39d74" id="r_aad7440957dd818158436b70b2ee39d74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aad7440957dd818158436b70b2ee39d74">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aad7440957dd818158436b70b2ee39d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4754855016c13500ff43daa1140b78e" id="r_ab4754855016c13500ff43daa1140b78e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4754855016c13500ff43daa1140b78e">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ab4754855016c13500ff43daa1140b78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb1540c0e672774c3d76b80fdad54a4" id="r_a9fb1540c0e672774c3d76b80fdad54a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9fb1540c0e672774c3d76b80fdad54a4">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a9fb1540c0e672774c3d76b80fdad54a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b95d505b50d14f6318f66a40911dab5" id="r_a1b95d505b50d14f6318f66a40911dab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b95d505b50d14f6318f66a40911dab5">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1b95d505b50d14f6318f66a40911dab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a150bba7a9ecc64a595563f8e65d9311b" id="r_a150bba7a9ecc64a595563f8e65d9311b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a150bba7a9ecc64a595563f8e65d9311b">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a150bba7a9ecc64a595563f8e65d9311b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a884ab9b4440fe0150a4df80ee092be31" id="r_a884ab9b4440fe0150a4df80ee092be31"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a884ab9b4440fe0150a4df80ee092be31">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a884ab9b4440fe0150a4df80ee092be31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a7e1c22616e1dfbd2d49aeb8baf3aa" id="r_af2a7e1c22616e1dfbd2d49aeb8baf3aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2a7e1c22616e1dfbd2d49aeb8baf3aa">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:af2a7e1c22616e1dfbd2d49aeb8baf3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6d7261339246e6fd3d2cfa7fe2350fc" id="r_aa6d7261339246e6fd3d2cfa7fe2350fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6d7261339246e6fd3d2cfa7fe2350fc">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa6d7261339246e6fd3d2cfa7fe2350fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d96aee940189909c46d55a53e92bdc7" id="r_a1d96aee940189909c46d55a53e92bdc7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d96aee940189909c46d55a53e92bdc7">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a1d96aee940189909c46d55a53e92bdc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b83d77962234a451b91fe2919a4f87a" id="r_a9b83d77962234a451b91fe2919a4f87a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b83d77962234a451b91fe2919a4f87a">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9b83d77962234a451b91fe2919a4f87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa411c51c623ea9d158865e88c521724e" id="r_aa411c51c623ea9d158865e88c521724e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa411c51c623ea9d158865e88c521724e">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa411c51c623ea9d158865e88c521724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d582cbbd5c0a0f8048eed637bbbf9c9" id="r_a3d582cbbd5c0a0f8048eed637bbbf9c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3d582cbbd5c0a0f8048eed637bbbf9c9">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a3d582cbbd5c0a0f8048eed637bbbf9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84b93cd5f920f67f6eb5463faa55e99a" id="r_a84b93cd5f920f67f6eb5463faa55e99a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84b93cd5f920f67f6eb5463faa55e99a">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a84b93cd5f920f67f6eb5463faa55e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8569315da6a1bda60cf4e20fc8bd82b" id="r_ae8569315da6a1bda60cf4e20fc8bd82b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8569315da6a1bda60cf4e20fc8bd82b">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ae8569315da6a1bda60cf4e20fc8bd82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea4225e82facc1e80eeaace90dce6d6" id="r_a6ea4225e82facc1e80eeaace90dce6d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea4225e82facc1e80eeaace90dce6d6">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ea4225e82facc1e80eeaace90dce6d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2829e39f5e8b519bdc198791d5b495fd" id="r_a2829e39f5e8b519bdc198791d5b495fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2829e39f5e8b519bdc198791d5b495fd">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000210)</td></tr>
<tr class="separator:a2829e39f5e8b519bdc198791d5b495fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad583afe4310bd35a6f444924df67f0d8" id="r_ad583afe4310bd35a6f444924df67f0d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad583afe4310bd35a6f444924df67f0d8">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ad583afe4310bd35a6f444924df67f0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47b5e8467d9c83f91b2d7f080ed5378" id="r_aa47b5e8467d9c83f91b2d7f080ed5378"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa47b5e8467d9c83f91b2d7f080ed5378">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa47b5e8467d9c83f91b2d7f080ed5378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32fb3772f6204e547d178415683e7f34" id="r_a32fb3772f6204e547d178415683e7f34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32fb3772f6204e547d178415683e7f34">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a32fb3772f6204e547d178415683e7f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a564f8239d8715c90273517694b8ef655" id="r_a564f8239d8715c90273517694b8ef655"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a564f8239d8715c90273517694b8ef655">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a564f8239d8715c90273517694b8ef655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5183ff71e05026041bbcb1781786f947" id="r_a5183ff71e05026041bbcb1781786f947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5183ff71e05026041bbcb1781786f947">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5183ff71e05026041bbcb1781786f947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273706b53b086d59a7751c038edaa321" id="r_a273706b53b086d59a7751c038edaa321"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273706b53b086d59a7751c038edaa321">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a273706b53b086d59a7751c038edaa321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f25cf6249282dd24fc032498adf7fcb" id="r_a4f25cf6249282dd24fc032498adf7fcb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f25cf6249282dd24fc032498adf7fcb">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4f25cf6249282dd24fc032498adf7fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa6368cdb38174a3335829bd62108be1" id="r_aaa6368cdb38174a3335829bd62108be1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa6368cdb38174a3335829bd62108be1">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:aaa6368cdb38174a3335829bd62108be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25cae858cff4dccfe21158c587a19f7" id="r_ac25cae858cff4dccfe21158c587a19f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac25cae858cff4dccfe21158c587a19f7">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac25cae858cff4dccfe21158c587a19f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeefb707f2aa96be841b4c8efaa375950" id="r_aeefb707f2aa96be841b4c8efaa375950"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeefb707f2aa96be841b4c8efaa375950">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeefb707f2aa96be841b4c8efaa375950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4810396a477b70f1f3f732bf0d97642f" id="r_a4810396a477b70f1f3f732bf0d97642f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4810396a477b70f1f3f732bf0d97642f">IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4810396a477b70f1f3f732bf0d97642f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d980beb4a6b887fbe9087e20761a61" id="r_a47d980beb4a6b887fbe9087e20761a61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47d980beb4a6b887fbe9087e20761a61">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a47d980beb4a6b887fbe9087e20761a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49b03e43e671ff1deda2cd6c09002124" id="r_a49b03e43e671ff1deda2cd6c09002124"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49b03e43e671ff1deda2cd6c09002124">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a49b03e43e671ff1deda2cd6c09002124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad043ea09973dbfe7c766153b45ce5adb" id="r_ad043ea09973dbfe7c766153b45ce5adb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad043ea09973dbfe7c766153b45ce5adb">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ad043ea09973dbfe7c766153b45ce5adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade26324063868fc15ee584f4bee55327" id="r_ade26324063868fc15ee584f4bee55327"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade26324063868fc15ee584f4bee55327">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ade26324063868fc15ee584f4bee55327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b3cddd4c071c9a2541875595b0f5ad" id="r_a13b3cddd4c071c9a2541875595b0f5ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13b3cddd4c071c9a2541875595b0f5ad">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a13b3cddd4c071c9a2541875595b0f5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a112b7e74ee28992fbc24b25072e1c08a" id="r_a112b7e74ee28992fbc24b25072e1c08a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a112b7e74ee28992fbc24b25072e1c08a">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a112b7e74ee28992fbc24b25072e1c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77445a2f5aa42ca688362f313f0a79e1" id="r_a77445a2f5aa42ca688362f313f0a79e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77445a2f5aa42ca688362f313f0a79e1">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a77445a2f5aa42ca688362f313f0a79e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc037a39325d72251f0bc07ef3c07ba" id="r_a2fc037a39325d72251f0bc07ef3c07ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fc037a39325d72251f0bc07ef3c07ba">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a2fc037a39325d72251f0bc07ef3c07ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d761544687340c7ea585181ed2d1635" id="r_a1d761544687340c7ea585181ed2d1635"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d761544687340c7ea585181ed2d1635">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a1d761544687340c7ea585181ed2d1635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a5e87d2e60c3ab6093cf8964a8ee04" id="r_a09a5e87d2e60c3ab6093cf8964a8ee04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09a5e87d2e60c3ab6093cf8964a8ee04">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a09a5e87d2e60c3ab6093cf8964a8ee04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8435c43ed833506232521df474c46ed8" id="r_a8435c43ed833506232521df474c46ed8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8435c43ed833506232521df474c46ed8">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8435c43ed833506232521df474c46ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93216614e79644ebc9837a12e9b1f55c" id="r_a93216614e79644ebc9837a12e9b1f55c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93216614e79644ebc9837a12e9b1f55c">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a93216614e79644ebc9837a12e9b1f55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72d6911a8db21d4a7840934396dab4e4" id="r_a72d6911a8db21d4a7840934396dab4e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72d6911a8db21d4a7840934396dab4e4">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a72d6911a8db21d4a7840934396dab4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48c3c13107d1a7f901cc13901ff7c966" id="r_a48c3c13107d1a7f901cc13901ff7c966"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48c3c13107d1a7f901cc13901ff7c966">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a48c3c13107d1a7f901cc13901ff7c966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ab254ddc17038172b341ea1225cf61a" id="r_a4ab254ddc17038172b341ea1225cf61a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ab254ddc17038172b341ea1225cf61a">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a4ab254ddc17038172b341ea1225cf61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a591f17b88546ab9c102d36aedc99a7b1" id="r_a591f17b88546ab9c102d36aedc99a7b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a591f17b88546ab9c102d36aedc99a7b1">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a591f17b88546ab9c102d36aedc99a7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f3e78bd2d1c91b7e13b5c7211ce3f3" id="r_a75f3e78bd2d1c91b7e13b5c7211ce3f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75f3e78bd2d1c91b7e13b5c7211ce3f3">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a75f3e78bd2d1c91b7e13b5c7211ce3f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a082c8b9b6a747514b3107a7e325942d7" id="r_a082c8b9b6a747514b3107a7e325942d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a082c8b9b6a747514b3107a7e325942d7">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a082c8b9b6a747514b3107a7e325942d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f118ac9416c44c04376b80099f7dfed" id="r_a2f118ac9416c44c04376b80099f7dfed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f118ac9416c44c04376b80099f7dfed">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2f118ac9416c44c04376b80099f7dfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48fb9138c2db965e1313be033251c21b" id="r_a48fb9138c2db965e1313be033251c21b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48fb9138c2db965e1313be033251c21b">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a48fb9138c2db965e1313be033251c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a975c840bf0031e6e30f2b74b322e76" id="r_a9a975c840bf0031e6e30f2b74b322e76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a975c840bf0031e6e30f2b74b322e76">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9a975c840bf0031e6e30f2b74b322e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d1a528193b7f5d6c14605135f6ccd0" id="r_a32d1a528193b7f5d6c14605135f6ccd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32d1a528193b7f5d6c14605135f6ccd0">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a32d1a528193b7f5d6c14605135f6ccd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f1b1c6feb6540a449c43021ddf3a0f0" id="r_a2f1b1c6feb6540a449c43021ddf3a0f0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f1b1c6feb6540a449c43021ddf3a0f0">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a2f1b1c6feb6540a449c43021ddf3a0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cd86e6610a42eb953fb6cfdc6787ea" id="r_a21cd86e6610a42eb953fb6cfdc6787ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21cd86e6610a42eb953fb6cfdc6787ea">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a21cd86e6610a42eb953fb6cfdc6787ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a275d7dc51e0601f4943be19eda5d9b03" id="r_a275d7dc51e0601f4943be19eda5d9b03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a275d7dc51e0601f4943be19eda5d9b03">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a275d7dc51e0601f4943be19eda5d9b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dda9dc6ed80e8880006b70c9adaacb" id="r_ab0dda9dc6ed80e8880006b70c9adaacb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0dda9dc6ed80e8880006b70c9adaacb">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab0dda9dc6ed80e8880006b70c9adaacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ef0850d99a4e17233a0236ee5ecd8b" id="r_ad4ef0850d99a4e17233a0236ee5ecd8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4ef0850d99a4e17233a0236ee5ecd8b">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad4ef0850d99a4e17233a0236ee5ecd8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2eb61689fd2195c3038715368a83a69" id="r_ac2eb61689fd2195c3038715368a83a69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2eb61689fd2195c3038715368a83a69">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ac2eb61689fd2195c3038715368a83a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10bae05d25b1391e33859aa7cc35329e" id="r_a10bae05d25b1391e33859aa7cc35329e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10bae05d25b1391e33859aa7cc35329e">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a10bae05d25b1391e33859aa7cc35329e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233cc93dd260b089e5b15612206f9418" id="r_a233cc93dd260b089e5b15612206f9418"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a233cc93dd260b089e5b15612206f9418">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a233cc93dd260b089e5b15612206f9418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9003c2f67f9595d4aa0b47d503998f7" id="r_ac9003c2f67f9595d4aa0b47d503998f7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9003c2f67f9595d4aa0b47d503998f7">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac9003c2f67f9595d4aa0b47d503998f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c0e36136d281a6aa349b11df448c4b" id="r_ad5c0e36136d281a6aa349b11df448c4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5c0e36136d281a6aa349b11df448c4b">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000204)</td></tr>
<tr class="separator:ad5c0e36136d281a6aa349b11df448c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5054b7c66b4b90b0ea8ed81905127c" id="r_a4d5054b7c66b4b90b0ea8ed81905127c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d5054b7c66b4b90b0ea8ed81905127c">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4d5054b7c66b4b90b0ea8ed81905127c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f972bb7e9bdba58c8749ab4f27a59a" id="r_a66f972bb7e9bdba58c8749ab4f27a59a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f972bb7e9bdba58c8749ab4f27a59a">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a66f972bb7e9bdba58c8749ab4f27a59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab126c2dc5fee9378c6e937513c11d3b" id="r_aab126c2dc5fee9378c6e937513c11d3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab126c2dc5fee9378c6e937513c11d3b">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:aab126c2dc5fee9378c6e937513c11d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32ce7606378891b5ba4d1669dc3e882d" id="r_a32ce7606378891b5ba4d1669dc3e882d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32ce7606378891b5ba4d1669dc3e882d">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a32ce7606378891b5ba4d1669dc3e882d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64061b99d0cd8ff8d5c0b9c2d1bddc0" id="r_ac64061b99d0cd8ff8d5c0b9c2d1bddc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac64061b99d0cd8ff8d5c0b9c2d1bddc0">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac64061b99d0cd8ff8d5c0b9c2d1bddc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb84240250e45a80791bf75597b5324" id="r_a7fb84240250e45a80791bf75597b5324"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7fb84240250e45a80791bf75597b5324">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7fb84240250e45a80791bf75597b5324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace329346dd9643d2eca8dfc566d2be88" id="r_ace329346dd9643d2eca8dfc566d2be88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace329346dd9643d2eca8dfc566d2be88">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ace329346dd9643d2eca8dfc566d2be88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9af123c7efbf94071da5527b6c3b7b" id="r_a7b9af123c7efbf94071da5527b6c3b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b9af123c7efbf94071da5527b6c3b7b">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a7b9af123c7efbf94071da5527b6c3b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfdca47a230f88acd0ac33ecbcb9fd42" id="r_acfdca47a230f88acd0ac33ecbcb9fd42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfdca47a230f88acd0ac33ecbcb9fd42">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:acfdca47a230f88acd0ac33ecbcb9fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a311c1dc86ed23ae71ef8b7f62ca17" id="r_ae3a311c1dc86ed23ae71ef8b7f62ca17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae3a311c1dc86ed23ae71ef8b7f62ca17">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ae3a311c1dc86ed23ae71ef8b7f62ca17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fbb378b37df1bfada10221b6257354" id="r_a53fbb378b37df1bfada10221b6257354"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53fbb378b37df1bfada10221b6257354">IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a53fbb378b37df1bfada10221b6257354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca572ca855a793529273ab7a61f314b5" id="r_aca572ca855a793529273ab7a61f314b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca572ca855a793529273ab7a61f314b5">IO_QSPI_IRQSUMMARY_PROC0_SECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aca572ca855a793529273ab7a61f314b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acca86948df243532e51f47642a9144ec" id="r_acca86948df243532e51f47642a9144ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acca86948df243532e51f47642a9144ec">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acca86948df243532e51f47642a9144ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe364d194e631211ff6c5d37417bb7ec" id="r_abe364d194e631211ff6c5d37417bb7ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abe364d194e631211ff6c5d37417bb7ec">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:abe364d194e631211ff6c5d37417bb7ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55f5a77fb74139f58f7251470dfe54d2" id="r_a55f5a77fb74139f58f7251470dfe54d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55f5a77fb74139f58f7251470dfe54d2">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a55f5a77fb74139f58f7251470dfe54d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7204778ea7b3770db475bfb79f14b58" id="r_ad7204778ea7b3770db475bfb79f14b58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7204778ea7b3770db475bfb79f14b58">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ad7204778ea7b3770db475bfb79f14b58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab0be93863d8697871a3e2f12e2d76d" id="r_a9ab0be93863d8697871a3e2f12e2d76d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ab0be93863d8697871a3e2f12e2d76d">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ab0be93863d8697871a3e2f12e2d76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33a30db75d5e8cbae10f71646246ea2b" id="r_a33a30db75d5e8cbae10f71646246ea2b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33a30db75d5e8cbae10f71646246ea2b">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a33a30db75d5e8cbae10f71646246ea2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a756921abc7024022429cd6a87d061b86" id="r_a756921abc7024022429cd6a87d061b86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a756921abc7024022429cd6a87d061b86">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a756921abc7024022429cd6a87d061b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ab43601772e883e19f9b01a24e62fa" id="r_af1ab43601772e883e19f9b01a24e62fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1ab43601772e883e19f9b01a24e62fa">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:af1ab43601772e883e19f9b01a24e62fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49926b607365b55876a4bf51751e08b8" id="r_a49926b607365b55876a4bf51751e08b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49926b607365b55876a4bf51751e08b8">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a49926b607365b55876a4bf51751e08b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57bc8754102c9a272e4bfbba70a73457" id="r_a57bc8754102c9a272e4bfbba70a73457"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57bc8754102c9a272e4bfbba70a73457">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a57bc8754102c9a272e4bfbba70a73457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7ff4969d9b14a32d3e9164985cbf0db" id="r_ab7ff4969d9b14a32d3e9164985cbf0db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7ff4969d9b14a32d3e9164985cbf0db">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab7ff4969d9b14a32d3e9164985cbf0db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa51e99c0f6bef973ee30655c0521aa9d" id="r_aa51e99c0f6bef973ee30655c0521aa9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa51e99c0f6bef973ee30655c0521aa9d">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:aa51e99c0f6bef973ee30655c0521aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4533a04bb433ae1fdd1a30819644b67e" id="r_a4533a04bb433ae1fdd1a30819644b67e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4533a04bb433ae1fdd1a30819644b67e">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a4533a04bb433ae1fdd1a30819644b67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9383f182baf7814d614c3043f1bc7e95" id="r_a9383f182baf7814d614c3043f1bc7e95"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9383f182baf7814d614c3043f1bc7e95">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a9383f182baf7814d614c3043f1bc7e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1273c53a53fa2a92e799d7ef34a64955" id="r_a1273c53a53fa2a92e799d7ef34a64955"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1273c53a53fa2a92e799d7ef34a64955">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1273c53a53fa2a92e799d7ef34a64955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a190bad405aa886b0df8352ffcf471850" id="r_a190bad405aa886b0df8352ffcf471850"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a190bad405aa886b0df8352ffcf471850">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a190bad405aa886b0df8352ffcf471850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ef0eddbaf10dcf41a9213dd4bda7280" id="r_a9ef0eddbaf10dcf41a9213dd4bda7280"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ef0eddbaf10dcf41a9213dd4bda7280">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a9ef0eddbaf10dcf41a9213dd4bda7280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df475d803bb0c096a548eb4a6ad9c1f" id="r_a6df475d803bb0c096a548eb4a6ad9c1f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6df475d803bb0c096a548eb4a6ad9c1f">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a6df475d803bb0c096a548eb4a6ad9c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbd211c93b326a10004e2f973319b7b" id="r_a7dbd211c93b326a10004e2f973319b7b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7dbd211c93b326a10004e2f973319b7b">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a7dbd211c93b326a10004e2f973319b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93435854aec648705acc24389be9f478" id="r_a93435854aec648705acc24389be9f478"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93435854aec648705acc24389be9f478">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93435854aec648705acc24389be9f478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a588783e2ab1618614de303e9a7316e54" id="r_a588783e2ab1618614de303e9a7316e54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a588783e2ab1618614de303e9a7316e54">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a588783e2ab1618614de303e9a7316e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a14af779563538fffcbeca4bac3e20" id="r_a70a14af779563538fffcbeca4bac3e20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70a14af779563538fffcbeca4bac3e20">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a70a14af779563538fffcbeca4bac3e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7547022ca136a581126fabf6e638f936" id="r_a7547022ca136a581126fabf6e638f936"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7547022ca136a581126fabf6e638f936">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7547022ca136a581126fabf6e638f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc442ee3e04f4e119998d6679981895d" id="r_acc442ee3e04f4e119998d6679981895d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc442ee3e04f4e119998d6679981895d">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acc442ee3e04f4e119998d6679981895d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49538401b980e044c77b09d143126a2a" id="r_a49538401b980e044c77b09d143126a2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49538401b980e044c77b09d143126a2a">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49538401b980e044c77b09d143126a2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96db02df12f633213dd06c1b89dc42d5" id="r_a96db02df12f633213dd06c1b89dc42d5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96db02df12f633213dd06c1b89dc42d5">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a96db02df12f633213dd06c1b89dc42d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d60856b25c83ed12d178536a1c9fa8" id="r_ad4d60856b25c83ed12d178536a1c9fa8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4d60856b25c83ed12d178536a1c9fa8">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad4d60856b25c83ed12d178536a1c9fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb16a1657eafe1460f6bf68f653ac11" id="r_adfb16a1657eafe1460f6bf68f653ac11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfb16a1657eafe1460f6bf68f653ac11">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:adfb16a1657eafe1460f6bf68f653ac11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621dbbfdd4f7f012731a26b85875acbe" id="r_a621dbbfdd4f7f012731a26b85875acbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a621dbbfdd4f7f012731a26b85875acbe">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a621dbbfdd4f7f012731a26b85875acbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5301cafdef370510a74998f0ec071701" id="r_a5301cafdef370510a74998f0ec071701"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5301cafdef370510a74998f0ec071701">IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5301cafdef370510a74998f0ec071701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6017eba5877e59767d2e246afac281" id="r_a9d6017eba5877e59767d2e246afac281"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d6017eba5877e59767d2e246afac281">IO_QSPI_IRQSUMMARY_PROC0_SECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a9d6017eba5877e59767d2e246afac281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeafbd0a3e6e4682d8e08c64ced276121" id="r_aeafbd0a3e6e4682d8e08c64ced276121"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeafbd0a3e6e4682d8e08c64ced276121">IO_QSPI_IRQSUMMARY_PROC0_SECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aeafbd0a3e6e4682d8e08c64ced276121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98a8ed74e6d24add16a0cefc05e39e76" id="r_a98a8ed74e6d24add16a0cefc05e39e76"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a98a8ed74e6d24add16a0cefc05e39e76">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a98a8ed74e6d24add16a0cefc05e39e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57392798d878dae0cb6b149031e423cc" id="r_a57392798d878dae0cb6b149031e423cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57392798d878dae0cb6b149031e423cc">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a57392798d878dae0cb6b149031e423cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34a860a3734c5c79517dbec1435e7e5e" id="r_a34a860a3734c5c79517dbec1435e7e5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34a860a3734c5c79517dbec1435e7e5e">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a34a860a3734c5c79517dbec1435e7e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7f1adc2788bc61cb5ae6be9ba166867" id="r_ac7f1adc2788bc61cb5ae6be9ba166867"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7f1adc2788bc61cb5ae6be9ba166867">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac7f1adc2788bc61cb5ae6be9ba166867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e956c6d78e4f7ed6518567d2d51fa48" id="r_a9e956c6d78e4f7ed6518567d2d51fa48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9e956c6d78e4f7ed6518567d2d51fa48">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9e956c6d78e4f7ed6518567d2d51fa48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5449e905c7787e0f72f17ecf6a3fd3" id="r_aee5449e905c7787e0f72f17ecf6a3fd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee5449e905c7787e0f72f17ecf6a3fd3">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aee5449e905c7787e0f72f17ecf6a3fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c20251509a2e4ccaa3a16fb6b10f14" id="r_a01c20251509a2e4ccaa3a16fb6b10f14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01c20251509a2e4ccaa3a16fb6b10f14">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a01c20251509a2e4ccaa3a16fb6b10f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477f01f643a88c8e7aff3545f842353f" id="r_a477f01f643a88c8e7aff3545f842353f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477f01f643a88c8e7aff3545f842353f">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a477f01f643a88c8e7aff3545f842353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d60e74c5af0c2ae51fc923384dd163" id="r_a13d60e74c5af0c2ae51fc923384dd163"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13d60e74c5af0c2ae51fc923384dd163">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a13d60e74c5af0c2ae51fc923384dd163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3640dbb5f41c1a6008caba161f395a4" id="r_af3640dbb5f41c1a6008caba161f395a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3640dbb5f41c1a6008caba161f395a4">IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af3640dbb5f41c1a6008caba161f395a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716db431fb8f922910c207949f8de5ac" id="r_a716db431fb8f922910c207949f8de5ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a716db431fb8f922910c207949f8de5ac">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:a716db431fb8f922910c207949f8de5ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236c8d215db9bcbeb9f1fe4d3ac42dde" id="r_a236c8d215db9bcbeb9f1fe4d3ac42dde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a236c8d215db9bcbeb9f1fe4d3ac42dde">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a236c8d215db9bcbeb9f1fe4d3ac42dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d394c328e0ef24b416013497fb08c1" id="r_a61d394c328e0ef24b416013497fb08c1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61d394c328e0ef24b416013497fb08c1">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a61d394c328e0ef24b416013497fb08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a84f2b4899be4d797012cf1da6bf2f1" id="r_a7a84f2b4899be4d797012cf1da6bf2f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a84f2b4899be4d797012cf1da6bf2f1">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7a84f2b4899be4d797012cf1da6bf2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abba1cd824a3beed33409fc49b9036b53" id="r_abba1cd824a3beed33409fc49b9036b53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abba1cd824a3beed33409fc49b9036b53">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:abba1cd824a3beed33409fc49b9036b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af21e485b0e1da5ca9822ed5fbd959d1d" id="r_af21e485b0e1da5ca9822ed5fbd959d1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af21e485b0e1da5ca9822ed5fbd959d1d">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af21e485b0e1da5ca9822ed5fbd959d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac43462cfbd41a9f7f5eff3614ad7ed43" id="r_ac43462cfbd41a9f7f5eff3614ad7ed43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac43462cfbd41a9f7f5eff3614ad7ed43">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac43462cfbd41a9f7f5eff3614ad7ed43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a865fc2e78f803bba9009a106a90acd4c" id="r_a865fc2e78f803bba9009a106a90acd4c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a865fc2e78f803bba9009a106a90acd4c">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a865fc2e78f803bba9009a106a90acd4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae068555924082fc0181e3ce63f9a18a3" id="r_ae068555924082fc0181e3ce63f9a18a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae068555924082fc0181e3ce63f9a18a3">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae068555924082fc0181e3ce63f9a18a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd964b2bf1de55d0c1644ad2f5769a4a" id="r_abd964b2bf1de55d0c1644ad2f5769a4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd964b2bf1de55d0c1644ad2f5769a4a">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:abd964b2bf1de55d0c1644ad2f5769a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909472ae00e1fe5ae653189787669857" id="r_a909472ae00e1fe5ae653189787669857"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a909472ae00e1fe5ae653189787669857">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a909472ae00e1fe5ae653189787669857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf91642e6753ba65f66e5bff7aea9503" id="r_aaf91642e6753ba65f66e5bff7aea9503"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf91642e6753ba65f66e5bff7aea9503">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aaf91642e6753ba65f66e5bff7aea9503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9efc769982c8faad08830da165cbe969" id="r_a9efc769982c8faad08830da165cbe969"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9efc769982c8faad08830da165cbe969">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a9efc769982c8faad08830da165cbe969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf3afb565898bd06a36021abb82750f" id="r_aecf3afb565898bd06a36021abb82750f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecf3afb565898bd06a36021abb82750f">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aecf3afb565898bd06a36021abb82750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf64ccf671545672c2ccb98793f4215f" id="r_adf64ccf671545672c2ccb98793f4215f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf64ccf671545672c2ccb98793f4215f">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:adf64ccf671545672c2ccb98793f4215f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286c03fd2dfffdb2e6c9223063b6cc61" id="r_a286c03fd2dfffdb2e6c9223063b6cc61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a286c03fd2dfffdb2e6c9223063b6cc61">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a286c03fd2dfffdb2e6c9223063b6cc61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a397f01f411835ed99833346b992e4a68" id="r_a397f01f411835ed99833346b992e4a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a397f01f411835ed99833346b992e4a68">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a397f01f411835ed99833346b992e4a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b86b68ef7bc13b345f31f7c9b4204c8" id="r_a3b86b68ef7bc13b345f31f7c9b4204c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b86b68ef7bc13b345f31f7c9b4204c8">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3b86b68ef7bc13b345f31f7c9b4204c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cc9f31cd69bb800663ebd68bee8f97" id="r_a00cc9f31cd69bb800663ebd68bee8f97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00cc9f31cd69bb800663ebd68bee8f97">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a00cc9f31cd69bb800663ebd68bee8f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22c7f0a50a369f635bbde75c5cface4" id="r_ab22c7f0a50a369f635bbde75c5cface4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22c7f0a50a369f635bbde75c5cface4">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab22c7f0a50a369f635bbde75c5cface4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b2e28f0fd87b10505d9b4fadd7c9a02" id="r_a7b2e28f0fd87b10505d9b4fadd7c9a02"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b2e28f0fd87b10505d9b4fadd7c9a02">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7b2e28f0fd87b10505d9b4fadd7c9a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316c3fcf659adfe3cd26a320724f86d9" id="r_a316c3fcf659adfe3cd26a320724f86d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a316c3fcf659adfe3cd26a320724f86d9">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a316c3fcf659adfe3cd26a320724f86d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135b56d9dd8b1cc2308955f40e5174bb" id="r_a135b56d9dd8b1cc2308955f40e5174bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a135b56d9dd8b1cc2308955f40e5174bb">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a135b56d9dd8b1cc2308955f40e5174bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c13be05e5a57fa02927b4d0494b606" id="r_a18c13be05e5a57fa02927b4d0494b606"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18c13be05e5a57fa02927b4d0494b606">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a18c13be05e5a57fa02927b4d0494b606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4b104721305ff3ec8a21b68261ed293" id="r_ae4b104721305ff3ec8a21b68261ed293"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4b104721305ff3ec8a21b68261ed293">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ae4b104721305ff3ec8a21b68261ed293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc44cb5324d87233162745ca7f1b41e" id="r_accc44cb5324d87233162745ca7f1b41e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc44cb5324d87233162745ca7f1b41e">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:accc44cb5324d87233162745ca7f1b41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0455b85ab4e2632aa027e850b77d09a" id="r_ae0455b85ab4e2632aa027e850b77d09a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0455b85ab4e2632aa027e850b77d09a">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae0455b85ab4e2632aa027e850b77d09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd147fddeadff55073dbf2ca9044fe3a" id="r_acd147fddeadff55073dbf2ca9044fe3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd147fddeadff55073dbf2ca9044fe3a">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:acd147fddeadff55073dbf2ca9044fe3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1259119b5f817445e7695cf36afc89b4" id="r_a1259119b5f817445e7695cf36afc89b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1259119b5f817445e7695cf36afc89b4">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1259119b5f817445e7695cf36afc89b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d2141023c2e123dda8d19362268517" id="r_a32d2141023c2e123dda8d19362268517"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32d2141023c2e123dda8d19362268517">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a32d2141023c2e123dda8d19362268517"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39d1bba43b7cb4a55acbb9fda9d002b5" id="r_a39d1bba43b7cb4a55acbb9fda9d002b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39d1bba43b7cb4a55acbb9fda9d002b5">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a39d1bba43b7cb4a55acbb9fda9d002b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fde82fbc4295a8a6df89fb34dbb2a6" id="r_af9fde82fbc4295a8a6df89fb34dbb2a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9fde82fbc4295a8a6df89fb34dbb2a6">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000020c)</td></tr>
<tr class="separator:af9fde82fbc4295a8a6df89fb34dbb2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2739b00f929fac8f09fed96f00929a" id="r_ade2739b00f929fac8f09fed96f00929a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade2739b00f929fac8f09fed96f00929a">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:ade2739b00f929fac8f09fed96f00929a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab725761758772e2ad5aae920cee2241c" id="r_ab725761758772e2ad5aae920cee2241c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab725761758772e2ad5aae920cee2241c">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab725761758772e2ad5aae920cee2241c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62ce384a89ccbb7e293b256d0721d9ae" id="r_a62ce384a89ccbb7e293b256d0721d9ae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a62ce384a89ccbb7e293b256d0721d9ae">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a62ce384a89ccbb7e293b256d0721d9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a86d89618fcc13261235843c8ed5ff" id="r_a01a86d89618fcc13261235843c8ed5ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01a86d89618fcc13261235843c8ed5ff">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a01a86d89618fcc13261235843c8ed5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382adb23f3d9fbc15fa176540cb493cf" id="r_a382adb23f3d9fbc15fa176540cb493cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a382adb23f3d9fbc15fa176540cb493cf">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a382adb23f3d9fbc15fa176540cb493cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44207e115056c196dc2eac01aed6e66a" id="r_a44207e115056c196dc2eac01aed6e66a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a44207e115056c196dc2eac01aed6e66a">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a44207e115056c196dc2eac01aed6e66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f25245f2e49c7fe3b9c079b76801da1" id="r_a0f25245f2e49c7fe3b9c079b76801da1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0f25245f2e49c7fe3b9c079b76801da1">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0f25245f2e49c7fe3b9c079b76801da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1278b56299332a7a17e2875b494a30a8" id="r_a1278b56299332a7a17e2875b494a30a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1278b56299332a7a17e2875b494a30a8">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a1278b56299332a7a17e2875b494a30a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac486c91bc223c6ba54702209f8deb901" id="r_ac486c91bc223c6ba54702209f8deb901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac486c91bc223c6ba54702209f8deb901">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac486c91bc223c6ba54702209f8deb901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18f69c0197eb4d8aa452611d973dca7" id="r_af18f69c0197eb4d8aa452611d973dca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af18f69c0197eb4d8aa452611d973dca7">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:af18f69c0197eb4d8aa452611d973dca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea1fdf60522b51f02326be2b300ff2e" id="r_a0ea1fdf60522b51f02326be2b300ff2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ea1fdf60522b51f02326be2b300ff2e">IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0ea1fdf60522b51f02326be2b300ff2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6b12682f80ac69aea0db29adb1a700" id="r_aef6b12682f80ac69aea0db29adb1a700"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef6b12682f80ac69aea0db29adb1a700">IO_QSPI_IRQSUMMARY_PROC1_SECURE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td></tr>
<tr class="separator:aef6b12682f80ac69aea0db29adb1a700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c1dbb0e57c0653499305eab6bd3cfce" id="r_a4c1dbb0e57c0653499305eab6bd3cfce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c1dbb0e57c0653499305eab6bd3cfce">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4c1dbb0e57c0653499305eab6bd3cfce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb400cf31180ed7ed08c95edd697c3ab" id="r_abb400cf31180ed7ed08c95edd697c3ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb400cf31180ed7ed08c95edd697c3ab">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:abb400cf31180ed7ed08c95edd697c3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e8dcc65fe7afed144df9d8c43134289" id="r_a1e8dcc65fe7afed144df9d8c43134289"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1e8dcc65fe7afed144df9d8c43134289">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a1e8dcc65fe7afed144df9d8c43134289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a455f0296bdcb2488152d1efb50d82d3f" id="r_a455f0296bdcb2488152d1efb50d82d3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a455f0296bdcb2488152d1efb50d82d3f">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a455f0296bdcb2488152d1efb50d82d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b713aae79e0c1e6b8684418d03a16a" id="r_a96b713aae79e0c1e6b8684418d03a16a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96b713aae79e0c1e6b8684418d03a16a">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a96b713aae79e0c1e6b8684418d03a16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c390c990b322f2e47561c4640ee6ace" id="r_a8c390c990b322f2e47561c4640ee6ace"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c390c990b322f2e47561c4640ee6ace">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a8c390c990b322f2e47561c4640ee6ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90382d75d7a55f9e457a76d18a731b27" id="r_a90382d75d7a55f9e457a76d18a731b27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90382d75d7a55f9e457a76d18a731b27">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a90382d75d7a55f9e457a76d18a731b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc579b48689b938bd6ac48d2307446e" id="r_acfc579b48689b938bd6ac48d2307446e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acfc579b48689b938bd6ac48d2307446e">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:acfc579b48689b938bd6ac48d2307446e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ec68e5b7c51d5c35f8c23d4f5cd923" id="r_a80ec68e5b7c51d5c35f8c23d4f5cd923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80ec68e5b7c51d5c35f8c23d4f5cd923">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a80ec68e5b7c51d5c35f8c23d4f5cd923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb277c015a6475f09e508c9c684e8e0" id="r_a3bb277c015a6475f09e508c9c684e8e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bb277c015a6475f09e508c9c684e8e0">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3bb277c015a6475f09e508c9c684e8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb6eb88f9b47fadea69954959b0f6a6" id="r_a3cb6eb88f9b47fadea69954959b0f6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3cb6eb88f9b47fadea69954959b0f6a6">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3cb6eb88f9b47fadea69954959b0f6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46780680a501726a5db6dc767d2db9ff" id="r_a46780680a501726a5db6dc767d2db9ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46780680a501726a5db6dc767d2db9ff">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a46780680a501726a5db6dc767d2db9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93daf7242941186f13775f129a9bc91d" id="r_a93daf7242941186f13775f129a9bc91d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93daf7242941186f13775f129a9bc91d">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a93daf7242941186f13775f129a9bc91d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03e6622a19af7127129034fe9346ef5f" id="r_a03e6622a19af7127129034fe9346ef5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a03e6622a19af7127129034fe9346ef5f">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a03e6622a19af7127129034fe9346ef5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97b8c6709a1715319c02fb118896ccf4" id="r_a97b8c6709a1715319c02fb118896ccf4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97b8c6709a1715319c02fb118896ccf4">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a97b8c6709a1715319c02fb118896ccf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f51d9ec1cb54e1c7d6196c9325b8dc2" id="r_a1f51d9ec1cb54e1c7d6196c9325b8dc2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1f51d9ec1cb54e1c7d6196c9325b8dc2">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1f51d9ec1cb54e1c7d6196c9325b8dc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37f7072ca33968a72b59285f5f42f7d" id="r_ac37f7072ca33968a72b59285f5f42f7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac37f7072ca33968a72b59285f5f42f7d">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:ac37f7072ca33968a72b59285f5f42f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad93b78cbc3c86d0efaf2d2d2d3b631d7" id="r_ad93b78cbc3c86d0efaf2d2d2d3b631d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad93b78cbc3c86d0efaf2d2d2d3b631d7">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad93b78cbc3c86d0efaf2d2d2d3b631d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e7e7d7a0c53f96118f03ad3ef14f94" id="r_a51e7e7d7a0c53f96118f03ad3ef14f94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51e7e7d7a0c53f96118f03ad3ef14f94">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a51e7e7d7a0c53f96118f03ad3ef14f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf6dae7635874f13b3ed450b7b201da" id="r_a8bf6dae7635874f13b3ed450b7b201da"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bf6dae7635874f13b3ed450b7b201da">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bf6dae7635874f13b3ed450b7b201da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09e68ebeac150f65072aa0b59116af2f" id="r_a09e68ebeac150f65072aa0b59116af2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09e68ebeac150f65072aa0b59116af2f">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a09e68ebeac150f65072aa0b59116af2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9d9484c14803d7346c0a96ede1eeb6a" id="r_ac9d9484c14803d7346c0a96ede1eeb6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9d9484c14803d7346c0a96ede1eeb6a">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:ac9d9484c14803d7346c0a96ede1eeb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d8ef342b90e82484a335ad2c8744ca" id="r_ab7d8ef342b90e82484a335ad2c8744ca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7d8ef342b90e82484a335ad2c8744ca">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:ab7d8ef342b90e82484a335ad2c8744ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a522698b784f1a1a3aec749d7800bbae2" id="r_a522698b784f1a1a3aec749d7800bbae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a522698b784f1a1a3aec749d7800bbae2">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a522698b784f1a1a3aec749d7800bbae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75286cb49d2705a79d9d7caf38e90a34" id="r_a75286cb49d2705a79d9d7caf38e90a34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75286cb49d2705a79d9d7caf38e90a34">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75286cb49d2705a79d9d7caf38e90a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc30bb19000fae5a6acdfb233a3f786b" id="r_acc30bb19000fae5a6acdfb233a3f786b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc30bb19000fae5a6acdfb233a3f786b">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acc30bb19000fae5a6acdfb233a3f786b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad591aca91ea161e1fc538634e363eb83" id="r_ad591aca91ea161e1fc538634e363eb83"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad591aca91ea161e1fc538634e363eb83">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:ad591aca91ea161e1fc538634e363eb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac561503ba2982a20fcd7f5b1f2020764" id="r_ac561503ba2982a20fcd7f5b1f2020764"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac561503ba2982a20fcd7f5b1f2020764">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ac561503ba2982a20fcd7f5b1f2020764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdf0c44ad01ac6f9cfbd92a938e15e54" id="r_abdf0c44ad01ac6f9cfbd92a938e15e54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdf0c44ad01ac6f9cfbd92a938e15e54">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abdf0c44ad01ac6f9cfbd92a938e15e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab9fdc36596de52408aa861e17f1c21" id="r_a8ab9fdc36596de52408aa861e17f1c21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ab9fdc36596de52408aa861e17f1c21">IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8ab9fdc36596de52408aa861e17f1c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b6f1841e00ce32eef4d71b0e7e24fce" id="r_a8b6f1841e00ce32eef4d71b0e7e24fce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b6f1841e00ce32eef4d71b0e7e24fce">IO_QSPI_IRQSUMMARY_PROC1_SECURE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000208)</td></tr>
<tr class="separator:a8b6f1841e00ce32eef4d71b0e7e24fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187240b4d979c9a08ae38b0d3617f59b" id="r_a187240b4d979c9a08ae38b0d3617f59b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a187240b4d979c9a08ae38b0d3617f59b">IO_QSPI_IRQSUMMARY_PROC1_SECURE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a187240b4d979c9a08ae38b0d3617f59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c90ca09cabce15a7236ed30fe8f4d43" id="r_a6c90ca09cabce15a7236ed30fe8f4d43"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c90ca09cabce15a7236ed30fe8f4d43">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6c90ca09cabce15a7236ed30fe8f4d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1910824c56b8122cb424a4858a9d8ea7" id="r_a1910824c56b8122cb424a4858a9d8ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1910824c56b8122cb424a4858a9d8ea7">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a1910824c56b8122cb424a4858a9d8ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22bc53a18933ccd5ae89cb5a951aaec" id="r_ab22bc53a18933ccd5ae89cb5a951aaec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab22bc53a18933ccd5ae89cb5a951aaec">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ab22bc53a18933ccd5ae89cb5a951aaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70050f0aff92896a4d536b460e997341" id="r_a70050f0aff92896a4d536b460e997341"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70050f0aff92896a4d536b460e997341">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a70050f0aff92896a4d536b460e997341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f90cf060dde42ed0745485847c7d716" id="r_a6f90cf060dde42ed0745485847c7d716"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f90cf060dde42ed0745485847c7d716">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6f90cf060dde42ed0745485847c7d716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a097f2ba83e395f47bec1ab87b4dc8a0d" id="r_a097f2ba83e395f47bec1ab87b4dc8a0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a097f2ba83e395f47bec1ab87b4dc8a0d">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a097f2ba83e395f47bec1ab87b4dc8a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab049e9acc9c38794d44bc6912bd4c298" id="r_ab049e9acc9c38794d44bc6912bd4c298"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab049e9acc9c38794d44bc6912bd4c298">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:ab049e9acc9c38794d44bc6912bd4c298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac25c13006b8c272eb1e1d41db81479f4" id="r_ac25c13006b8c272eb1e1d41db81479f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac25c13006b8c272eb1e1d41db81479f4">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac25c13006b8c272eb1e1d41db81479f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedc0b8218bd3b6aebbf10fb77107f27" id="r_aaedc0b8218bd3b6aebbf10fb77107f27"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaedc0b8218bd3b6aebbf10fb77107f27">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aaedc0b8218bd3b6aebbf10fb77107f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb0859520cd6a3fcc220daa8b192fba" id="r_a0eb0859520cd6a3fcc220daa8b192fba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eb0859520cd6a3fcc220daa8b192fba">IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0eb0859520cd6a3fcc220daa8b192fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd8afc53409dd786843301ff5698c2c3" id="r_abd8afc53409dd786843301ff5698c2c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd8afc53409dd786843301ff5698c2c3">IO_QSPI_PROC0_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:abd8afc53409dd786843301ff5698c2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c43d5b0a11fe40758fd54ee916a96c" id="r_a31c43d5b0a11fe40758fd54ee916a96c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31c43d5b0a11fe40758fd54ee916a96c">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a31c43d5b0a11fe40758fd54ee916a96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b5d3e4ee0c4ff06b1a85affd6b1b549" id="r_a4b5d3e4ee0c4ff06b1a85affd6b1b549"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b5d3e4ee0c4ff06b1a85affd6b1b549">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a4b5d3e4ee0c4ff06b1a85affd6b1b549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dbeb2b9b06241350d77b62a42f8fcc6" id="r_a9dbeb2b9b06241350d77b62a42f8fcc6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9dbeb2b9b06241350d77b62a42f8fcc6">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9dbeb2b9b06241350d77b62a42f8fcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920c1766939ae2a3abfefd97417d13ff" id="r_a920c1766939ae2a3abfefd97417d13ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a920c1766939ae2a3abfefd97417d13ff">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a920c1766939ae2a3abfefd97417d13ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a055488308bcaefa78b4d32ffa13988" id="r_a8a055488308bcaefa78b4d32ffa13988"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a055488308bcaefa78b4d32ffa13988">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8a055488308bcaefa78b4d32ffa13988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc710e165ec2c0e64871f47b17bc6c7" id="r_a1bc710e165ec2c0e64871f47b17bc6c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bc710e165ec2c0e64871f47b17bc6c7">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1bc710e165ec2c0e64871f47b17bc6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af062f0e733f1cf5489e0497600d009fc" id="r_af062f0e733f1cf5489e0497600d009fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af062f0e733f1cf5489e0497600d009fc">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:af062f0e733f1cf5489e0497600d009fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6ca529e00c4f5cc599c352a61fd583" id="r_a0f6ca529e00c4f5cc599c352a61fd583"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0f6ca529e00c4f5cc599c352a61fd583">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a0f6ca529e00c4f5cc599c352a61fd583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac520b047af269775bd2b7c89d4b53a04" id="r_ac520b047af269775bd2b7c89d4b53a04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac520b047af269775bd2b7c89d4b53a04">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ac520b047af269775bd2b7c89d4b53a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afec238434b6a379d9a985df14aed816d" id="r_afec238434b6a379d9a985df14aed816d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afec238434b6a379d9a985df14aed816d">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afec238434b6a379d9a985df14aed816d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d4b67a7417c06681ccd7772d879a56" id="r_a27d4b67a7417c06681ccd7772d879a56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27d4b67a7417c06681ccd7772d879a56">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a27d4b67a7417c06681ccd7772d879a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9458bf6ee5a3c22ce4f41dce420061bf" id="r_a9458bf6ee5a3c22ce4f41dce420061bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9458bf6ee5a3c22ce4f41dce420061bf">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a9458bf6ee5a3c22ce4f41dce420061bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19715de4a894160aeb4612968b1842af" id="r_a19715de4a894160aeb4612968b1842af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19715de4a894160aeb4612968b1842af">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a19715de4a894160aeb4612968b1842af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaaba9d0483a5852b24638e02d5bb8daa" id="r_aaaba9d0483a5852b24638e02d5bb8daa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaaba9d0483a5852b24638e02d5bb8daa">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:aaaba9d0483a5852b24638e02d5bb8daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e7db972ca3b6d2045a50b3ace3962af" id="r_a3e7db972ca3b6d2045a50b3ace3962af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e7db972ca3b6d2045a50b3ace3962af">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3e7db972ca3b6d2045a50b3ace3962af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a534292cab4b174f5e65f16774248c5e4" id="r_a534292cab4b174f5e65f16774248c5e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a534292cab4b174f5e65f16774248c5e4">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a534292cab4b174f5e65f16774248c5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcbc4902d2210062ee34e551843b96ff" id="r_afcbc4902d2210062ee34e551843b96ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcbc4902d2210062ee34e551843b96ff">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:afcbc4902d2210062ee34e551843b96ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5e15756bcc75b032de40b015b8987d7" id="r_ad5e15756bcc75b032de40b015b8987d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5e15756bcc75b032de40b015b8987d7">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ad5e15756bcc75b032de40b015b8987d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a244e5fa2b1334f93f474e549ced56409" id="r_a244e5fa2b1334f93f474e549ced56409"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a244e5fa2b1334f93f474e549ced56409">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a244e5fa2b1334f93f474e549ced56409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc95f52e07d06ee33e6d83bcc103b29" id="r_a9cc95f52e07d06ee33e6d83bcc103b29"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cc95f52e07d06ee33e6d83bcc103b29">IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9cc95f52e07d06ee33e6d83bcc103b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af93b68468902b07f672bd66aa81fbf56" id="r_af93b68468902b07f672bd66aa81fbf56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af93b68468902b07f672bd66aa81fbf56">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af93b68468902b07f672bd66aa81fbf56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2208e4c62b972e0d28ebef214f26b96" id="r_ad2208e4c62b972e0d28ebef214f26b96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2208e4c62b972e0d28ebef214f26b96">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ad2208e4c62b972e0d28ebef214f26b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f9d8afc50fe967bbce131c90742577" id="r_a46f9d8afc50fe967bbce131c90742577"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46f9d8afc50fe967bbce131c90742577">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a46f9d8afc50fe967bbce131c90742577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed8fd4686e0e47331bba8fddcde2c567" id="r_aed8fd4686e0e47331bba8fddcde2c567"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed8fd4686e0e47331bba8fddcde2c567">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aed8fd4686e0e47331bba8fddcde2c567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0c6e1184924d89986baa7f0ce8980a" id="r_abf0c6e1184924d89986baa7f0ce8980a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf0c6e1184924d89986baa7f0ce8980a">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abf0c6e1184924d89986baa7f0ce8980a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae86388e6c256bd74b449812a5093e995" id="r_ae86388e6c256bd74b449812a5093e995"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae86388e6c256bd74b449812a5093e995">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae86388e6c256bd74b449812a5093e995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069bdb68cc7d228a57bd2169e3257f4e" id="r_a069bdb68cc7d228a57bd2169e3257f4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a069bdb68cc7d228a57bd2169e3257f4e">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a069bdb68cc7d228a57bd2169e3257f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2042860432dbfc34dd1fe8f8dbea1c54" id="r_a2042860432dbfc34dd1fe8f8dbea1c54"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2042860432dbfc34dd1fe8f8dbea1c54">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a2042860432dbfc34dd1fe8f8dbea1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa79b9f2a6fca5aaacb9e7f9d15dd165" id="r_afa79b9f2a6fca5aaacb9e7f9d15dd165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa79b9f2a6fca5aaacb9e7f9d15dd165">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:afa79b9f2a6fca5aaacb9e7f9d15dd165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b8dc96c681673b40335cb46cd543c22" id="r_a9b8dc96c681673b40335cb46cd543c22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b8dc96c681673b40335cb46cd543c22">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9b8dc96c681673b40335cb46cd543c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac05417c8dcac9af76a16a4ff50604497" id="r_ac05417c8dcac9af76a16a4ff50604497"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac05417c8dcac9af76a16a4ff50604497">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac05417c8dcac9af76a16a4ff50604497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8cee07296bb86661a539d13cb2cca6" id="r_abf8cee07296bb86661a539d13cb2cca6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf8cee07296bb86661a539d13cb2cca6">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:abf8cee07296bb86661a539d13cb2cca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cabaa7f3ea9ffd8fd59d0b7134f3802" id="r_a7cabaa7f3ea9ffd8fd59d0b7134f3802"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7cabaa7f3ea9ffd8fd59d0b7134f3802">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a7cabaa7f3ea9ffd8fd59d0b7134f3802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8b00ade82a005e8c4c9d1958de6480" id="r_afb8b00ade82a005e8c4c9d1958de6480"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8b00ade82a005e8c4c9d1958de6480">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:afb8b00ade82a005e8c4c9d1958de6480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf0b70d8f3921deea4966e751b53964" id="r_a7bf0b70d8f3921deea4966e751b53964"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7bf0b70d8f3921deea4966e751b53964">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7bf0b70d8f3921deea4966e751b53964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021cf556c0eb8a3cb23410178d1d7ab8" id="r_a021cf556c0eb8a3cb23410178d1d7ab8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a021cf556c0eb8a3cb23410178d1d7ab8">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a021cf556c0eb8a3cb23410178d1d7ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5c57ddc112f5d8ba66ad9c0050a9a9" id="r_a2f5c57ddc112f5d8ba66ad9c0050a9a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f5c57ddc112f5d8ba66ad9c0050a9a9">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a2f5c57ddc112f5d8ba66ad9c0050a9a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7554a5eb8e5ebc57924a5220df85e03" id="r_ab7554a5eb8e5ebc57924a5220df85e03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab7554a5eb8e5ebc57924a5220df85e03">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ab7554a5eb8e5ebc57924a5220df85e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc160e6c2aa879770b363b85c4d7189" id="r_aefc160e6c2aa879770b363b85c4d7189"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefc160e6c2aa879770b363b85c4d7189">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aefc160e6c2aa879770b363b85c4d7189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab48a110fd31e36c2fece2a6034b9d357" id="r_ab48a110fd31e36c2fece2a6034b9d357"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab48a110fd31e36c2fece2a6034b9d357">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab48a110fd31e36c2fece2a6034b9d357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec7adf0a20b58103abf5ca7eb9d2af3" id="r_aaec7adf0a20b58103abf5ca7eb9d2af3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaec7adf0a20b58103abf5ca7eb9d2af3">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aaec7adf0a20b58103abf5ca7eb9d2af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85ffe9ded538da372b9961e48b9bce8" id="r_ab85ffe9ded538da372b9961e48b9bce8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab85ffe9ded538da372b9961e48b9bce8">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:ab85ffe9ded538da372b9961e48b9bce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5110c205cc62ad3d9d4772d1b8e134" id="r_aba5110c205cc62ad3d9d4772d1b8e134"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba5110c205cc62ad3d9d4772d1b8e134">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aba5110c205cc62ad3d9d4772d1b8e134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a831140985239e30dbd3adaad1fb57ba7" id="r_a831140985239e30dbd3adaad1fb57ba7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a831140985239e30dbd3adaad1fb57ba7">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a831140985239e30dbd3adaad1fb57ba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af792eb76b9a0a6a22779094ed38958db" id="r_af792eb76b9a0a6a22779094ed38958db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af792eb76b9a0a6a22779094ed38958db">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af792eb76b9a0a6a22779094ed38958db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81af66e1f7566e7710631478c65a48d9" id="r_a81af66e1f7566e7710631478c65a48d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81af66e1f7566e7710631478c65a48d9">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a81af66e1f7566e7710631478c65a48d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d625d2d819506141e7ff19c29bca03" id="r_a30d625d2d819506141e7ff19c29bca03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d625d2d819506141e7ff19c29bca03">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a30d625d2d819506141e7ff19c29bca03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0576eced68f310bd5d27b6c44b15272" id="r_ab0576eced68f310bd5d27b6c44b15272"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0576eced68f310bd5d27b6c44b15272">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ab0576eced68f310bd5d27b6c44b15272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0993aa15e4a0e33439e0dab31615de" id="r_a2a0993aa15e4a0e33439e0dab31615de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a0993aa15e4a0e33439e0dab31615de">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a2a0993aa15e4a0e33439e0dab31615de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a394860c91a9e720f00056cc6038512d1" id="r_a394860c91a9e720f00056cc6038512d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a394860c91a9e720f00056cc6038512d1">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a394860c91a9e720f00056cc6038512d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936f4d52d300ebba2e29e25032636020" id="r_a936f4d52d300ebba2e29e25032636020"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a936f4d52d300ebba2e29e25032636020">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a936f4d52d300ebba2e29e25032636020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301d7d6263fd52708af0777f6a253a0f" id="r_a301d7d6263fd52708af0777f6a253a0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a301d7d6263fd52708af0777f6a253a0f">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a301d7d6263fd52708af0777f6a253a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26273d3790a89e7025390d8517b46f4" id="r_aa26273d3790a89e7025390d8517b46f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa26273d3790a89e7025390d8517b46f4">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aa26273d3790a89e7025390d8517b46f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b6cc3ff5adca9014e311e30c398d497" id="r_a6b6cc3ff5adca9014e311e30c398d497"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b6cc3ff5adca9014e311e30c398d497">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a6b6cc3ff5adca9014e311e30c398d497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1406ecdcd2da968e5b0c7fa855ae07d0" id="r_a1406ecdcd2da968e5b0c7fa855ae07d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1406ecdcd2da968e5b0c7fa855ae07d0">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1406ecdcd2da968e5b0c7fa855ae07d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5cf273275d5a0bed764ad5dfc236be5" id="r_ae5cf273275d5a0bed764ad5dfc236be5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5cf273275d5a0bed764ad5dfc236be5">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae5cf273275d5a0bed764ad5dfc236be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8615cf3cc5f2c29bbc954fcd18c0d41" id="r_ae8615cf3cc5f2c29bbc954fcd18c0d41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8615cf3cc5f2c29bbc954fcd18c0d41">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:ae8615cf3cc5f2c29bbc954fcd18c0d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde8a7e4e5b26847e6b10af9c418c5e7" id="r_adde8a7e4e5b26847e6b10af9c418c5e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adde8a7e4e5b26847e6b10af9c418c5e7">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:adde8a7e4e5b26847e6b10af9c418c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac01ded5771efa35e9f0ba49415a288e5" id="r_ac01ded5771efa35e9f0ba49415a288e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac01ded5771efa35e9f0ba49415a288e5">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ac01ded5771efa35e9f0ba49415a288e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebee1865505de21e9a4290ab0eb9dd2" id="r_a9ebee1865505de21e9a4290ab0eb9dd2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ebee1865505de21e9a4290ab0eb9dd2">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ebee1865505de21e9a4290ab0eb9dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dc24008e8166e9c4a12029ba94f73b5" id="r_a6dc24008e8166e9c4a12029ba94f73b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dc24008e8166e9c4a12029ba94f73b5">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6dc24008e8166e9c4a12029ba94f73b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c717c253bb8759865be7d6f2e7976c" id="r_ac2c717c253bb8759865be7d6f2e7976c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2c717c253bb8759865be7d6f2e7976c">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:ac2c717c253bb8759865be7d6f2e7976c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477426c269d1c09e146c7de717824a3b" id="r_a477426c269d1c09e146c7de717824a3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477426c269d1c09e146c7de717824a3b">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a477426c269d1c09e146c7de717824a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac11e8ecc2ae24894f4b11ec2b5987107" id="r_ac11e8ecc2ae24894f4b11ec2b5987107"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac11e8ecc2ae24894f4b11ec2b5987107">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:ac11e8ecc2ae24894f4b11ec2b5987107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac36fcd1854fbe2298c897ac6b289743b" id="r_ac36fcd1854fbe2298c897ac6b289743b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac36fcd1854fbe2298c897ac6b289743b">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac36fcd1854fbe2298c897ac6b289743b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abad4ea193c5010cfe16da46a8d16ec59" id="r_abad4ea193c5010cfe16da46a8d16ec59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abad4ea193c5010cfe16da46a8d16ec59">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abad4ea193c5010cfe16da46a8d16ec59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8550cf38f8d703b3ab4802d173299a12" id="r_a8550cf38f8d703b3ab4802d173299a12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8550cf38f8d703b3ab4802d173299a12">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a8550cf38f8d703b3ab4802d173299a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a658e03e6362f0b0e3794cdeb511931d2" id="r_a658e03e6362f0b0e3794cdeb511931d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a658e03e6362f0b0e3794cdeb511931d2">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a658e03e6362f0b0e3794cdeb511931d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77b6fbd8d1970c119097a4abe597fd30" id="r_a77b6fbd8d1970c119097a4abe597fd30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a77b6fbd8d1970c119097a4abe597fd30">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a77b6fbd8d1970c119097a4abe597fd30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33441913bb7d87479ebd82e0a5b9a15" id="r_ad33441913bb7d87479ebd82e0a5b9a15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33441913bb7d87479ebd82e0a5b9a15">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad33441913bb7d87479ebd82e0a5b9a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad421f4a80a11d00ff726c64bf92e69b7" id="r_ad421f4a80a11d00ff726c64bf92e69b7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad421f4a80a11d00ff726c64bf92e69b7">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad421f4a80a11d00ff726c64bf92e69b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a390596f570e37621cb5960dc444f3b93" id="r_a390596f570e37621cb5960dc444f3b93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a390596f570e37621cb5960dc444f3b93">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a390596f570e37621cb5960dc444f3b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe769187e3257dc954194bb54d022bb" id="r_acbe769187e3257dc954194bb54d022bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbe769187e3257dc954194bb54d022bb">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:acbe769187e3257dc954194bb54d022bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60607e0878e19b258f054efb3d34826" id="r_af60607e0878e19b258f054efb3d34826"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af60607e0878e19b258f054efb3d34826">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:af60607e0878e19b258f054efb3d34826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b806ae40046ae2dcd2cc47170a484e" id="r_a76b806ae40046ae2dcd2cc47170a484e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76b806ae40046ae2dcd2cc47170a484e">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a76b806ae40046ae2dcd2cc47170a484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843c398845927dddbaae8738e7c50ec3" id="r_a843c398845927dddbaae8738e7c50ec3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a843c398845927dddbaae8738e7c50ec3">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a843c398845927dddbaae8738e7c50ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a555c5a1a65e177eaa71a0b8d70a89" id="r_aa2a555c5a1a65e177eaa71a0b8d70a89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2a555c5a1a65e177eaa71a0b8d70a89">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:aa2a555c5a1a65e177eaa71a0b8d70a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b51a281deeb29445ec3b994bacbe06" id="r_ae8b51a281deeb29445ec3b994bacbe06"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8b51a281deeb29445ec3b994bacbe06">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ae8b51a281deeb29445ec3b994bacbe06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad980593b6656909afe15c71a7b7de834" id="r_ad980593b6656909afe15c71a7b7de834"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad980593b6656909afe15c71a7b7de834">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:ad980593b6656909afe15c71a7b7de834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5a4bdb0083ce369621615c17d3beba" id="r_a2c5a4bdb0083ce369621615c17d3beba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c5a4bdb0083ce369621615c17d3beba">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2c5a4bdb0083ce369621615c17d3beba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d5b1a49b2fc3d80c9cf713beeea7a4" id="r_a80d5b1a49b2fc3d80c9cf713beeea7a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80d5b1a49b2fc3d80c9cf713beeea7a4">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80d5b1a49b2fc3d80c9cf713beeea7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff54f2db340c74ba6adc4f6958a3d70" id="r_adff54f2db340c74ba6adc4f6958a3d70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adff54f2db340c74ba6adc4f6958a3d70">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:adff54f2db340c74ba6adc4f6958a3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5b20ca65e23e01b8c5511596b6d6818" id="r_ac5b20ca65e23e01b8c5511596b6d6818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac5b20ca65e23e01b8c5511596b6d6818">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:ac5b20ca65e23e01b8c5511596b6d6818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76b26a744f74ab321c8ce9110884e08c" id="r_a76b26a744f74ab321c8ce9110884e08c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76b26a744f74ab321c8ce9110884e08c">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a76b26a744f74ab321c8ce9110884e08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49014a2361a3082d2fe64c11f58875dd" id="r_a49014a2361a3082d2fe64c11f58875dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49014a2361a3082d2fe64c11f58875dd">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a49014a2361a3082d2fe64c11f58875dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa406b2aaf50f6a006b9aebd14db09" id="r_a11fa406b2aaf50f6a006b9aebd14db09"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11fa406b2aaf50f6a006b9aebd14db09">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a11fa406b2aaf50f6a006b9aebd14db09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8638f25033cbfa5d70311c0c1f593a72" id="r_a8638f25033cbfa5d70311c0c1f593a72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8638f25033cbfa5d70311c0c1f593a72">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a8638f25033cbfa5d70311c0c1f593a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b09df71e180ee571c06529f841489a3" id="r_a9b09df71e180ee571c06529f841489a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b09df71e180ee571c06529f841489a3">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a9b09df71e180ee571c06529f841489a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8128818036e46c5539962fcae15ce4" id="r_a4a8128818036e46c5539962fcae15ce4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a8128818036e46c5539962fcae15ce4">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a4a8128818036e46c5539962fcae15ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bb1c632d93fcc0c2d674f375d9a1820" id="r_a8bb1c632d93fcc0c2d674f375d9a1820"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bb1c632d93fcc0c2d674f375d9a1820">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8bb1c632d93fcc0c2d674f375d9a1820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8df7d3595408a4dcd5019a8c6a20af3f" id="r_a8df7d3595408a4dcd5019a8c6a20af3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8df7d3595408a4dcd5019a8c6a20af3f">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8df7d3595408a4dcd5019a8c6a20af3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c31f23a6f5ff263573d0b47c9ae072" id="r_ad6c31f23a6f5ff263573d0b47c9ae072"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad6c31f23a6f5ff263573d0b47c9ae072">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:ad6c31f23a6f5ff263573d0b47c9ae072"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9717c367ad02b37f3c0894ebe9503d4d" id="r_a9717c367ad02b37f3c0894ebe9503d4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9717c367ad02b37f3c0894ebe9503d4d">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a9717c367ad02b37f3c0894ebe9503d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26c0c3599671fbf4138cfd167ac90c8b" id="r_a26c0c3599671fbf4138cfd167ac90c8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26c0c3599671fbf4138cfd167ac90c8b">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a26c0c3599671fbf4138cfd167ac90c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2875f79067dacad6ae7d3b7fd53bf320" id="r_a2875f79067dacad6ae7d3b7fd53bf320"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2875f79067dacad6ae7d3b7fd53bf320">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2875f79067dacad6ae7d3b7fd53bf320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ebc8a55b347b794d91bb2f6abecfbe0" id="r_a9ebc8a55b347b794d91bb2f6abecfbe0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ebc8a55b347b794d91bb2f6abecfbe0">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9ebc8a55b347b794d91bb2f6abecfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9b07de6afcf70a4806def98312b8cdc" id="r_ab9b07de6afcf70a4806def98312b8cdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9b07de6afcf70a4806def98312b8cdc">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:ab9b07de6afcf70a4806def98312b8cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cd9a218e4a4c34eb3b84bb63d65a1fa" id="r_a9cd9a218e4a4c34eb3b84bb63d65a1fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cd9a218e4a4c34eb3b84bb63d65a1fa">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a9cd9a218e4a4c34eb3b84bb63d65a1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ca134fb1f914404de99a45a9a7f516" id="r_a89ca134fb1f914404de99a45a9a7f516"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89ca134fb1f914404de99a45a9a7f516">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a89ca134fb1f914404de99a45a9a7f516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33f4c774628960a84e711e6fe3513290" id="r_a33f4c774628960a84e711e6fe3513290"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33f4c774628960a84e711e6fe3513290">IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a33f4c774628960a84e711e6fe3513290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e64b4366e6034381d32ea338c786c50" id="r_a0e64b4366e6034381d32ea338c786c50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e64b4366e6034381d32ea338c786c50">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0e64b4366e6034381d32ea338c786c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33ecb971dd47d7af2763fa014a9285e" id="r_ab33ecb971dd47d7af2763fa014a9285e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab33ecb971dd47d7af2763fa014a9285e">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:ab33ecb971dd47d7af2763fa014a9285e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9091af8b138639e53fd9dcf2d984f1d" id="r_ac9091af8b138639e53fd9dcf2d984f1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9091af8b138639e53fd9dcf2d984f1d">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ac9091af8b138639e53fd9dcf2d984f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a65f81d0c5c33e8f66aeaf2008da787" id="r_a3a65f81d0c5c33e8f66aeaf2008da787"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a65f81d0c5c33e8f66aeaf2008da787">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a3a65f81d0c5c33e8f66aeaf2008da787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e87cc4655de58d0bb571a0877235226" id="r_a2e87cc4655de58d0bb571a0877235226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e87cc4655de58d0bb571a0877235226">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2e87cc4655de58d0bb571a0877235226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af761fe340019fc16a69f7fa37d4f6038" id="r_af761fe340019fc16a69f7fa37d4f6038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af761fe340019fc16a69f7fa37d4f6038">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af761fe340019fc16a69f7fa37d4f6038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ba75bc1d0c7ea904f2af66d04cae0f" id="r_ab6ba75bc1d0c7ea904f2af66d04cae0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6ba75bc1d0c7ea904f2af66d04cae0f">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:ab6ba75bc1d0c7ea904f2af66d04cae0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d63e856f1d0a8a6f213368921ad18f4" id="r_a0d63e856f1d0a8a6f213368921ad18f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d63e856f1d0a8a6f213368921ad18f4">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a0d63e856f1d0a8a6f213368921ad18f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd278b85976c7994e4ff4cc3cf1f3f30" id="r_abd278b85976c7994e4ff4cc3cf1f3f30"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd278b85976c7994e4ff4cc3cf1f3f30">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:abd278b85976c7994e4ff4cc3cf1f3f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f798711ce47b59d4bd2d2cafc204714" id="r_a8f798711ce47b59d4bd2d2cafc204714"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f798711ce47b59d4bd2d2cafc204714">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f798711ce47b59d4bd2d2cafc204714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317b9ffd6af3d736a8c21e17068dac74" id="r_a317b9ffd6af3d736a8c21e17068dac74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a317b9ffd6af3d736a8c21e17068dac74">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a317b9ffd6af3d736a8c21e17068dac74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accdd58ebd3aaf8869006fed1833dbcab" id="r_accdd58ebd3aaf8869006fed1833dbcab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accdd58ebd3aaf8869006fed1833dbcab">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:accdd58ebd3aaf8869006fed1833dbcab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b4e4cab11b7cb04856d2e2a44d2084" id="r_ae0b4e4cab11b7cb04856d2e2a44d2084"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0b4e4cab11b7cb04856d2e2a44d2084">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ae0b4e4cab11b7cb04856d2e2a44d2084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a437abc6c49673fd5399fcc98fa9a495c" id="r_a437abc6c49673fd5399fcc98fa9a495c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a437abc6c49673fd5399fcc98fa9a495c">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a437abc6c49673fd5399fcc98fa9a495c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a7c4dada489f6aeb5957adb8fdf4d0" id="r_a84a7c4dada489f6aeb5957adb8fdf4d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84a7c4dada489f6aeb5957adb8fdf4d0">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a84a7c4dada489f6aeb5957adb8fdf4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75249660be3b4e3e90956358744fac9b" id="r_a75249660be3b4e3e90956358744fac9b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75249660be3b4e3e90956358744fac9b">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a75249660be3b4e3e90956358744fac9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0d68fb863895f3a7d6673a38f9b5a84" id="r_af0d68fb863895f3a7d6673a38f9b5a84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af0d68fb863895f3a7d6673a38f9b5a84">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:af0d68fb863895f3a7d6673a38f9b5a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6668ed49f236ff887bdef47b3e184429" id="r_a6668ed49f236ff887bdef47b3e184429"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6668ed49f236ff887bdef47b3e184429">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a6668ed49f236ff887bdef47b3e184429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a4afcaf2c86da99d2787665f9afa1c9" id="r_a8a4afcaf2c86da99d2787665f9afa1c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a4afcaf2c86da99d2787665f9afa1c9">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a8a4afcaf2c86da99d2787665f9afa1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9454cfa4d06997fdc479e521224dec" id="r_a7b9454cfa4d06997fdc479e521224dec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b9454cfa4d06997fdc479e521224dec">IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7b9454cfa4d06997fdc479e521224dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9579a6769e0ec698b4f8b501abd433ea" id="r_a9579a6769e0ec698b4f8b501abd433ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9579a6769e0ec698b4f8b501abd433ea">IO_QSPI_PROC0_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000021c)</td></tr>
<tr class="separator:a9579a6769e0ec698b4f8b501abd433ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4741a56c1f8cf5753a27d0999190a844" id="r_a4741a56c1f8cf5753a27d0999190a844"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4741a56c1f8cf5753a27d0999190a844">IO_QSPI_PROC0_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4741a56c1f8cf5753a27d0999190a844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78e1ff63819667bdf427520e746b192e" id="r_a78e1ff63819667bdf427520e746b192e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78e1ff63819667bdf427520e746b192e">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a78e1ff63819667bdf427520e746b192e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28de053a8266c1e6849fcea35f414382" id="r_a28de053a8266c1e6849fcea35f414382"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28de053a8266c1e6849fcea35f414382">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a28de053a8266c1e6849fcea35f414382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdc0e8a7ba3b84523db7bb42ff302d7c" id="r_afdc0e8a7ba3b84523db7bb42ff302d7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdc0e8a7ba3b84523db7bb42ff302d7c">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:afdc0e8a7ba3b84523db7bb42ff302d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa28474f4022384e77005a09bd578b056" id="r_aa28474f4022384e77005a09bd578b056"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa28474f4022384e77005a09bd578b056">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa28474f4022384e77005a09bd578b056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe782c47f58e5da7def9ff1a5919c8a" id="r_affe782c47f58e5da7def9ff1a5919c8a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affe782c47f58e5da7def9ff1a5919c8a">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:affe782c47f58e5da7def9ff1a5919c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9651c880594bff59d94a3f6e3ee8eeb" id="r_ac9651c880594bff59d94a3f6e3ee8eeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac9651c880594bff59d94a3f6e3ee8eeb">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac9651c880594bff59d94a3f6e3ee8eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8b8ee552dcd12a747959da8ff0ad03f" id="r_af8b8ee552dcd12a747959da8ff0ad03f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af8b8ee552dcd12a747959da8ff0ad03f">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:af8b8ee552dcd12a747959da8ff0ad03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66d1190845d6318dca2aab388b2b5e1" id="r_ad66d1190845d6318dca2aab388b2b5e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad66d1190845d6318dca2aab388b2b5e1">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ad66d1190845d6318dca2aab388b2b5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebefed5f6bbda102f22d32becf0ad61" id="r_adebefed5f6bbda102f22d32becf0ad61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adebefed5f6bbda102f22d32becf0ad61">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:adebefed5f6bbda102f22d32becf0ad61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4563122cca0ded4d1d663bd4e1661e5c" id="r_a4563122cca0ded4d1d663bd4e1661e5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4563122cca0ded4d1d663bd4e1661e5c">IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4563122cca0ded4d1d663bd4e1661e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f1d3ab60e056061f391fa86d72e104" id="r_a02f1d3ab60e056061f391fa86d72e104"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02f1d3ab60e056061f391fa86d72e104">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a02f1d3ab60e056061f391fa86d72e104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb17dd7c920be7e95b916dc47d50d6a" id="r_aadb17dd7c920be7e95b916dc47d50d6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadb17dd7c920be7e95b916dc47d50d6a">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:aadb17dd7c920be7e95b916dc47d50d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd24658fc90db8b5d668d82731546d94" id="r_acd24658fc90db8b5d668d82731546d94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd24658fc90db8b5d668d82731546d94">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:acd24658fc90db8b5d668d82731546d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95747dae451ea357b25cada2639e901" id="r_aa95747dae451ea357b25cada2639e901"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa95747dae451ea357b25cada2639e901">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa95747dae451ea357b25cada2639e901"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3122ae13e5d274827dd4577f2da0ba25" id="r_a3122ae13e5d274827dd4577f2da0ba25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3122ae13e5d274827dd4577f2da0ba25">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3122ae13e5d274827dd4577f2da0ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac6f97fde247091f5881afa4e6e4260a" id="r_aac6f97fde247091f5881afa4e6e4260a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac6f97fde247091f5881afa4e6e4260a">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aac6f97fde247091f5881afa4e6e4260a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb2b2634481fde2af90efcbf3ff48677" id="r_abb2b2634481fde2af90efcbf3ff48677"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb2b2634481fde2af90efcbf3ff48677">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:abb2b2634481fde2af90efcbf3ff48677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c89d9e7375fb136cf2d9ab28c7b5a1" id="r_a86c89d9e7375fb136cf2d9ab28c7b5a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86c89d9e7375fb136cf2d9ab28c7b5a1">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a86c89d9e7375fb136cf2d9ab28c7b5a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ccc1d86096d63f47bcf609ca95c2cdc" id="r_a0ccc1d86096d63f47bcf609ca95c2cdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ccc1d86096d63f47bcf609ca95c2cdc">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a0ccc1d86096d63f47bcf609ca95c2cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab18151e1ebbc8417689be2f1fa3f967c" id="r_ab18151e1ebbc8417689be2f1fa3f967c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab18151e1ebbc8417689be2f1fa3f967c">IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab18151e1ebbc8417689be2f1fa3f967c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85da6003ebc835816bff88c74767cfa3" id="r_a85da6003ebc835816bff88c74767cfa3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85da6003ebc835816bff88c74767cfa3">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a85da6003ebc835816bff88c74767cfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a3f150fa7df1c36c7ec3c8e171a9fb" id="r_aa7a3f150fa7df1c36c7ec3c8e171a9fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7a3f150fa7df1c36c7ec3c8e171a9fb">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aa7a3f150fa7df1c36c7ec3c8e171a9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216d59cf18f1aa8c350a64a4caecf2b6" id="r_a216d59cf18f1aa8c350a64a4caecf2b6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a216d59cf18f1aa8c350a64a4caecf2b6">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a216d59cf18f1aa8c350a64a4caecf2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79c70e7a58823f7b05cab71452945ce" id="r_ad79c70e7a58823f7b05cab71452945ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad79c70e7a58823f7b05cab71452945ce">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:ad79c70e7a58823f7b05cab71452945ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d243c9467a68f255ee67157aa7da201" id="r_a7d243c9467a68f255ee67157aa7da201"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7d243c9467a68f255ee67157aa7da201">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7d243c9467a68f255ee67157aa7da201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65b94b8f30b2c448d5856171b96fc3f5" id="r_a65b94b8f30b2c448d5856171b96fc3f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65b94b8f30b2c448d5856171b96fc3f5">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a65b94b8f30b2c448d5856171b96fc3f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fd60c8a06215b31832a40da5631b5c" id="r_ac2fd60c8a06215b31832a40da5631b5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2fd60c8a06215b31832a40da5631b5c">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ac2fd60c8a06215b31832a40da5631b5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9fff7df05ab25653806bb134c17c7c" id="r_aff9fff7df05ab25653806bb134c17c7c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff9fff7df05ab25653806bb134c17c7c">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aff9fff7df05ab25653806bb134c17c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28154e1beb039a874b27664fcafd73f5" id="r_a28154e1beb039a874b27664fcafd73f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a28154e1beb039a874b27664fcafd73f5">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a28154e1beb039a874b27664fcafd73f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0ccdfa690dcc211e8553c16250d6dc" id="r_a2a0ccdfa690dcc211e8553c16250d6dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a0ccdfa690dcc211e8553c16250d6dc">IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2a0ccdfa690dcc211e8553c16250d6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29103542f12ab7e2c6b094bf941d9618" id="r_a29103542f12ab7e2c6b094bf941d9618"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29103542f12ab7e2c6b094bf941d9618">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a29103542f12ab7e2c6b094bf941d9618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d79fa79b6e6b536df4776df4c72e120" id="r_a9d79fa79b6e6b536df4776df4c72e120"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d79fa79b6e6b536df4776df4c72e120">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a9d79fa79b6e6b536df4776df4c72e120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54ef913b047b81b883e7f80c52164b2d" id="r_a54ef913b047b81b883e7f80c52164b2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a54ef913b047b81b883e7f80c52164b2d">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a54ef913b047b81b883e7f80c52164b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1935fce72d491fbe11b18d8b4e1d0d" id="r_a6b1935fce72d491fbe11b18d8b4e1d0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b1935fce72d491fbe11b18d8b4e1d0d">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a6b1935fce72d491fbe11b18d8b4e1d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7daf37033f84417062c60bc1a553541b" id="r_a7daf37033f84417062c60bc1a553541b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7daf37033f84417062c60bc1a553541b">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7daf37033f84417062c60bc1a553541b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb24cadfea88a3b4c9ecd3273d923747" id="r_abb24cadfea88a3b4c9ecd3273d923747"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb24cadfea88a3b4c9ecd3273d923747">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abb24cadfea88a3b4c9ecd3273d923747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b975466eb1de4ee80ef14f447c2aa61" id="r_a8b975466eb1de4ee80ef14f447c2aa61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b975466eb1de4ee80ef14f447c2aa61">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a8b975466eb1de4ee80ef14f447c2aa61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550af91f64d3ce2b5db018ce010ff3fb" id="r_a550af91f64d3ce2b5db018ce010ff3fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a550af91f64d3ce2b5db018ce010ff3fb">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a550af91f64d3ce2b5db018ce010ff3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3170bcabbe70021039496418bffb3fbe" id="r_a3170bcabbe70021039496418bffb3fbe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3170bcabbe70021039496418bffb3fbe">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3170bcabbe70021039496418bffb3fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89cc2c7251cccc73b6fb14e4f1c4005b" id="r_a89cc2c7251cccc73b6fb14e4f1c4005b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89cc2c7251cccc73b6fb14e4f1c4005b">IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a89cc2c7251cccc73b6fb14e4f1c4005b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94a4e753e227e494684bc94062bd37d" id="r_ad94a4e753e227e494684bc94062bd37d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad94a4e753e227e494684bc94062bd37d">IO_QSPI_PROC0_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:ad94a4e753e227e494684bc94062bd37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a7c207a6ae5b07bd45ac832089ea5a5" id="r_a4a7c207a6ae5b07bd45ac832089ea5a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a7c207a6ae5b07bd45ac832089ea5a5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4a7c207a6ae5b07bd45ac832089ea5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1fc6792c3512fea9f06cf5580bc620c" id="r_ac1fc6792c3512fea9f06cf5580bc620c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1fc6792c3512fea9f06cf5580bc620c">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ac1fc6792c3512fea9f06cf5580bc620c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53e2a42e93cc1e6a8e69d2b67939d14f" id="r_a53e2a42e93cc1e6a8e69d2b67939d14f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a53e2a42e93cc1e6a8e69d2b67939d14f">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a53e2a42e93cc1e6a8e69d2b67939d14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf8dfdff8130df4221347dd6a5c07264" id="r_aaf8dfdff8130df4221347dd6a5c07264"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf8dfdff8130df4221347dd6a5c07264">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:aaf8dfdff8130df4221347dd6a5c07264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf3f0ae18248ef2013af788e477943b5" id="r_adf3f0ae18248ef2013af788e477943b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf3f0ae18248ef2013af788e477943b5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adf3f0ae18248ef2013af788e477943b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b8375a235c51d27b67478bf7a72242" id="r_ad2b8375a235c51d27b67478bf7a72242"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2b8375a235c51d27b67478bf7a72242">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad2b8375a235c51d27b67478bf7a72242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8c09e3c304306e3f4bce97e0cc81aeb" id="r_aa8c09e3c304306e3f4bce97e0cc81aeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8c09e3c304306e3f4bce97e0cc81aeb">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:aa8c09e3c304306e3f4bce97e0cc81aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a249fc30aaadfa6986b678f042aca7" id="r_ab1a249fc30aaadfa6986b678f042aca7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1a249fc30aaadfa6986b678f042aca7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ab1a249fc30aaadfa6986b678f042aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dd78617f64b58f80cd003faa9a6d9d" id="r_ad0dd78617f64b58f80cd003faa9a6d9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad0dd78617f64b58f80cd003faa9a6d9d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:ad0dd78617f64b58f80cd003faa9a6d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e92fdd6ae71c94f512448fe20dc8a5d" id="r_a2e92fdd6ae71c94f512448fe20dc8a5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e92fdd6ae71c94f512448fe20dc8a5d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2e92fdd6ae71c94f512448fe20dc8a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0840b9f4b33f6e8028a066b5086d6c" id="r_a8c0840b9f4b33f6e8028a066b5086d6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c0840b9f4b33f6e8028a066b5086d6c">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8c0840b9f4b33f6e8028a066b5086d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6de67dc8b1c876c2bec774c5eb11dca" id="r_ac6de67dc8b1c876c2bec774c5eb11dca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6de67dc8b1c876c2bec774c5eb11dca">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:ac6de67dc8b1c876c2bec774c5eb11dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c6796af5e33e205a185809a7d4207b" id="r_ac7c6796af5e33e205a185809a7d4207b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7c6796af5e33e205a185809a7d4207b">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac7c6796af5e33e205a185809a7d4207b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e4fe082c0d58b885b9178bf556e9100" id="r_a6e4fe082c0d58b885b9178bf556e9100"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e4fe082c0d58b885b9178bf556e9100">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a6e4fe082c0d58b885b9178bf556e9100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add7029a6140dab80c273706173a199db" id="r_add7029a6140dab80c273706173a199db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add7029a6140dab80c273706173a199db">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add7029a6140dab80c273706173a199db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65b8b686d2520053c7a78411db4497e" id="r_ae65b8b686d2520053c7a78411db4497e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae65b8b686d2520053c7a78411db4497e">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae65b8b686d2520053c7a78411db4497e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74b4f0b76f21c1a3a30f9ec07a023e68" id="r_a74b4f0b76f21c1a3a30f9ec07a023e68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74b4f0b76f21c1a3a30f9ec07a023e68">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a74b4f0b76f21c1a3a30f9ec07a023e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f67bc53af6f5843a4a77063c3effcac" id="r_a4f67bc53af6f5843a4a77063c3effcac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f67bc53af6f5843a4a77063c3effcac">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a4f67bc53af6f5843a4a77063c3effcac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d71ae76b1fef0bec423e7f89d2727d2" id="r_a4d71ae76b1fef0bec423e7f89d2727d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d71ae76b1fef0bec423e7f89d2727d2">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a4d71ae76b1fef0bec423e7f89d2727d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1911783681d896ba1656b22c12bd6343" id="r_a1911783681d896ba1656b22c12bd6343"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1911783681d896ba1656b22c12bd6343">IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1911783681d896ba1656b22c12bd6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad469d96bc15bdec203d1a73ffad71338" id="r_ad469d96bc15bdec203d1a73ffad71338"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad469d96bc15bdec203d1a73ffad71338">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad469d96bc15bdec203d1a73ffad71338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae68e0080786d6b471c33283e525d0e3d" id="r_ae68e0080786d6b471c33283e525d0e3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae68e0080786d6b471c33283e525d0e3d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:ae68e0080786d6b471c33283e525d0e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf146c4ecd86cc7cc5d7bc95c5fa5bdb" id="r_abf146c4ecd86cc7cc5d7bc95c5fa5bdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf146c4ecd86cc7cc5d7bc95c5fa5bdb">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:abf146c4ecd86cc7cc5d7bc95c5fa5bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2253b68513a79c78506dd2326793680" id="r_ae2253b68513a79c78506dd2326793680"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2253b68513a79c78506dd2326793680">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ae2253b68513a79c78506dd2326793680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d8966173754292c6a086acad8bbb3cb" id="r_a2d8966173754292c6a086acad8bbb3cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d8966173754292c6a086acad8bbb3cb">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2d8966173754292c6a086acad8bbb3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a30ef5a30a59c125e45c4bc675b0142" id="r_a8a30ef5a30a59c125e45c4bc675b0142"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8a30ef5a30a59c125e45c4bc675b0142">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a8a30ef5a30a59c125e45c4bc675b0142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab92dce3aeee86e5344471f950f0cf149" id="r_ab92dce3aeee86e5344471f950f0cf149"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab92dce3aeee86e5344471f950f0cf149">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:ab92dce3aeee86e5344471f950f0cf149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2475c6e63c90538316cdb9575c525c8" id="r_ae2475c6e63c90538316cdb9575c525c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2475c6e63c90538316cdb9575c525c8">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ae2475c6e63c90538316cdb9575c525c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248055bdca07fe50320e351977bfe626" id="r_a248055bdca07fe50320e351977bfe626"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a248055bdca07fe50320e351977bfe626">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a248055bdca07fe50320e351977bfe626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1907a5304106c496de51e9df19f593" id="r_ada1907a5304106c496de51e9df19f593"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada1907a5304106c496de51e9df19f593">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ada1907a5304106c496de51e9df19f593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87af539d8fda455cefa63d06a7740a1" id="r_ab87af539d8fda455cefa63d06a7740a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab87af539d8fda455cefa63d06a7740a1">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab87af539d8fda455cefa63d06a7740a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e51b2400d9e5ddeaeb19ac7b994a15b" id="r_a3e51b2400d9e5ddeaeb19ac7b994a15b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e51b2400d9e5ddeaeb19ac7b994a15b">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a3e51b2400d9e5ddeaeb19ac7b994a15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2983b781d3b39cab900faf21fdfb5df7" id="r_a2983b781d3b39cab900faf21fdfb5df7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2983b781d3b39cab900faf21fdfb5df7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a2983b781d3b39cab900faf21fdfb5df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb1e8e8f5d4abbb70707306225cafad" id="r_aceb1e8e8f5d4abbb70707306225cafad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aceb1e8e8f5d4abbb70707306225cafad">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aceb1e8e8f5d4abbb70707306225cafad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93178da2d9c3bcf926afeaf5d4251e6d" id="r_a93178da2d9c3bcf926afeaf5d4251e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93178da2d9c3bcf926afeaf5d4251e6d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a93178da2d9c3bcf926afeaf5d4251e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6222b7cfd63a092abc039b307f18532d" id="r_a6222b7cfd63a092abc039b307f18532d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6222b7cfd63a092abc039b307f18532d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6222b7cfd63a092abc039b307f18532d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d55cf8ee5f8055d1e26646f2f0289a3" id="r_a1d55cf8ee5f8055d1e26646f2f0289a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d55cf8ee5f8055d1e26646f2f0289a3">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a1d55cf8ee5f8055d1e26646f2f0289a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7c1fd2421ec32df3591ade37d200eb9" id="r_aa7c1fd2421ec32df3591ade37d200eb9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7c1fd2421ec32df3591ade37d200eb9">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:aa7c1fd2421ec32df3591ade37d200eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac194676f8f39d70e2bd3a1ddaf93b3a1" id="r_ac194676f8f39d70e2bd3a1ddaf93b3a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac194676f8f39d70e2bd3a1ddaf93b3a1">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ac194676f8f39d70e2bd3a1ddaf93b3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad13449e6da46f5306a41c0e1edd441" id="r_a9ad13449e6da46f5306a41c0e1edd441"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ad13449e6da46f5306a41c0e1edd441">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9ad13449e6da46f5306a41c0e1edd441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdb2fa5c916a792b6e70aca7f03a6c8" id="r_aafdb2fa5c916a792b6e70aca7f03a6c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aafdb2fa5c916a792b6e70aca7f03a6c8">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aafdb2fa5c916a792b6e70aca7f03a6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a477cee6ccd089f0a91524b755d0a190e" id="r_a477cee6ccd089f0a91524b755d0a190e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a477cee6ccd089f0a91524b755d0a190e">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a477cee6ccd089f0a91524b755d0a190e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af91f048f1e4e06d5233adf269c985544" id="r_af91f048f1e4e06d5233adf269c985544"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af91f048f1e4e06d5233adf269c985544">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:af91f048f1e4e06d5233adf269c985544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a091102862eedbff87c8799dc232c6443" id="r_a091102862eedbff87c8799dc232c6443"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a091102862eedbff87c8799dc232c6443">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a091102862eedbff87c8799dc232c6443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dd1a4388dfe8caad3dab04db5f07589" id="r_a6dd1a4388dfe8caad3dab04db5f07589"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6dd1a4388dfe8caad3dab04db5f07589">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6dd1a4388dfe8caad3dab04db5f07589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d3d82ba3abfa189376175a3fe1cd87" id="r_a81d3d82ba3abfa189376175a3fe1cd87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81d3d82ba3abfa189376175a3fe1cd87">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a81d3d82ba3abfa189376175a3fe1cd87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b7ffd200f41b7b8482c971e64dcb48" id="r_a14b7ffd200f41b7b8482c971e64dcb48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14b7ffd200f41b7b8482c971e64dcb48">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a14b7ffd200f41b7b8482c971e64dcb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacafacff26d05e0515cecb391478dfcc" id="r_aacafacff26d05e0515cecb391478dfcc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacafacff26d05e0515cecb391478dfcc">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aacafacff26d05e0515cecb391478dfcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac576ad94c7880f006e09ae20670eb86" id="r_aac576ad94c7880f006e09ae20670eb86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac576ad94c7880f006e09ae20670eb86">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aac576ad94c7880f006e09ae20670eb86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c2f656f352f08637c3705b1b26a16b2" id="r_a5c2f656f352f08637c3705b1b26a16b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c2f656f352f08637c3705b1b26a16b2">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5c2f656f352f08637c3705b1b26a16b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a647561089630441c29d48a9aa4c0ed55" id="r_a647561089630441c29d48a9aa4c0ed55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a647561089630441c29d48a9aa4c0ed55">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a647561089630441c29d48a9aa4c0ed55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eea17fd4f7d217953157bdc87490fca" id="r_a2eea17fd4f7d217953157bdc87490fca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eea17fd4f7d217953157bdc87490fca">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a2eea17fd4f7d217953157bdc87490fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d666f8bb93420437de7fb9f1569146" id="r_ad5d666f8bb93420437de7fb9f1569146"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5d666f8bb93420437de7fb9f1569146">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ad5d666f8bb93420437de7fb9f1569146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd56be1f25df5934528bf281c292e15" id="r_a2cd56be1f25df5934528bf281c292e15"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cd56be1f25df5934528bf281c292e15">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a2cd56be1f25df5934528bf281c292e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08bb9724fe0940c7a010e4413a371e69" id="r_a08bb9724fe0940c7a010e4413a371e69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08bb9724fe0940c7a010e4413a371e69">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a08bb9724fe0940c7a010e4413a371e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750e522327382a70f741654be3ce4155" id="r_a750e522327382a70f741654be3ce4155"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a750e522327382a70f741654be3ce4155">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a750e522327382a70f741654be3ce4155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd4cd752918de36339106d106cd3b9d" id="r_aecd4cd752918de36339106d106cd3b9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecd4cd752918de36339106d106cd3b9d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:aecd4cd752918de36339106d106cd3b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf696b34c3fbb2ef94546f8b62c718e" id="r_a8bf696b34c3fbb2ef94546f8b62c718e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bf696b34c3fbb2ef94546f8b62c718e">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a8bf696b34c3fbb2ef94546f8b62c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2baba8943b438344e60a0a9d191f5d3c" id="r_a2baba8943b438344e60a0a9d191f5d3c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2baba8943b438344e60a0a9d191f5d3c">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a2baba8943b438344e60a0a9d191f5d3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43f9c22d64a2f0c6104cad95380e203e" id="r_a43f9c22d64a2f0c6104cad95380e203e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43f9c22d64a2f0c6104cad95380e203e">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43f9c22d64a2f0c6104cad95380e203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e9bea31b3b83a78f04ce32ebefac5c" id="r_a06e9bea31b3b83a78f04ce32ebefac5c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a06e9bea31b3b83a78f04ce32ebefac5c">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a06e9bea31b3b83a78f04ce32ebefac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a356d16f21615fdba2a12f2263b3c3d33" id="r_a356d16f21615fdba2a12f2263b3c3d33"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a356d16f21615fdba2a12f2263b3c3d33">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a356d16f21615fdba2a12f2263b3c3d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc21c1af85257d146cfc9e372a86b41" id="r_abcc21c1af85257d146cfc9e372a86b41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcc21c1af85257d146cfc9e372a86b41">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:abcc21c1af85257d146cfc9e372a86b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c6210b90279297ae8a221e3baffe12" id="r_a72c6210b90279297ae8a221e3baffe12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72c6210b90279297ae8a221e3baffe12">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a72c6210b90279297ae8a221e3baffe12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819b4a4d8a2c9eb60636b1a4252571c6" id="r_a819b4a4d8a2c9eb60636b1a4252571c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a819b4a4d8a2c9eb60636b1a4252571c6">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a819b4a4d8a2c9eb60636b1a4252571c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10235a8d6e8e46d87b18ec600692d1c6" id="r_a10235a8d6e8e46d87b18ec600692d1c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10235a8d6e8e46d87b18ec600692d1c6">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a10235a8d6e8e46d87b18ec600692d1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f9d6a5555e4b10068ae7a1634f11d6" id="r_ac5f9d6a5555e4b10068ae7a1634f11d6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac5f9d6a5555e4b10068ae7a1634f11d6">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:ac5f9d6a5555e4b10068ae7a1634f11d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c0eb75b34b4317fd09ce5260284928" id="r_a51c0eb75b34b4317fd09ce5260284928"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51c0eb75b34b4317fd09ce5260284928">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a51c0eb75b34b4317fd09ce5260284928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3438b1ccf6ed58eece34e60579d38ae9" id="r_a3438b1ccf6ed58eece34e60579d38ae9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3438b1ccf6ed58eece34e60579d38ae9">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a3438b1ccf6ed58eece34e60579d38ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfa56e1b94983371948851296a893a28" id="r_abfa56e1b94983371948851296a893a28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abfa56e1b94983371948851296a893a28">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abfa56e1b94983371948851296a893a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3294070f7a3cdad31015d00b4dfb94d" id="r_af3294070f7a3cdad31015d00b4dfb94d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3294070f7a3cdad31015d00b4dfb94d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af3294070f7a3cdad31015d00b4dfb94d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bb03f57a3611209a165808e11cd31ef" id="r_a4bb03f57a3611209a165808e11cd31ef"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4bb03f57a3611209a165808e11cd31ef">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a4bb03f57a3611209a165808e11cd31ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af163124b8c32eebc4b070d2317c06320" id="r_af163124b8c32eebc4b070d2317c06320"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af163124b8c32eebc4b070d2317c06320">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:af163124b8c32eebc4b070d2317c06320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab01400f70aa803ac539e69323eb90af5" id="r_ab01400f70aa803ac539e69323eb90af5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab01400f70aa803ac539e69323eb90af5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:ab01400f70aa803ac539e69323eb90af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac257e388b710991fb7e35de684cb245b" id="r_ac257e388b710991fb7e35de684cb245b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac257e388b710991fb7e35de684cb245b">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac257e388b710991fb7e35de684cb245b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3696cf010f3f684b47b784c6ea53d2dc" id="r_a3696cf010f3f684b47b784c6ea53d2dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3696cf010f3f684b47b784c6ea53d2dc">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a3696cf010f3f684b47b784c6ea53d2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25d4808c363660a61499c3bfafd610c" id="r_ae25d4808c363660a61499c3bfafd610c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae25d4808c363660a61499c3bfafd610c">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ae25d4808c363660a61499c3bfafd610c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c592d02c586b16cc91fffede617cd13" id="r_a1c592d02c586b16cc91fffede617cd13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c592d02c586b16cc91fffede617cd13">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a1c592d02c586b16cc91fffede617cd13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63e74f798246ac2767f654751b59f8e8" id="r_a63e74f798246ac2767f654751b59f8e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a63e74f798246ac2767f654751b59f8e8">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a63e74f798246ac2767f654751b59f8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab89d0a759cc285da0c51780aeb763206" id="r_ab89d0a759cc285da0c51780aeb763206"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab89d0a759cc285da0c51780aeb763206">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab89d0a759cc285da0c51780aeb763206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c6e3ec4cd34d3f8c6a2cff845328e0d" id="r_a0c6e3ec4cd34d3f8c6a2cff845328e0d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c6e3ec4cd34d3f8c6a2cff845328e0d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0c6e3ec4cd34d3f8c6a2cff845328e0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4d66c57a5c8253ec2f6308d719dced9" id="r_ad4d66c57a5c8253ec2f6308d719dced9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4d66c57a5c8253ec2f6308d719dced9">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ad4d66c57a5c8253ec2f6308d719dced9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b6042330c0b62e4b21d82af531b9133" id="r_a7b6042330c0b62e4b21d82af531b9133"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b6042330c0b62e4b21d82af531b9133">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7b6042330c0b62e4b21d82af531b9133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f94800dac327cc41ea655459d09b6e1" id="r_a8f94800dac327cc41ea655459d09b6e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f94800dac327cc41ea655459d09b6e1">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a8f94800dac327cc41ea655459d09b6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b854dab8acc9bfffa9f39e34676c2cb" id="r_a7b854dab8acc9bfffa9f39e34676c2cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b854dab8acc9bfffa9f39e34676c2cb">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7b854dab8acc9bfffa9f39e34676c2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6a8b5100cda053cb638248d76b0e92" id="r_aae6a8b5100cda053cb638248d76b0e92"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae6a8b5100cda053cb638248d76b0e92">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aae6a8b5100cda053cb638248d76b0e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5264ada4367214b0e1c7850c4531be" id="r_afa5264ada4367214b0e1c7850c4531be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa5264ada4367214b0e1c7850c4531be">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:afa5264ada4367214b0e1c7850c4531be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273850b4948da52a37a8f2b09f983b52" id="r_a273850b4948da52a37a8f2b09f983b52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a273850b4948da52a37a8f2b09f983b52">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a273850b4948da52a37a8f2b09f983b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c3ba33dd5f5191b14f0507d4e6d20d" id="r_ae2c3ba33dd5f5191b14f0507d4e6d20d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae2c3ba33dd5f5191b14f0507d4e6d20d">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:ae2c3ba33dd5f5191b14f0507d4e6d20d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacdf4481cf31af530d6e3e645ca06571" id="r_aacdf4481cf31af530d6e3e645ca06571"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacdf4481cf31af530d6e3e645ca06571">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aacdf4481cf31af530d6e3e645ca06571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5002943e1ddaadf496b38b0bf775be39" id="r_a5002943e1ddaadf496b38b0bf775be39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5002943e1ddaadf496b38b0bf775be39">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5002943e1ddaadf496b38b0bf775be39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b3fb93f232e27a112d6dc79adb86ada" id="r_a8b3fb93f232e27a112d6dc79adb86ada"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b3fb93f232e27a112d6dc79adb86ada">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a8b3fb93f232e27a112d6dc79adb86ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7281c2f9062173b0c06c891ab3e6af9" id="r_ae7281c2f9062173b0c06c891ab3e6af9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7281c2f9062173b0c06c891ab3e6af9">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ae7281c2f9062173b0c06c891ab3e6af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9068c303cda6ce35de7b73b2f8d8acb2" id="r_a9068c303cda6ce35de7b73b2f8d8acb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9068c303cda6ce35de7b73b2f8d8acb2">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a9068c303cda6ce35de7b73b2f8d8acb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f1dd66ff7cf0a19614c5a8143102c7" id="r_a09f1dd66ff7cf0a19614c5a8143102c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09f1dd66ff7cf0a19614c5a8143102c7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a09f1dd66ff7cf0a19614c5a8143102c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a922bf39c05ced02429a1bb2160f7ec50" id="r_a922bf39c05ced02429a1bb2160f7ec50"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a922bf39c05ced02429a1bb2160f7ec50">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a922bf39c05ced02429a1bb2160f7ec50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20cc5ffa2e450e059bb49f8307371ca0" id="r_a20cc5ffa2e450e059bb49f8307371ca0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a20cc5ffa2e450e059bb49f8307371ca0">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a20cc5ffa2e450e059bb49f8307371ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae907b7c1905db971853e7636ea98b200" id="r_ae907b7c1905db971853e7636ea98b200"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae907b7c1905db971853e7636ea98b200">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ae907b7c1905db971853e7636ea98b200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56846790b560382f8048cd47c440c64a" id="r_a56846790b560382f8048cd47c440c64a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56846790b560382f8048cd47c440c64a">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a56846790b560382f8048cd47c440c64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a101050bb14538b8513e2a4f65bc12b86" id="r_a101050bb14538b8513e2a4f65bc12b86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a101050bb14538b8513e2a4f65bc12b86">IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a101050bb14538b8513e2a4f65bc12b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0868bb73686045f09a1d30f4399f091f" id="r_a0868bb73686045f09a1d30f4399f091f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0868bb73686045f09a1d30f4399f091f">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0868bb73686045f09a1d30f4399f091f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111fd1a49f0833e46ea25cd76c44c7d0" id="r_a111fd1a49f0833e46ea25cd76c44c7d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a111fd1a49f0833e46ea25cd76c44c7d0">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a111fd1a49f0833e46ea25cd76c44c7d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac05905612ebf3386b53c8d9bd8aab1e" id="r_aac05905612ebf3386b53c8d9bd8aab1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aac05905612ebf3386b53c8d9bd8aab1e">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:aac05905612ebf3386b53c8d9bd8aab1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28a613d681de24fa53e51b324b063de" id="r_ad28a613d681de24fa53e51b324b063de"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad28a613d681de24fa53e51b324b063de">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad28a613d681de24fa53e51b324b063de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa91b969250d29fc73e9fb1bf1c8b949" id="r_aaa91b969250d29fc73e9fb1bf1c8b949"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa91b969250d29fc73e9fb1bf1c8b949">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaa91b969250d29fc73e9fb1bf1c8b949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad716b4129815709dbf7adaf020169c71" id="r_ad716b4129815709dbf7adaf020169c71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad716b4129815709dbf7adaf020169c71">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad716b4129815709dbf7adaf020169c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed964e33f17deb2b5baa51fe338c0c5" id="r_afed964e33f17deb2b5baa51fe338c0c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afed964e33f17deb2b5baa51fe338c0c5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:afed964e33f17deb2b5baa51fe338c0c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6783c36a82e3935ea9b4a517e051fb74" id="r_a6783c36a82e3935ea9b4a517e051fb74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6783c36a82e3935ea9b4a517e051fb74">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a6783c36a82e3935ea9b4a517e051fb74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bd4cdf1888bb5c5ac45cd398d4ec322" id="r_a5bd4cdf1888bb5c5ac45cd398d4ec322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bd4cdf1888bb5c5ac45cd398d4ec322">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a5bd4cdf1888bb5c5ac45cd398d4ec322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59efb8389b33e0e815ee24e9621a95a7" id="r_a59efb8389b33e0e815ee24e9621a95a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59efb8389b33e0e815ee24e9621a95a7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a59efb8389b33e0e815ee24e9621a95a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09cbd90d4527836e771039f36c76fae7" id="r_a09cbd90d4527836e771039f36c76fae7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09cbd90d4527836e771039f36c76fae7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a09cbd90d4527836e771039f36c76fae7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc90f80f13d0cad455588b2ccd1b7fa" id="r_a9bc90f80f13d0cad455588b2ccd1b7fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bc90f80f13d0cad455588b2ccd1b7fa">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a9bc90f80f13d0cad455588b2ccd1b7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b3b64a12fb4776140ebf6f493bcb73" id="r_aa6b3b64a12fb4776140ebf6f493bcb73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6b3b64a12fb4776140ebf6f493bcb73">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:aa6b3b64a12fb4776140ebf6f493bcb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffdaa9b16b63071097c288c86649eff" id="r_afffdaa9b16b63071097c288c86649eff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afffdaa9b16b63071097c288c86649eff">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:afffdaa9b16b63071097c288c86649eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa946b2c24eb76179f064aac76ed4b2d4" id="r_aa946b2c24eb76179f064aac76ed4b2d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa946b2c24eb76179f064aac76ed4b2d4">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa946b2c24eb76179f064aac76ed4b2d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0ff07db8b79d318c78d82046e24f97" id="r_a4c0ff07db8b79d318c78d82046e24f97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4c0ff07db8b79d318c78d82046e24f97">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4c0ff07db8b79d318c78d82046e24f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76a0ba1a99ef8218315c30de9ba087e5" id="r_a76a0ba1a99ef8218315c30de9ba087e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76a0ba1a99ef8218315c30de9ba087e5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a76a0ba1a99ef8218315c30de9ba087e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9f3da2ac6b639e1dd0a95a8f881712" id="r_aff9f3da2ac6b639e1dd0a95a8f881712"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff9f3da2ac6b639e1dd0a95a8f881712">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:aff9f3da2ac6b639e1dd0a95a8f881712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4beec64c10e3b31490dcbb7dd7911c7" id="r_ad4beec64c10e3b31490dcbb7dd7911c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4beec64c10e3b31490dcbb7dd7911c7">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ad4beec64c10e3b31490dcbb7dd7911c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64178204aac288696df3c388a4a7cab5" id="r_a64178204aac288696df3c388a4a7cab5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64178204aac288696df3c388a4a7cab5">IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a64178204aac288696df3c388a4a7cab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4cb02e3f07e13d228cc13e06f9f12e" id="r_afb4cb02e3f07e13d228cc13e06f9f12e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb4cb02e3f07e13d228cc13e06f9f12e">IO_QSPI_PROC0_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000220)</td></tr>
<tr class="separator:afb4cb02e3f07e13d228cc13e06f9f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50682445c4a1a3d977dd836d91a77082" id="r_a50682445c4a1a3d977dd836d91a77082"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50682445c4a1a3d977dd836d91a77082">IO_QSPI_PROC0_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a50682445c4a1a3d977dd836d91a77082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a503e4fec1790d355f5d904ed303958b3" id="r_a503e4fec1790d355f5d904ed303958b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a503e4fec1790d355f5d904ed303958b3">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a503e4fec1790d355f5d904ed303958b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1f34ad787e03962c3144241dc6067f" id="r_a4f1f34ad787e03962c3144241dc6067f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4f1f34ad787e03962c3144241dc6067f">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4f1f34ad787e03962c3144241dc6067f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a871f790b4970e42400f7184d716b735e" id="r_a871f790b4970e42400f7184d716b735e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a871f790b4970e42400f7184d716b735e">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a871f790b4970e42400f7184d716b735e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7147bbf9cc2e728c07da38025d311e57" id="r_a7147bbf9cc2e728c07da38025d311e57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7147bbf9cc2e728c07da38025d311e57">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7147bbf9cc2e728c07da38025d311e57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c2465a248b0c1852f9c73224c01a6f" id="r_ad7c2465a248b0c1852f9c73224c01a6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7c2465a248b0c1852f9c73224c01a6f">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad7c2465a248b0c1852f9c73224c01a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a453d472b53cb2a716a833c16d8cf518c" id="r_a453d472b53cb2a716a833c16d8cf518c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a453d472b53cb2a716a833c16d8cf518c">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a453d472b53cb2a716a833c16d8cf518c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f05522363e52e1edea56ed1a97ef62a" id="r_a6f05522363e52e1edea56ed1a97ef62a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f05522363e52e1edea56ed1a97ef62a">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a6f05522363e52e1edea56ed1a97ef62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab037d0f140359bb298f60f54a4d82c90" id="r_ab037d0f140359bb298f60f54a4d82c90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab037d0f140359bb298f60f54a4d82c90">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:ab037d0f140359bb298f60f54a4d82c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af474bad1b7506eec47f39cd25c5e058c" id="r_af474bad1b7506eec47f39cd25c5e058c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af474bad1b7506eec47f39cd25c5e058c">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:af474bad1b7506eec47f39cd25c5e058c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b99a20cab45d8eb009ac8c6fe5e6d72" id="r_a6b99a20cab45d8eb009ac8c6fe5e6d72"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b99a20cab45d8eb009ac8c6fe5e6d72">IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b99a20cab45d8eb009ac8c6fe5e6d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eec5dcc8f50f646fc996ac4ec61bd35" id="r_a0eec5dcc8f50f646fc996ac4ec61bd35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0eec5dcc8f50f646fc996ac4ec61bd35">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a0eec5dcc8f50f646fc996ac4ec61bd35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694b8e66924ac50992e1ee27d04f470" id="r_a9694b8e66924ac50992e1ee27d04f470"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9694b8e66924ac50992e1ee27d04f470">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a9694b8e66924ac50992e1ee27d04f470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91dec6aaba60dec0f105439dc2429fdb" id="r_a91dec6aaba60dec0f105439dc2429fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91dec6aaba60dec0f105439dc2429fdb">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a91dec6aaba60dec0f105439dc2429fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf28f2da0ec8195e7216596025cf6ee" id="r_a0cf28f2da0ec8195e7216596025cf6ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cf28f2da0ec8195e7216596025cf6ee">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a0cf28f2da0ec8195e7216596025cf6ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa323d87df43a6c088226bd8f4c89816" id="r_afa323d87df43a6c088226bd8f4c89816"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa323d87df43a6c088226bd8f4c89816">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa323d87df43a6c088226bd8f4c89816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0dcdc803f555a284a2c0d0b276fecdc" id="r_ab0dcdc803f555a284a2c0d0b276fecdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0dcdc803f555a284a2c0d0b276fecdc">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab0dcdc803f555a284a2c0d0b276fecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24433fc3393de163c96a867fe0e3b0b9" id="r_a24433fc3393de163c96a867fe0e3b0b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24433fc3393de163c96a867fe0e3b0b9">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a24433fc3393de163c96a867fe0e3b0b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a875309f1d5dbd4bc8fdc31b9fcfd179d" id="r_a875309f1d5dbd4bc8fdc31b9fcfd179d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a875309f1d5dbd4bc8fdc31b9fcfd179d">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a875309f1d5dbd4bc8fdc31b9fcfd179d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bc40e30588a00d1dde720f4523bd44c" id="r_a5bc40e30588a00d1dde720f4523bd44c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bc40e30588a00d1dde720f4523bd44c">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a5bc40e30588a00d1dde720f4523bd44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1592f742b94a374a6d769233450b6f6" id="r_af1592f742b94a374a6d769233450b6f6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af1592f742b94a374a6d769233450b6f6">IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af1592f742b94a374a6d769233450b6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9871ff032a86c5ed0638c6d96447ff88" id="r_a9871ff032a86c5ed0638c6d96447ff88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9871ff032a86c5ed0638c6d96447ff88">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9871ff032a86c5ed0638c6d96447ff88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc61956fe9f89d692db99c50bc16a74" id="r_afcc61956fe9f89d692db99c50bc16a74"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afcc61956fe9f89d692db99c50bc16a74">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:afcc61956fe9f89d692db99c50bc16a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6424f9d119275c56a869ae97f7eca461" id="r_a6424f9d119275c56a869ae97f7eca461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6424f9d119275c56a869ae97f7eca461">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a6424f9d119275c56a869ae97f7eca461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74907df57be1616713578d9e3c4ae150" id="r_a74907df57be1616713578d9e3c4ae150"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a74907df57be1616713578d9e3c4ae150">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a74907df57be1616713578d9e3c4ae150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa0c4f9df987ae19cfcc7020adc1aa5" id="r_a5fa0c4f9df987ae19cfcc7020adc1aa5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5fa0c4f9df987ae19cfcc7020adc1aa5">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5fa0c4f9df987ae19cfcc7020adc1aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6256b3b482680e13ab95e14e946c8767" id="r_a6256b3b482680e13ab95e14e946c8767"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6256b3b482680e13ab95e14e946c8767">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6256b3b482680e13ab95e14e946c8767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f578809c01e4ffc01fb6f62f18bfa1" id="r_ae5f578809c01e4ffc01fb6f62f18bfa1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5f578809c01e4ffc01fb6f62f18bfa1">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:ae5f578809c01e4ffc01fb6f62f18bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7175c1f070ec4dc309d665777b9781aa" id="r_a7175c1f070ec4dc309d665777b9781aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7175c1f070ec4dc309d665777b9781aa">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a7175c1f070ec4dc309d665777b9781aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc285796c244b0a38df0ea14e577c3a2" id="r_adc285796c244b0a38df0ea14e577c3a2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc285796c244b0a38df0ea14e577c3a2">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:adc285796c244b0a38df0ea14e577c3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cefc31c0b93f33e53d31173ad9a0371" id="r_a4cefc31c0b93f33e53d31173ad9a0371"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4cefc31c0b93f33e53d31173ad9a0371">IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4cefc31c0b93f33e53d31173ad9a0371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6b7e2787c7fa84b633265c85a3153d" id="r_a2b6b7e2787c7fa84b633265c85a3153d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b6b7e2787c7fa84b633265c85a3153d">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b6b7e2787c7fa84b633265c85a3153d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8343300913fcd532bd2319d1163ab53f" id="r_a8343300913fcd532bd2319d1163ab53f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8343300913fcd532bd2319d1163ab53f">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a8343300913fcd532bd2319d1163ab53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89c69e176b6e491cc783a9fa11a09628" id="r_a89c69e176b6e491cc783a9fa11a09628"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89c69e176b6e491cc783a9fa11a09628">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a89c69e176b6e491cc783a9fa11a09628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb36a891be9cfb3ca8af69d00ec3ac68" id="r_adb36a891be9cfb3ca8af69d00ec3ac68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb36a891be9cfb3ca8af69d00ec3ac68">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:adb36a891be9cfb3ca8af69d00ec3ac68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1c1afa8e3248e3a94f57cdddc2522f" id="r_a5e1c1afa8e3248e3a94f57cdddc2522f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e1c1afa8e3248e3a94f57cdddc2522f">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5e1c1afa8e3248e3a94f57cdddc2522f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26ae059a6c040215dbf91e2dbc2b1b71" id="r_a26ae059a6c040215dbf91e2dbc2b1b71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26ae059a6c040215dbf91e2dbc2b1b71">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a26ae059a6c040215dbf91e2dbc2b1b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc48c4f04ef5072997a26959e6b056c6" id="r_adc48c4f04ef5072997a26959e6b056c6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc48c4f04ef5072997a26959e6b056c6">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:adc48c4f04ef5072997a26959e6b056c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7457cfc6caf0632ccee34632ef3444" id="r_aab7457cfc6caf0632ccee34632ef3444"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab7457cfc6caf0632ccee34632ef3444">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aab7457cfc6caf0632ccee34632ef3444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe83b1d58083eb0c77f49f4b3b12455" id="r_a6fe83b1d58083eb0c77f49f4b3b12455"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fe83b1d58083eb0c77f49f4b3b12455">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6fe83b1d58083eb0c77f49f4b3b12455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd447793681c660d8adaed8fff494b9" id="r_a0cd447793681c660d8adaed8fff494b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd447793681c660d8adaed8fff494b9">IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cd447793681c660d8adaed8fff494b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4878a8756ffbd06585338bd6af55d8" id="r_a6c4878a8756ffbd06585338bd6af55d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c4878a8756ffbd06585338bd6af55d8">IO_QSPI_PROC0_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:a6c4878a8756ffbd06585338bd6af55d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac1cec31e3c0c3451f430aa1ed7506a" id="r_a7ac1cec31e3c0c3451f430aa1ed7506a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ac1cec31e3c0c3451f430aa1ed7506a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7ac1cec31e3c0c3451f430aa1ed7506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8df18f65bb551a652384bfa1375dbb" id="r_a4b8df18f65bb551a652384bfa1375dbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b8df18f65bb551a652384bfa1375dbb">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a4b8df18f65bb551a652384bfa1375dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c122e22bbe5831dcc127b97a85aa9a" id="r_ac7c122e22bbe5831dcc127b97a85aa9a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7c122e22bbe5831dcc127b97a85aa9a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:ac7c122e22bbe5831dcc127b97a85aa9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f7e4bcbcbe46e04a3039a8300185d9" id="r_a26f7e4bcbcbe46e04a3039a8300185d9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26f7e4bcbcbe46e04a3039a8300185d9">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a26f7e4bcbcbe46e04a3039a8300185d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8feb4a4f1b8cb75c05546b3afdd6b4dc" id="r_a8feb4a4f1b8cb75c05546b3afdd6b4dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8feb4a4f1b8cb75c05546b3afdd6b4dc">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8feb4a4f1b8cb75c05546b3afdd6b4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75b3ec2f30081ce5f76792e83000b22b" id="r_a75b3ec2f30081ce5f76792e83000b22b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75b3ec2f30081ce5f76792e83000b22b">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a75b3ec2f30081ce5f76792e83000b22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b38cde36c691f26becefab096106a68" id="r_a2b38cde36c691f26becefab096106a68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b38cde36c691f26becefab096106a68">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a2b38cde36c691f26becefab096106a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f58cb568dcd51a60a694507c59cd38" id="r_aa6f58cb568dcd51a60a694507c59cd38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6f58cb568dcd51a60a694507c59cd38">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:aa6f58cb568dcd51a60a694507c59cd38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1133019dcd116f586be2801e5e7bd453" id="r_a1133019dcd116f586be2801e5e7bd453"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1133019dcd116f586be2801e5e7bd453">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a1133019dcd116f586be2801e5e7bd453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc32928a506709df1d5eafda29ec934" id="r_accc32928a506709df1d5eafda29ec934"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accc32928a506709df1d5eafda29ec934">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:accc32928a506709df1d5eafda29ec934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f06fbff1f2bae9d4e70bb924311c643" id="r_a5f06fbff1f2bae9d4e70bb924311c643"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f06fbff1f2bae9d4e70bb924311c643">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5f06fbff1f2bae9d4e70bb924311c643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a860eb6fd84c10410ed2f1ca71cd69830" id="r_a860eb6fd84c10410ed2f1ca71cd69830"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a860eb6fd84c10410ed2f1ca71cd69830">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a860eb6fd84c10410ed2f1ca71cd69830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab574bf6202ad592da4a094219f6af553" id="r_ab574bf6202ad592da4a094219f6af553"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab574bf6202ad592da4a094219f6af553">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ab574bf6202ad592da4a094219f6af553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403a13bce045865544f51db7d4199fa2" id="r_a403a13bce045865544f51db7d4199fa2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a403a13bce045865544f51db7d4199fa2">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a403a13bce045865544f51db7d4199fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc3a1c3d445c85af9bc4b19868e49844" id="r_afc3a1c3d445c85af9bc4b19868e49844"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc3a1c3d445c85af9bc4b19868e49844">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc3a1c3d445c85af9bc4b19868e49844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c9d4545b0a0ed6541f425c0ce42162" id="r_a17c9d4545b0a0ed6541f425c0ce42162"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17c9d4545b0a0ed6541f425c0ce42162">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a17c9d4545b0a0ed6541f425c0ce42162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d134e99bf151a886b2f34c7a10b722" id="r_a26d134e99bf151a886b2f34c7a10b722"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26d134e99bf151a886b2f34c7a10b722">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a26d134e99bf151a886b2f34c7a10b722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9a7a9cee58be06d4d9acfa8ab79c47" id="r_aba9a7a9cee58be06d4d9acfa8ab79c47"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba9a7a9cee58be06d4d9acfa8ab79c47">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aba9a7a9cee58be06d4d9acfa8ab79c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2d185d19c6c54ae08f5ae27034a0a4" id="r_aca2d185d19c6c54ae08f5ae27034a0a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca2d185d19c6c54ae08f5ae27034a0a4">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aca2d185d19c6c54ae08f5ae27034a0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc0907baa2461cc2867ebdb663990cb0" id="r_afc0907baa2461cc2867ebdb663990cb0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc0907baa2461cc2867ebdb663990cb0">IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afc0907baa2461cc2867ebdb663990cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1fb518d46112cc38115e0226c7bf68e" id="r_aa1fb518d46112cc38115e0226c7bf68e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1fb518d46112cc38115e0226c7bf68e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa1fb518d46112cc38115e0226c7bf68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1400f671b01d73383fd96c221d80e3e4" id="r_a1400f671b01d73383fd96c221d80e3e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1400f671b01d73383fd96c221d80e3e4">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a1400f671b01d73383fd96c221d80e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a937f8fd075b8475aa5c1be84bec8e03b" id="r_a937f8fd075b8475aa5c1be84bec8e03b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a937f8fd075b8475aa5c1be84bec8e03b">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a937f8fd075b8475aa5c1be84bec8e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aeef18acbb660a5f0fcbf3d58938e6f" id="r_a6aeef18acbb660a5f0fcbf3d58938e6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6aeef18acbb660a5f0fcbf3d58938e6f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a6aeef18acbb660a5f0fcbf3d58938e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2735c6093f44b287cce9917b28738ac8" id="r_a2735c6093f44b287cce9917b28738ac8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2735c6093f44b287cce9917b28738ac8">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2735c6093f44b287cce9917b28738ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cb43826385df1d841291cb22935302" id="r_a33cb43826385df1d841291cb22935302"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a33cb43826385df1d841291cb22935302">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a33cb43826385df1d841291cb22935302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71429c79499161593391545e3da9e3a" id="r_aa71429c79499161593391545e3da9e3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa71429c79499161593391545e3da9e3a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:aa71429c79499161593391545e3da9e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8695e0d587ae943f2fdacfcdd09eaaf8" id="r_a8695e0d587ae943f2fdacfcdd09eaaf8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8695e0d587ae943f2fdacfcdd09eaaf8">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a8695e0d587ae943f2fdacfcdd09eaaf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a479eb97bc8cb81ec43c24e53af0fa86a" id="r_a479eb97bc8cb81ec43c24e53af0fa86a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a479eb97bc8cb81ec43c24e53af0fa86a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a479eb97bc8cb81ec43c24e53af0fa86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b6bfedeb38e1236c45e6782a0bcf98" id="r_ae5b6bfedeb38e1236c45e6782a0bcf98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae5b6bfedeb38e1236c45e6782a0bcf98">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae5b6bfedeb38e1236c45e6782a0bcf98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a4b9faf6e42ec6f441b4a91ccf3656" id="r_ad1a4b9faf6e42ec6f441b4a91ccf3656"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1a4b9faf6e42ec6f441b4a91ccf3656">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad1a4b9faf6e42ec6f441b4a91ccf3656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf6fde8bf12c8e18974d3a0c7987b6b" id="r_acbf6fde8bf12c8e18974d3a0c7987b6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbf6fde8bf12c8e18974d3a0c7987b6b">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:acbf6fde8bf12c8e18974d3a0c7987b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab53814891197e64cb9f9ab21462cca3a" id="r_ab53814891197e64cb9f9ab21462cca3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab53814891197e64cb9f9ab21462cca3a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:ab53814891197e64cb9f9ab21462cca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29dbe79c879219cc7b78a8cfa258ccba" id="r_a29dbe79c879219cc7b78a8cfa258ccba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29dbe79c879219cc7b78a8cfa258ccba">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a29dbe79c879219cc7b78a8cfa258ccba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ab84a02f2b6eba9d452e52d9a176330" id="r_a5ab84a02f2b6eba9d452e52d9a176330"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5ab84a02f2b6eba9d452e52d9a176330">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5ab84a02f2b6eba9d452e52d9a176330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843e5fd237cf8bbfb5d6070e378e2089" id="r_a843e5fd237cf8bbfb5d6070e378e2089"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a843e5fd237cf8bbfb5d6070e378e2089">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a843e5fd237cf8bbfb5d6070e378e2089"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de4d86e6adb78e28fc7a742f75ed5f9" id="r_a4de4d86e6adb78e28fc7a742f75ed5f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4de4d86e6adb78e28fc7a742f75ed5f9">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a4de4d86e6adb78e28fc7a742f75ed5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7253b80c6636fe9d776bd3418896ae98" id="r_a7253b80c6636fe9d776bd3418896ae98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7253b80c6636fe9d776bd3418896ae98">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a7253b80c6636fe9d776bd3418896ae98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af652ba6f0c38c33fc455841147f28e5f" id="r_af652ba6f0c38c33fc455841147f28e5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af652ba6f0c38c33fc455841147f28e5f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:af652ba6f0c38c33fc455841147f28e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b73252222459825bba11bf64583396" id="r_a70b73252222459825bba11bf64583396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70b73252222459825bba11bf64583396">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a70b73252222459825bba11bf64583396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94bcc1fd78789b285eb446383b58a9d3" id="r_a94bcc1fd78789b285eb446383b58a9d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94bcc1fd78789b285eb446383b58a9d3">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a94bcc1fd78789b285eb446383b58a9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7390ae77e2f1e5314a9416734a365ade" id="r_a7390ae77e2f1e5314a9416734a365ade"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7390ae77e2f1e5314a9416734a365ade">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a7390ae77e2f1e5314a9416734a365ade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd089a0aaacd4a9a63478bba50093961" id="r_abd089a0aaacd4a9a63478bba50093961"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd089a0aaacd4a9a63478bba50093961">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:abd089a0aaacd4a9a63478bba50093961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85bc0e8f5b3f3b0048730da2990ccfc" id="r_ac85bc0e8f5b3f3b0048730da2990ccfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac85bc0e8f5b3f3b0048730da2990ccfc">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:ac85bc0e8f5b3f3b0048730da2990ccfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084797a7737576636abfd356bf3e3c08" id="r_a084797a7737576636abfd356bf3e3c08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a084797a7737576636abfd356bf3e3c08">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a084797a7737576636abfd356bf3e3c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7042afe5a784af80e25d3f1dfc59d6c" id="r_af7042afe5a784af80e25d3f1dfc59d6c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7042afe5a784af80e25d3f1dfc59d6c">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af7042afe5a784af80e25d3f1dfc59d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f07bd01a698ea6aa5d98747d64835bb" id="r_a7f07bd01a698ea6aa5d98747d64835bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f07bd01a698ea6aa5d98747d64835bb">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a7f07bd01a698ea6aa5d98747d64835bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba35cebae928f7fe703c5b60f2a4f6bc" id="r_aba35cebae928f7fe703c5b60f2a4f6bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aba35cebae928f7fe703c5b60f2a4f6bc">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aba35cebae928f7fe703c5b60f2a4f6bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4e165c06aef2a5cf01cb1cd57b9d2d" id="r_a1b4e165c06aef2a5cf01cb1cd57b9d2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b4e165c06aef2a5cf01cb1cd57b9d2d">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a1b4e165c06aef2a5cf01cb1cd57b9d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9980bf10fa1484661cd850bad3b8a870" id="r_a9980bf10fa1484661cd850bad3b8a870"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9980bf10fa1484661cd850bad3b8a870">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9980bf10fa1484661cd850bad3b8a870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c51e7b9e91ab2106f5eee4d23c53ff" id="r_a93c51e7b9e91ab2106f5eee4d23c53ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93c51e7b9e91ab2106f5eee4d23c53ff">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a93c51e7b9e91ab2106f5eee4d23c53ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46a27f36994352f7527fff48655d7d2" id="r_ab46a27f36994352f7527fff48655d7d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab46a27f36994352f7527fff48655d7d2">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:ab46a27f36994352f7527fff48655d7d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb4645ff2c1577ca68c79cc8128672d8" id="r_acb4645ff2c1577ca68c79cc8128672d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb4645ff2c1577ca68c79cc8128672d8">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:acb4645ff2c1577ca68c79cc8128672d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe771d65d22391862cece6e2d49fcdc" id="r_affe771d65d22391862cece6e2d49fcdc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#affe771d65d22391862cece6e2d49fcdc">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:affe771d65d22391862cece6e2d49fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1f3352c10559d03f8308f0091c973f" id="r_a6b1f3352c10559d03f8308f0091c973f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b1f3352c10559d03f8308f0091c973f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b1f3352c10559d03f8308f0091c973f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d1b58de479baf5fe999c47f6800ff4" id="r_ad3d1b58de479baf5fe999c47f6800ff4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3d1b58de479baf5fe999c47f6800ff4">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad3d1b58de479baf5fe999c47f6800ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa745cb471dfbbca7c78462ec5664496" id="r_afa745cb471dfbbca7c78462ec5664496"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa745cb471dfbbca7c78462ec5664496">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:afa745cb471dfbbca7c78462ec5664496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab760a0a156966feeb31afce20a312c59" id="r_ab760a0a156966feeb31afce20a312c59"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab760a0a156966feeb31afce20a312c59">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:ab760a0a156966feeb31afce20a312c59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83b862b5c90f2c57d21cdf00e5057d3" id="r_aa83b862b5c90f2c57d21cdf00e5057d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa83b862b5c90f2c57d21cdf00e5057d3">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aa83b862b5c90f2c57d21cdf00e5057d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f9698a803b460d9eb2410ed3f649adc" id="r_a8f9698a803b460d9eb2410ed3f649adc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f9698a803b460d9eb2410ed3f649adc">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8f9698a803b460d9eb2410ed3f649adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4be166d021ae75fdc7f249608e45f1" id="r_a3f4be166d021ae75fdc7f249608e45f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f4be166d021ae75fdc7f249608e45f1">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a3f4be166d021ae75fdc7f249608e45f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c96254a01c7c19e6e0abc695daf40f9" id="r_a2c96254a01c7c19e6e0abc695daf40f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c96254a01c7c19e6e0abc695daf40f9">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a2c96254a01c7c19e6e0abc695daf40f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb513eed39773d9af36a2e4009d01644" id="r_adb513eed39773d9af36a2e4009d01644"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb513eed39773d9af36a2e4009d01644">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:adb513eed39773d9af36a2e4009d01644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0efa59d6d64251d0e3363cf85a1913" id="r_a2e0efa59d6d64251d0e3363cf85a1913"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e0efa59d6d64251d0e3363cf85a1913">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a2e0efa59d6d64251d0e3363cf85a1913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7013bac0a753b88cbaa286d091a7a456" id="r_a7013bac0a753b88cbaa286d091a7a456"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7013bac0a753b88cbaa286d091a7a456">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7013bac0a753b88cbaa286d091a7a456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59386616582bb7db67e8a88e593c9cb" id="r_ad59386616582bb7db67e8a88e593c9cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad59386616582bb7db67e8a88e593c9cb">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad59386616582bb7db67e8a88e593c9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8949c2269f4f98b05e39ed2cd4b9d67" id="r_ae8949c2269f4f98b05e39ed2cd4b9d67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae8949c2269f4f98b05e39ed2cd4b9d67">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:ae8949c2269f4f98b05e39ed2cd4b9d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ef63c76e39116cc4048561142f8234" id="r_a22ef63c76e39116cc4048561142f8234"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22ef63c76e39116cc4048561142f8234">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a22ef63c76e39116cc4048561142f8234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a942518d0935d15301c16efd2c9f82f87" id="r_a942518d0935d15301c16efd2c9f82f87"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a942518d0935d15301c16efd2c9f82f87">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a942518d0935d15301c16efd2c9f82f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ebf7cbc757e4f580d8baa007e4af52" id="r_ac8ebf7cbc757e4f580d8baa007e4af52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8ebf7cbc757e4f580d8baa007e4af52">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac8ebf7cbc757e4f580d8baa007e4af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1756fc687f879202209a012132d4e33f" id="r_a1756fc687f879202209a012132d4e33f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1756fc687f879202209a012132d4e33f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1756fc687f879202209a012132d4e33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc4890dd3416b5b898b2e9284a3514d" id="r_aadc4890dd3416b5b898b2e9284a3514d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadc4890dd3416b5b898b2e9284a3514d">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:aadc4890dd3416b5b898b2e9284a3514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a910a6e8dceaecdf020265d7f043f71b4" id="r_a910a6e8dceaecdf020265d7f043f71b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a910a6e8dceaecdf020265d7f043f71b4">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a910a6e8dceaecdf020265d7f043f71b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fae04cbe3681d39d5adbeb0ee82fe9e" id="r_a4fae04cbe3681d39d5adbeb0ee82fe9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4fae04cbe3681d39d5adbeb0ee82fe9e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a4fae04cbe3681d39d5adbeb0ee82fe9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbe9fcff064d6d66378b9b6ac1a75216" id="r_acbe9fcff064d6d66378b9b6ac1a75216"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbe9fcff064d6d66378b9b6ac1a75216">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:acbe9fcff064d6d66378b9b6ac1a75216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27a165e5fd3d6015f40f19fb3cc3ea7" id="r_af27a165e5fd3d6015f40f19fb3cc3ea7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af27a165e5fd3d6015f40f19fb3cc3ea7">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:af27a165e5fd3d6015f40f19fb3cc3ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8acbb097d4727e741cae3e7af7c3a16" id="r_ab8acbb097d4727e741cae3e7af7c3a16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab8acbb097d4727e741cae3e7af7c3a16">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ab8acbb097d4727e741cae3e7af7c3a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18bc789a9ec6ca72497796f7ef840e85" id="r_a18bc789a9ec6ca72497796f7ef840e85"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18bc789a9ec6ca72497796f7ef840e85">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a18bc789a9ec6ca72497796f7ef840e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87600a08b04669c6aa1879ce8aece116" id="r_a87600a08b04669c6aa1879ce8aece116"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87600a08b04669c6aa1879ce8aece116">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a87600a08b04669c6aa1879ce8aece116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983c9bf62c77d5c76c539470befc7b4a" id="r_a983c9bf62c77d5c76c539470befc7b4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a983c9bf62c77d5c76c539470befc7b4a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a983c9bf62c77d5c76c539470befc7b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae61677ee4351d31c566c582fbf449923" id="r_ae61677ee4351d31c566c582fbf449923"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae61677ee4351d31c566c582fbf449923">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae61677ee4351d31c566c582fbf449923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9038e456c579bd138531be5c4b5ac5f" id="r_ae9038e456c579bd138531be5c4b5ac5f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae9038e456c579bd138531be5c4b5ac5f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ae9038e456c579bd138531be5c4b5ac5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5841f96d50a45b1acd4af9ed39fe5c08" id="r_a5841f96d50a45b1acd4af9ed39fe5c08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5841f96d50a45b1acd4af9ed39fe5c08">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a5841f96d50a45b1acd4af9ed39fe5c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecc2c3aafe2c8a7bb9d195c3db5a21c" id="r_a7ecc2c3aafe2c8a7bb9d195c3db5a21c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ecc2c3aafe2c8a7bb9d195c3db5a21c">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a7ecc2c3aafe2c8a7bb9d195c3db5a21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a65b5ec2de157c3f438bf3454391c5" id="r_a75a65b5ec2de157c3f438bf3454391c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a75a65b5ec2de157c3f438bf3454391c5">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a75a65b5ec2de157c3f438bf3454391c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc9449bc0ad44d33e22d552f06613f70" id="r_afc9449bc0ad44d33e22d552f06613f70"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc9449bc0ad44d33e22d552f06613f70">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:afc9449bc0ad44d33e22d552f06613f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eeb3d02780989422010076ffdbb2c40" id="r_a4eeb3d02780989422010076ffdbb2c40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4eeb3d02780989422010076ffdbb2c40">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a4eeb3d02780989422010076ffdbb2c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb60409a0a7e73ffbcac91240e209002" id="r_afb60409a0a7e73ffbcac91240e209002"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb60409a0a7e73ffbcac91240e209002">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:afb60409a0a7e73ffbcac91240e209002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abafb568785349a196d614b124c53cc8b" id="r_abafb568785349a196d614b124c53cc8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abafb568785349a196d614b124c53cc8b">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:abafb568785349a196d614b124c53cc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a499dfe5377947e063e7296ec0344877a" id="r_a499dfe5377947e063e7296ec0344877a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a499dfe5377947e063e7296ec0344877a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a499dfe5377947e063e7296ec0344877a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a370c50840c623f510d73a72183b2df69" id="r_a370c50840c623f510d73a72183b2df69"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a370c50840c623f510d73a72183b2df69">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a370c50840c623f510d73a72183b2df69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d08e47afb69d0a9e44d33b89136b6e3" id="r_a9d08e47afb69d0a9e44d33b89136b6e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d08e47afb69d0a9e44d33b89136b6e3">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a9d08e47afb69d0a9e44d33b89136b6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aac8b3bc1c2c76d413a5d3dea1b7c5e" id="r_a2aac8b3bc1c2c76d413a5d3dea1b7c5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2aac8b3bc1c2c76d413a5d3dea1b7c5e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a2aac8b3bc1c2c76d413a5d3dea1b7c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d895b4df7b523a1818013350603504" id="r_a48d895b4df7b523a1818013350603504"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48d895b4df7b523a1818013350603504">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a48d895b4df7b523a1818013350603504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec54400d2206139b9ad0951cf83e08d" id="r_a3ec54400d2206139b9ad0951cf83e08d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ec54400d2206139b9ad0951cf83e08d">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ec54400d2206139b9ad0951cf83e08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f5bb9031d19665932150922a068cc25" id="r_a6f5bb9031d19665932150922a068cc25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f5bb9031d19665932150922a068cc25">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a6f5bb9031d19665932150922a068cc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a379e586b81f1bfdc49fbd8ac0f673e26" id="r_a379e586b81f1bfdc49fbd8ac0f673e26"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a379e586b81f1bfdc49fbd8ac0f673e26">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a379e586b81f1bfdc49fbd8ac0f673e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64fc556005e5bda20185d47fa776fe28" id="r_a64fc556005e5bda20185d47fa776fe28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a64fc556005e5bda20185d47fa776fe28">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a64fc556005e5bda20185d47fa776fe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2850654c8c075cf5ec580ff36f373f" id="r_acc2850654c8c075cf5ec580ff36f373f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc2850654c8c075cf5ec580ff36f373f">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:acc2850654c8c075cf5ec580ff36f373f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79860ea814f40207086c8a5e11a408d" id="r_aa79860ea814f40207086c8a5e11a408d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa79860ea814f40207086c8a5e11a408d">IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa79860ea814f40207086c8a5e11a408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5de67b03b0a7ab8d5b52e2682f4e3f2e" id="r_a5de67b03b0a7ab8d5b52e2682f4e3f2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5de67b03b0a7ab8d5b52e2682f4e3f2e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5de67b03b0a7ab8d5b52e2682f4e3f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e2095431b4b0d1b89acd7623daa4a9" id="r_a34e2095431b4b0d1b89acd7623daa4a9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34e2095431b4b0d1b89acd7623daa4a9">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a34e2095431b4b0d1b89acd7623daa4a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a5fa1a7a2d2ff97525ae34148e86ce6" id="r_a7a5fa1a7a2d2ff97525ae34148e86ce6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a5fa1a7a2d2ff97525ae34148e86ce6">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a7a5fa1a7a2d2ff97525ae34148e86ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0569ef93015b92b34f2108d39cd69e7" id="r_ae0569ef93015b92b34f2108d39cd69e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0569ef93015b92b34f2108d39cd69e7">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ae0569ef93015b92b34f2108d39cd69e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2931d944f11d718e2b141a72c4b162ea" id="r_a2931d944f11d718e2b141a72c4b162ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2931d944f11d718e2b141a72c4b162ea">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a2931d944f11d718e2b141a72c4b162ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4b9d7667e16343e684971deee71b194" id="r_ab4b9d7667e16343e684971deee71b194"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab4b9d7667e16343e684971deee71b194">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab4b9d7667e16343e684971deee71b194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50930d3481812ddf69ab00fc44968ae2" id="r_a50930d3481812ddf69ab00fc44968ae2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50930d3481812ddf69ab00fc44968ae2">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a50930d3481812ddf69ab00fc44968ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff1aff560be3e1a3f6b165aadaf81993" id="r_aff1aff560be3e1a3f6b165aadaf81993"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff1aff560be3e1a3f6b165aadaf81993">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:aff1aff560be3e1a3f6b165aadaf81993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23dc59f94ec43dff3ed75772e9c43db4" id="r_a23dc59f94ec43dff3ed75772e9c43db4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23dc59f94ec43dff3ed75772e9c43db4">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a23dc59f94ec43dff3ed75772e9c43db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa5e4bda080b7c6a79919afbf82a98cf" id="r_afa5e4bda080b7c6a79919afbf82a98cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afa5e4bda080b7c6a79919afbf82a98cf">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afa5e4bda080b7c6a79919afbf82a98cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a236fdfb841c3dd7cfa4f848903af58a5" id="r_a236fdfb841c3dd7cfa4f848903af58a5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a236fdfb841c3dd7cfa4f848903af58a5">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a236fdfb841c3dd7cfa4f848903af58a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d79fbaf004bef44f7ba4362afa90b55" id="r_a1d79fbaf004bef44f7ba4362afa90b55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d79fbaf004bef44f7ba4362afa90b55">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a1d79fbaf004bef44f7ba4362afa90b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a64d8382f418d638b2dcbf2359ed7e" id="r_a18a64d8382f418d638b2dcbf2359ed7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18a64d8382f418d638b2dcbf2359ed7e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a18a64d8382f418d638b2dcbf2359ed7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ad180d60e70bccaa47e6545b94baf5a" id="r_a8ad180d60e70bccaa47e6545b94baf5a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ad180d60e70bccaa47e6545b94baf5a">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a8ad180d60e70bccaa47e6545b94baf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcc57cc5b6f79fcd0a40f3b6d9c756fa" id="r_adcc57cc5b6f79fcd0a40f3b6d9c756fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adcc57cc5b6f79fcd0a40f3b6d9c756fa">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adcc57cc5b6f79fcd0a40f3b6d9c756fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a8e49f86091497826b2b2f63e85a7e" id="r_ac3a8e49f86091497826b2b2f63e85a7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3a8e49f86091497826b2b2f63e85a7e">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac3a8e49f86091497826b2b2f63e85a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91fdf89699cc98123eed093e8c516a1c" id="r_a91fdf89699cc98123eed093e8c516a1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a91fdf89699cc98123eed093e8c516a1c">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a91fdf89699cc98123eed093e8c516a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b01a1b439b6f9b6642e679e9f0db64c" id="r_a9b01a1b439b6f9b6642e679e9f0db64c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b01a1b439b6f9b6642e679e9f0db64c">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a9b01a1b439b6f9b6642e679e9f0db64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8471d1df595d07012657933804c2e1b" id="r_ac8471d1df595d07012657933804c2e1b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac8471d1df595d07012657933804c2e1b">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ac8471d1df595d07012657933804c2e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601ce08c8fe8efbfe2f7d6495a2b3aaa" id="r_a601ce08c8fe8efbfe2f7d6495a2b3aaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a601ce08c8fe8efbfe2f7d6495a2b3aaa">IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a601ce08c8fe8efbfe2f7d6495a2b3aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f29dfd896634387267abfbed127f461" id="r_a8f29dfd896634387267abfbed127f461"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8f29dfd896634387267abfbed127f461">IO_QSPI_PROC0_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000224)</td></tr>
<tr class="separator:a8f29dfd896634387267abfbed127f461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4551045c9a4a75e88c75369f86ce19d3" id="r_a4551045c9a4a75e88c75369f86ce19d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4551045c9a4a75e88c75369f86ce19d3">IO_QSPI_PROC0_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a4551045c9a4a75e88c75369f86ce19d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6e30b366347957528249dc26bc3a48" id="r_aed6e30b366347957528249dc26bc3a48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed6e30b366347957528249dc26bc3a48">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aed6e30b366347957528249dc26bc3a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ca0671f34157d138967cc5f49e48248" id="r_a7ca0671f34157d138967cc5f49e48248"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ca0671f34157d138967cc5f49e48248">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a7ca0671f34157d138967cc5f49e48248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de28151883ed44e264ce11613aeeea2" id="r_a3de28151883ed44e264ce11613aeeea2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3de28151883ed44e264ce11613aeeea2">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3de28151883ed44e264ce11613aeeea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf24f619fa237f84562a0a8d8cc467f" id="r_acbf24f619fa237f84562a0a8d8cc467f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acbf24f619fa237f84562a0a8d8cc467f">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:acbf24f619fa237f84562a0a8d8cc467f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb19f2c4cdc77e7eb47751978cde2673" id="r_aeb19f2c4cdc77e7eb47751978cde2673"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb19f2c4cdc77e7eb47751978cde2673">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeb19f2c4cdc77e7eb47751978cde2673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb0d7a8b0b2b3f960371fa2ab07b396" id="r_a2bb0d7a8b0b2b3f960371fa2ab07b396"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb0d7a8b0b2b3f960371fa2ab07b396">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2bb0d7a8b0b2b3f960371fa2ab07b396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3358d0bb6cd76f7f456e5a67512a385a" id="r_a3358d0bb6cd76f7f456e5a67512a385a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3358d0bb6cd76f7f456e5a67512a385a">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3358d0bb6cd76f7f456e5a67512a385a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80526adb64bab5b939c658ee227ac6c9" id="r_a80526adb64bab5b939c658ee227ac6c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80526adb64bab5b939c658ee227ac6c9">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a80526adb64bab5b939c658ee227ac6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1298867a4040af1850d30834bd47c7b9" id="r_a1298867a4040af1850d30834bd47c7b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1298867a4040af1850d30834bd47c7b9">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a1298867a4040af1850d30834bd47c7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aababf8876467c9ecc9c28dfc49ef7ee0" id="r_aababf8876467c9ecc9c28dfc49ef7ee0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aababf8876467c9ecc9c28dfc49ef7ee0">IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aababf8876467c9ecc9c28dfc49ef7ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e3f7604ba27351cb5d2e792108811a" id="r_a69e3f7604ba27351cb5d2e792108811a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69e3f7604ba27351cb5d2e792108811a">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a69e3f7604ba27351cb5d2e792108811a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3556539d686643ee0a72b6ab37cd88d3" id="r_a3556539d686643ee0a72b6ab37cd88d3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3556539d686643ee0a72b6ab37cd88d3">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a3556539d686643ee0a72b6ab37cd88d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0237ddd018e2a3dc9a2513ee4a4219b" id="r_ac0237ddd018e2a3dc9a2513ee4a4219b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0237ddd018e2a3dc9a2513ee4a4219b">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:ac0237ddd018e2a3dc9a2513ee4a4219b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5562c2f30cd98450f0babb7989618ed" id="r_aa5562c2f30cd98450f0babb7989618ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5562c2f30cd98450f0babb7989618ed">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aa5562c2f30cd98450f0babb7989618ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af02bf25beeb28d9bbaf9b26aef37c9" id="r_a3af02bf25beeb28d9bbaf9b26aef37c9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3af02bf25beeb28d9bbaf9b26aef37c9">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3af02bf25beeb28d9bbaf9b26aef37c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cb94e87d0d6d4001bd363fb5c89f86" id="r_a32cb94e87d0d6d4001bd363fb5c89f86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a32cb94e87d0d6d4001bd363fb5c89f86">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a32cb94e87d0d6d4001bd363fb5c89f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38f59011a2925c88b400f667b77abd20" id="r_a38f59011a2925c88b400f667b77abd20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a38f59011a2925c88b400f667b77abd20">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a38f59011a2925c88b400f667b77abd20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab494a629257b18803613b5fdf45acbac" id="r_ab494a629257b18803613b5fdf45acbac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab494a629257b18803613b5fdf45acbac">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab494a629257b18803613b5fdf45acbac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0949aaf40508abc7a6df8bfca4d4047" id="r_ab0949aaf40508abc7a6df8bfca4d4047"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab0949aaf40508abc7a6df8bfca4d4047">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ab0949aaf40508abc7a6df8bfca4d4047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714f3ef366bfa8750607aaf9e1d44a0e" id="r_a714f3ef366bfa8750607aaf9e1d44a0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a714f3ef366bfa8750607aaf9e1d44a0e">IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a714f3ef366bfa8750607aaf9e1d44a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbf859901370055ad7ad4befb529c58" id="r_a0bbf859901370055ad7ad4befb529c58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0bbf859901370055ad7ad4befb529c58">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0bbf859901370055ad7ad4befb529c58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bdbc158aa89975629d8de5ce8041141" id="r_a6bdbc158aa89975629d8de5ce8041141"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6bdbc158aa89975629d8de5ce8041141">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a6bdbc158aa89975629d8de5ce8041141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71f238a7abbd5f6e1209eb5aab912cb7" id="r_a71f238a7abbd5f6e1209eb5aab912cb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a71f238a7abbd5f6e1209eb5aab912cb7">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a71f238a7abbd5f6e1209eb5aab912cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146121a51a11b5d09981f627da534e6b" id="r_a146121a51a11b5d09981f627da534e6b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a146121a51a11b5d09981f627da534e6b">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a146121a51a11b5d09981f627da534e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48f9eefa545c8ae5d3a004298f359cb1" id="r_a48f9eefa545c8ae5d3a004298f359cb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48f9eefa545c8ae5d3a004298f359cb1">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a48f9eefa545c8ae5d3a004298f359cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02f53f83cf40c7df5547948656eb6ac3" id="r_a02f53f83cf40c7df5547948656eb6ac3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a02f53f83cf40c7df5547948656eb6ac3">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a02f53f83cf40c7df5547948656eb6ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a427de8f8561dbf092dcf73cdc37f5e40" id="r_a427de8f8561dbf092dcf73cdc37f5e40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a427de8f8561dbf092dcf73cdc37f5e40">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a427de8f8561dbf092dcf73cdc37f5e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6238b68c6e24e3a1b7ba3cbcaf3ea7cf" id="r_a6238b68c6e24e3a1b7ba3cbcaf3ea7cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6238b68c6e24e3a1b7ba3cbcaf3ea7cf">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a6238b68c6e24e3a1b7ba3cbcaf3ea7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae53807df25ef06959976879e1f33332a" id="r_ae53807df25ef06959976879e1f33332a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae53807df25ef06959976879e1f33332a">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:ae53807df25ef06959976879e1f33332a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad61de51a77438b686a83bbe025bed093" id="r_ad61de51a77438b686a83bbe025bed093"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad61de51a77438b686a83bbe025bed093">IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad61de51a77438b686a83bbe025bed093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a154e88469073eef6a3e2b302d9e5ce01" id="r_a154e88469073eef6a3e2b302d9e5ce01"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a154e88469073eef6a3e2b302d9e5ce01">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a154e88469073eef6a3e2b302d9e5ce01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76e563151adbe65aa81ad4ccebfb9e71" id="r_a76e563151adbe65aa81ad4ccebfb9e71"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76e563151adbe65aa81ad4ccebfb9e71">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a76e563151adbe65aa81ad4ccebfb9e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abce2d37f769479120e908734ffcbb986" id="r_abce2d37f769479120e908734ffcbb986"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abce2d37f769479120e908734ffcbb986">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:abce2d37f769479120e908734ffcbb986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca81ff19b072c25154df74563736a4cb" id="r_aca81ff19b072c25154df74563736a4cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aca81ff19b072c25154df74563736a4cb">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:aca81ff19b072c25154df74563736a4cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3307fb8ba32bf300d24da9b3f34edbaa" id="r_a3307fb8ba32bf300d24da9b3f34edbaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3307fb8ba32bf300d24da9b3f34edbaa">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3307fb8ba32bf300d24da9b3f34edbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab29baf5ef2e49c3869ab359c04552be" id="r_aab29baf5ef2e49c3869ab359c04552be"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aab29baf5ef2e49c3869ab359c04552be">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aab29baf5ef2e49c3869ab359c04552be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b8fcce717c0990aabe6d04dca0f463" id="r_af5b8fcce717c0990aabe6d04dca0f463"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5b8fcce717c0990aabe6d04dca0f463">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:af5b8fcce717c0990aabe6d04dca0f463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed19c2f093932876dbb17dbaa57ad6f" id="r_a4ed19c2f093932876dbb17dbaa57ad6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ed19c2f093932876dbb17dbaa57ad6f">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a4ed19c2f093932876dbb17dbaa57ad6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b023013696b6372805318cc9205385d" id="r_a3b023013696b6372805318cc9205385d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b023013696b6372805318cc9205385d">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3b023013696b6372805318cc9205385d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86ad9c677cd98adb530974c9c9fb5eaa" id="r_a86ad9c677cd98adb530974c9c9fb5eaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86ad9c677cd98adb530974c9c9fb5eaa">IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a86ad9c677cd98adb530974c9c9fb5eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa716b2eb348e0beaab611987f28034ad" id="r_aa716b2eb348e0beaab611987f28034ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa716b2eb348e0beaab611987f28034ad">IO_QSPI_PROC1_INTE_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa716b2eb348e0beaab611987f28034ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fb5380cd110768e8373845dfa3dd77" id="r_af9fb5380cd110768e8373845dfa3dd77"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9fb5380cd110768e8373845dfa3dd77">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af9fb5380cd110768e8373845dfa3dd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad26f3d08e34ee27871f21649a4cfa724" id="r_ad26f3d08e34ee27871f21649a4cfa724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad26f3d08e34ee27871f21649a4cfa724">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ad26f3d08e34ee27871f21649a4cfa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284041a51d8542770787cd25566729fc" id="r_a284041a51d8542770787cd25566729fc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a284041a51d8542770787cd25566729fc">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a284041a51d8542770787cd25566729fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66bba367a574c26af61320b4fed9d40c" id="r_a66bba367a574c26af61320b4fed9d40c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66bba367a574c26af61320b4fed9d40c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a66bba367a574c26af61320b4fed9d40c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe28ce5c5ac6c2864f082e9e7533db6f" id="r_afe28ce5c5ac6c2864f082e9e7533db6f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe28ce5c5ac6c2864f082e9e7533db6f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afe28ce5c5ac6c2864f082e9e7533db6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33fae21a10738dca012813e9c9ba739" id="r_ad33fae21a10738dca012813e9c9ba739"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33fae21a10738dca012813e9c9ba739">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad33fae21a10738dca012813e9c9ba739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343d97e77d0666968ca82db4ae957631" id="r_a343d97e77d0666968ca82db4ae957631"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a343d97e77d0666968ca82db4ae957631">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a343d97e77d0666968ca82db4ae957631"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9feeac87b7d842debb0c2bcafefd2d0b" id="r_a9feeac87b7d842debb0c2bcafefd2d0b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9feeac87b7d842debb0c2bcafefd2d0b">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a9feeac87b7d842debb0c2bcafefd2d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dac56fcfc4aeab5f24052de83316cda" id="r_a2dac56fcfc4aeab5f24052de83316cda"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2dac56fcfc4aeab5f24052de83316cda">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a2dac56fcfc4aeab5f24052de83316cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c68a44c91618ff104969cf34111e8d" id="r_a69c68a44c91618ff104969cf34111e8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69c68a44c91618ff104969cf34111e8d">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a69c68a44c91618ff104969cf34111e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa96c4f1f72c3241349e121bcd7be7d48" id="r_aa96c4f1f72c3241349e121bcd7be7d48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa96c4f1f72c3241349e121bcd7be7d48">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa96c4f1f72c3241349e121bcd7be7d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851ecabb7210db76db6f7b8d51e438e9" id="r_a851ecabb7210db76db6f7b8d51e438e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a851ecabb7210db76db6f7b8d51e438e9">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a851ecabb7210db76db6f7b8d51e438e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9994c77b9b8bfd93d049679654380c14" id="r_a9994c77b9b8bfd93d049679654380c14"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9994c77b9b8bfd93d049679654380c14">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9994c77b9b8bfd93d049679654380c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f23276e3ebf1a36195df0dfb8a2663" id="r_a66f23276e3ebf1a36195df0dfb8a2663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a66f23276e3ebf1a36195df0dfb8a2663">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a66f23276e3ebf1a36195df0dfb8a2663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93cdf91ce17ea8589628fb87654de11" id="r_ae93cdf91ce17ea8589628fb87654de11"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae93cdf91ce17ea8589628fb87654de11">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae93cdf91ce17ea8589628fb87654de11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b169abf6322b33c2bb15704325dc2cb" id="r_a9b169abf6322b33c2bb15704325dc2cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9b169abf6322b33c2bb15704325dc2cb">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9b169abf6322b33c2bb15704325dc2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82de9cf4e47b913e3b3f4efaab76d12" id="r_aa82de9cf4e47b913e3b3f4efaab76d12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa82de9cf4e47b913e3b3f4efaab76d12">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aa82de9cf4e47b913e3b3f4efaab76d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d6bffea27eb889421511c7b3586859" id="r_a04d6bffea27eb889421511c7b3586859"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04d6bffea27eb889421511c7b3586859">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a04d6bffea27eb889421511c7b3586859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef78b643f497d7e50c40a0399106036" id="r_acef78b643f497d7e50c40a0399106036"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acef78b643f497d7e50c40a0399106036">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:acef78b643f497d7e50c40a0399106036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61db2a61d3f922e98dd93a2f803ae007" id="r_a61db2a61d3f922e98dd93a2f803ae007"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a61db2a61d3f922e98dd93a2f803ae007">IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a61db2a61d3f922e98dd93a2f803ae007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18fdfc9cdd64886773d8632fb31a046f" id="r_a18fdfc9cdd64886773d8632fb31a046f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a18fdfc9cdd64886773d8632fb31a046f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a18fdfc9cdd64886773d8632fb31a046f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a730be7c67f933b93b7bc97998f410ca6" id="r_a730be7c67f933b93b7bc97998f410ca6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a730be7c67f933b93b7bc97998f410ca6">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a730be7c67f933b93b7bc97998f410ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a601d09b097c934090e5eb7be678f0cf3" id="r_a601d09b097c934090e5eb7be678f0cf3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a601d09b097c934090e5eb7be678f0cf3">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a601d09b097c934090e5eb7be678f0cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6766b48033ab7fad1fa7912df44fbdd" id="r_af6766b48033ab7fad1fa7912df44fbdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af6766b48033ab7fad1fa7912df44fbdd">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:af6766b48033ab7fad1fa7912df44fbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cda74faed55d9f5ee0c30fdcd4c4551" id="r_a8cda74faed55d9f5ee0c30fdcd4c4551"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8cda74faed55d9f5ee0c30fdcd4c4551">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8cda74faed55d9f5ee0c30fdcd4c4551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6a905e87b7d8d300a5b7307f65e584f" id="r_ab6a905e87b7d8d300a5b7307f65e584f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6a905e87b7d8d300a5b7307f65e584f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6a905e87b7d8d300a5b7307f65e584f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2f25052ed704c600f5715c7cac7499d" id="r_aa2f25052ed704c600f5715c7cac7499d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa2f25052ed704c600f5715c7cac7499d">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:aa2f25052ed704c600f5715c7cac7499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae79c5f0101ae3e82087d1c62d3a26ed5" id="r_ae79c5f0101ae3e82087d1c62d3a26ed5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae79c5f0101ae3e82087d1c62d3a26ed5">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:ae79c5f0101ae3e82087d1c62d3a26ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ee635ce203512b5a795e5db2fee5c93" id="r_a9ee635ce203512b5a795e5db2fee5c93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9ee635ce203512b5a795e5db2fee5c93">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a9ee635ce203512b5a795e5db2fee5c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac34a47bcc9bf44bdb15c29d174b0434c" id="r_ac34a47bcc9bf44bdb15c29d174b0434c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac34a47bcc9bf44bdb15c29d174b0434c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac34a47bcc9bf44bdb15c29d174b0434c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accce63265ae7ee33ba600b9088726d35" id="r_accce63265ae7ee33ba600b9088726d35"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#accce63265ae7ee33ba600b9088726d35">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:accce63265ae7ee33ba600b9088726d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea99bf5e4a8fb98313c51b9cfa4e6415" id="r_aea99bf5e4a8fb98313c51b9cfa4e6415"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea99bf5e4a8fb98313c51b9cfa4e6415">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:aea99bf5e4a8fb98313c51b9cfa4e6415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bad9f149eb065d9a6a65f5a80ecbe3f" id="r_a5bad9f149eb065d9a6a65f5a80ecbe3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bad9f149eb065d9a6a65f5a80ecbe3f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a5bad9f149eb065d9a6a65f5a80ecbe3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018a29327f8f05758ea1a0e0678e14a4" id="r_a018a29327f8f05758ea1a0e0678e14a4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a018a29327f8f05758ea1a0e0678e14a4">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a018a29327f8f05758ea1a0e0678e14a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1f55c0251b8d1259108d4552c58eb19" id="r_ab1f55c0251b8d1259108d4552c58eb19"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab1f55c0251b8d1259108d4552c58eb19">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab1f55c0251b8d1259108d4552c58eb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2db44cebc46d1197cb280ea3bd77c2" id="r_abd2db44cebc46d1197cb280ea3bd77c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd2db44cebc46d1197cb280ea3bd77c2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abd2db44cebc46d1197cb280ea3bd77c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b8811948aa73bcdabb3c26b8bfd1fec" id="r_a6b8811948aa73bcdabb3c26b8bfd1fec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b8811948aa73bcdabb3c26b8bfd1fec">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a6b8811948aa73bcdabb3c26b8bfd1fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384dd70a65f2ac0e4c4c0881ae707038" id="r_a384dd70a65f2ac0e4c4c0881ae707038"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a384dd70a65f2ac0e4c4c0881ae707038">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a384dd70a65f2ac0e4c4c0881ae707038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0634215132b6755ddbbe2b95b0cce928" id="r_a0634215132b6755ddbbe2b95b0cce928"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0634215132b6755ddbbe2b95b0cce928">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a0634215132b6755ddbbe2b95b0cce928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc80eefbc0728899beec15a6a449bae" id="r_a6cc80eefbc0728899beec15a6a449bae"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6cc80eefbc0728899beec15a6a449bae">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6cc80eefbc0728899beec15a6a449bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefc269cfeae049503dd7b31e658b8fe2" id="r_aefc269cfeae049503dd7b31e658b8fe2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefc269cfeae049503dd7b31e658b8fe2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aefc269cfeae049503dd7b31e658b8fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe7900e11748ef8e93ee4cd6dc71f44" id="r_aefe7900e11748ef8e93ee4cd6dc71f44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefe7900e11748ef8e93ee4cd6dc71f44">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:aefe7900e11748ef8e93ee4cd6dc71f44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f90325fe77c0ff72970bfa1244147a" id="r_a40f90325fe77c0ff72970bfa1244147a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40f90325fe77c0ff72970bfa1244147a">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a40f90325fe77c0ff72970bfa1244147a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3b01bba8edef268c36ab8e31073dc4" id="r_aeb3b01bba8edef268c36ab8e31073dc4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb3b01bba8edef268c36ab8e31073dc4">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:aeb3b01bba8edef268c36ab8e31073dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abda30354ccf6ce0061e0630ebc6fb503" id="r_abda30354ccf6ce0061e0630ebc6fb503"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abda30354ccf6ce0061e0630ebc6fb503">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abda30354ccf6ce0061e0630ebc6fb503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1be548a176a88de65fec13f25af5ef25" id="r_a1be548a176a88de65fec13f25af5ef25"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1be548a176a88de65fec13f25af5ef25">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1be548a176a88de65fec13f25af5ef25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff5d448449152dc1508f7eb218e0f724" id="r_aff5d448449152dc1508f7eb218e0f724"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff5d448449152dc1508f7eb218e0f724">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:aff5d448449152dc1508f7eb218e0f724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4e81e7304bb9f9cb2edb44cbeb0f52" id="r_adf4e81e7304bb9f9cb2edb44cbeb0f52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adf4e81e7304bb9f9cb2edb44cbeb0f52">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:adf4e81e7304bb9f9cb2edb44cbeb0f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e8c107512302b09dead7119e958275" id="r_ad2e8c107512302b09dead7119e958275"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad2e8c107512302b09dead7119e958275">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:ad2e8c107512302b09dead7119e958275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa191814d29b7a1db6483fdeb999ca47a" id="r_aa191814d29b7a1db6483fdeb999ca47a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa191814d29b7a1db6483fdeb999ca47a">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa191814d29b7a1db6483fdeb999ca47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa35b6d671c5fa3159abc170ce9afc353" id="r_aa35b6d671c5fa3159abc170ce9afc353"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa35b6d671c5fa3159abc170ce9afc353">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa35b6d671c5fa3159abc170ce9afc353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f3a18526a159d762a8261da079262" id="r_aef5f3a18526a159d762a8261da079262"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aef5f3a18526a159d762a8261da079262">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:aef5f3a18526a159d762a8261da079262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae23df7842374fa9a7f828cab14b629e" id="r_aae23df7842374fa9a7f828cab14b629e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae23df7842374fa9a7f828cab14b629e">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:aae23df7842374fa9a7f828cab14b629e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d94e119edaa46050b7e91f87f5bd148" id="r_a0d94e119edaa46050b7e91f87f5bd148"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0d94e119edaa46050b7e91f87f5bd148">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a0d94e119edaa46050b7e91f87f5bd148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ad62bab15a093a16f56d884751cc81" id="r_af9ad62bab15a093a16f56d884751cc81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9ad62bab15a093a16f56d884751cc81">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9ad62bab15a093a16f56d884751cc81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6c474fabda8674e60da744969d2b2a" id="r_aae6c474fabda8674e60da744969d2b2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae6c474fabda8674e60da744969d2b2a">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aae6c474fabda8674e60da744969d2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c0a4e27abed717053643f6b39d1712c" id="r_a0c0a4e27abed717053643f6b39d1712c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c0a4e27abed717053643f6b39d1712c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a0c0a4e27abed717053643f6b39d1712c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1f880e964c3ff267a9fd486fbd1bbb2" id="r_aa1f880e964c3ff267a9fd486fbd1bbb2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1f880e964c3ff267a9fd486fbd1bbb2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:aa1f880e964c3ff267a9fd486fbd1bbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a7f22a7567f987d2c9060b96c36bb12" id="r_a2a7f22a7567f987d2c9060b96c36bb12"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2a7f22a7567f987d2c9060b96c36bb12">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a2a7f22a7567f987d2c9060b96c36bb12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8442cd5d9b149e2cd3eb2e093aa00ca2" id="r_a8442cd5d9b149e2cd3eb2e093aa00ca2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8442cd5d9b149e2cd3eb2e093aa00ca2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8442cd5d9b149e2cd3eb2e093aa00ca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73e427cedc3c590d0f4daad0296c5d" id="r_a4a73e427cedc3c590d0f4daad0296c5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a73e427cedc3c590d0f4daad0296c5d">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4a73e427cedc3c590d0f4daad0296c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9511819dcfd5a3cb0fdbf8cd0399b24b" id="r_a9511819dcfd5a3cb0fdbf8cd0399b24b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9511819dcfd5a3cb0fdbf8cd0399b24b">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a9511819dcfd5a3cb0fdbf8cd0399b24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5a43403877eebbfa5110a6613d85d55" id="r_aa5a43403877eebbfa5110a6613d85d55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5a43403877eebbfa5110a6613d85d55">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aa5a43403877eebbfa5110a6613d85d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2780293645ead288dec152ca0be688" id="r_a6f2780293645ead288dec152ca0be688"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f2780293645ead288dec152ca0be688">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a6f2780293645ead288dec152ca0be688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5902bc97e8cbc0cffa5c97dcee9d74f5" id="r_a5902bc97e8cbc0cffa5c97dcee9d74f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5902bc97e8cbc0cffa5c97dcee9d74f5">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5902bc97e8cbc0cffa5c97dcee9d74f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab71462d770ed31f10d9a4eee66c27cd3" id="r_ab71462d770ed31f10d9a4eee66c27cd3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab71462d770ed31f10d9a4eee66c27cd3">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab71462d770ed31f10d9a4eee66c27cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9d3562eb2da5c256952ec72673b4e8f" id="r_aa9d3562eb2da5c256952ec72673b4e8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9d3562eb2da5c256952ec72673b4e8f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:aa9d3562eb2da5c256952ec72673b4e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da98272920f12aa8f546b830c58582a" id="r_a8da98272920f12aa8f546b830c58582a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8da98272920f12aa8f546b830c58582a">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a8da98272920f12aa8f546b830c58582a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6de0a92199c9924b9f6f841beb4469" id="r_aea6de0a92199c9924b9f6f841beb4469"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea6de0a92199c9924b9f6f841beb4469">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:aea6de0a92199c9924b9f6f841beb4469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271f3dcb01849dd2dd70d7c3754eb27d" id="r_a271f3dcb01849dd2dd70d7c3754eb27d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a271f3dcb01849dd2dd70d7c3754eb27d">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a271f3dcb01849dd2dd70d7c3754eb27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af844146dc873a635b3c3f02ee1361f61" id="r_af844146dc873a635b3c3f02ee1361f61"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af844146dc873a635b3c3f02ee1361f61">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af844146dc873a635b3c3f02ee1361f61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e9ff71a6e76c2e6ea24f2f55b5300af" id="r_a5e9ff71a6e76c2e6ea24f2f55b5300af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e9ff71a6e76c2e6ea24f2f55b5300af">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a5e9ff71a6e76c2e6ea24f2f55b5300af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d2035e158e7aad38ab050a68508d15d" id="r_a5d2035e158e7aad38ab050a68508d15d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d2035e158e7aad38ab050a68508d15d">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a5d2035e158e7aad38ab050a68508d15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f7806cf78c1160da4b6e2457cd0d0c" id="r_ad5f7806cf78c1160da4b6e2457cd0d0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5f7806cf78c1160da4b6e2457cd0d0c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:ad5f7806cf78c1160da4b6e2457cd0d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa586f4601287760bc9cbcde104f24eca" id="r_aa586f4601287760bc9cbcde104f24eca"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa586f4601287760bc9cbcde104f24eca">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa586f4601287760bc9cbcde104f24eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b6d911911d2021c10cb2ba9c258c6a6" id="r_a2b6d911911d2021c10cb2ba9c258c6a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b6d911911d2021c10cb2ba9c258c6a6">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2b6d911911d2021c10cb2ba9c258c6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c59af49ee4fc594dd03680a09d5853" id="r_a67c59af49ee4fc594dd03680a09d5853"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67c59af49ee4fc594dd03680a09d5853">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a67c59af49ee4fc594dd03680a09d5853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0831a6815feae5a5f147cf4b7f26ae55" id="r_a0831a6815feae5a5f147cf4b7f26ae55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0831a6815feae5a5f147cf4b7f26ae55">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a0831a6815feae5a5f147cf4b7f26ae55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a3cc879236779c202cdca55cdcf56c" id="r_a59a3cc879236779c202cdca55cdcf56c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59a3cc879236779c202cdca55cdcf56c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a59a3cc879236779c202cdca55cdcf56c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c54ce561fb0ca4ef6113eca05a5aaf" id="r_a99c54ce561fb0ca4ef6113eca05a5aaf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a99c54ce561fb0ca4ef6113eca05a5aaf">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a99c54ce561fb0ca4ef6113eca05a5aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a586414b6fb3cdf445d801bb72c5bb322" id="r_a586414b6fb3cdf445d801bb72c5bb322"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a586414b6fb3cdf445d801bb72c5bb322">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a586414b6fb3cdf445d801bb72c5bb322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a8d945cae19a579039d9477d62d6bb" id="r_a26a8d945cae19a579039d9477d62d6bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a8d945cae19a579039d9477d62d6bb">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:a26a8d945cae19a579039d9477d62d6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1de4910dfb56d17c6db613ad90ea4d4" id="r_aa1de4910dfb56d17c6db613ad90ea4d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1de4910dfb56d17c6db613ad90ea4d4">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:aa1de4910dfb56d17c6db613ad90ea4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a7ae4e339ff34228c72dd070a581b2" id="r_a72a7ae4e339ff34228c72dd070a581b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a72a7ae4e339ff34228c72dd070a581b2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a72a7ae4e339ff34228c72dd070a581b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf16617abb7c2086464f2d05bf84afe" id="r_abbf16617abb7c2086464f2d05bf84afe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbf16617abb7c2086464f2d05bf84afe">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abbf16617abb7c2086464f2d05bf84afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6758f5aedaf47fc833aa4a011c17b51b" id="r_a6758f5aedaf47fc833aa4a011c17b51b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6758f5aedaf47fc833aa4a011c17b51b">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6758f5aedaf47fc833aa4a011c17b51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a395f6c3a0fa6dfdb1b26c5af97333479" id="r_a395f6c3a0fa6dfdb1b26c5af97333479"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a395f6c3a0fa6dfdb1b26c5af97333479">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a395f6c3a0fa6dfdb1b26c5af97333479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d6e136bf95538b2e1adb56a0ed1f9f" id="r_a54d6e136bf95538b2e1adb56a0ed1f9f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a54d6e136bf95538b2e1adb56a0ed1f9f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a54d6e136bf95538b2e1adb56a0ed1f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbb7ef2e80e3f19443c16820f4f34b99" id="r_abbb7ef2e80e3f19443c16820f4f34b99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbb7ef2e80e3f19443c16820f4f34b99">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:abbb7ef2e80e3f19443c16820f4f34b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf7228d80bd688da4ddf5d379dc1147" id="r_aacf7228d80bd688da4ddf5d379dc1147"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacf7228d80bd688da4ddf5d379dc1147">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aacf7228d80bd688da4ddf5d379dc1147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d90a1acd5bd78e00d42c1c240022e28" id="r_a5d90a1acd5bd78e00d42c1c240022e28"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5d90a1acd5bd78e00d42c1c240022e28">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5d90a1acd5bd78e00d42c1c240022e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ec00f29624e578ddbd3d38902f9663" id="r_a58ec00f29624e578ddbd3d38902f9663"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58ec00f29624e578ddbd3d38902f9663">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a58ec00f29624e578ddbd3d38902f9663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09773883b26bc4487d1ab5527661d805" id="r_a09773883b26bc4487d1ab5527661d805"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09773883b26bc4487d1ab5527661d805">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a09773883b26bc4487d1ab5527661d805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd455666c6983686da72083bab4b38a1" id="r_afd455666c6983686da72083bab4b38a1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd455666c6983686da72083bab4b38a1">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:afd455666c6983686da72083bab4b38a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff607e914d7f12217d6864154365ad48" id="r_aff607e914d7f12217d6864154365ad48"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aff607e914d7f12217d6864154365ad48">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aff607e914d7f12217d6864154365ad48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa04d985f149e113c5487625f8dd116e2" id="r_aa04d985f149e113c5487625f8dd116e2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa04d985f149e113c5487625f8dd116e2">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa04d985f149e113c5487625f8dd116e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139b8098629ce4f6366ce07a449a4d68" id="r_a139b8098629ce4f6366ce07a449a4d68"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a139b8098629ce4f6366ce07a449a4d68">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a139b8098629ce4f6366ce07a449a4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddfcf277296032a115666438a0f7600" id="r_aaddfcf277296032a115666438a0f7600"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaddfcf277296032a115666438a0f7600">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:aaddfcf277296032a115666438a0f7600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e0775cd93aba6bdf1e36a1c583b071" id="r_a08e0775cd93aba6bdf1e36a1c583b071"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08e0775cd93aba6bdf1e36a1c583b071">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a08e0775cd93aba6bdf1e36a1c583b071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1248d4f1f2ed2c25f3527a89036aac1c" id="r_a1248d4f1f2ed2c25f3527a89036aac1c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1248d4f1f2ed2c25f3527a89036aac1c">IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1248d4f1f2ed2c25f3527a89036aac1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e63cf260d063884bf29bb3dd64f4c0" id="r_a08e63cf260d063884bf29bb3dd64f4c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a08e63cf260d063884bf29bb3dd64f4c0">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a08e63cf260d063884bf29bb3dd64f4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cddf8c0f5ff617abcff81198a70f09e" id="r_a9cddf8c0f5ff617abcff81198a70f09e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cddf8c0f5ff617abcff81198a70f09e">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a9cddf8c0f5ff617abcff81198a70f09e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d1e5e9b6d1c35060c19c82e9355a04" id="r_ad1d1e5e9b6d1c35060c19c82e9355a04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1d1e5e9b6d1c35060c19c82e9355a04">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ad1d1e5e9b6d1c35060c19c82e9355a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572b156933cf518b005746092fd1b23b" id="r_a572b156933cf518b005746092fd1b23b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a572b156933cf518b005746092fd1b23b">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a572b156933cf518b005746092fd1b23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a30fac187f4b1ddfeea071210e53de1" id="r_a6a30fac187f4b1ddfeea071210e53de1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6a30fac187f4b1ddfeea071210e53de1">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6a30fac187f4b1ddfeea071210e53de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80d67d045a7b906febb9a8cccd2ac306" id="r_a80d67d045a7b906febb9a8cccd2ac306"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80d67d045a7b906febb9a8cccd2ac306">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a80d67d045a7b906febb9a8cccd2ac306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca2f58f5389a7ad20d9aa5abd73c3ad" id="r_a3ca2f58f5389a7ad20d9aa5abd73c3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ca2f58f5389a7ad20d9aa5abd73c3ad">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:a3ca2f58f5389a7ad20d9aa5abd73c3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a025dc45e4a5546d6978eabff266c12b1" id="r_a025dc45e4a5546d6978eabff266c12b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a025dc45e4a5546d6978eabff266c12b1">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a025dc45e4a5546d6978eabff266c12b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a157d5099b895f29470eff4316206fc32" id="r_a157d5099b895f29470eff4316206fc32"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a157d5099b895f29470eff4316206fc32">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a157d5099b895f29470eff4316206fc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3110fc4edf1005c761c3b081040d26d7" id="r_a3110fc4edf1005c761c3b081040d26d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3110fc4edf1005c761c3b081040d26d7">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3110fc4edf1005c761c3b081040d26d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d79e62a783fec8708f22083ddcca81" id="r_a94d79e62a783fec8708f22083ddcca81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94d79e62a783fec8708f22083ddcca81">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a94d79e62a783fec8708f22083ddcca81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace9d10a1069fd95ee90a791d2d5b737b" id="r_ace9d10a1069fd95ee90a791d2d5b737b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ace9d10a1069fd95ee90a791d2d5b737b">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ace9d10a1069fd95ee90a791d2d5b737b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa061b28911ba05f3edc749a7ac27e0a8" id="r_aa061b28911ba05f3edc749a7ac27e0a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa061b28911ba05f3edc749a7ac27e0a8">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:aa061b28911ba05f3edc749a7ac27e0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5274a3a985adb3bb82e268e9aabe40f" id="r_ad5274a3a985adb3bb82e268e9aabe40f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad5274a3a985adb3bb82e268e9aabe40f">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ad5274a3a985adb3bb82e268e9aabe40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b66567f552d46ee488183fe1863a5e7" id="r_a0b66567f552d46ee488183fe1863a5e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b66567f552d46ee488183fe1863a5e7">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b66567f552d46ee488183fe1863a5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb3dd76fcd859c6b44f33119b400c125" id="r_adb3dd76fcd859c6b44f33119b400c125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb3dd76fcd859c6b44f33119b400c125">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:adb3dd76fcd859c6b44f33119b400c125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af60d44a175884880bbcc0e94d3031bc9" id="r_af60d44a175884880bbcc0e94d3031bc9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af60d44a175884880bbcc0e94d3031bc9">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:af60d44a175884880bbcc0e94d3031bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac17c836a633d647fe5b613c8d653c5b4" id="r_ac17c836a633d647fe5b613c8d653c5b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac17c836a633d647fe5b613c8d653c5b4">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:ac17c836a633d647fe5b613c8d653c5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ece4b459b63e8dcd250e91b161e5070" id="r_a4ece4b459b63e8dcd250e91b161e5070"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ece4b459b63e8dcd250e91b161e5070">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a4ece4b459b63e8dcd250e91b161e5070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0c5563f05bdf11d2731be8d1935af93" id="r_aa0c5563f05bdf11d2731be8d1935af93"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0c5563f05bdf11d2731be8d1935af93">IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa0c5563f05bdf11d2731be8d1935af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97893123edb84bb7496b9c76d53f8bb1" id="r_a97893123edb84bb7496b9c76d53f8bb1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97893123edb84bb7496b9c76d53f8bb1">IO_QSPI_PROC1_INTE_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000228)</td></tr>
<tr class="separator:a97893123edb84bb7496b9c76d53f8bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297acb2e5821681e40a326234326a523" id="r_a297acb2e5821681e40a326234326a523"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a297acb2e5821681e40a326234326a523">IO_QSPI_PROC1_INTE_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a297acb2e5821681e40a326234326a523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdc8727f278e064e34d4650b6278abea" id="r_abdc8727f278e064e34d4650b6278abea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abdc8727f278e064e34d4650b6278abea">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:abdc8727f278e064e34d4650b6278abea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4635c9c15253fd4f3c3ed2993f730535" id="r_a4635c9c15253fd4f3c3ed2993f730535"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4635c9c15253fd4f3c3ed2993f730535">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a4635c9c15253fd4f3c3ed2993f730535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3822fc7340dc6f981d3ed9d52a8d7266" id="r_a3822fc7340dc6f981d3ed9d52a8d7266"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3822fc7340dc6f981d3ed9d52a8d7266">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a3822fc7340dc6f981d3ed9d52a8d7266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c5f512be5f3649c531bb26b02b999f" id="r_aa9c5f512be5f3649c531bb26b02b999f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9c5f512be5f3649c531bb26b02b999f">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:aa9c5f512be5f3649c531bb26b02b999f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21afdf74ef6b8d05d0d02095fae635e5" id="r_a21afdf74ef6b8d05d0d02095fae635e5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21afdf74ef6b8d05d0d02095fae635e5">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21afdf74ef6b8d05d0d02095fae635e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5eb663737036d6c2ce9c5c07b1e57e2e" id="r_a5eb663737036d6c2ce9c5c07b1e57e2e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5eb663737036d6c2ce9c5c07b1e57e2e">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5eb663737036d6c2ce9c5c07b1e57e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ab508dccbf2805596664bafd35b457" id="r_a25ab508dccbf2805596664bafd35b457"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a25ab508dccbf2805596664bafd35b457">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a25ab508dccbf2805596664bafd35b457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16963bb4db9ea91fe7e514b3d0e17676" id="r_a16963bb4db9ea91fe7e514b3d0e17676"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16963bb4db9ea91fe7e514b3d0e17676">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a16963bb4db9ea91fe7e514b3d0e17676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3b7c0b94e2e9f88b107989b474931e" id="r_a2d3b7c0b94e2e9f88b107989b474931e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d3b7c0b94e2e9f88b107989b474931e">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a2d3b7c0b94e2e9f88b107989b474931e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0e97943c2a9b0575ed1b80f93cce44d" id="r_ac0e97943c2a9b0575ed1b80f93cce44d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0e97943c2a9b0575ed1b80f93cce44d">IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0e97943c2a9b0575ed1b80f93cce44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d853d21c2e9672091a9fb7755b8307e" id="r_a1d853d21c2e9672091a9fb7755b8307e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d853d21c2e9672091a9fb7755b8307e">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1d853d21c2e9672091a9fb7755b8307e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0d7a7657c8633f7fffb0f791e50d66d" id="r_ac0d7a7657c8633f7fffb0f791e50d66d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0d7a7657c8633f7fffb0f791e50d66d">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:ac0d7a7657c8633f7fffb0f791e50d66d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47718b5ab84349c56f1da8933f975ceb" id="r_a47718b5ab84349c56f1da8933f975ceb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47718b5ab84349c56f1da8933f975ceb">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a47718b5ab84349c56f1da8933f975ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a791c96e14130d21619065493b784b416" id="r_a791c96e14130d21619065493b784b416"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a791c96e14130d21619065493b784b416">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a791c96e14130d21619065493b784b416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4ea36aee0b1ec06b2283384b7e8d03" id="r_a6b4ea36aee0b1ec06b2283384b7e8d03"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b4ea36aee0b1ec06b2283384b7e8d03">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6b4ea36aee0b1ec06b2283384b7e8d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fc8ef7aecf84f769584541c9ee4b2dd" id="r_a6fc8ef7aecf84f769584541c9ee4b2dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fc8ef7aecf84f769584541c9ee4b2dd">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6fc8ef7aecf84f769584541c9ee4b2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bfced93b5a54275ba811f422a687aa0" id="r_a5bfced93b5a54275ba811f422a687aa0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5bfced93b5a54275ba811f422a687aa0">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a5bfced93b5a54275ba811f422a687aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a201a7cee343bb9dbdb70c812e6842ea2" id="r_a201a7cee343bb9dbdb70c812e6842ea2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a201a7cee343bb9dbdb70c812e6842ea2">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a201a7cee343bb9dbdb70c812e6842ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855bcb9f2d16c77f4386e45e2194b912" id="r_a855bcb9f2d16c77f4386e45e2194b912"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a855bcb9f2d16c77f4386e45e2194b912">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a855bcb9f2d16c77f4386e45e2194b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea4dc9c18d8a18859f16021d1c2c700c" id="r_aea4dc9c18d8a18859f16021d1c2c700c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aea4dc9c18d8a18859f16021d1c2c700c">IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aea4dc9c18d8a18859f16021d1c2c700c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50c143fa55400f5f280b9f552d288b55" id="r_a50c143fa55400f5f280b9f552d288b55"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a50c143fa55400f5f280b9f552d288b55">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a50c143fa55400f5f280b9f552d288b55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3f2639be7e1db888a008fe6ef2d1b0" id="r_a5e3f2639be7e1db888a008fe6ef2d1b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5e3f2639be7e1db888a008fe6ef2d1b0">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a5e3f2639be7e1db888a008fe6ef2d1b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afb3680f732d0c117b0e8c8383a7828" id="r_a3afb3680f732d0c117b0e8c8383a7828"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3afb3680f732d0c117b0e8c8383a7828">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a3afb3680f732d0c117b0e8c8383a7828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9799f637b908a5a2627d5b5c566e9048" id="r_a9799f637b908a5a2627d5b5c566e9048"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9799f637b908a5a2627d5b5c566e9048">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a9799f637b908a5a2627d5b5c566e9048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab066ff12e7f4fe4b73f76b25202a68eb" id="r_ab066ff12e7f4fe4b73f76b25202a68eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab066ff12e7f4fe4b73f76b25202a68eb">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab066ff12e7f4fe4b73f76b25202a68eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f95b35f50347879b3bd56331d6a468" id="r_a68f95b35f50347879b3bd56331d6a468"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68f95b35f50347879b3bd56331d6a468">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a68f95b35f50347879b3bd56331d6a468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60710b4496fd31ef3b650c773553314b" id="r_a60710b4496fd31ef3b650c773553314b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a60710b4496fd31ef3b650c773553314b">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:a60710b4496fd31ef3b650c773553314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4d5a88736ea9c0dfbf5626d26f5f89" id="r_aee4d5a88736ea9c0dfbf5626d26f5f89"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee4d5a88736ea9c0dfbf5626d26f5f89">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:aee4d5a88736ea9c0dfbf5626d26f5f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a8432531f6bde85b31498c7ee494df" id="r_a80a8432531f6bde85b31498c7ee494df"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a80a8432531f6bde85b31498c7ee494df">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a80a8432531f6bde85b31498c7ee494df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a202fe32ad23ab0c7ae18ef71376484ba" id="r_a202fe32ad23ab0c7ae18ef71376484ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a202fe32ad23ab0c7ae18ef71376484ba">IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a202fe32ad23ab0c7ae18ef71376484ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0051f878ccb8fc1d09232509779fcfa" id="r_ae0051f878ccb8fc1d09232509779fcfa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae0051f878ccb8fc1d09232509779fcfa">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae0051f878ccb8fc1d09232509779fcfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af924dac098af151fc3f849c7cf600ad7" id="r_af924dac098af151fc3f849c7cf600ad7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af924dac098af151fc3f849c7cf600ad7">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af924dac098af151fc3f849c7cf600ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3b100d45814d8b7885a662a886bdc6e" id="r_ac3b100d45814d8b7885a662a886bdc6e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac3b100d45814d8b7885a662a886bdc6e">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ac3b100d45814d8b7885a662a886bdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a2c42db018e9a7cd4784bc9f8743897" id="r_a5a2c42db018e9a7cd4784bc9f8743897"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5a2c42db018e9a7cd4784bc9f8743897">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a5a2c42db018e9a7cd4784bc9f8743897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbfc6673fad8b184df0722212b8af031" id="r_abbfc6673fad8b184df0722212b8af031"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abbfc6673fad8b184df0722212b8af031">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abbfc6673fad8b184df0722212b8af031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a073a298d2ae96798d936cd9219db09d2" id="r_a073a298d2ae96798d936cd9219db09d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a073a298d2ae96798d936cd9219db09d2">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a073a298d2ae96798d936cd9219db09d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000523eca830387266e9decbc782c70d" id="r_a000523eca830387266e9decbc782c70d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a000523eca830387266e9decbc782c70d">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a000523eca830387266e9decbc782c70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67490c6a783308567ef50e072561a58" id="r_aa67490c6a783308567ef50e072561a58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa67490c6a783308567ef50e072561a58">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa67490c6a783308567ef50e072561a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6267616c06a04370808bd8db75cca6cd" id="r_a6267616c06a04370808bd8db75cca6cd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6267616c06a04370808bd8db75cca6cd">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a6267616c06a04370808bd8db75cca6cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0628dbbc6a697a840197a53d8b051402" id="r_a0628dbbc6a697a840197a53d8b051402"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0628dbbc6a697a840197a53d8b051402">IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0628dbbc6a697a840197a53d8b051402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa47ca465446c88af1b8fe2a424948a3e" id="r_aa47ca465446c88af1b8fe2a424948a3e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa47ca465446c88af1b8fe2a424948a3e">IO_QSPI_PROC1_INTF_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:aa47ca465446c88af1b8fe2a424948a3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b75ce7ce1a815b93b159c695a8f1b4" id="r_a81b75ce7ce1a815b93b159c695a8f1b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a81b75ce7ce1a815b93b159c695a8f1b4">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a81b75ce7ce1a815b93b159c695a8f1b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad642f360bc9d3c30b9e09a12996faaf7" id="r_ad642f360bc9d3c30b9e09a12996faaf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad642f360bc9d3c30b9e09a12996faaf7">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:ad642f360bc9d3c30b9e09a12996faaf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46bb775d3896fbee0195597a26307d00" id="r_a46bb775d3896fbee0195597a26307d00"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46bb775d3896fbee0195597a26307d00">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a46bb775d3896fbee0195597a26307d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c8d8779e3ac305f8b184dce9771ab80" id="r_a9c8d8779e3ac305f8b184dce9771ab80"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c8d8779e3ac305f8b184dce9771ab80">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a9c8d8779e3ac305f8b184dce9771ab80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58fbf3b7bfa4d37afd54b1ae5b2bde97" id="r_a58fbf3b7bfa4d37afd54b1ae5b2bde97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a58fbf3b7bfa4d37afd54b1ae5b2bde97">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a58fbf3b7bfa4d37afd54b1ae5b2bde97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f682305dd968de2bea9e5a99b6cc0a" id="r_a92f682305dd968de2bea9e5a99b6cc0a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92f682305dd968de2bea9e5a99b6cc0a">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a92f682305dd968de2bea9e5a99b6cc0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae2ef1245443e5706ad8ff94cdf3db6" id="r_afae2ef1245443e5706ad8ff94cdf3db6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afae2ef1245443e5706ad8ff94cdf3db6">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:afae2ef1245443e5706ad8ff94cdf3db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afee109f0832c5f807d9156fdf7d6bd22" id="r_afee109f0832c5f807d9156fdf7d6bd22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afee109f0832c5f807d9156fdf7d6bd22">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:afee109f0832c5f807d9156fdf7d6bd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af285cea981d1d59203f03e4325c5b812" id="r_af285cea981d1d59203f03e4325c5b812"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af285cea981d1d59203f03e4325c5b812">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:af285cea981d1d59203f03e4325c5b812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a565fdd40c96ad9e4dbdbf973c5c38165" id="r_a565fdd40c96ad9e4dbdbf973c5c38165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a565fdd40c96ad9e4dbdbf973c5c38165">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a565fdd40c96ad9e4dbdbf973c5c38165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe62811ebcdcdc1a6c74d1ec420740f" id="r_a6fe62811ebcdcdc1a6c74d1ec420740f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6fe62811ebcdcdc1a6c74d1ec420740f">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6fe62811ebcdcdc1a6c74d1ec420740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae117143f56792d5e5c597733b5abea1" id="r_aae117143f56792d5e5c597733b5abea1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae117143f56792d5e5c597733b5abea1">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:aae117143f56792d5e5c597733b5abea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9b17c4598371c28c784cdcb3af13f3f" id="r_ad9b17c4598371c28c784cdcb3af13f3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9b17c4598371c28c784cdcb3af13f3f">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad9b17c4598371c28c784cdcb3af13f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb43d2cde2afb76ee4dcd17c72f3b62c" id="r_acb43d2cde2afb76ee4dcd17c72f3b62c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acb43d2cde2afb76ee4dcd17c72f3b62c">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:acb43d2cde2afb76ee4dcd17c72f3b62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa88d2703f3b09896bc8bdd49c4b475c7" id="r_aa88d2703f3b09896bc8bdd49c4b475c7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa88d2703f3b09896bc8bdd49c4b475c7">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa88d2703f3b09896bc8bdd49c4b475c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2df76cab7f53f688507231124d915240" id="r_a2df76cab7f53f688507231124d915240"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2df76cab7f53f688507231124d915240">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2df76cab7f53f688507231124d915240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaca68534f5b4ffe235515c75ca74f968" id="r_aaca68534f5b4ffe235515c75ca74f968"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaca68534f5b4ffe235515c75ca74f968">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:aaca68534f5b4ffe235515c75ca74f968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb6b31eb3cacc00d39ec4dc6e86bc766" id="r_aeb6b31eb3cacc00d39ec4dc6e86bc766"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb6b31eb3cacc00d39ec4dc6e86bc766">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aeb6b31eb3cacc00d39ec4dc6e86bc766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32a018eb523f33f2bb784e179222bdf" id="r_aa32a018eb523f33f2bb784e179222bdf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa32a018eb523f33f2bb784e179222bdf">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:aa32a018eb523f33f2bb784e179222bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6f4b76bc5f32f2cc5fc63f9d3c5cdde" id="r_aa6f4b76bc5f32f2cc5fc63f9d3c5cdde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6f4b76bc5f32f2cc5fc63f9d3c5cdde">IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6f4b76bc5f32f2cc5fc63f9d3c5cdde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4660bb524ea970738cada91b28972ed" id="r_aa4660bb524ea970738cada91b28972ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa4660bb524ea970738cada91b28972ed">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa4660bb524ea970738cada91b28972ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0193f0b10b87ff24f9b3684303d1ade4" id="r_a0193f0b10b87ff24f9b3684303d1ade4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0193f0b10b87ff24f9b3684303d1ade4">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a0193f0b10b87ff24f9b3684303d1ade4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae33e9f910a91c28800181069fa594f3d" id="r_ae33e9f910a91c28800181069fa594f3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae33e9f910a91c28800181069fa594f3d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ae33e9f910a91c28800181069fa594f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a674685787f5dc2f62cf7b4ca3320ce22" id="r_a674685787f5dc2f62cf7b4ca3320ce22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a674685787f5dc2f62cf7b4ca3320ce22">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:a674685787f5dc2f62cf7b4ca3320ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b426a2bb712c4faf3fe1611513a99a" id="r_aa6b426a2bb712c4faf3fe1611513a99a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa6b426a2bb712c4faf3fe1611513a99a">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa6b426a2bb712c4faf3fe1611513a99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89fe4eaa6d68968a52f4c576a002c8dd" id="r_a89fe4eaa6d68968a52f4c576a002c8dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89fe4eaa6d68968a52f4c576a002c8dd">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a89fe4eaa6d68968a52f4c576a002c8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd505f3d98ed08d9b451ab953cf1f1af" id="r_afd505f3d98ed08d9b451ab953cf1f1af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afd505f3d98ed08d9b451ab953cf1f1af">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:afd505f3d98ed08d9b451ab953cf1f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c14f43e2c8526cb927a7f6d09b819" id="r_afb8c14f43e2c8526cb927a7f6d09b819"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb8c14f43e2c8526cb927a7f6d09b819">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:afb8c14f43e2c8526cb927a7f6d09b819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29722bf21f54617ecb9b3f0d2be29336" id="r_a29722bf21f54617ecb9b3f0d2be29336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29722bf21f54617ecb9b3f0d2be29336">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a29722bf21f54617ecb9b3f0d2be29336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e766854cbe2b3febeacc4aa542d8be3" id="r_a6e766854cbe2b3febeacc4aa542d8be3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6e766854cbe2b3febeacc4aa542d8be3">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6e766854cbe2b3febeacc4aa542d8be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0e0698aa0d34f9b53bf97c328e3691" id="r_a7f0e0698aa0d34f9b53bf97c328e3691"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f0e0698aa0d34f9b53bf97c328e3691">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a7f0e0698aa0d34f9b53bf97c328e3691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1bae616efff0cd822f683c2c8f6fa6" id="r_a2b1bae616efff0cd822f683c2c8f6fa6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2b1bae616efff0cd822f683c2c8f6fa6">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a2b1bae616efff0cd822f683c2c8f6fa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d43859a6bee63928cbb172b0c22011" id="r_a34d43859a6bee63928cbb172b0c22011"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34d43859a6bee63928cbb172b0c22011">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a34d43859a6bee63928cbb172b0c22011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033296fdaf8146564b58d57b96520d2d" id="r_a033296fdaf8146564b58d57b96520d2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a033296fdaf8146564b58d57b96520d2d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a033296fdaf8146564b58d57b96520d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72450ae2242ecb5f4ceb9940432fd0c" id="r_ab72450ae2242ecb5f4ceb9940432fd0c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab72450ae2242ecb5f4ceb9940432fd0c">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab72450ae2242ecb5f4ceb9940432fd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a900df2c2c017350a1f8a271df1714390" id="r_a900df2c2c017350a1f8a271df1714390"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a900df2c2c017350a1f8a271df1714390">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a900df2c2c017350a1f8a271df1714390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c38ee5e3374123341211ff4f5ff682" id="r_af9c38ee5e3374123341211ff4f5ff682"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9c38ee5e3374123341211ff4f5ff682">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:af9c38ee5e3374123341211ff4f5ff682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27649c7a90b8ba6b2d86d495176da519" id="r_a27649c7a90b8ba6b2d86d495176da519"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a27649c7a90b8ba6b2d86d495176da519">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a27649c7a90b8ba6b2d86d495176da519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f3e379a6a62138c6052e1eec4a4c22" id="r_a70f3e379a6a62138c6052e1eec4a4c22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70f3e379a6a62138c6052e1eec4a4c22">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a70f3e379a6a62138c6052e1eec4a4c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bc2e745004fcdb385584ead9361ce81" id="r_a6bc2e745004fcdb385584ead9361ce81"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6bc2e745004fcdb385584ead9361ce81">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6bc2e745004fcdb385584ead9361ce81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52f736466c318d1619de32b5a6bb5f8d" id="r_a52f736466c318d1619de32b5a6bb5f8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a52f736466c318d1619de32b5a6bb5f8d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a52f736466c318d1619de32b5a6bb5f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee681446699476179b7e11deab154aa" id="r_a3ee681446699476179b7e11deab154aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ee681446699476179b7e11deab154aa">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a3ee681446699476179b7e11deab154aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55baed706c8dafe97e1363d6fc19a009" id="r_a55baed706c8dafe97e1363d6fc19a009"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a55baed706c8dafe97e1363d6fc19a009">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a55baed706c8dafe97e1363d6fc19a009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d3ef4ce6d5b78821b48f41b6a8818e0" id="r_a9d3ef4ce6d5b78821b48f41b6a8818e0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d3ef4ce6d5b78821b48f41b6a8818e0">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a9d3ef4ce6d5b78821b48f41b6a8818e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cb3ba0e2ad6add0d5c931c88e68af07" id="r_a6cb3ba0e2ad6add0d5c931c88e68af07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6cb3ba0e2ad6add0d5c931c88e68af07">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6cb3ba0e2ad6add0d5c931c88e68af07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b674f4bada9a0f20620c412ceb413f" id="r_a01b674f4bada9a0f20620c412ceb413f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01b674f4bada9a0f20620c412ceb413f">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a01b674f4bada9a0f20620c412ceb413f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57e293a636b2b5d1e6f61d3520a3b485" id="r_a57e293a636b2b5d1e6f61d3520a3b485"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57e293a636b2b5d1e6f61d3520a3b485">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a57e293a636b2b5d1e6f61d3520a3b485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb67ff47b1fee3cb99e3c1f290986f36" id="r_aeb67ff47b1fee3cb99e3c1f290986f36"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb67ff47b1fee3cb99e3c1f290986f36">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aeb67ff47b1fee3cb99e3c1f290986f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b93937956ce655f079133a8bd301ed8" id="r_a8b93937956ce655f079133a8bd301ed8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8b93937956ce655f079133a8bd301ed8">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a8b93937956ce655f079133a8bd301ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefeb7daa89e103cd5f0dfff3c6c20491" id="r_aefeb7daa89e103cd5f0dfff3c6c20491"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefeb7daa89e103cd5f0dfff3c6c20491">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aefeb7daa89e103cd5f0dfff3c6c20491"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a2e2721cf3f59c74c610df8f3e6e3" id="r_a595a2e2721cf3f59c74c610df8f3e6e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a595a2e2721cf3f59c74c610df8f3e6e3">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a595a2e2721cf3f59c74c610df8f3e6e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7803587b14436e53a642d96de93bfb41" id="r_a7803587b14436e53a642d96de93bfb41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7803587b14436e53a642d96de93bfb41">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a7803587b14436e53a642d96de93bfb41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4619cf6eeb71c8859bce28c4888d0ed" id="r_ac4619cf6eeb71c8859bce28c4888d0ed"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4619cf6eeb71c8859bce28c4888d0ed">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:ac4619cf6eeb71c8859bce28c4888d0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe538588d63e0365739ee0a28799bd56" id="r_afe538588d63e0365739ee0a28799bd56"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe538588d63e0365739ee0a28799bd56">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:afe538588d63e0365739ee0a28799bd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2b29fccf4b8caf6e784c35703e6345" id="r_a1a2b29fccf4b8caf6e784c35703e6345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1a2b29fccf4b8caf6e784c35703e6345">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1a2b29fccf4b8caf6e784c35703e6345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5371e9c30486690e0c8e997362e7e00f" id="r_a5371e9c30486690e0c8e997362e7e00f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5371e9c30486690e0c8e997362e7e00f">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5371e9c30486690e0c8e997362e7e00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab87e38023ae30a2db08288e469035e3f" id="r_ab87e38023ae30a2db08288e469035e3f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab87e38023ae30a2db08288e469035e3f">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:ab87e38023ae30a2db08288e469035e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6f509df38f1e9cec6da7adfd2cd226" id="r_a7f6f509df38f1e9cec6da7adfd2cd226"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f6f509df38f1e9cec6da7adfd2cd226">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a7f6f509df38f1e9cec6da7adfd2cd226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c5d8a2582be526b1e652b78e23b938" id="r_a43c5d8a2582be526b1e652b78e23b938"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43c5d8a2582be526b1e652b78e23b938">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a43c5d8a2582be526b1e652b78e23b938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9e63391df95649b976e97a7627c742b" id="r_af9e63391df95649b976e97a7627c742b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af9e63391df95649b976e97a7627c742b">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af9e63391df95649b976e97a7627c742b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39072bc17c5b06d3a45a161818f04a96" id="r_a39072bc17c5b06d3a45a161818f04a96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a39072bc17c5b06d3a45a161818f04a96">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a39072bc17c5b06d3a45a161818f04a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66b0ad66c74be7a9f6f23f33205ddfb" id="r_ad66b0ad66c74be7a9f6f23f33205ddfb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad66b0ad66c74be7a9f6f23f33205ddfb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:ad66b0ad66c74be7a9f6f23f33205ddfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed48fba5c0d264d234fcc10c3049a336" id="r_aed48fba5c0d264d234fcc10c3049a336"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed48fba5c0d264d234fcc10c3049a336">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:aed48fba5c0d264d234fcc10c3049a336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a639c8d7eb72128371801714de498f065" id="r_a639c8d7eb72128371801714de498f065"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a639c8d7eb72128371801714de498f065">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a639c8d7eb72128371801714de498f065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82aa2bb897fedff09ec69f8fb4664cdd" id="r_a82aa2bb897fedff09ec69f8fb4664cdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82aa2bb897fedff09ec69f8fb4664cdd">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82aa2bb897fedff09ec69f8fb4664cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d47172293e39355a37fb781b4248b82" id="r_a9d47172293e39355a37fb781b4248b82"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d47172293e39355a37fb781b4248b82">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d47172293e39355a37fb781b4248b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69d7738a1e5854248b335872ca11531e" id="r_a69d7738a1e5854248b335872ca11531e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69d7738a1e5854248b335872ca11531e">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a69d7738a1e5854248b335872ca11531e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01060ff2e31d42ae613c3c082f4a88bb" id="r_a01060ff2e31d42ae613c3c082f4a88bb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a01060ff2e31d42ae613c3c082f4a88bb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a01060ff2e31d42ae613c3c082f4a88bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12024a34af263b49a36c36bc5da835fa" id="r_a12024a34af263b49a36c36bc5da835fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a12024a34af263b49a36c36bc5da835fa">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a12024a34af263b49a36c36bc5da835fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1859a954a4a142536d85666086b7878" id="r_ac1859a954a4a142536d85666086b7878"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac1859a954a4a142536d85666086b7878">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac1859a954a4a142536d85666086b7878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8fa1c23cd405fce6474d037d50c671" id="r_a5c8fa1c23cd405fce6474d037d50c671"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5c8fa1c23cd405fce6474d037d50c671">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5c8fa1c23cd405fce6474d037d50c671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0739d3cb11e438d42fe214e749158210" id="r_a0739d3cb11e438d42fe214e749158210"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0739d3cb11e438d42fe214e749158210">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:a0739d3cb11e438d42fe214e749158210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ee2710783731f617c45d18de66d94a" id="r_a47ee2710783731f617c45d18de66d94a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a47ee2710783731f617c45d18de66d94a">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a47ee2710783731f617c45d18de66d94a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1740ac78e036a0fe37453cd375ae1c40" id="r_a1740ac78e036a0fe37453cd375ae1c40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1740ac78e036a0fe37453cd375ae1c40">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a1740ac78e036a0fe37453cd375ae1c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e4ab5b7c3ec53ad8e20a5b036a7ad8" id="r_a92e4ab5b7c3ec53ad8e20a5b036a7ad8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92e4ab5b7c3ec53ad8e20a5b036a7ad8">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92e4ab5b7c3ec53ad8e20a5b036a7ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acea6ed56b1c9b66c6cf584e4ceef0791" id="r_acea6ed56b1c9b66c6cf584e4ceef0791"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acea6ed56b1c9b66c6cf584e4ceef0791">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acea6ed56b1c9b66c6cf584e4ceef0791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f179f080def9527f9a491bffb7df96" id="r_a85f179f080def9527f9a491bffb7df96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85f179f080def9527f9a491bffb7df96">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:a85f179f080def9527f9a491bffb7df96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5196560be358b834ec592f62d6e42955" id="r_a5196560be358b834ec592f62d6e42955"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5196560be358b834ec592f62d6e42955">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a5196560be358b834ec592f62d6e42955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f142629cb7bd915b4b0a6859cc51a88" id="r_a5f142629cb7bd915b4b0a6859cc51a88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5f142629cb7bd915b4b0a6859cc51a88">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a5f142629cb7bd915b4b0a6859cc51a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00db494884e1d3e2b5c17e11de4c1abc" id="r_a00db494884e1d3e2b5c17e11de4c1abc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00db494884e1d3e2b5c17e11de4c1abc">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a00db494884e1d3e2b5c17e11de4c1abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16c897337e97e93236ec5580e72c0209" id="r_a16c897337e97e93236ec5580e72c0209"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16c897337e97e93236ec5580e72c0209">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a16c897337e97e93236ec5580e72c0209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4851ad78be3dfcc7955853cc829afd9" id="r_ae4851ad78be3dfcc7955853cc829afd9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4851ad78be3dfcc7955853cc829afd9">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:ae4851ad78be3dfcc7955853cc829afd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4da188d06ed7f7aababce25f1a81783" id="r_af4da188d06ed7f7aababce25f1a81783"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af4da188d06ed7f7aababce25f1a81783">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af4da188d06ed7f7aababce25f1a81783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda810c7ca00e4ec3ac3a6990a85da04" id="r_acda810c7ca00e4ec3ac3a6990a85da04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acda810c7ca00e4ec3ac3a6990a85da04">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:acda810c7ca00e4ec3ac3a6990a85da04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68bff87c21d4690b6ac9e4c7b93fc0b8" id="r_a68bff87c21d4690b6ac9e4c7b93fc0b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a68bff87c21d4690b6ac9e4c7b93fc0b8">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a68bff87c21d4690b6ac9e4c7b93fc0b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35e8ba59eb94f07a885b1332b8491a4a" id="r_a35e8ba59eb94f07a885b1332b8491a4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a35e8ba59eb94f07a885b1332b8491a4a">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a35e8ba59eb94f07a885b1332b8491a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4103bd67ee87e39507059f2c065c613" id="r_ad4103bd67ee87e39507059f2c065c613"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4103bd67ee87e39507059f2c065c613">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:ad4103bd67ee87e39507059f2c065c613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e6c69bd16fae9b9646357e98a60a16" id="r_a59e6c69bd16fae9b9646357e98a60a16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59e6c69bd16fae9b9646357e98a60a16">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a59e6c69bd16fae9b9646357e98a60a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9dc3ec2a3908b9927f6a0efca39b4ac" id="r_aa9dc3ec2a3908b9927f6a0efca39b4ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9dc3ec2a3908b9927f6a0efca39b4ac">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:aa9dc3ec2a3908b9927f6a0efca39b4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f5edfa6a1c185105067c516d9961fb" id="r_a29f5edfa6a1c185105067c516d9961fb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a29f5edfa6a1c185105067c516d9961fb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a29f5edfa6a1c185105067c516d9961fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f13c09df5d38dd4983a4f311f3b6596" id="r_a2f13c09df5d38dd4983a4f311f3b6596"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f13c09df5d38dd4983a4f311f3b6596">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2f13c09df5d38dd4983a4f311f3b6596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648bd85e9358232f77fbcf640717f2f3" id="r_a648bd85e9358232f77fbcf640717f2f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a648bd85e9358232f77fbcf640717f2f3">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a648bd85e9358232f77fbcf640717f2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1d5634673c975c381ae2e35aaf98609" id="r_ad1d5634673c975c381ae2e35aaf98609"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1d5634673c975c381ae2e35aaf98609">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ad1d5634673c975c381ae2e35aaf98609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a054ba4200c6bddba93fab99d9291f4c3" id="r_a054ba4200c6bddba93fab99d9291f4c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a054ba4200c6bddba93fab99d9291f4c3">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a054ba4200c6bddba93fab99d9291f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a454f158da7256727867eb7c3d8c68a" id="r_a0a454f158da7256727867eb7c3d8c68a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0a454f158da7256727867eb7c3d8c68a">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0a454f158da7256727867eb7c3d8c68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19525407a8f39e1fe452e47350246974" id="r_a19525407a8f39e1fe452e47350246974"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19525407a8f39e1fe452e47350246974">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a19525407a8f39e1fe452e47350246974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1142a4e87399a4bb66f0e884f31510d" id="r_aa1142a4e87399a4bb66f0e884f31510d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa1142a4e87399a4bb66f0e884f31510d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:aa1142a4e87399a4bb66f0e884f31510d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b7e68f42252981946abb8bc85a99c8" id="r_a40b7e68f42252981946abb8bc85a99c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40b7e68f42252981946abb8bc85a99c8">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a40b7e68f42252981946abb8bc85a99c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab09f258539131456c32b64099391e489" id="r_ab09f258539131456c32b64099391e489"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab09f258539131456c32b64099391e489">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:ab09f258539131456c32b64099391e489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d8bba9c20545e009dd7086a2a187bf" id="r_aa0d8bba9c20545e009dd7086a2a187bf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa0d8bba9c20545e009dd7086a2a187bf">IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa0d8bba9c20545e009dd7086a2a187bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ce971945863c874257f208ca271e5d" id="r_ab6ce971945863c874257f208ca271e5d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6ce971945863c874257f208ca271e5d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ab6ce971945863c874257f208ca271e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc8989bfc59b329d7d4983749b3960b" id="r_a3dc8989bfc59b329d7d4983749b3960b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3dc8989bfc59b329d7d4983749b3960b">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a3dc8989bfc59b329d7d4983749b3960b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd06a1bd813b0145ae688ca660a05c67" id="r_abd06a1bd813b0145ae688ca660a05c67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd06a1bd813b0145ae688ca660a05c67">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:abd06a1bd813b0145ae688ca660a05c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8276a51faed04bc8c3d583253954ac4e" id="r_a8276a51faed04bc8c3d583253954ac4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8276a51faed04bc8c3d583253954ac4e">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a8276a51faed04bc8c3d583253954ac4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a123cec83eb6b437408d4e1eab41bc" id="r_a57a123cec83eb6b437408d4e1eab41bc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a57a123cec83eb6b437408d4e1eab41bc">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a57a123cec83eb6b437408d4e1eab41bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b6e77855d115bfe2c89685addd8219" id="r_af0b6e77855d115bfe2c89685addd8219"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af0b6e77855d115bfe2c89685addd8219">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:af0b6e77855d115bfe2c89685addd8219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8fbbc2070e2436166a53dc83d5a5b9" id="r_acf8fbbc2070e2436166a53dc83d5a5b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acf8fbbc2070e2436166a53dc83d5a5b9">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:acf8fbbc2070e2436166a53dc83d5a5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210142cf31720db7e3272b882221e5dc" id="r_a210142cf31720db7e3272b882221e5dc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a210142cf31720db7e3272b882221e5dc">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a210142cf31720db7e3272b882221e5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11e3a97aca77c1d4f4792a8c34b81e6d" id="r_a11e3a97aca77c1d4f4792a8c34b81e6d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11e3a97aca77c1d4f4792a8c34b81e6d">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a11e3a97aca77c1d4f4792a8c34b81e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfcd7639c653e1c96914f1e83fca627c" id="r_adfcd7639c653e1c96914f1e83fca627c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfcd7639c653e1c96914f1e83fca627c">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:adfcd7639c653e1c96914f1e83fca627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd9e4e5bea296799a4b8096290370925" id="r_acd9e4e5bea296799a4b8096290370925"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd9e4e5bea296799a4b8096290370925">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd9e4e5bea296799a4b8096290370925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e466c121a8d4d42cb5546ff3b135377" id="r_a0e466c121a8d4d42cb5546ff3b135377"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0e466c121a8d4d42cb5546ff3b135377">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a0e466c121a8d4d42cb5546ff3b135377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3944e620d55eb88d3e99c3a9dea5b5cb" id="r_a3944e620d55eb88d3e99c3a9dea5b5cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3944e620d55eb88d3e99c3a9dea5b5cb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a3944e620d55eb88d3e99c3a9dea5b5cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a389cd9c1c0291df7d5dd37bc177d2dbb" id="r_a389cd9c1c0291df7d5dd37bc177d2dbb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a389cd9c1c0291df7d5dd37bc177d2dbb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a389cd9c1c0291df7d5dd37bc177d2dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a030e5ecf3442809e90480de61167eb7e" id="r_a030e5ecf3442809e90480de61167eb7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a030e5ecf3442809e90480de61167eb7e">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a030e5ecf3442809e90480de61167eb7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b107527d9668f97d48db1259d6527b4" id="r_a4b107527d9668f97d48db1259d6527b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b107527d9668f97d48db1259d6527b4">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a4b107527d9668f97d48db1259d6527b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b61e00a7c5f87818031882eeba4cfc" id="r_a17b61e00a7c5f87818031882eeba4cfc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17b61e00a7c5f87818031882eeba4cfc">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a17b61e00a7c5f87818031882eeba4cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a414f7f23f5576f22e95fa16bcf284b57" id="r_a414f7f23f5576f22e95fa16bcf284b57"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a414f7f23f5576f22e95fa16bcf284b57">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a414f7f23f5576f22e95fa16bcf284b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e7f4cd5aad245b2594ff35ec3ec15cb" id="r_a8e7f4cd5aad245b2594ff35ec3ec15cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e7f4cd5aad245b2594ff35ec3ec15cb">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a8e7f4cd5aad245b2594ff35ec3ec15cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0568927ab9a40d91713fb1a31e31af21" id="r_a0568927ab9a40d91713fb1a31e31af21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0568927ab9a40d91713fb1a31e31af21">IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0568927ab9a40d91713fb1a31e31af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b8ff2c9242f67ed8376e10c08b45641" id="r_a1b8ff2c9242f67ed8376e10c08b45641"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b8ff2c9242f67ed8376e10c08b45641">IO_QSPI_PROC1_INTF_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000022c)</td></tr>
<tr class="separator:a1b8ff2c9242f67ed8376e10c08b45641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93294541c14de7107048ed926e80f62c" id="r_a93294541c14de7107048ed926e80f62c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93294541c14de7107048ed926e80f62c">IO_QSPI_PROC1_INTF_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a93294541c14de7107048ed926e80f62c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf20eebcf20a26ae5a47c62207453a6" id="r_acaf20eebcf20a26ae5a47c62207453a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acaf20eebcf20a26ae5a47c62207453a6">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acaf20eebcf20a26ae5a47c62207453a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e75a91d8419241f0181bf1da55b4b5e" id="r_a8e75a91d8419241f0181bf1da55b4b5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e75a91d8419241f0181bf1da55b4b5e">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:a8e75a91d8419241f0181bf1da55b4b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a650ddb8231b7a1e8f678ac87118a1e04" id="r_a650ddb8231b7a1e8f678ac87118a1e04"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a650ddb8231b7a1e8f678ac87118a1e04">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a650ddb8231b7a1e8f678ac87118a1e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e08f786534081144bb869fb0b5ee01a" id="r_a7e08f786534081144bb869fb0b5ee01a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e08f786534081144bb869fb0b5ee01a">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a7e08f786534081144bb869fb0b5ee01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec84bbf78dae9ba173a37c3e944162b" id="r_aeec84bbf78dae9ba173a37c3e944162b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeec84bbf78dae9ba173a37c3e944162b">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aeec84bbf78dae9ba173a37c3e944162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6a205dd6485ec529fb910cc472d0fd" id="r_acd6a205dd6485ec529fb910cc472d0fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acd6a205dd6485ec529fb910cc472d0fd">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:acd6a205dd6485ec529fb910cc472d0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ecfcc77e8d83d9f3dc94ed7e2074c41" id="r_a0ecfcc77e8d83d9f3dc94ed7e2074c41"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ecfcc77e8d83d9f3dc94ed7e2074c41">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a0ecfcc77e8d83d9f3dc94ed7e2074c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f8778ec29be0f1ed931ed67bc14591" id="r_a41f8778ec29be0f1ed931ed67bc14591"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41f8778ec29be0f1ed931ed67bc14591">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a41f8778ec29be0f1ed931ed67bc14591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc39d97ff95e176f0b9c2fbe81d9e8e" id="r_a8bc39d97ff95e176f0b9c2fbe81d9e8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8bc39d97ff95e176f0b9c2fbe81d9e8e">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a8bc39d97ff95e176f0b9c2fbe81d9e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3894c472027268df26b53670c857a659" id="r_a3894c472027268df26b53670c857a659"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3894c472027268df26b53670c857a659">IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3894c472027268df26b53670c857a659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37328255acfaeddde86db5410957860b" id="r_a37328255acfaeddde86db5410957860b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a37328255acfaeddde86db5410957860b">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a37328255acfaeddde86db5410957860b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e80773929811e3099a4b021b33b8a0e" id="r_a4e80773929811e3099a4b021b33b8a0e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4e80773929811e3099a4b021b33b8a0e">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a4e80773929811e3099a4b021b33b8a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8713085c47755a70e211359a2e92af" id="r_a6f8713085c47755a70e211359a2e92af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6f8713085c47755a70e211359a2e92af">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a6f8713085c47755a70e211359a2e92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46187c8f191765cfdbfa67e8b47cc11b" id="r_a46187c8f191765cfdbfa67e8b47cc11b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a46187c8f191765cfdbfa67e8b47cc11b">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a46187c8f191765cfdbfa67e8b47cc11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b80c12142408f91aaea36ecd564304" id="r_ac7b80c12142408f91aaea36ecd564304"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac7b80c12142408f91aaea36ecd564304">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac7b80c12142408f91aaea36ecd564304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5465943b5f189ab9a6bea1112ede9219" id="r_a5465943b5f189ab9a6bea1112ede9219"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5465943b5f189ab9a6bea1112ede9219">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a5465943b5f189ab9a6bea1112ede9219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f872423f0f6f3f447fe171e3dcfdab" id="r_a90f872423f0f6f3f447fe171e3dcfdab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90f872423f0f6f3f447fe171e3dcfdab">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:a90f872423f0f6f3f447fe171e3dcfdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f661a483cef635b583f81127e61e7d" id="r_ae4f661a483cef635b583f81127e61e7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae4f661a483cef635b583f81127e61e7d">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ae4f661a483cef635b583f81127e61e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3325fcfe78856dbd6923976faafe9dd4" id="r_a3325fcfe78856dbd6923976faafe9dd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3325fcfe78856dbd6923976faafe9dd4">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a3325fcfe78856dbd6923976faafe9dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a436555dd0153b6f7b4d6f5182309f768" id="r_a436555dd0153b6f7b4d6f5182309f768"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a436555dd0153b6f7b4d6f5182309f768">IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a436555dd0153b6f7b4d6f5182309f768"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6833d3f9638889b98013dac7ad1a28b4" id="r_a6833d3f9638889b98013dac7ad1a28b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6833d3f9638889b98013dac7ad1a28b4">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a6833d3f9638889b98013dac7ad1a28b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb726ab034b24d6a752de5022416fee3" id="r_adb726ab034b24d6a752de5022416fee3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb726ab034b24d6a752de5022416fee3">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:adb726ab034b24d6a752de5022416fee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc77c5569cf6ae7817743b3597615203" id="r_abc77c5569cf6ae7817743b3597615203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abc77c5569cf6ae7817743b3597615203">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:abc77c5569cf6ae7817743b3597615203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1690f22330292655ea97f52b45b36225" id="r_a1690f22330292655ea97f52b45b36225"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1690f22330292655ea97f52b45b36225">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a1690f22330292655ea97f52b45b36225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31be26537bdf4bfe4e9761a6e61c68c5" id="r_a31be26537bdf4bfe4e9761a6e61c68c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a31be26537bdf4bfe4e9761a6e61c68c5">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a31be26537bdf4bfe4e9761a6e61c68c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac856a366f77d34f1864985101e8bd50e" id="r_ac856a366f77d34f1864985101e8bd50e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac856a366f77d34f1864985101e8bd50e">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ac856a366f77d34f1864985101e8bd50e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb76f138fbd5dfbc640930b1881f1730" id="r_adb76f138fbd5dfbc640930b1881f1730"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb76f138fbd5dfbc640930b1881f1730">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:adb76f138fbd5dfbc640930b1881f1730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fed9b57d770aefb5fc1942e523512a6" id="r_a4fed9b57d770aefb5fc1942e523512a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4fed9b57d770aefb5fc1942e523512a6">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a4fed9b57d770aefb5fc1942e523512a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450bde6e981178950428be0d5850f88d" id="r_a450bde6e981178950428be0d5850f88d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a450bde6e981178950428be0d5850f88d">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a450bde6e981178950428be0d5850f88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5767fd402e874f5c8e299523869675af" id="r_a5767fd402e874f5c8e299523869675af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5767fd402e874f5c8e299523869675af">IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5767fd402e874f5c8e299523869675af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d0ded9aa13f2b311c45e7b17f750b4a" id="r_a9d0ded9aa13f2b311c45e7b17f750b4a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9d0ded9aa13f2b311c45e7b17f750b4a">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a9d0ded9aa13f2b311c45e7b17f750b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bca752ab4c88ac36bfcb2996058daf7" id="r_a3bca752ab4c88ac36bfcb2996058daf7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3bca752ab4c88ac36bfcb2996058daf7">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:a3bca752ab4c88ac36bfcb2996058daf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e3cd234462b4a95a2c53a77ba143917" id="r_a7e3cd234462b4a95a2c53a77ba143917"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e3cd234462b4a95a2c53a77ba143917">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a7e3cd234462b4a95a2c53a77ba143917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78b302ec2f9f860d792ca3744a33973" id="r_ad78b302ec2f9f860d792ca3744a33973"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78b302ec2f9f860d792ca3744a33973">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:ad78b302ec2f9f860d792ca3744a33973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab86817d42ab8dac281ea85222a149387" id="r_ab86817d42ab8dac281ea85222a149387"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab86817d42ab8dac281ea85222a149387">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ab86817d42ab8dac281ea85222a149387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa73aa61ce8a496a6b407bf920f3b6b1d" id="r_aa73aa61ce8a496a6b407bf920f3b6b1d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa73aa61ce8a496a6b407bf920f3b6b1d">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa73aa61ce8a496a6b407bf920f3b6b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3aafaab281d12dd273d2b7f4184aa9" id="r_a0c3aafaab281d12dd273d2b7f4184aa9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0c3aafaab281d12dd273d2b7f4184aa9">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a0c3aafaab281d12dd273d2b7f4184aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6de40cdedd5041fa4bba9b48c1d7448" id="r_ac6de40cdedd5041fa4bba9b48c1d7448"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac6de40cdedd5041fa4bba9b48c1d7448">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:ac6de40cdedd5041fa4bba9b48c1d7448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3055ef2874b8ff431dfcc07bc0a131fd" id="r_a3055ef2874b8ff431dfcc07bc0a131fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3055ef2874b8ff431dfcc07bc0a131fd">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a3055ef2874b8ff431dfcc07bc0a131fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020be24dee4e4b73ab6b617141a7a43c" id="r_a020be24dee4e4b73ab6b617141a7a43c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a020be24dee4e4b73ab6b617141a7a43c">IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a020be24dee4e4b73ab6b617141a7a43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af483a017a7333f511e3c0c18b0951ae9" id="r_af483a017a7333f511e3c0c18b0951ae9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af483a017a7333f511e3c0c18b0951ae9">IO_QSPI_PROC1_INTS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td></tr>
<tr class="separator:af483a017a7333f511e3c0c18b0951ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176730f174f78f0804d549baf40f3ece" id="r_a176730f174f78f0804d549baf40f3ece"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a176730f174f78f0804d549baf40f3ece">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a176730f174f78f0804d549baf40f3ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0007d72a44c9d3f8ca1852b162bbb125" id="r_a0007d72a44c9d3f8ca1852b162bbb125"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0007d72a44c9d3f8ca1852b162bbb125">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td></tr>
<tr class="separator:a0007d72a44c9d3f8ca1852b162bbb125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40189f3e6cc1f09b54df6373128fcfd" id="r_af40189f3e6cc1f09b54df6373128fcfd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af40189f3e6cc1f09b54df6373128fcfd">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:af40189f3e6cc1f09b54df6373128fcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95f44aece54c813c4f38ef488c3d94a0" id="r_a95f44aece54c813c4f38ef488c3d94a0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a95f44aece54c813c4f38ef488c3d94a0">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td></tr>
<tr class="separator:a95f44aece54c813c4f38ef488c3d94a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a118313329eea0235f3bcc834a5918492" id="r_a118313329eea0235f3bcc834a5918492"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a118313329eea0235f3bcc834a5918492">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a118313329eea0235f3bcc834a5918492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac404b3a89b365b9b0fd2cbd2410937ce" id="r_ac404b3a89b365b9b0fd2cbd2410937ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac404b3a89b365b9b0fd2cbd2410937ce">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ac404b3a89b365b9b0fd2cbd2410937ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c914c15c210b3ce485c9ac224542e10" id="r_a7c914c15c210b3ce485c9ac224542e10"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7c914c15c210b3ce485c9ac224542e10">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td></tr>
<tr class="separator:a7c914c15c210b3ce485c9ac224542e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17e8f2f5ced46483ee8eca5fc0da83a7" id="r_a17e8f2f5ced46483ee8eca5fc0da83a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17e8f2f5ced46483ee8eca5fc0da83a7">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a17e8f2f5ced46483ee8eca5fc0da83a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766af3f769c9fc376e58758428d8c73b" id="r_a766af3f769c9fc376e58758428d8c73b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a766af3f769c9fc376e58758428d8c73b">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td></tr>
<tr class="separator:a766af3f769c9fc376e58758428d8c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a21b3f04bc70734be7580def12f6010" id="r_a3a21b3f04bc70734be7580def12f6010"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a21b3f04bc70734be7580def12f6010">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3a21b3f04bc70734be7580def12f6010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f46806b69371313f892ad4d90a21c6a" id="r_a7f46806b69371313f892ad4d90a21c6a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7f46806b69371313f892ad4d90a21c6a">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7f46806b69371313f892ad4d90a21c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa506796afdcb3b19e8c96fb6fd3e26cb" id="r_aa506796afdcb3b19e8c96fb6fd3e26cb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa506796afdcb3b19e8c96fb6fd3e26cb">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:aa506796afdcb3b19e8c96fb6fd3e26cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2c85f2e365e3245c934dd2012842eaa" id="r_ac2c85f2e365e3245c934dd2012842eaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac2c85f2e365e3245c934dd2012842eaa">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ac2c85f2e365e3245c934dd2012842eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78d7a57510fe89fb280bf336beff14f" id="r_ad78d7a57510fe89fb280bf336beff14f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad78d7a57510fe89fb280bf336beff14f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ad78d7a57510fe89fb280bf336beff14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c05f832355516313ff9da04843eb1e" id="r_af7c05f832355516313ff9da04843eb1e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af7c05f832355516313ff9da04843eb1e">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af7c05f832355516313ff9da04843eb1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df34adc584866506a22c53f49da86e7" id="r_a1df34adc584866506a22c53f49da86e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1df34adc584866506a22c53f49da86e7">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a1df34adc584866506a22c53f49da86e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0faf6297a7a45368c9ccc0b6ecd272db" id="r_a0faf6297a7a45368c9ccc0b6ecd272db"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0faf6297a7a45368c9ccc0b6ecd272db">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td></tr>
<tr class="separator:a0faf6297a7a45368c9ccc0b6ecd272db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ae2edd34a7734d9e7d809b6f3a0ca20" id="r_a7ae2edd34a7734d9e7d809b6f3a0ca20"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ae2edd34a7734d9e7d809b6f3a0ca20">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:a7ae2edd34a7734d9e7d809b6f3a0ca20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55192ecbbaadedd112830870f56e697" id="r_ae55192ecbbaadedd112830870f56e697"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae55192ecbbaadedd112830870f56e697">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td></tr>
<tr class="separator:ae55192ecbbaadedd112830870f56e697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96031dd1ae33de9fb66087149916fe07" id="r_a96031dd1ae33de9fb66087149916fe07"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a96031dd1ae33de9fb66087149916fe07">IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a96031dd1ae33de9fb66087149916fe07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4770e174e34f11f2c6df2b4b70b1c1ac" id="r_a4770e174e34f11f2c6df2b4b70b1c1ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4770e174e34f11f2c6df2b4b70b1c1ac">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4770e174e34f11f2c6df2b4b70b1c1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135b460ce6191b8ba34cd52e14c0a947" id="r_a135b460ce6191b8ba34cd52e14c0a947"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a135b460ce6191b8ba34cd52e14c0a947">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td></tr>
<tr class="separator:a135b460ce6191b8ba34cd52e14c0a947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa600b7d6c6674d6c019e95ea71b54337" id="r_aa600b7d6c6674d6c019e95ea71b54337"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa600b7d6c6674d6c019e95ea71b54337">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:aa600b7d6c6674d6c019e95ea71b54337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac77448457b6214004caa35b31d1fefd0" id="r_ac77448457b6214004caa35b31d1fefd0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac77448457b6214004caa35b31d1fefd0">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td></tr>
<tr class="separator:ac77448457b6214004caa35b31d1fefd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ea5abb47721f72d0db4c048f1538c23" id="r_a6ea5abb47721f72d0db4c048f1538c23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ea5abb47721f72d0db4c048f1538c23">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a6ea5abb47721f72d0db4c048f1538c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7597bb6e379d4e937375cad7f652a90f" id="r_a7597bb6e379d4e937375cad7f652a90f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7597bb6e379d4e937375cad7f652a90f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7597bb6e379d4e937375cad7f652a90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fcb9843177fd9d63cbb7057f185298c" id="r_a2fcb9843177fd9d63cbb7057f185298c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fcb9843177fd9d63cbb7057f185298c">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td></tr>
<tr class="separator:a2fcb9843177fd9d63cbb7057f185298c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8d13e130f05ed0a3f6d302bf1892c5" id="r_a3a8d13e130f05ed0a3f6d302bf1892c5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a8d13e130f05ed0a3f6d302bf1892c5">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a3a8d13e130f05ed0a3f6d302bf1892c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb1102c49e8403d132580db26efc1b2" id="r_a2bb1102c49e8403d132580db26efc1b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2bb1102c49e8403d132580db26efc1b2">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td></tr>
<tr class="separator:a2bb1102c49e8403d132580db26efc1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8197938c21a76b8b0d46e12a0753bad4" id="r_a8197938c21a76b8b0d46e12a0753bad4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8197938c21a76b8b0d46e12a0753bad4">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8197938c21a76b8b0d46e12a0753bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65ebb069b984450fd31c7b6d64b0c21" id="r_ae65ebb069b984450fd31c7b6d64b0c21"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae65ebb069b984450fd31c7b6d64b0c21">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae65ebb069b984450fd31c7b6d64b0c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c3ba00ba91a2d2e5af66f275c59842" id="r_a86c3ba00ba91a2d2e5af66f275c59842"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86c3ba00ba91a2d2e5af66f275c59842">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a86c3ba00ba91a2d2e5af66f275c59842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d86308770ed65941bfc0c71791bc162" id="r_a6d86308770ed65941bfc0c71791bc162"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6d86308770ed65941bfc0c71791bc162">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a6d86308770ed65941bfc0c71791bc162"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89ab96c5b8c6e84f6add9b157a82ff2d" id="r_a89ab96c5b8c6e84f6add9b157a82ff2d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a89ab96c5b8c6e84f6add9b157a82ff2d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a89ab96c5b8c6e84f6add9b157a82ff2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1cad8094d58c2ade2dd7631c5967af4" id="r_ad1cad8094d58c2ade2dd7631c5967af4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad1cad8094d58c2ade2dd7631c5967af4">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad1cad8094d58c2ade2dd7631c5967af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b8f769a022ea2847a944bec46447c7f" id="r_a7b8f769a022ea2847a944bec46447c7f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7b8f769a022ea2847a944bec46447c7f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7b8f769a022ea2847a944bec46447c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ac640ef7075899c2d1f4841485e28ec" id="r_a6ac640ef7075899c2d1f4841485e28ec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6ac640ef7075899c2d1f4841485e28ec">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td></tr>
<tr class="separator:a6ac640ef7075899c2d1f4841485e28ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a837ee08171f917ad5aae50adf0fe1cd7" id="r_a837ee08171f917ad5aae50adf0fe1cd7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a837ee08171f917ad5aae50adf0fe1cd7">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a837ee08171f917ad5aae50adf0fe1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d3afdf9b299bb766438af4777d09562" id="r_a4d3afdf9b299bb766438af4777d09562"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4d3afdf9b299bb766438af4777d09562">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a4d3afdf9b299bb766438af4777d09562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7ce714a6ecc52cd9fc8d20af2196c53" id="r_ad7ce714a6ecc52cd9fc8d20af2196c53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7ce714a6ecc52cd9fc8d20af2196c53">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad7ce714a6ecc52cd9fc8d20af2196c53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22777764f56109a5ea90ead694706d5e" id="r_a22777764f56109a5ea90ead694706d5e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22777764f56109a5ea90ead694706d5e">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a22777764f56109a5ea90ead694706d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222ea99c826e179ec5705063168a831c" id="r_a222ea99c826e179ec5705063168a831c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a222ea99c826e179ec5705063168a831c">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td></tr>
<tr class="separator:a222ea99c826e179ec5705063168a831c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d8a0142728f06993fd995131bd9504" id="r_a97d8a0142728f06993fd995131bd9504"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97d8a0142728f06993fd995131bd9504">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a97d8a0142728f06993fd995131bd9504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506a75806e8419d0bcf43e4543d629ac" id="r_a506a75806e8419d0bcf43e4543d629ac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a506a75806e8419d0bcf43e4543d629ac">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td></tr>
<tr class="separator:a506a75806e8419d0bcf43e4543d629ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7c91bdab5def339a357bc635db8999a" id="r_ad7c91bdab5def339a357bc635db8999a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad7c91bdab5def339a357bc635db8999a">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ad7c91bdab5def339a357bc635db8999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a30bab02583559c51aeb60ddc65556" id="r_ab9a30bab02583559c51aeb60ddc65556"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9a30bab02583559c51aeb60ddc65556">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ab9a30bab02583559c51aeb60ddc65556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eedb4fcefcd862dc2869e8b54311dc0" id="r_a2eedb4fcefcd862dc2869e8b54311dc0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2eedb4fcefcd862dc2869e8b54311dc0">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td></tr>
<tr class="separator:a2eedb4fcefcd862dc2869e8b54311dc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8429afa640d8db3e5a2918b0f080533" id="r_aa8429afa640d8db3e5a2918b0f080533"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8429afa640d8db3e5a2918b0f080533">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:aa8429afa640d8db3e5a2918b0f080533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9133969706fdbf4ad4476f8b972a356a" id="r_a9133969706fdbf4ad4476f8b972a356a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9133969706fdbf4ad4476f8b972a356a">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td></tr>
<tr class="separator:a9133969706fdbf4ad4476f8b972a356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a826162130abafd4938aa57c73a815a8f" id="r_a826162130abafd4938aa57c73a815a8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a826162130abafd4938aa57c73a815a8f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a826162130abafd4938aa57c73a815a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4798b847c6b28f44ce619ef55db1574" id="r_ad4798b847c6b28f44ce619ef55db1574"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad4798b847c6b28f44ce619ef55db1574">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad4798b847c6b28f44ce619ef55db1574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11b4648fc62c43e5d3bab08f17783400" id="r_a11b4648fc62c43e5d3bab08f17783400"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a11b4648fc62c43e5d3bab08f17783400">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td></tr>
<tr class="separator:a11b4648fc62c43e5d3bab08f17783400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84aabba2367a73f2f37da5d4c634639d" id="r_a84aabba2367a73f2f37da5d4c634639d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a84aabba2367a73f2f37da5d4c634639d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a84aabba2367a73f2f37da5d4c634639d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e23a6748990dc3c0d345d32d8b6f18" id="r_a34e23a6748990dc3c0d345d32d8b6f18"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34e23a6748990dc3c0d345d32d8b6f18">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td></tr>
<tr class="separator:a34e23a6748990dc3c0d345d32d8b6f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9956e3eca73662731d259303949a7d" id="r_a1c9956e3eca73662731d259303949a7d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1c9956e3eca73662731d259303949a7d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1c9956e3eca73662731d259303949a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7569c54da5ab0bb6629751aea60566b" id="r_ae7569c54da5ab0bb6629751aea60566b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7569c54da5ab0bb6629751aea60566b">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae7569c54da5ab0bb6629751aea60566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5983bc206861195ccfd8d9add7e5da84" id="r_a5983bc206861195ccfd8d9add7e5da84"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5983bc206861195ccfd8d9add7e5da84">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td></tr>
<tr class="separator:a5983bc206861195ccfd8d9add7e5da84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c115e77d10ad3fd6a69ee1ea55e8e7" id="r_a51c115e77d10ad3fd6a69ee1ea55e8e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51c115e77d10ad3fd6a69ee1ea55e8e7">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:a51c115e77d10ad3fd6a69ee1ea55e8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb618c068d7b0d946991ce795f5c78a6" id="r_abb618c068d7b0d946991ce795f5c78a6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb618c068d7b0d946991ce795f5c78a6">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td></tr>
<tr class="separator:abb618c068d7b0d946991ce795f5c78a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a1f5ffaf330ca2de90f7dd0eb31d86" id="r_a26a1f5ffaf330ca2de90f7dd0eb31d86"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a26a1f5ffaf330ca2de90f7dd0eb31d86">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a26a1f5ffaf330ca2de90f7dd0eb31d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27770e361eba07d13a51a9c40039738" id="r_aa27770e361eba07d13a51a9c40039738"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa27770e361eba07d13a51a9c40039738">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aa27770e361eba07d13a51a9c40039738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a4ab070ad2c9a9ea1eaa8754fe2a956" id="r_a9a4ab070ad2c9a9ea1eaa8754fe2a956"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a4ab070ad2c9a9ea1eaa8754fe2a956">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td></tr>
<tr class="separator:a9a4ab070ad2c9a9ea1eaa8754fe2a956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043f5996c876210284eea15819b56f42" id="r_a043f5996c876210284eea15819b56f42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a043f5996c876210284eea15819b56f42">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:a043f5996c876210284eea15819b56f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae594126c5da4426be9e5b11144883ffe" id="r_ae594126c5da4426be9e5b11144883ffe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae594126c5da4426be9e5b11144883ffe">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td></tr>
<tr class="separator:ae594126c5da4426be9e5b11144883ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cd2e7f9e676dbd2f1f027ff811d2708" id="r_a0cd2e7f9e676dbd2f1f027ff811d2708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0cd2e7f9e676dbd2f1f027ff811d2708">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0cd2e7f9e676dbd2f1f027ff811d2708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b205d2f2bb401ec9034b091182c3586" id="r_a0b205d2f2bb401ec9034b091182c3586"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b205d2f2bb401ec9034b091182c3586">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0b205d2f2bb401ec9034b091182c3586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48191f6cb6b2a38976e81987378af51e" id="r_a48191f6cb6b2a38976e81987378af51e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a48191f6cb6b2a38976e81987378af51e">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a48191f6cb6b2a38976e81987378af51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c915c17d17b969c6a92cecb3d41712" id="r_a24c915c17d17b969c6a92cecb3d41712"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24c915c17d17b969c6a92cecb3d41712">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a24c915c17d17b969c6a92cecb3d41712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1a4b3f2d86d27c5f278a2fd36994cf" id="r_a8c1a4b3f2d86d27c5f278a2fd36994cf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c1a4b3f2d86d27c5f278a2fd36994cf">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a8c1a4b3f2d86d27c5f278a2fd36994cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92803747060bbe91f866801ef6b7e843" id="r_a92803747060bbe91f866801ef6b7e843"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92803747060bbe91f866801ef6b7e843">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a92803747060bbe91f866801ef6b7e843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2670d7ef9252503c3e1275a9b5ccc977" id="r_a2670d7ef9252503c3e1275a9b5ccc977"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2670d7ef9252503c3e1275a9b5ccc977">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2670d7ef9252503c3e1275a9b5ccc977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac332a9104ea3a1dad5d7cee1cc943e88" id="r_ac332a9104ea3a1dad5d7cee1cc943e88"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac332a9104ea3a1dad5d7cee1cc943e88">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td></tr>
<tr class="separator:ac332a9104ea3a1dad5d7cee1cc943e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dadf60372c6b20b841a70b333f4135" id="r_a51dadf60372c6b20b841a70b333f4135"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51dadf60372c6b20b841a70b333f4135">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a51dadf60372c6b20b841a70b333f4135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec42f94ce7f21528d4eb9dbd9879a99" id="r_a4ec42f94ce7f21528d4eb9dbd9879a99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4ec42f94ce7f21528d4eb9dbd9879a99">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td></tr>
<tr class="separator:a4ec42f94ce7f21528d4eb9dbd9879a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4306d7b4596e1bdf70407c80d8426115" id="r_a4306d7b4596e1bdf70407c80d8426115"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4306d7b4596e1bdf70407c80d8426115">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a4306d7b4596e1bdf70407c80d8426115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabeb1a982466cba5710ff176fa558b73" id="r_aabeb1a982466cba5710ff176fa558b73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aabeb1a982466cba5710ff176fa558b73">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:aabeb1a982466cba5710ff176fa558b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae074858d9ac21ae634c87e20e3cf7217" id="r_ae074858d9ac21ae634c87e20e3cf7217"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae074858d9ac21ae634c87e20e3cf7217">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td></tr>
<tr class="separator:ae074858d9ac21ae634c87e20e3cf7217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc45a7a0cb1984622111e6f0d7141da3" id="r_acc45a7a0cb1984622111e6f0d7141da3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc45a7a0cb1984622111e6f0d7141da3">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:acc45a7a0cb1984622111e6f0d7141da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9468583528057bbfed708ed74d2890" id="r_a6a9468583528057bbfed708ed74d2890"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6a9468583528057bbfed708ed74d2890">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td></tr>
<tr class="separator:a6a9468583528057bbfed708ed74d2890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b65bf23942d31cd9f8a1f716f86ab2" id="r_aa3b65bf23942d31cd9f8a1f716f86ab2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3b65bf23942d31cd9f8a1f716f86ab2">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aa3b65bf23942d31cd9f8a1f716f86ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae63e56accada103ffedc66cabd6741ee" id="r_ae63e56accada103ffedc66cabd6741ee"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae63e56accada103ffedc66cabd6741ee">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae63e56accada103ffedc66cabd6741ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5999a46c230fbc7d7d91b5c226cc23" id="r_afe5999a46c230fbc7d7d91b5c226cc23"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afe5999a46c230fbc7d7d91b5c226cc23">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td></tr>
<tr class="separator:afe5999a46c230fbc7d7d91b5c226cc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17c6f1bc45fb61a2828a35d878d9d661" id="r_a17c6f1bc45fb61a2828a35d878d9d661"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a17c6f1bc45fb61a2828a35d878d9d661">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:a17c6f1bc45fb61a2828a35d878d9d661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af04288b24691c25ce9b21630aedd0e8d" id="r_af04288b24691c25ce9b21630aedd0e8d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af04288b24691c25ce9b21630aedd0e8d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td></tr>
<tr class="separator:af04288b24691c25ce9b21630aedd0e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6ffb20423910f8bcb802e4d0a84a96" id="r_ade6ffb20423910f8bcb802e4d0a84a96"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ade6ffb20423910f8bcb802e4d0a84a96">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ade6ffb20423910f8bcb802e4d0a84a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f72bb23248a6d357c71810813918f4" id="r_a22f72bb23248a6d357c71810813918f4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a22f72bb23248a6d357c71810813918f4">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a22f72bb23248a6d357c71810813918f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4fda2bf36cf95c1a3b39a9c2aeba9d" id="r_a7d4fda2bf36cf95c1a3b39a9c2aeba9d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7d4fda2bf36cf95c1a3b39a9c2aeba9d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td></tr>
<tr class="separator:a7d4fda2bf36cf95c1a3b39a9c2aeba9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfbbc63e9d31d8526b26b130d55653d1" id="r_adfbbc63e9d31d8526b26b130d55653d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adfbbc63e9d31d8526b26b130d55653d1">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:adfbbc63e9d31d8526b26b130d55653d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba6924a63053d074af7afdf9b6266b9" id="r_a7ba6924a63053d074af7afdf9b6266b9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7ba6924a63053d074af7afdf9b6266b9">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td></tr>
<tr class="separator:a7ba6924a63053d074af7afdf9b6266b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962ca94683ec50836d835cd9c431fce8" id="r_a962ca94683ec50836d835cd9c431fce8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a962ca94683ec50836d835cd9c431fce8">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a962ca94683ec50836d835cd9c431fce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb9b2c47d08ea7d7163490c3a4ffa9ad" id="r_adb9b2c47d08ea7d7163490c3a4ffa9ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adb9b2c47d08ea7d7163490c3a4ffa9ad">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:adb9b2c47d08ea7d7163490c3a4ffa9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2868c56856d9b08ce78750193d8ea058" id="r_a2868c56856d9b08ce78750193d8ea058"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2868c56856d9b08ce78750193d8ea058">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td></tr>
<tr class="separator:a2868c56856d9b08ce78750193d8ea058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5167834acd97b14c68723252290ee27f" id="r_a5167834acd97b14c68723252290ee27f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5167834acd97b14c68723252290ee27f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a5167834acd97b14c68723252290ee27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf998c3dffaa21e4f9f920079636081d" id="r_aaf998c3dffaa21e4f9f920079636081d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf998c3dffaa21e4f9f920079636081d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:aaf998c3dffaa21e4f9f920079636081d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b828412829f6b6d895ec63662a04fdb" id="r_a0b828412829f6b6d895ec63662a04fdb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b828412829f6b6d895ec63662a04fdb">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a0b828412829f6b6d895ec63662a04fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fec9b954777faf929e983f2a78558a8" id="r_a2fec9b954777faf929e983f2a78558a8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fec9b954777faf929e983f2a78558a8">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2fec9b954777faf929e983f2a78558a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7136565e397c513c7dd0ba1ce8260dbd" id="r_a7136565e397c513c7dd0ba1ce8260dbd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7136565e397c513c7dd0ba1ce8260dbd">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td></tr>
<tr class="separator:a7136565e397c513c7dd0ba1ce8260dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b4239f69eda61c97080c7ffdd671b4e" id="r_a6b4239f69eda61c97080c7ffdd671b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6b4239f69eda61c97080c7ffdd671b4e">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a6b4239f69eda61c97080c7ffdd671b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ba8e7f552226b77c7065c39cff292e7" id="r_a8ba8e7f552226b77c7065c39cff292e7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8ba8e7f552226b77c7065c39cff292e7">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a8ba8e7f552226b77c7065c39cff292e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addf361ef8d6ef098d9b636cec19ad1b5" id="r_addf361ef8d6ef098d9b636cec19ad1b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#addf361ef8d6ef098d9b636cec19ad1b5">IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:addf361ef8d6ef098d9b636cec19ad1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e9f4eb92a1ca2012dff3a3b5d3ae42" id="r_a87e9f4eb92a1ca2012dff3a3b5d3ae42"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a87e9f4eb92a1ca2012dff3a3b5d3ae42">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a87e9f4eb92a1ca2012dff3a3b5d3ae42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56854e0eb6bd3e064803c9d52cb413d4" id="r_a56854e0eb6bd3e064803c9d52cb413d4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a56854e0eb6bd3e064803c9d52cb413d4">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td></tr>
<tr class="separator:a56854e0eb6bd3e064803c9d52cb413d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee277dea818f26eab53d43aaaba61b3" id="r_a1ee277dea818f26eab53d43aaaba61b3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1ee277dea818f26eab53d43aaaba61b3">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1ee277dea818f26eab53d43aaaba61b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d87a619b286eb9c56f9273c9525221" id="r_a41d87a619b286eb9c56f9273c9525221"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41d87a619b286eb9c56f9273c9525221">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a41d87a619b286eb9c56f9273c9525221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672ec8d14f596ad4c952773c11ea353c" id="r_a672ec8d14f596ad4c952773c11ea353c"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a672ec8d14f596ad4c952773c11ea353c">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a672ec8d14f596ad4c952773c11ea353c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080fdf1947cdd150df9b532b02f67165" id="r_a080fdf1947cdd150df9b532b02f67165"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a080fdf1947cdd150df9b532b02f67165">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a080fdf1947cdd150df9b532b02f67165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5c2f47621ebf042507a3291ca6ec2af" id="r_af5c2f47621ebf042507a3291ca6ec2af"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af5c2f47621ebf042507a3291ca6ec2af">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td></tr>
<tr class="separator:af5c2f47621ebf042507a3291ca6ec2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e35f49c752689d304fb58f55e62dac" id="r_ab2e35f49c752689d304fb58f55e62dac"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab2e35f49c752689d304fb58f55e62dac">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ab2e35f49c752689d304fb58f55e62dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fbc6879fc25dca44056a930945b725" id="r_ac4fbc6879fc25dca44056a930945b725"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4fbc6879fc25dca44056a930945b725">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:ac4fbc6879fc25dca44056a930945b725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add64820fb84e174bf86743e65d5350b1" id="r_add64820fb84e174bf86743e65d5350b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#add64820fb84e174bf86743e65d5350b1">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:add64820fb84e174bf86743e65d5350b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93290f38fc5fd5bf3e5bfc2811e1498f" id="r_a93290f38fc5fd5bf3e5bfc2811e1498f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a93290f38fc5fd5bf3e5bfc2811e1498f">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a93290f38fc5fd5bf3e5bfc2811e1498f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3d00d8dfb066eee62daefd71b125b4e" id="r_ab3d00d8dfb066eee62daefd71b125b4e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab3d00d8dfb066eee62daefd71b125b4e">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:ab3d00d8dfb066eee62daefd71b125b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1111e68fa544266c6538ae7c2e06d1" id="r_aee1111e68fa544266c6538ae7c2e06d1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aee1111e68fa544266c6538ae7c2e06d1">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:aee1111e68fa544266c6538ae7c2e06d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecbe347c665daa58fb0ba3a7ab84b87d" id="r_aecbe347c665daa58fb0ba3a7ab84b87d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aecbe347c665daa58fb0ba3a7ab84b87d">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:aecbe347c665daa58fb0ba3a7ab84b87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65a47a3f4772f8efc4ade7d1024a08dd" id="r_a65a47a3f4772f8efc4ade7d1024a08dd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a65a47a3f4772f8efc4ade7d1024a08dd">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a65a47a3f4772f8efc4ade7d1024a08dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b72fb259a78e0c3381b5b77cc519c2a" id="r_a4b72fb259a78e0c3381b5b77cc519c2a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4b72fb259a78e0c3381b5b77cc519c2a">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a4b72fb259a78e0c3381b5b77cc519c2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cf2c28b863873b4996400ece7d1a794" id="r_a9cf2c28b863873b4996400ece7d1a794"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9cf2c28b863873b4996400ece7d1a794">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td></tr>
<tr class="separator:a9cf2c28b863873b4996400ece7d1a794"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80084e55c55a93f8c915e1b814efca9" id="r_aa80084e55c55a93f8c915e1b814efca9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa80084e55c55a93f8c915e1b814efca9">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:aa80084e55c55a93f8c915e1b814efca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa838be076a7c4a1f231514e414f27e1" id="r_aaa838be076a7c4a1f231514e414f27e1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaa838be076a7c4a1f231514e414f27e1">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:aaa838be076a7c4a1f231514e414f27e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ae71b117adba4523bd7c98288d471cc" id="r_a3ae71b117adba4523bd7c98288d471cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ae71b117adba4523bd7c98288d471cc">IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ae71b117adba4523bd7c98288d471cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3466d357d3c9293f32fe5694b671a13" id="r_aa3466d357d3c9293f32fe5694b671a13"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3466d357d3c9293f32fe5694b671a13">IO_QSPI_PROC1_INTS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000230)</td></tr>
<tr class="separator:aa3466d357d3c9293f32fe5694b671a13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c508a3a093ab5f8c3aa0a73db43af52" id="r_a6c508a3a093ab5f8c3aa0a73db43af52"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c508a3a093ab5f8c3aa0a73db43af52">IO_QSPI_PROC1_INTS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a6c508a3a093ab5f8c3aa0a73db43af52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b55e82474d1a321583c2df51f534ba2" id="r_a0b55e82474d1a321583c2df51f534ba2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0b55e82474d1a321583c2df51f534ba2">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0b55e82474d1a321583c2df51f534ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed6952e367f720023f598ce93f9c2349" id="r_aed6952e367f720023f598ce93f9c2349"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed6952e367f720023f598ce93f9c2349">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td></tr>
<tr class="separator:aed6952e367f720023f598ce93f9c2349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699e15054823ac31065bffdbd32fe8cc" id="r_a699e15054823ac31065bffdbd32fe8cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a699e15054823ac31065bffdbd32fe8cc">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a699e15054823ac31065bffdbd32fe8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a016a35944180649f3d4663a1de86ff" id="r_a9a016a35944180649f3d4663a1de86ff"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a016a35944180649f3d4663a1de86ff">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td></tr>
<tr class="separator:a9a016a35944180649f3d4663a1de86ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14dfe7ad85c27909bc94bf8c9ce63a53" id="r_a14dfe7ad85c27909bc94bf8c9ce63a53"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a14dfe7ad85c27909bc94bf8c9ce63a53">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a14dfe7ad85c27909bc94bf8c9ce63a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d2f66124d9877dd55953fb1dd3ec99" id="r_a59d2f66124d9877dd55953fb1dd3ec99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59d2f66124d9877dd55953fb1dd3ec99">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a59d2f66124d9877dd55953fb1dd3ec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e45f6e7458918b824a7fcc00b29ce7e" id="r_a3e45f6e7458918b824a7fcc00b29ce7e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3e45f6e7458918b824a7fcc00b29ce7e">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td></tr>
<tr class="separator:a3e45f6e7458918b824a7fcc00b29ce7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19041ab95143ba40446a48cb758f66a7" id="r_a19041ab95143ba40446a48cb758f66a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a19041ab95143ba40446a48cb758f66a7">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:a19041ab95143ba40446a48cb758f66a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa25a1677dcaf37ff7b6df04cbb78329d" id="r_aa25a1677dcaf37ff7b6df04cbb78329d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa25a1677dcaf37ff7b6df04cbb78329d">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td></tr>
<tr class="separator:aa25a1677dcaf37ff7b6df04cbb78329d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97401eb6a44b631519afba814cb295a" id="r_af97401eb6a44b631519afba814cb295a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af97401eb6a44b631519afba814cb295a">IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:af97401eb6a44b631519afba814cb295a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67aef7500d49c632d54946988557c880" id="r_a67aef7500d49c632d54946988557c880"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67aef7500d49c632d54946988557c880">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a67aef7500d49c632d54946988557c880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97fb5659c0c563d86b1c8567bba08934" id="r_a97fb5659c0c563d86b1c8567bba08934"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a97fb5659c0c563d86b1c8567bba08934">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td></tr>
<tr class="separator:a97fb5659c0c563d86b1c8567bba08934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475f669df8ddf7fae2169c4d04aa01c2" id="r_a475f669df8ddf7fae2169c4d04aa01c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a475f669df8ddf7fae2169c4d04aa01c2">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:a475f669df8ddf7fae2169c4d04aa01c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec39356660699dc44ef2db796e594d34" id="r_aec39356660699dc44ef2db796e594d34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aec39356660699dc44ef2db796e594d34">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td></tr>
<tr class="separator:aec39356660699dc44ef2db796e594d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad0202687d860e7f6df34309e0f706e" id="r_a3ad0202687d860e7f6df34309e0f706e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3ad0202687d860e7f6df34309e0f706e">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3ad0202687d860e7f6df34309e0f706e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fe95e5713179c8b9d7cec3d64c7cbaa" id="r_a0fe95e5713179c8b9d7cec3d64c7cbaa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0fe95e5713179c8b9d7cec3d64c7cbaa">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a0fe95e5713179c8b9d7cec3d64c7cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4" id="r_ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td></tr>
<tr class="separator:ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9439c3dc3010a8f0d024d47d07d7a729" id="r_a9439c3dc3010a8f0d024d47d07d7a729"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9439c3dc3010a8f0d024d47d07d7a729">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a9439c3dc3010a8f0d024d47d07d7a729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bb497d23e3951b5a551540a0e7b2fe" id="r_aa9bb497d23e3951b5a551540a0e7b2fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa9bb497d23e3951b5a551540a0e7b2fe">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:aa9bb497d23e3951b5a551540a0e7b2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7990d92e1cac01184010a23401043916" id="r_a7990d92e1cac01184010a23401043916"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7990d92e1cac01184010a23401043916">IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7990d92e1cac01184010a23401043916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e62b5588acecd9f0186d1a359d1b063" id="r_a7e62b5588acecd9f0186d1a359d1b063"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e62b5588acecd9f0186d1a359d1b063">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a7e62b5588acecd9f0186d1a359d1b063"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbc8f705828dc5ed7154a72b4e5f9cc" id="r_aadbc8f705828dc5ed7154a72b4e5f9cc"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aadbc8f705828dc5ed7154a72b4e5f9cc">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:aadbc8f705828dc5ed7154a72b4e5f9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a406e2ae642dbb80b228836524761d" id="r_a70a406e2ae642dbb80b228836524761d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a70a406e2ae642dbb80b228836524761d">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a70a406e2ae642dbb80b228836524761d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a216ea8847449a1418bf241719be60e46" id="r_a216ea8847449a1418bf241719be60e46"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a216ea8847449a1418bf241719be60e46">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td></tr>
<tr class="separator:a216ea8847449a1418bf241719be60e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82a60ff70d73763494b5f94a2d9c3e73" id="r_a82a60ff70d73763494b5f94a2d9c3e73"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82a60ff70d73763494b5f94a2d9c3e73">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82a60ff70d73763494b5f94a2d9c3e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41649225b76a67e93473fccc8fbfbf44" id="r_a41649225b76a67e93473fccc8fbfbf44"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a41649225b76a67e93473fccc8fbfbf44">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a41649225b76a67e93473fccc8fbfbf44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa199658d530b0436d16516225a9b809d" id="r_aa199658d530b0436d16516225a9b809d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa199658d530b0436d16516225a9b809d">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aa199658d530b0436d16516225a9b809d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc6c30ee7e740e945a0212edeec835c0" id="r_afc6c30ee7e740e945a0212edeec835c0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afc6c30ee7e740e945a0212edeec835c0">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:afc6c30ee7e740e945a0212edeec835c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86a3727697848addb75db94886c279b4" id="r_a86a3727697848addb75db94886c279b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a86a3727697848addb75db94886c279b4">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td></tr>
<tr class="separator:a86a3727697848addb75db94886c279b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d7cd94a93f81c7b6461a568e4faf90" id="r_a40d7cd94a93f81c7b6461a568e4faf90"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40d7cd94a93f81c7b6461a568e4faf90">IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a40d7cd94a93f81c7b6461a568e4faf90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad718102a9c628ff43fc5cc0ebbbc3e58" id="r_ad718102a9c628ff43fc5cc0ebbbc3e58"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad718102a9c628ff43fc5cc0ebbbc3e58">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad718102a9c628ff43fc5cc0ebbbc3e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3548d58444234e8d43668a5465736e4" id="r_af3548d58444234e8d43668a5465736e4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af3548d58444234e8d43668a5465736e4">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td></tr>
<tr class="separator:af3548d58444234e8d43668a5465736e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e04a83f0a38baefad88f271b84a1e66" id="r_a8e04a83f0a38baefad88f271b84a1e66"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8e04a83f0a38baefad88f271b84a1e66">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a8e04a83f0a38baefad88f271b84a1e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a992af0e7ca3afebb91bcb2e56e99a7" id="r_a4a992af0e7ca3afebb91bcb2e56e99a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4a992af0e7ca3afebb91bcb2e56e99a7">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td></tr>
<tr class="separator:a4a992af0e7ca3afebb91bcb2e56e99a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae14ca6ed78adf4d219674c3439f5ab99" id="r_ae14ca6ed78adf4d219674c3439f5ab99"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae14ca6ed78adf4d219674c3439f5ab99">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ae14ca6ed78adf4d219674c3439f5ab99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cbf3e0031bfc29afa779073ff8a818d" id="r_a5cbf3e0031bfc29afa779073ff8a818d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5cbf3e0031bfc29afa779073ff8a818d">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a5cbf3e0031bfc29afa779073ff8a818d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732588844fa7431ba917f8d62862490b" id="r_a732588844fa7431ba917f8d62862490b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a732588844fa7431ba917f8d62862490b">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td></tr>
<tr class="separator:a732588844fa7431ba917f8d62862490b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48d4b7512114fd91696d8cb6bd22baa" id="r_aa48d4b7512114fd91696d8cb6bd22baa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa48d4b7512114fd91696d8cb6bd22baa">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aa48d4b7512114fd91696d8cb6bd22baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82ea609c07d3575e30717349870adbdd" id="r_a82ea609c07d3575e30717349870adbdd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82ea609c07d3575e30717349870adbdd">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a82ea609c07d3575e30717349870adbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a151cfa680caa9ff18a6dcca20d781203" id="r_a151cfa680caa9ff18a6dcca20d781203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a151cfa680caa9ff18a6dcca20d781203">IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a151cfa680caa9ff18a6dcca20d781203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657e6a4036361771e4bbc414a84ecef3" id="r_a657e6a4036361771e4bbc414a84ecef3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a657e6a4036361771e4bbc414a84ecef3">IO_QSPI_USBPHY_DM_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:a657e6a4036361771e4bbc414a84ecef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad399c82f757de678c17cbca7c762a45f" id="r_ad399c82f757de678c17cbca7c762a45f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad399c82f757de678c17cbca7c762a45f">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad399c82f757de678c17cbca7c762a45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88f41ee92adebff1c2e77b5959dc1d7" id="r_af88f41ee92adebff1c2e77b5959dc1d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af88f41ee92adebff1c2e77b5959dc1d7">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:af88f41ee92adebff1c2e77b5959dc1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb0e87513e4cb505d602a5e2dc0d1df4" id="r_aeb0e87513e4cb505d602a5e2dc0d1df4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aeb0e87513e4cb505d602a5e2dc0d1df4">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:aeb0e87513e4cb505d602a5e2dc0d1df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad99b214fddfbbeecdff6ef4c18a6c9eb" id="r_ad99b214fddfbbeecdff6ef4c18a6c9eb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad99b214fddfbbeecdff6ef4c18a6c9eb">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:ad99b214fddfbbeecdff6ef4c18a6c9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92e328b8b392489fa04b24304a649b38" id="r_a92e328b8b392489fa04b24304a649b38"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92e328b8b392489fa04b24304a649b38">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a92e328b8b392489fa04b24304a649b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51664266ce9fa76e8464d9853976acd4" id="r_a51664266ce9fa76e8464d9853976acd4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51664266ce9fa76e8464d9853976acd4">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_I2C0_SCL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a51664266ce9fa76e8464d9853976acd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955509494971a85212d2af945fef2818" id="r_a955509494971a85212d2af945fef2818"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a955509494971a85212d2af945fef2818">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a955509494971a85212d2af945fef2818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c9efdce35691992a9918a245feb2ce" id="r_a13c9efdce35691992a9918a245feb2ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a13c9efdce35691992a9918a245feb2ce">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_SIOB_PROC_57</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a13c9efdce35691992a9918a245feb2ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd4b5e74c7b98d11367dfdc79fd32a7" id="r_a2cd4b5e74c7b98d11367dfdc79fd32a7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cd4b5e74c7b98d11367dfdc79fd32a7">IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_UART1_RX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:a2cd4b5e74c7b98d11367dfdc79fd32a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8eeac3b927ea008a849c234dbe06696" id="r_aa8eeac3b927ea008a849c234dbe06696"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa8eeac3b927ea008a849c234dbe06696">IO_QSPI_USBPHY_DM_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa8eeac3b927ea008a849c234dbe06696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5018d25ff6d5a347a84f72975a1df099" id="r_a5018d25ff6d5a347a84f72975a1df099"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5018d25ff6d5a347a84f72975a1df099">IO_QSPI_USBPHY_DM_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a5018d25ff6d5a347a84f72975a1df099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab787ac90f41ec94c2cf3d721d7c0336b" id="r_ab787ac90f41ec94c2cf3d721d7c0336b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab787ac90f41ec94c2cf3d721d7c0336b">IO_QSPI_USBPHY_DM_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:ab787ac90f41ec94c2cf3d721d7c0336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51df1669d0f5e1bea15fc4d2dd9c5b8e" id="r_a51df1669d0f5e1bea15fc4d2dd9c5b8e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a51df1669d0f5e1bea15fc4d2dd9c5b8e">IO_QSPI_USBPHY_DM_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a51df1669d0f5e1bea15fc4d2dd9c5b8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40b502873834dbc5f3c638a2db31c2f5" id="r_a40b502873834dbc5f3c638a2db31c2f5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a40b502873834dbc5f3c638a2db31c2f5">IO_QSPI_USBPHY_DM_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a40b502873834dbc5f3c638a2db31c2f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6016e21d7077592c1a18a48883ae493" id="r_ab6016e21d7077592c1a18a48883ae493"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab6016e21d7077592c1a18a48883ae493">IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ab6016e21d7077592c1a18a48883ae493"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac352a2b7730f292475fd96f4487a1b8b" id="r_ac352a2b7730f292475fd96f4487a1b8b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac352a2b7730f292475fd96f4487a1b8b">IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ac352a2b7730f292475fd96f4487a1b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a8d039595619432d90dc6f5c976cbe5" id="r_a3a8d039595619432d90dc6f5c976cbe5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3a8d039595619432d90dc6f5c976cbe5">IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a3a8d039595619432d90dc6f5c976cbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bdd3b91fd44442c3b36c862e10b0d08" id="r_a1bdd3b91fd44442c3b36c862e10b0d08"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1bdd3b91fd44442c3b36c862e10b0d08">IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1bdd3b91fd44442c3b36c862e10b0d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae284c1733aff1c6e78de60935757e350" id="r_ae284c1733aff1c6e78de60935757e350"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae284c1733aff1c6e78de60935757e350">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ae284c1733aff1c6e78de60935757e350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d5b4fb4596f266d7b16723931fb340f" id="r_a2d5b4fb4596f266d7b16723931fb340f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2d5b4fb4596f266d7b16723931fb340f">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a2d5b4fb4596f266d7b16723931fb340f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f9bf1232812eb806d878544c07da2e3" id="r_a3f9bf1232812eb806d878544c07da2e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f9bf1232812eb806d878544c07da2e3">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a3f9bf1232812eb806d878544c07da2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e168f8225197cfee758aa9acfa8c20e" id="r_a7e168f8225197cfee758aa9acfa8c20e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7e168f8225197cfee758aa9acfa8c20e">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:a7e168f8225197cfee758aa9acfa8c20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15d5ab2285cbd57e1db39c57f876f6b0" id="r_a15d5ab2285cbd57e1db39c57f876f6b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a15d5ab2285cbd57e1db39c57f876f6b0">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a15d5ab2285cbd57e1db39c57f876f6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7715c521a28a910a734c89f413a0e0d8" id="r_a7715c521a28a910a734c89f413a0e0d8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7715c521a28a910a734c89f413a0e0d8">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a7715c521a28a910a734c89f413a0e0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67c408d4491d264571ab93159b1b301d" id="r_a67c408d4491d264571ab93159b1b301d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a67c408d4491d264571ab93159b1b301d">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a67c408d4491d264571ab93159b1b301d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4f0deb9e176061d0c2a2bef06cd9411" id="r_aa4f0deb9e176061d0c2a2bef06cd9411"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa4f0deb9e176061d0c2a2bef06cd9411">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa4f0deb9e176061d0c2a2bef06cd9411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82c8c6b84abd5347e460ca84034f08f1" id="r_a82c8c6b84abd5347e460ca84034f08f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a82c8c6b84abd5347e460ca84034f08f1">IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a82c8c6b84abd5347e460ca84034f08f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a420088e5046ec5a76d8b4544f7eeec3d" id="r_a420088e5046ec5a76d8b4544f7eeec3d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a420088e5046ec5a76d8b4544f7eeec3d">IO_QSPI_USBPHY_DM_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a420088e5046ec5a76d8b4544f7eeec3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5fb3689c98f468a8747f5d719765fa" id="r_a9a5fb3689c98f468a8747f5d719765fa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9a5fb3689c98f468a8747f5d719765fa">IO_QSPI_USBPHY_DM_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:a9a5fb3689c98f468a8747f5d719765fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0be63ba0312d6b314ded7fc3ca60f3a3" id="r_a0be63ba0312d6b314ded7fc3ca60f3a3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0be63ba0312d6b314ded7fc3ca60f3a3">IO_QSPI_USBPHY_DM_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a0be63ba0312d6b314ded7fc3ca60f3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db38113a4465417de543d10fa2747f1" id="r_a1db38113a4465417de543d10fa2747f1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1db38113a4465417de543d10fa2747f1">IO_QSPI_USBPHY_DM_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:a1db38113a4465417de543d10fa2747f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1f9c60fef7213116422bacc5264426" id="r_a8d1f9c60fef7213116422bacc5264426"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8d1f9c60fef7213116422bacc5264426">IO_QSPI_USBPHY_DM_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a8d1f9c60fef7213116422bacc5264426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb71e6fd99348b36b548a4ff3a821e51" id="r_abb71e6fd99348b36b548a4ff3a821e51"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb71e6fd99348b36b548a4ff3a821e51">IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abb71e6fd99348b36b548a4ff3a821e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de8fe7aef0b7fb3d5bf124c841f0344" id="r_a1de8fe7aef0b7fb3d5bf124c841f0344"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1de8fe7aef0b7fb3d5bf124c841f0344">IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a1de8fe7aef0b7fb3d5bf124c841f0344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa547d2820d0e68f8d96193c20d3a6718" id="r_aa547d2820d0e68f8d96193c20d3a6718"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa547d2820d0e68f8d96193c20d3a6718">IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:aa547d2820d0e68f8d96193c20d3a6718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59780919922f34a54c1e055f2d4a3ee9" id="r_a59780919922f34a54c1e055f2d4a3ee9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a59780919922f34a54c1e055f2d4a3ee9">IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a59780919922f34a54c1e055f2d4a3ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf67b45224114d5fcd52f601558a58e" id="r_a2cf67b45224114d5fcd52f601558a58e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2cf67b45224114d5fcd52f601558a58e">IO_QSPI_USBPHY_DM_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td></tr>
<tr class="separator:a2cf67b45224114d5fcd52f601558a58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fc0b81d95d7d1c2ec9788c2256bc89a" id="r_a1fc0b81d95d7d1c2ec9788c2256bc89a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1fc0b81d95d7d1c2ec9788c2256bc89a">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a1fc0b81d95d7d1c2ec9788c2256bc89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefca4518216d8cc135d9c1000a2fcfd6" id="r_aefca4518216d8cc135d9c1000a2fcfd6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefca4518216d8cc135d9c1000a2fcfd6">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:aefca4518216d8cc135d9c1000a2fcfd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00c4f1004fdde4d19b5489c30db270e3" id="r_a00c4f1004fdde4d19b5489c30db270e3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a00c4f1004fdde4d19b5489c30db270e3">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:a00c4f1004fdde4d19b5489c30db270e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c465fcb2db4282200a5e9bb2ca38781" id="r_a8c465fcb2db4282200a5e9bb2ca38781"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a8c465fcb2db4282200a5e9bb2ca38781">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a8c465fcb2db4282200a5e9bb2ca38781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a457df017fd84f264327a079772ccd" id="r_a43a457df017fd84f264327a079772ccd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a43a457df017fd84f264327a079772ccd">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a43a457df017fd84f264327a079772ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdd52eb8f409ee1bb2b32af5c14d385e" id="r_afdd52eb8f409ee1bb2b32af5c14d385e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afdd52eb8f409ee1bb2b32af5c14d385e">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:afdd52eb8f409ee1bb2b32af5c14d385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c7d23209fd9756ae3eaf852eff7be39" id="r_a6c7d23209fd9756ae3eaf852eff7be39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a6c7d23209fd9756ae3eaf852eff7be39">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a6c7d23209fd9756ae3eaf852eff7be39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb4ba1331261cc9dd41fb516f25b755e" id="r_abb4ba1331261cc9dd41fb516f25b755e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abb4ba1331261cc9dd41fb516f25b755e">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:abb4ba1331261cc9dd41fb516f25b755e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf7dcf77577a4f05544a41de160c8192" id="r_aaf7dcf77577a4f05544a41de160c8192"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aaf7dcf77577a4f05544a41de160c8192">IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aaf7dcf77577a4f05544a41de160c8192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa844c767e7ebde8956c258b8d9eba6fd" id="r_aa844c767e7ebde8956c258b8d9eba6fd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa844c767e7ebde8956c258b8d9eba6fd">IO_QSPI_USBPHY_DM_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:aa844c767e7ebde8956c258b8d9eba6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc2cc006885f047ece524d6996d99445" id="r_adc2cc006885f047ece524d6996d99445"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#adc2cc006885f047ece524d6996d99445">IO_QSPI_USBPHY_DM_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:adc2cc006885f047ece524d6996d99445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3b3b85203eae5c2ddd186c74d3656a" id="r_a2f3b3b85203eae5c2ddd186c74d3656a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2f3b3b85203eae5c2ddd186c74d3656a">IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a2f3b3b85203eae5c2ddd186c74d3656a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed930b513b8fb176246045e105c1b203" id="r_aed930b513b8fb176246045e105c1b203"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aed930b513b8fb176246045e105c1b203">IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:aed930b513b8fb176246045e105c1b203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8897fee6d8af04f12a5769ada16382" id="r_a2c8897fee6d8af04f12a5769ada16382"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2c8897fee6d8af04f12a5769ada16382">IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a2c8897fee6d8af04f12a5769ada16382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2aa3a317037fc839db5ceb6c9aa4ef5" id="r_af2aa3a317037fc839db5ceb6c9aa4ef5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af2aa3a317037fc839db5ceb6c9aa4ef5">IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:af2aa3a317037fc839db5ceb6c9aa4ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3adc3b5b8c9e3f130eaeaecfc384afcf" id="r_a3adc3b5b8c9e3f130eaeaecfc384afcf"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3adc3b5b8c9e3f130eaeaecfc384afcf">IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3adc3b5b8c9e3f130eaeaecfc384afcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9185b0d095af57a8125fc2a5976d981" id="r_ad9185b0d095af57a8125fc2a5976d981"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad9185b0d095af57a8125fc2a5976d981">IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad9185b0d095af57a8125fc2a5976d981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6bdb0a6ea6d26fadbadc7bee7e40c2" id="r_a5b6bdb0a6ea6d26fadbadc7bee7e40c2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b6bdb0a6ea6d26fadbadc7bee7e40c2">IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a5b6bdb0a6ea6d26fadbadc7bee7e40c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fc606f2187de174c2c7b57b6e94b4d" id="r_a76fc606f2187de174c2c7b57b6e94b4d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a76fc606f2187de174c2c7b57b6e94b4d">IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a76fc606f2187de174c2c7b57b6e94b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92875126be323acd63e6aeea1e2006d7" id="r_a92875126be323acd63e6aeea1e2006d7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a92875126be323acd63e6aeea1e2006d7">IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a92875126be323acd63e6aeea1e2006d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7fa0999142ad186ac790b3cac9901e" id="r_a5b7fa0999142ad186ac790b3cac9901e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5b7fa0999142ad186ac790b3cac9901e">IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5b7fa0999142ad186ac790b3cac9901e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd63a8426f99cc4396a37c76e1c3feec" id="r_abd63a8426f99cc4396a37c76e1c3feec"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abd63a8426f99cc4396a37c76e1c3feec">IO_QSPI_USBPHY_DM_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:abd63a8426f99cc4396a37c76e1c3feec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5478d75d9feaf48befbd81afa1f8345" id="r_aa5478d75d9feaf48befbd81afa1f8345"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa5478d75d9feaf48befbd81afa1f8345">IO_QSPI_USBPHY_DM_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:aa5478d75d9feaf48befbd81afa1f8345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc3df8f699d2891d54c4d88b7b3b98d" id="r_abcc3df8f699d2891d54c4d88b7b3b98d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abcc3df8f699d2891d54c4d88b7b3b98d">IO_QSPI_USBPHY_DM_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:abcc3df8f699d2891d54c4d88b7b3b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ffe424b298a4649acf5d9199c018cb4" id="r_a2ffe424b298a4649acf5d9199c018cb4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ffe424b298a4649acf5d9199c018cb4">IO_QSPI_USBPHY_DM_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a2ffe424b298a4649acf5d9199c018cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da9c2dbb269f59e6bf9d45cbd58e1ab" id="r_a5da9c2dbb269f59e6bf9d45cbd58e1ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5da9c2dbb269f59e6bf9d45cbd58e1ab">IO_QSPI_USBPHY_DM_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a5da9c2dbb269f59e6bf9d45cbd58e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506703542f53c073a476691bd537f5ab" id="r_a506703542f53c073a476691bd537f5ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a506703542f53c073a476691bd537f5ab">IO_QSPI_USBPHY_DM_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td></tr>
<tr class="separator:a506703542f53c073a476691bd537f5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cf9273eb4fb1e965cd49a21144e8ea" id="r_ae1cf9273eb4fb1e965cd49a21144e8ea"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1cf9273eb4fb1e965cd49a21144e8ea">IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ae1cf9273eb4fb1e965cd49a21144e8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a864c8c53d8e0e76e04447aff21ee0c9e" id="r_a864c8c53d8e0e76e04447aff21ee0c9e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a864c8c53d8e0e76e04447aff21ee0c9e">IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a864c8c53d8e0e76e04447aff21ee0c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcf901ebb7e08cf20fdb18f96af29b8" id="r_a9bcf901ebb7e08cf20fdb18f96af29b8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9bcf901ebb7e08cf20fdb18f96af29b8">IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a9bcf901ebb7e08cf20fdb18f96af29b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4738d0ab8944a12f201f133493a832b4" id="r_a4738d0ab8944a12f201f133493a832b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4738d0ab8944a12f201f133493a832b4">IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a4738d0ab8944a12f201f133493a832b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24fd4d5107bb6c44856d555dd93fc012" id="r_a24fd4d5107bb6c44856d555dd93fc012"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24fd4d5107bb6c44856d555dd93fc012">IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a24fd4d5107bb6c44856d555dd93fc012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49ab1527191b07d016cd2e76a4c9a5b4" id="r_a49ab1527191b07d016cd2e76a4c9a5b4"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a49ab1527191b07d016cd2e76a4c9a5b4">IO_QSPI_USBPHY_DM_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:a49ab1527191b07d016cd2e76a4c9a5b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7fe2c52c250a28d132d6a0b65733c16" id="r_ae7fe2c52c250a28d132d6a0b65733c16"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7fe2c52c250a28d132d6a0b65733c16">IO_QSPI_USBPHY_DP_CTRL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td></tr>
<tr class="separator:ae7fe2c52c250a28d132d6a0b65733c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94f7170f141c0bb086ad1d56c264e3b" id="r_ad94f7170f141c0bb086ad1d56c264e3b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad94f7170f141c0bb086ad1d56c264e3b">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:ad94f7170f141c0bb086ad1d56c264e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc2c7ebae83a2880801fa5e19cbd343" id="r_a2fc2c7ebae83a2880801fa5e19cbd343"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fc2c7ebae83a2880801fa5e19cbd343">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a2fc2c7ebae83a2880801fa5e19cbd343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740a033f2a178d84461da5093928f733" id="r_a740a033f2a178d84461da5093928f733"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a740a033f2a178d84461da5093928f733">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td></tr>
<tr class="separator:a740a033f2a178d84461da5093928f733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ca02e0630addc3a44ec5b6da908a3a" id="r_a04ca02e0630addc3a44ec5b6da908a3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a04ca02e0630addc3a44ec5b6da908a3a">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td></tr>
<tr class="separator:a04ca02e0630addc3a44ec5b6da908a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761f257f3004ee46f13fffbe5f304313" id="r_a761f257f3004ee46f13fffbe5f304313"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a761f257f3004ee46f13fffbe5f304313">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:a761f257f3004ee46f13fffbe5f304313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c9f287f98f633d939c2efc1adc3982" id="r_a90c9f287f98f633d939c2efc1adc3982"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a90c9f287f98f633d939c2efc1adc3982">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_I2C0_SDA</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td></tr>
<tr class="separator:a90c9f287f98f633d939c2efc1adc3982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e72a4d489ed7f17a593816486fda97" id="r_ae7e72a4d489ed7f17a593816486fda97"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae7e72a4d489ed7f17a593816486fda97">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_NULL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td></tr>
<tr class="separator:ae7e72a4d489ed7f17a593816486fda97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b21706af07ce57551fd2354dab515b1" id="r_a1b21706af07ce57551fd2354dab515b1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b21706af07ce57551fd2354dab515b1">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_SIOB_PROC_56</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td></tr>
<tr class="separator:a1b21706af07ce57551fd2354dab515b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5db101239c908b5674789c46ac952d7a" id="r_a5db101239c908b5674789c46ac952d7a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5db101239c908b5674789c46ac952d7a">IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_UART1_TX</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td></tr>
<tr class="separator:a5db101239c908b5674789c46ac952d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a6e73a2332f8cb6ef656390475deb7" id="r_a24a6e73a2332f8cb6ef656390475deb7"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24a6e73a2332f8cb6ef656390475deb7">IO_QSPI_USBPHY_DP_CTRL_INOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a24a6e73a2332f8cb6ef656390475deb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b3c97a5cfe6a31eadfbcdc7e59c6c65" id="r_a1b3c97a5cfe6a31eadfbcdc7e59c6c65"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1b3c97a5cfe6a31eadfbcdc7e59c6c65">IO_QSPI_USBPHY_DP_CTRL_INOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td></tr>
<tr class="separator:a1b3c97a5cfe6a31eadfbcdc7e59c6c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f57db500e3c0691357ee44158102485" id="r_a9f57db500e3c0691357ee44158102485"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9f57db500e3c0691357ee44158102485">IO_QSPI_USBPHY_DP_CTRL_INOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td></tr>
<tr class="separator:a9f57db500e3c0691357ee44158102485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384f771f6e035f4732402b77e7f8ad22" id="r_a384f771f6e035f4732402b77e7f8ad22"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a384f771f6e035f4732402b77e7f8ad22">IO_QSPI_USBPHY_DP_CTRL_INOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a384f771f6e035f4732402b77e7f8ad22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0a589f011fe046bb75f5a884d5f288e" id="r_ac0a589f011fe046bb75f5a884d5f288e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac0a589f011fe046bb75f5a884d5f288e">IO_QSPI_USBPHY_DP_CTRL_INOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac0a589f011fe046bb75f5a884d5f288e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b9ea0b490c7e31ff6c79c2ba2c8114" id="r_aa3b9ea0b490c7e31ff6c79c2ba2c8114"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa3b9ea0b490c7e31ff6c79c2ba2c8114">IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:aa3b9ea0b490c7e31ff6c79c2ba2c8114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dae39827a2e803489afb012e56032b5" id="r_a4dae39827a2e803489afb012e56032b5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a4dae39827a2e803489afb012e56032b5">IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a4dae39827a2e803489afb012e56032b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34260167daea91c7f969c963de17119e" id="r_a34260167daea91c7f969c963de17119e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a34260167daea91c7f969c963de17119e">IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a34260167daea91c7f969c963de17119e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6796c2c860ba367b812d80e19a8eeb" id="r_abf6796c2c860ba367b812d80e19a8eeb"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#abf6796c2c860ba367b812d80e19a8eeb">IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:abf6796c2c860ba367b812d80e19a8eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa53b322920170b314d1a8a99d45e7b34" id="r_aa53b322920170b314d1a8a99d45e7b34"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa53b322920170b314d1a8a99d45e7b34">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:aa53b322920170b314d1a8a99d45e7b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b40644a3eafcbb7da28b73297056e9" id="r_a99b40644a3eafcbb7da28b73297056e9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a99b40644a3eafcbb7da28b73297056e9">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td></tr>
<tr class="separator:a99b40644a3eafcbb7da28b73297056e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9212c2a9f5c452e4a61ce209d8eb8ab8" id="r_a9212c2a9f5c452e4a61ce209d8eb8ab8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9212c2a9f5c452e4a61ce209d8eb8ab8">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td></tr>
<tr class="separator:a9212c2a9f5c452e4a61ce209d8eb8ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac56390d7429449f1a3ae990e39519cde" id="r_ac56390d7429449f1a3ae990e39519cde"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac56390d7429449f1a3ae990e39519cde">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td></tr>
<tr class="separator:ac56390d7429449f1a3ae990e39519cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4fdc0dac31c3ab9f1880d9f56e64277" id="r_ac4fdc0dac31c3ab9f1880d9f56e64277"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ac4fdc0dac31c3ab9f1880d9f56e64277">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:ac4fdc0dac31c3ab9f1880d9f56e64277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16b2fb537bfdbe01df1dc04e4b417c3a" id="r_a16b2fb537bfdbe01df1dc04e4b417c3a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a16b2fb537bfdbe01df1dc04e4b417c3a">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a16b2fb537bfdbe01df1dc04e4b417c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab681363a89f8b7051cb00b921ed59ed3" id="r_ab681363a89f8b7051cb00b921ed59ed3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab681363a89f8b7051cb00b921ed59ed3">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:ab681363a89f8b7051cb00b921ed59ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af429b830c33aed17073ce96e594c2205" id="r_af429b830c33aed17073ce96e594c2205"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af429b830c33aed17073ce96e594c2205">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:af429b830c33aed17073ce96e594c2205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f99e3270288dd9521ac5356bc3cd09b" id="r_a3f99e3270288dd9521ac5356bc3cd09b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3f99e3270288dd9521ac5356bc3cd09b">IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3f99e3270288dd9521ac5356bc3cd09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ff9c35d24afa032c3501e35201a1ef5" id="r_a2ff9c35d24afa032c3501e35201a1ef5"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2ff9c35d24afa032c3501e35201a1ef5">IO_QSPI_USBPHY_DP_CTRL_OEOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a2ff9c35d24afa032c3501e35201a1ef5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8d8ad6acfcf500896f24d90e86e906" id="r_aae8d8ad6acfcf500896f24d90e86e906"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aae8d8ad6acfcf500896f24d90e86e906">IO_QSPI_USBPHY_DP_CTRL_OEOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td></tr>
<tr class="separator:aae8d8ad6acfcf500896f24d90e86e906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9da67d52b7d008bff4308a70c3fec9" id="r_a2e9da67d52b7d008bff4308a70c3fec9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2e9da67d52b7d008bff4308a70c3fec9">IO_QSPI_USBPHY_DP_CTRL_OEOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td></tr>
<tr class="separator:a2e9da67d52b7d008bff4308a70c3fec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9269817bd0a5b0f503898868d7aeec1" id="r_ab9269817bd0a5b0f503898868d7aeec1"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ab9269817bd0a5b0f503898868d7aeec1">IO_QSPI_USBPHY_DP_CTRL_OEOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td></tr>
<tr class="separator:ab9269817bd0a5b0f503898868d7aeec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d68561549a3ca8fc3983347fcf132d2" id="r_a1d68561549a3ca8fc3983347fcf132d2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a1d68561549a3ca8fc3983347fcf132d2">IO_QSPI_USBPHY_DP_CTRL_OEOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a1d68561549a3ca8fc3983347fcf132d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a090fa885ee59c6f5e90ba203908ed576" id="r_a090fa885ee59c6f5e90ba203908ed576"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a090fa885ee59c6f5e90ba203908ed576">IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_DISABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:a090fa885ee59c6f5e90ba203908ed576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c04f700d21b44882ce3655e4897d4b" id="r_a24c04f700d21b44882ce3655e4897d4b"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a24c04f700d21b44882ce3655e4897d4b">IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_ENABLE</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:a24c04f700d21b44882ce3655e4897d4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c772e9ba2f287ebda89a236e6f5efe" id="r_a09c772e9ba2f287ebda89a236e6f5efe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a09c772e9ba2f287ebda89a236e6f5efe">IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a09c772e9ba2f287ebda89a236e6f5efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c829177f7b866790c5a2fe2eb51a1b2" id="r_a9c829177f7b866790c5a2fe2eb51a1b2"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9c829177f7b866790c5a2fe2eb51a1b2">IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a9c829177f7b866790c5a2fe2eb51a1b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefda6550e8451adf35f2fe920f4987ce" id="r_aefda6550e8451adf35f2fe920f4987ce"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aefda6550e8451adf35f2fe920f4987ce">IO_QSPI_USBPHY_DP_CTRL_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td></tr>
<tr class="separator:aefda6550e8451adf35f2fe920f4987ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d9491f09ff9054bc56b47bbe6cb564" id="r_a30d9491f09ff9054bc56b47bbe6cb564"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a30d9491f09ff9054bc56b47bbe6cb564">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_ACCESS</a>&#160;&#160;&#160;&quot;RW&quot;</td></tr>
<tr class="separator:a30d9491f09ff9054bc56b47bbe6cb564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9570f5a52dea3b6b99b7f09a5f3398c3" id="r_a9570f5a52dea3b6b99b7f09a5f3398c3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a9570f5a52dea3b6b99b7f09a5f3398c3">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td></tr>
<tr class="separator:a9570f5a52dea3b6b99b7f09a5f3398c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36fa3f361adc4c68869940bbee03c8f" id="r_af36fa3f361adc4c68869940bbee03c8f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#af36fa3f361adc4c68869940bbee03c8f">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td></tr>
<tr class="separator:af36fa3f361adc4c68869940bbee03c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad33fff8007a16ba2fa96cd75655f7b2f" id="r_ad33fff8007a16ba2fa96cd75655f7b2f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad33fff8007a16ba2fa96cd75655f7b2f">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ad33fff8007a16ba2fa96cd75655f7b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a49d072cef4b3ba9d4328c3c746b67a" id="r_a7a49d072cef4b3ba9d4328c3c746b67a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a7a49d072cef4b3ba9d4328c3c746b67a">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a7a49d072cef4b3ba9d4328c3c746b67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d5821c4cf90234c65b10a9f07df9c8" id="r_ae1d5821c4cf90234c65b10a9f07df9c8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae1d5821c4cf90234c65b10a9f07df9c8">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_HIGH</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td></tr>
<tr class="separator:ae1d5821c4cf90234c65b10a9f07df9c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115ecb945a4f5c7fad1f53c65e31d2d0" id="r_a115ecb945a4f5c7fad1f53c65e31d2d0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a115ecb945a4f5c7fad1f53c65e31d2d0">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_INVERT</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td></tr>
<tr class="separator:a115ecb945a4f5c7fad1f53c65e31d2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa70ef5a55da2a4746d2c4e9db6e1c3ad" id="r_aa70ef5a55da2a4746d2c4e9db6e1c3ad"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa70ef5a55da2a4746d2c4e9db6e1c3ad">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_LOW</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td></tr>
<tr class="separator:aa70ef5a55da2a4746d2c4e9db6e1c3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceca3ce0e9cb19a9bda7d967ca2e8208" id="r_aceca3ce0e9cb19a9bda7d967ca2e8208"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aceca3ce0e9cb19a9bda7d967ca2e8208">IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_NORMAL</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:aceca3ce0e9cb19a9bda7d967ca2e8208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85dceed457b9b4b1e2b232f213ba1f0f" id="r_a85dceed457b9b4b1e2b232f213ba1f0f"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a85dceed457b9b4b1e2b232f213ba1f0f">IO_QSPI_USBPHY_DP_CTRL_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td></tr>
<tr class="separator:a85dceed457b9b4b1e2b232f213ba1f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ebfe56eaaaa08bf74fdba4e9a95a3fe" id="r_a0ebfe56eaaaa08bf74fdba4e9a95a3fe"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0ebfe56eaaaa08bf74fdba4e9a95a3fe">IO_QSPI_USBPHY_DP_STATUS_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td></tr>
<tr class="separator:a0ebfe56eaaaa08bf74fdba4e9a95a3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc36c9c026fc77eda61b7545283add98" id="r_acc36c9c026fc77eda61b7545283add98"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#acc36c9c026fc77eda61b7545283add98">IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:acc36c9c026fc77eda61b7545283add98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0adeb1a47cd995a133771ed3de02fdcd" id="r_a0adeb1a47cd995a133771ed3de02fdcd"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a0adeb1a47cd995a133771ed3de02fdcd">IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td></tr>
<tr class="separator:a0adeb1a47cd995a133771ed3de02fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c5e5ac324523722ccfac3185e1ad39" id="r_a94c5e5ac324523722ccfac3185e1ad39"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a94c5e5ac324523722ccfac3185e1ad39">IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:a94c5e5ac324523722ccfac3185e1ad39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85b29f470b00fdb32d9835cfb6cc4f9" id="r_aa85b29f470b00fdb32d9835cfb6cc4f9"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa85b29f470b00fdb32d9835cfb6cc4f9">IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td></tr>
<tr class="separator:aa85b29f470b00fdb32d9835cfb6cc4f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21016d5bf90f5bde3f3b9af35d83ee40" id="r_a21016d5bf90f5bde3f3b9af35d83ee40"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a21016d5bf90f5bde3f3b9af35d83ee40">IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a21016d5bf90f5bde3f3b9af35d83ee40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad544967c73ebfdcf08d2814505d671e8" id="r_ad544967c73ebfdcf08d2814505d671e8"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad544967c73ebfdcf08d2814505d671e8">IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad544967c73ebfdcf08d2814505d671e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b1f68d21b6d0bb0500745d7eb9509aa" id="r_a3b1f68d21b6d0bb0500745d7eb9509aa"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3b1f68d21b6d0bb0500745d7eb9509aa">IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td></tr>
<tr class="separator:a3b1f68d21b6d0bb0500745d7eb9509aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a516073621fc1f9538ad3fd6bc995112a" id="r_a516073621fc1f9538ad3fd6bc995112a"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a516073621fc1f9538ad3fd6bc995112a">IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a516073621fc1f9538ad3fd6bc995112a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10caf493b70a36c561d5c98572f4e5b0" id="r_a10caf493b70a36c561d5c98572f4e5b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a10caf493b70a36c561d5c98572f4e5b0">IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td></tr>
<tr class="separator:a10caf493b70a36c561d5c98572f4e5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb7df4133657104c52c6b9a8ffba3a17" id="r_afb7df4133657104c52c6b9a8ffba3a17"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#afb7df4133657104c52c6b9a8ffba3a17">IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:afb7df4133657104c52c6b9a8ffba3a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78993ec19458027d2599e5e70e1d724e" id="r_a78993ec19458027d2599e5e70e1d724e"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a78993ec19458027d2599e5e70e1d724e">IO_QSPI_USBPHY_DP_STATUS_OETOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:a78993ec19458027d2599e5e70e1d724e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5337864861826e1ce3f7062df6af0a67" id="r_a5337864861826e1ce3f7062df6af0a67"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a5337864861826e1ce3f7062df6af0a67">IO_QSPI_USBPHY_DP_STATUS_OETOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td></tr>
<tr class="separator:a5337864861826e1ce3f7062df6af0a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42c221e982cc6aa32a5a64b563cee6b0" id="r_a42c221e982cc6aa32a5a64b563cee6b0"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a42c221e982cc6aa32a5a64b563cee6b0">IO_QSPI_USBPHY_DP_STATUS_OETOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:a42c221e982cc6aa32a5a64b563cee6b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada1ce0cf324e87c420ca9cbb816a47ba" id="r_ada1ce0cf324e87c420ca9cbb816a47ba"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ada1ce0cf324e87c420ca9cbb816a47ba">IO_QSPI_USBPHY_DP_STATUS_OETOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td></tr>
<tr class="separator:ada1ce0cf324e87c420ca9cbb816a47ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3df42e43d455b649d79b81c7ea613708" id="r_a3df42e43d455b649d79b81c7ea613708"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a3df42e43d455b649d79b81c7ea613708">IO_QSPI_USBPHY_DP_STATUS_OETOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a3df42e43d455b649d79b81c7ea613708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7635f82706f465643cd78ea37744098" id="r_aa7635f82706f465643cd78ea37744098"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aa7635f82706f465643cd78ea37744098">IO_QSPI_USBPHY_DP_STATUS_OFFSET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="memdesc:aa7635f82706f465643cd78ea37744098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Copyright (c) 2024 Raspberry Pi Ltd.  <br /></td></tr>
<tr class="separator:aa7635f82706f465643cd78ea37744098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86b99cdd126d651ec49814f09fe5e94" id="r_ad86b99cdd126d651ec49814f09fe5e94"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ad86b99cdd126d651ec49814f09fe5e94">IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_ACCESS</a>&#160;&#160;&#160;&quot;RO&quot;</td></tr>
<tr class="separator:ad86b99cdd126d651ec49814f09fe5e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd5ad3b688d6608201edae1c4df9993" id="r_a2fd5ad3b688d6608201edae1c4df9993"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a2fd5ad3b688d6608201edae1c4df9993">IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_BITS</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td></tr>
<tr class="separator:a2fd5ad3b688d6608201edae1c4df9993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24961ea504d77f1391e6aa94c8de9e6" id="r_ae24961ea504d77f1391e6aa94c8de9e6"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#ae24961ea504d77f1391e6aa94c8de9e6">IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_LSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:ae24961ea504d77f1391e6aa94c8de9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b8e23fc9a576791c06a0ea77d5c25d" id="r_a23b8e23fc9a576791c06a0ea77d5c25d"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a23b8e23fc9a576791c06a0ea77d5c25d">IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_MSB</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td></tr>
<tr class="separator:a23b8e23fc9a576791c06a0ea77d5c25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69379b33a590885831fb75fd11e1e1f3" id="r_a69379b33a590885831fb75fd11e1e1f3"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#a69379b33a590885831fb75fd11e1e1f3">IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td></tr>
<tr class="separator:a69379b33a590885831fb75fd11e1e1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf6c12e383e8d4d034d957a66dcf4ab" id="r_aacf6c12e383e8d4d034d957a66dcf4ab"><td class="memItemLeft" align="right" valign="top">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html#aacf6c12e383e8d4d034d957a66dcf4ab">IO_QSPI_USBPHY_DP_STATUS_RESET</a>&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td></tr>
<tr class="separator:aacf6c12e383e8d4d034d957a66dcf4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Documentação das macros</h2>
<a id="a84606b1f118e5c6d9c9042f39be4b832" name="a84606b1f118e5c6d9c9042f39be4b832"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84606b1f118e5c6d9c9042f39be4b832">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f9eb88451925a2b882b70b2cce28c2d" name="a2f9eb88451925a2b882b70b2cce28c2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f9eb88451925a2b882b70b2cce28c2d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5642ef77bbebc2efeaa9cb165ddec655" name="a5642ef77bbebc2efeaa9cb165ddec655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5642ef77bbebc2efeaa9cb165ddec655">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22832a75fb751fc85f123e93d5f32b4" name="ab22832a75fb751fc85f123e93d5f32b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22832a75fb751fc85f123e93d5f32b4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a2a70946b9f25312cae77836de643e" name="a92a2a70946b9f25312cae77836de643e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a2a70946b9f25312cae77836de643e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87b157dcd27cb8473cc875de340fc6e2" name="a87b157dcd27cb8473cc875de340fc6e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b157dcd27cb8473cc875de340fc6e2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0797fd656cb52a06b9c720e4129e4d80" name="a0797fd656cb52a06b9c720e4129e4d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0797fd656cb52a06b9c720e4129e4d80">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a036acc4f792b173c606b829b67e705ff" name="a036acc4f792b173c606b829b67e705ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a036acc4f792b173c606b829b67e705ff">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa654ff1984ec446774b60dde9d956f6e" name="aa654ff1984ec446774b60dde9d956f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa654ff1984ec446774b60dde9d956f6e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67aaf0b73b3b412224ef3969bf2e6bd2" name="a67aaf0b73b3b412224ef3969bf2e6bd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67aaf0b73b3b412224ef3969bf2e6bd2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f3039f3c072b7ff42d53838a397355d" name="a1f3039f3c072b7ff42d53838a397355d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f3039f3c072b7ff42d53838a397355d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d1feed9209f4f916dce30004379b221" name="a9d1feed9209f4f916dce30004379b221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d1feed9209f4f916dce30004379b221">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03f617c72c7de6193c8f26093907c8ca" name="a03f617c72c7de6193c8f26093907c8ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03f617c72c7de6193c8f26093907c8ca">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e1dbcad17b2eb5db3136095fd64b5a9" name="a8e1dbcad17b2eb5db3136095fd64b5a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e1dbcad17b2eb5db3136095fd64b5a9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c3357afca1e95d735fb242fd3e925ec" name="a4c3357afca1e95d735fb242fd3e925ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3357afca1e95d735fb242fd3e925ec">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a573f58bdaa12d393d744faf90b0af269" name="a573f58bdaa12d393d744faf90b0af269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a573f58bdaa12d393d744faf90b0af269">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaedbb2ba0f135856324279ad41e21b9e" name="aaedbb2ba0f135856324279ad41e21b9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedbb2ba0f135856324279ad41e21b9e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9c4f9745e229923fa5175547ef22745" name="ae9c4f9745e229923fa5175547ef22745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9c4f9745e229923fa5175547ef22745">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5bbccf320eac7d711a5b3c99c4af467" name="aa5bbccf320eac7d711a5b3c99c4af467"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5bbccf320eac7d711a5b3c99c4af467">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27873f3a817fea054da1f777e590860f" name="a27873f3a817fea054da1f777e590860f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27873f3a817fea054da1f777e590860f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3db2908c825d1cd6a6efd3bc1a5a9cf" name="aa3db2908c825d1cd6a6efd3bc1a5a9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3db2908c825d1cd6a6efd3bc1a5a9cf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc3a6f3de5f5d6008649d3088aaa51af" name="abc3a6f3de5f5d6008649d3088aaa51af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc3a6f3de5f5d6008649d3088aaa51af">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fc8ef82abd5d7674e81db62d045b7fc" name="a5fc8ef82abd5d7674e81db62d045b7fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fc8ef82abd5d7674e81db62d045b7fc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7676a547d6724df2f26d44ce3d0efea" name="ae7676a547d6724df2f26d44ce3d0efea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7676a547d6724df2f26d44ce3d0efea">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0354a44a251f4b9ce89ea70a0fba89d8" name="a0354a44a251f4b9ce89ea70a0fba89d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0354a44a251f4b9ce89ea70a0fba89d8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa31af03a7bd6ed1aadecf24607cc52" name="acfa31af03a7bd6ed1aadecf24607cc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa31af03a7bd6ed1aadecf24607cc52">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdce0b772611ec96c7f4a2bc2e58e8cf" name="acdce0b772611ec96c7f4a2bc2e58e8cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdce0b772611ec96c7f4a2bc2e58e8cf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05f06a657a2a04d10e4d358bc1ed5304" name="a05f06a657a2a04d10e4d358bc1ed5304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f06a657a2a04d10e4d358bc1ed5304">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b025f20f2c914aaca498ca45af1030e" name="a4b025f20f2c914aaca498ca45af1030e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b025f20f2c914aaca498ca45af1030e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b2d1da173d58cc97b2d0ce3c4633046" name="a1b2d1da173d58cc97b2d0ce3c4633046"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2d1da173d58cc97b2d0ce3c4633046">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71bb56a0f314feb987cd3c5b2c190a07" name="a71bb56a0f314feb987cd3c5b2c190a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bb56a0f314feb987cd3c5b2c190a07">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acff11442a817448d8473c66a3761aa74" name="acff11442a817448d8473c66a3761aa74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acff11442a817448d8473c66a3761aa74">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c7ad36a13d869017ef57b1f365952a7" name="a4c7ad36a13d869017ef57b1f365952a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7ad36a13d869017ef57b1f365952a7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc5904a8b5735c58e4bb06d6c716c63" name="accc5904a8b5735c58e4bb06d6c716c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc5904a8b5735c58e4bb06d6c716c63">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af46c82e5715211ddb9a89945e6ac2374" name="af46c82e5715211ddb9a89945e6ac2374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af46c82e5715211ddb9a89945e6ac2374">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a816da4df212841249e86490513beb031" name="a816da4df212841249e86490513beb031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a816da4df212841249e86490513beb031">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a589c2589997f209509337155971a16f7" name="a589c2589997f209509337155971a16f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a589c2589997f209509337155971a16f7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbdadb6df0508c58077619ca26db2753" name="acbdadb6df0508c58077619ca26db2753"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbdadb6df0508c58077619ca26db2753">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff3fa672000021c8c707a9b418246341" name="aff3fa672000021c8c707a9b418246341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff3fa672000021c8c707a9b418246341">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2daf7b672050af5d98226f75d18df60a" name="a2daf7b672050af5d98226f75d18df60a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daf7b672050af5d98226f75d18df60a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4bd4e7e359e4049d4447737fa01b24a" name="ab4bd4e7e359e4049d4447737fa01b24a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4bd4e7e359e4049d4447737fa01b24a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa19784133ba73e82db0007852d97fd82" name="aa19784133ba73e82db0007852d97fd82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa19784133ba73e82db0007852d97fd82">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a538d0656eb84f578bf3574f0bdfd5033" name="a538d0656eb84f578bf3574f0bdfd5033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a538d0656eb84f578bf3574f0bdfd5033">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b0f3f59e59715ffd6f35f1f13329e1e" name="a2b0f3f59e59715ffd6f35f1f13329e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b0f3f59e59715ffd6f35f1f13329e1e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ac9ef15eb8870fa1c7627250aeaaf3e" name="a5ac9ef15eb8870fa1c7627250aeaaf3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac9ef15eb8870fa1c7627250aeaaf3e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11a29c24fa06f36d9287195f41762542" name="a11a29c24fa06f36d9287195f41762542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11a29c24fa06f36d9287195f41762542">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0cbf90763597efd733ea94a3d0a4d4c" name="ac0cbf90763597efd733ea94a3d0a4d4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0cbf90763597efd733ea94a3d0a4d4c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd19322db0ec31f0f0a1754c28be05fe" name="afd19322db0ec31f0f0a1754c28be05fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd19322db0ec31f0f0a1754c28be05fe">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1679613a030f4f321d8ebeddb2a1ff1c" name="a1679613a030f4f321d8ebeddb2a1ff1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1679613a030f4f321d8ebeddb2a1ff1c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c7230105bbf9ffd18796de1d386eeb0" name="a5c7230105bbf9ffd18796de1d386eeb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7230105bbf9ffd18796de1d386eeb0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07b3177d00c0fc9f1872cbd6e0039fdb" name="a07b3177d00c0fc9f1872cbd6e0039fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07b3177d00c0fc9f1872cbd6e0039fdb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d436155b24f962373fde08c3022eed" name="a94d436155b24f962373fde08c3022eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d436155b24f962373fde08c3022eed">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca8bd4d3bc4dddd30da65304ea26dcde" name="aca8bd4d3bc4dddd30da65304ea26dcde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca8bd4d3bc4dddd30da65304ea26dcde">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900ce8d98f7457ddf6b34b2e46d90cf7" name="a900ce8d98f7457ddf6b34b2e46d90cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900ce8d98f7457ddf6b34b2e46d90cf7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adffdee5a1df2fc8b9624d78a27e63afc" name="adffdee5a1df2fc8b9624d78a27e63afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffdee5a1df2fc8b9624d78a27e63afc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d108c37683f591f4b1a5b585e70f9d5" name="a2d108c37683f591f4b1a5b585e70f9d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d108c37683f591f4b1a5b585e70f9d5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacd7ab8b7e588ec7d3ec9f2eb3764df2" name="aacd7ab8b7e588ec7d3ec9f2eb3764df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd7ab8b7e588ec7d3ec9f2eb3764df2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc376dcaeaee300c2089ba20b7262afe" name="afc376dcaeaee300c2089ba20b7262afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc376dcaeaee300c2089ba20b7262afe">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ae6728c2b65462cee1ac64b12f2b73d" name="a3ae6728c2b65462cee1ac64b12f2b73d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae6728c2b65462cee1ac64b12f2b73d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abef7ecdfc929cc6dce1aafc39a03ecda" name="abef7ecdfc929cc6dce1aafc39a03ecda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abef7ecdfc929cc6dce1aafc39a03ecda">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89eb0e36b2388e020c2841ba53ad1b82" name="a89eb0e36b2388e020c2841ba53ad1b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89eb0e36b2388e020c2841ba53ad1b82">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4002577ee0cf55fa256f08933369028" name="ae4002577ee0cf55fa256f08933369028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4002577ee0cf55fa256f08933369028">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f0ddc64a1cdd77d46301d67d268fe3f" name="a4f0ddc64a1cdd77d46301d67d268fe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f0ddc64a1cdd77d46301d67d268fe3f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a472e5131b6a71904bcc2e2193f0b5" name="a26a472e5131b6a71904bcc2e2193f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a472e5131b6a71904bcc2e2193f0b5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f83822b54032a079fd5318699e246f7" name="a3f83822b54032a079fd5318699e246f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f83822b54032a079fd5318699e246f7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a616cc1d94ee2f55cb0dbcd215fac1541" name="a616cc1d94ee2f55cb0dbcd215fac1541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a616cc1d94ee2f55cb0dbcd215fac1541">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dc12aa5078dc5247381eafc725bc1e1" name="a1dc12aa5078dc5247381eafc725bc1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dc12aa5078dc5247381eafc725bc1e1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7aabb484b4e6190db12a6b97e8b2cbc9" name="a7aabb484b4e6190db12a6b97e8b2cbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aabb484b4e6190db12a6b97e8b2cbc9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c740e6dc2d1a31f7a62099d2686baa" name="a27c740e6dc2d1a31f7a62099d2686baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c740e6dc2d1a31f7a62099d2686baa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a086ee1cf34cfd22e94e6d1184174f54f" name="a086ee1cf34cfd22e94e6d1184174f54f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086ee1cf34cfd22e94e6d1184174f54f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89bfa42746ee142f7796c5b8f05f2b6" name="ab89bfa42746ee142f7796c5b8f05f2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89bfa42746ee142f7796c5b8f05f2b6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a694e85bb06f417569405619de8942054" name="a694e85bb06f417569405619de8942054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a694e85bb06f417569405619de8942054">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed83aa599ad07ad1e44fdd65919ea7c" name="a4ed83aa599ad07ad1e44fdd65919ea7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed83aa599ad07ad1e44fdd65919ea7c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a170ab8ea0c5c221e980783cf4c3c5715" name="a170ab8ea0c5c221e980783cf4c3c5715"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a170ab8ea0c5c221e980783cf4c3c5715">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a59303da8cf6780ea71bca38ab73bbd" name="a7a59303da8cf6780ea71bca38ab73bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a59303da8cf6780ea71bca38ab73bbd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abec535e9a2d5a2c98b9eb624abea19c1" name="abec535e9a2d5a2c98b9eb624abea19c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec535e9a2d5a2c98b9eb624abea19c1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa275d405e57999559cd43360d5abb94e" name="aa275d405e57999559cd43360d5abb94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa275d405e57999559cd43360d5abb94e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f2f16643e91fe678b96c1c034163a60" name="a4f2f16643e91fe678b96c1c034163a60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f2f16643e91fe678b96c1c034163a60">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52bbf584e4a203c37f2054fd57209389" name="a52bbf584e4a203c37f2054fd57209389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52bbf584e4a203c37f2054fd57209389">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa93c70754f95f9dff135828e8b5db3a3" name="aa93c70754f95f9dff135828e8b5db3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa93c70754f95f9dff135828e8b5db3a3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fe2ce7537889804ba78b7c62e88b98b" name="a9fe2ce7537889804ba78b7c62e88b98b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fe2ce7537889804ba78b7c62e88b98b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6599f1600c231500ca13438ab50dbf5" name="af6599f1600c231500ca13438ab50dbf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6599f1600c231500ca13438ab50dbf5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ffdc90e0577dd20ab5e7e64b0726a32" name="a5ffdc90e0577dd20ab5e7e64b0726a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffdc90e0577dd20ab5e7e64b0726a32">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38cc97af6fab4b062f2585c1cb897188" name="a38cc97af6fab4b062f2585c1cb897188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cc97af6fab4b062f2585c1cb897188">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e9322c21df94bcb491629f4c2ce4dee" name="a8e9322c21df94bcb491629f4c2ce4dee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e9322c21df94bcb491629f4c2ce4dee">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70ee837724501d210ad015f979b6d9f1" name="a70ee837724501d210ad015f979b6d9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ee837724501d210ad015f979b6d9f1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac28de7ab8c42e3095c1bbc00b93a0281" name="ac28de7ab8c42e3095c1bbc00b93a0281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac28de7ab8c42e3095c1bbc00b93a0281">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56c63b65a37fe030c5e555f7bacdfd8b" name="a56c63b65a37fe030c5e555f7bacdfd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56c63b65a37fe030c5e555f7bacdfd8b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9f594ecf2517d08cd0427ecb3810d29" name="ad9f594ecf2517d08cd0427ecb3810d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9f594ecf2517d08cd0427ecb3810d29">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab074f36b27c97e345969651cd788be1f" name="ab074f36b27c97e345969651cd788be1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab074f36b27c97e345969651cd788be1f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d521d4cffcdd2ee8df52dd4908fbc66" name="a3d521d4cffcdd2ee8df52dd4908fbc66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d521d4cffcdd2ee8df52dd4908fbc66">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19a0d3842bbe4694d61f0f0047da43eb" name="a19a0d3842bbe4694d61f0f0047da43eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19a0d3842bbe4694d61f0f0047da43eb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf2b134df0144dfbc27873315c94fac8" name="abf2b134df0144dfbc27873315c94fac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf2b134df0144dfbc27873315c94fac8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeeacb76ea0abc83be04a51467bd2dc05" name="aeeacb76ea0abc83be04a51467bd2dc05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeacb76ea0abc83be04a51467bd2dc05">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a444ba4f56c3c9fbe5831d0430941fa19" name="a444ba4f56c3c9fbe5831d0430941fa19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a444ba4f56c3c9fbe5831d0430941fa19">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96f99845711a2a2b1db0640f362b3612" name="a96f99845711a2a2b1db0640f362b3612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f99845711a2a2b1db0640f362b3612">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a449e6a0cfca3e56be19cee53635c8f39" name="a449e6a0cfca3e56be19cee53635c8f39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a449e6a0cfca3e56be19cee53635c8f39">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3ac8eb306b61b18dc4363bc40575769" name="ad3ac8eb306b61b18dc4363bc40575769"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ac8eb306b61b18dc4363bc40575769">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4844fab40ed560a979d6a98a513a3ba8" name="a4844fab40ed560a979d6a98a513a3ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4844fab40ed560a979d6a98a513a3ba8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adeaebcda3e488691014e39434157f658" name="adeaebcda3e488691014e39434157f658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeaebcda3e488691014e39434157f658">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdcc52be22780ab48b2dcd42042637f4" name="afdcc52be22780ab48b2dcd42042637f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdcc52be22780ab48b2dcd42042637f4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00b2e0e905de6877b8df0fe2f2bf8f95" name="a00b2e0e905de6877b8df0fe2f2bf8f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00b2e0e905de6877b8df0fe2f2bf8f95">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a245bc640329d6b69fe7a8fe2d690e61a" name="a245bc640329d6b69fe7a8fe2d690e61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a245bc640329d6b69fe7a8fe2d690e61a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3635bae640f918c9d63d611a015f9884" name="a3635bae640f918c9d63d611a015f9884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3635bae640f918c9d63d611a015f9884">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dcaafe897471efc7e5552645af2946b" name="a3dcaafe897471efc7e5552645af2946b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dcaafe897471efc7e5552645af2946b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac62989385fc6892cb9a99cb7864c0d75" name="ac62989385fc6892cb9a99cb7864c0d75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac62989385fc6892cb9a99cb7864c0d75">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a162ac821d8dabcda0805f69d9d710462" name="a162ac821d8dabcda0805f69d9d710462"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a162ac821d8dabcda0805f69d9d710462">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab802d97ca93e65ae90e1f1f3b28edf4f" name="ab802d97ca93e65ae90e1f1f3b28edf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab802d97ca93e65ae90e1f1f3b28edf4f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4e9ba20e66ab17c2796a887dab51c4" name="aff4e9ba20e66ab17c2796a887dab51c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4e9ba20e66ab17c2796a887dab51c4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51647f614c6dc0f8d5987ca83383266c" name="a51647f614c6dc0f8d5987ca83383266c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51647f614c6dc0f8d5987ca83383266c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3171cbbfd76b181bd2068643e70f13c7" name="a3171cbbfd76b181bd2068643e70f13c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3171cbbfd76b181bd2068643e70f13c7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16fd956089be4e5166feeb68ac9e38a6" name="a16fd956089be4e5166feeb68ac9e38a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16fd956089be4e5166feeb68ac9e38a6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef6a6cba556f3edbc444fa49d32c0df1" name="aef6a6cba556f3edbc444fa49d32c0df1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6a6cba556f3edbc444fa49d32c0df1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6525da69f9b719ce1ba95a80b76be1a" name="ae6525da69f9b719ce1ba95a80b76be1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6525da69f9b719ce1ba95a80b76be1a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fb06f4245672c4c6b61a490206e42f3" name="a6fb06f4245672c4c6b61a490206e42f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb06f4245672c4c6b61a490206e42f3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42fe722e9bbb21f0708adfd377d90364" name="a42fe722e9bbb21f0708adfd377d90364"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42fe722e9bbb21f0708adfd377d90364">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaddaeba57a346c85075dcfc0f31f973" name="aaaddaeba57a346c85075dcfc0f31f973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaddaeba57a346c85075dcfc0f31f973">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a935ef73cf72ed193941d9a533640fb17" name="a935ef73cf72ed193941d9a533640fb17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935ef73cf72ed193941d9a533640fb17">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab504ed1c5d3d48e793c7614ebcb469f8" name="ab504ed1c5d3d48e793c7614ebcb469f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab504ed1c5d3d48e793c7614ebcb469f8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bd9ca589e8fb2f7065df386f484f8dc" name="a4bd9ca589e8fb2f7065df386f484f8dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bd9ca589e8fb2f7065df386f484f8dc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae18e9b581545b60062d21a8ac6084a68" name="ae18e9b581545b60062d21a8ac6084a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18e9b581545b60062d21a8ac6084a68">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8b9f77ac03496ab071b842f9f1c36e7" name="ac8b9f77ac03496ab071b842f9f1c36e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8b9f77ac03496ab071b842f9f1c36e7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000234)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a3b66de4612b76aa5c7a86b3a7ab33" name="a26a3b66de4612b76aa5c7a86b3a7ab33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a3b66de4612b76aa5c7a86b3a7ab33">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77e48328e7124015e890d7fcd0eccb3a" name="a77e48328e7124015e890d7fcd0eccb3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e48328e7124015e890d7fcd0eccb3a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a211f984b8ef26764e8e8c6728588184d" name="a211f984b8ef26764e8e8c6728588184d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a211f984b8ef26764e8e8c6728588184d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a08a43fcebb9131f198b9875a29ed84" name="a4a08a43fcebb9131f198b9875a29ed84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a08a43fcebb9131f198b9875a29ed84">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7713493d9be8dfb3f7daecc8ffc6093" name="aa7713493d9be8dfb3f7daecc8ffc6093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7713493d9be8dfb3f7daecc8ffc6093">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db8dfb4d70292cafe6e8e4b1140337a" name="a5db8dfb4d70292cafe6e8e4b1140337a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db8dfb4d70292cafe6e8e4b1140337a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7baa68d467ce2280bd7e31130fde587" name="ab7baa68d467ce2280bd7e31130fde587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7baa68d467ce2280bd7e31130fde587">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a988e0fb08234d6a578c4e6f2d4297578" name="a988e0fb08234d6a578c4e6f2d4297578"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988e0fb08234d6a578c4e6f2d4297578">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab64991b73d892a0b8e4eb762f5ed765e" name="ab64991b73d892a0b8e4eb762f5ed765e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab64991b73d892a0b8e4eb762f5ed765e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a791defe32dca8d8ae65eb7588e2c56fe" name="a791defe32dca8d8ae65eb7588e2c56fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791defe32dca8d8ae65eb7588e2c56fe">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e0e90f83c3dffa563e05ea8b6e3333b" name="a6e0e90f83c3dffa563e05ea8b6e3333b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e0e90f83c3dffa563e05ea8b6e3333b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a179da1c8044c46ebfcb9ae284e6262" name="a9a179da1c8044c46ebfcb9ae284e6262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a179da1c8044c46ebfcb9ae284e6262">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af90d95cd5253a2cf86df4d66114add91" name="af90d95cd5253a2cf86df4d66114add91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90d95cd5253a2cf86df4d66114add91">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9faeaf7944ab4ea5119d866929ba42bc" name="a9faeaf7944ab4ea5119d866929ba42bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9faeaf7944ab4ea5119d866929ba42bc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12775aa1b2e835ea465d93c09453794f" name="a12775aa1b2e835ea465d93c09453794f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12775aa1b2e835ea465d93c09453794f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c5f9fc056f9de9109b2fba1e288a0a5" name="a0c5f9fc056f9de9109b2fba1e288a0a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c5f9fc056f9de9109b2fba1e288a0a5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33e4cb303b8106e51d200b1bce2741ce" name="a33e4cb303b8106e51d200b1bce2741ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33e4cb303b8106e51d200b1bce2741ce">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad80911e3448a1198dc1efa7075f52814" name="ad80911e3448a1198dc1efa7075f52814"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad80911e3448a1198dc1efa7075f52814">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac77a59fad57277f787c5b6cc0b524796" name="ac77a59fad57277f787c5b6cc0b524796"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77a59fad57277f787c5b6cc0b524796">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a936f4fd0ebbec96565ea03dbc6614a0b" name="a936f4fd0ebbec96565ea03dbc6614a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936f4fd0ebbec96565ea03dbc6614a0b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab15288814516deadf41cf71843a523ef" name="ab15288814516deadf41cf71843a523ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab15288814516deadf41cf71843a523ef">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00f55bc48ead2510a9a7258219600cdb" name="a00f55bc48ead2510a9a7258219600cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f55bc48ead2510a9a7258219600cdb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6b79a7678ebad6642f6224f5c093283" name="af6b79a7678ebad6642f6224f5c093283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6b79a7678ebad6642f6224f5c093283">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20de14c2960f2301e2634d77ce345ba7" name="a20de14c2960f2301e2634d77ce345ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20de14c2960f2301e2634d77ce345ba7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ab179700b801c58cd931e07944d4d3" name="ac6ab179700b801c58cd931e07944d4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ab179700b801c58cd931e07944d4d3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab218ca8c07f3c887c0075b1f93d07c33" name="ab218ca8c07f3c887c0075b1f93d07c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab218ca8c07f3c887c0075b1f93d07c33">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d6ee96b04e759721dd7453086d722a2" name="a1d6ee96b04e759721dd7453086d722a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6ee96b04e759721dd7453086d722a2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6252a24e89ea3a8a27f848b106ef3be3" name="a6252a24e89ea3a8a27f848b106ef3be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6252a24e89ea3a8a27f848b106ef3be3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3b2c67ce53b32f26815b2d323ea1bc5" name="ae3b2c67ce53b32f26815b2d323ea1bc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b2c67ce53b32f26815b2d323ea1bc5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6ec546834a2ede4bce0a154a96c0812" name="ac6ec546834a2ede4bce0a154a96c0812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ec546834a2ede4bce0a154a96c0812">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1abd70c6a28db01ec12096ae518a0c56" name="a1abd70c6a28db01ec12096ae518a0c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1abd70c6a28db01ec12096ae518a0c56">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6b120a1a9c8eeeba6e4e2cf1f1acba3" name="ae6b120a1a9c8eeeba6e4e2cf1f1acba3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b120a1a9c8eeeba6e4e2cf1f1acba3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac374151023ef2e28253a4a6ac99a912b" name="ac374151023ef2e28253a4a6ac99a912b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac374151023ef2e28253a4a6ac99a912b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60b80ddea553c97a3d8c820886dc9cad" name="a60b80ddea553c97a3d8c820886dc9cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b80ddea553c97a3d8c820886dc9cad">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab78b0cf7762d48abbaaaf17e5fef2c5a" name="ab78b0cf7762d48abbaaaf17e5fef2c5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78b0cf7762d48abbaaaf17e5fef2c5a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77c65ad2d512099fe234385aa3d5f6aa" name="a77c65ad2d512099fe234385aa3d5f6aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c65ad2d512099fe234385aa3d5f6aa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44bf842a955a1557d6d5d9c29cfc156e" name="a44bf842a955a1557d6d5d9c29cfc156e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44bf842a955a1557d6d5d9c29cfc156e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a722eacbca9745daead94b2a8cf46d227" name="a722eacbca9745daead94b2a8cf46d227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722eacbca9745daead94b2a8cf46d227">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53dbb407899df174735ea284679e7330" name="a53dbb407899df174735ea284679e7330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53dbb407899df174735ea284679e7330">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d7cccaa2329bd65462b55bd76db8e6a" name="a1d7cccaa2329bd65462b55bd76db8e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d7cccaa2329bd65462b55bd76db8e6a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9170ca6d9a6fec308b5ee4ca33e32205" name="a9170ca6d9a6fec308b5ee4ca33e32205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9170ca6d9a6fec308b5ee4ca33e32205">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTE_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a246784f9943d75d3289a8ab3b84f8184" name="a246784f9943d75d3289a8ab3b84f8184"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a246784f9943d75d3289a8ab3b84f8184">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5635be5c71a0aa264adfbcbe3d5f022b" name="a5635be5c71a0aa264adfbcbe3d5f022b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5635be5c71a0aa264adfbcbe3d5f022b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273c808b430a9693144128c812b3c839" name="a273c808b430a9693144128c812b3c839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273c808b430a9693144128c812b3c839">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63177fe09221a664b14ab15191836c0a" name="a63177fe09221a664b14ab15191836c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63177fe09221a664b14ab15191836c0a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732750b12bdece447f41a08289f4f4bf" name="a732750b12bdece447f41a08289f4f4bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732750b12bdece447f41a08289f4f4bf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affbc776be79f29a75d0bc91d2167c0fa" name="affbc776be79f29a75d0bc91d2167c0fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbc776be79f29a75d0bc91d2167c0fa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd725bb4c39aae3a0a68ff67543cc7eb" name="acd725bb4c39aae3a0a68ff67543cc7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd725bb4c39aae3a0a68ff67543cc7eb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5941d7e1cf597bd786e63fdbec23140a" name="a5941d7e1cf597bd786e63fdbec23140a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5941d7e1cf597bd786e63fdbec23140a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb3738ec29aed5dc106d4aa8e596580b" name="acb3738ec29aed5dc106d4aa8e596580b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb3738ec29aed5dc106d4aa8e596580b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f8d571fe695f9f9abed25621536262" name="a15f8d571fe695f9f9abed25621536262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f8d571fe695f9f9abed25621536262">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60104cf50b096be5282291b0c66854c4" name="a60104cf50b096be5282291b0c66854c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60104cf50b096be5282291b0c66854c4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8808c06b30b9e96da516ff80334edb2" name="ac8808c06b30b9e96da516ff80334edb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8808c06b30b9e96da516ff80334edb2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a38eabe5b861751e37a92fc5d2d68d" name="ac3a38eabe5b861751e37a92fc5d2d68d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a38eabe5b861751e37a92fc5d2d68d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab33232b5028e3d5c17def05530107f3d" name="ab33232b5028e3d5c17def05530107f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33232b5028e3d5c17def05530107f3d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fe69068187045fd2ec65894c290b390" name="a8fe69068187045fd2ec65894c290b390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe69068187045fd2ec65894c290b390">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa595c4a6572f520b04980f2e28826472" name="aa595c4a6572f520b04980f2e28826472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa595c4a6572f520b04980f2e28826472">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af712bd3a4da6a18821efefe89a5d331c" name="af712bd3a4da6a18821efefe89a5d331c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af712bd3a4da6a18821efefe89a5d331c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af15fa9733908901f13f58f9d60634623" name="af15fa9733908901f13f58f9d60634623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15fa9733908901f13f58f9d60634623">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8ba3450ddb9770c13fa8ddf00d2460" name="afb8ba3450ddb9770c13fa8ddf00d2460"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8ba3450ddb9770c13fa8ddf00d2460">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6b2e6d3b72e053b979c0c258dbadfe6" name="ae6b2e6d3b72e053b979c0c258dbadfe6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b2e6d3b72e053b979c0c258dbadfe6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca56a7f4a0974d4a79997f3a5c6c7cc6" name="aca56a7f4a0974d4a79997f3a5c6c7cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca56a7f4a0974d4a79997f3a5c6c7cc6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80da8c8cc710b3e9a8ce8c8246b6b6e8" name="a80da8c8cc710b3e9a8ce8c8246b6b6e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80da8c8cc710b3e9a8ce8c8246b6b6e8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09d5c85af8344d6590792efcc03af8aa" name="a09d5c85af8344d6590792efcc03af8aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09d5c85af8344d6590792efcc03af8aa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d68badcb204a049426e67536995aae2" name="a9d68badcb204a049426e67536995aae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d68badcb204a049426e67536995aae2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f2255c96370337a994fd8f631c548b5" name="a9f2255c96370337a994fd8f631c548b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2255c96370337a994fd8f631c548b5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9223fc1f3e90fddb40529966c7978977" name="a9223fc1f3e90fddb40529966c7978977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9223fc1f3e90fddb40529966c7978977">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad98639f85b8151625b2e7bcdb878a8df" name="ad98639f85b8151625b2e7bcdb878a8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98639f85b8151625b2e7bcdb878a8df">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d30d110ed36257072eebc44b30a5ff0" name="a1d30d110ed36257072eebc44b30a5ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d30d110ed36257072eebc44b30a5ff0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f1156a34c7d2d1ff5d70f66792b87c7" name="a9f1156a34c7d2d1ff5d70f66792b87c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f1156a34c7d2d1ff5d70f66792b87c7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10ae3501cfdc61bfae7452ad1d469e81" name="a10ae3501cfdc61bfae7452ad1d469e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10ae3501cfdc61bfae7452ad1d469e81">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969c689cc4ac85d71e96ccecbf7c3b6d" name="a969c689cc4ac85d71e96ccecbf7c3b6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969c689cc4ac85d71e96ccecbf7c3b6d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6feb383b62d5287ec55d6d241aa09183" name="a6feb383b62d5287ec55d6d241aa09183"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6feb383b62d5287ec55d6d241aa09183">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe27ad47a4450f26c98ad34286c3cdf9" name="afe27ad47a4450f26c98ad34286c3cdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe27ad47a4450f26c98ad34286c3cdf9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87628a5a462d7793f5e92c424678777d" name="a87628a5a462d7793f5e92c424678777d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87628a5a462d7793f5e92c424678777d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f8dc8de07d9675649e83e5d5f4d000e" name="a1f8dc8de07d9675649e83e5d5f4d000e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f8dc8de07d9675649e83e5d5f4d000e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa53d05998d19ab9bb8cccf3db195587" name="afa53d05998d19ab9bb8cccf3db195587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa53d05998d19ab9bb8cccf3db195587">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d8f570f188a745337954328b6011fbd" name="a0d8f570f188a745337954328b6011fbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d8f570f188a745337954328b6011fbd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f62aa2bea5c654596ab63623965ace8" name="a2f62aa2bea5c654596ab63623965ace8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f62aa2bea5c654596ab63623965ace8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06b2b7fd995ad5fcf216c9727a93cf50" name="a06b2b7fd995ad5fcf216c9727a93cf50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b2b7fd995ad5fcf216c9727a93cf50">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a6ce751371241c8f5c07a26c420dff8" name="a1a6ce751371241c8f5c07a26c420dff8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a6ce751371241c8f5c07a26c420dff8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6d167c1be65cc4d9535e10817e62f4a" name="ad6d167c1be65cc4d9535e10817e62f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6d167c1be65cc4d9535e10817e62f4a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb9f76c408ddcb74724e06900b258c4d" name="aeb9f76c408ddcb74724e06900b258c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb9f76c408ddcb74724e06900b258c4d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb67b12d4eeb843e52dbda3e4848bd74" name="aeb67b12d4eeb843e52dbda3e4848bd74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb67b12d4eeb843e52dbda3e4848bd74">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab020f19e887ca6716a5e6b8ff39ba403" name="ab020f19e887ca6716a5e6b8ff39ba403"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab020f19e887ca6716a5e6b8ff39ba403">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2809fedec5eecd733cd19335cbe2eb10" name="a2809fedec5eecd733cd19335cbe2eb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2809fedec5eecd733cd19335cbe2eb10">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34916bc2766dfe683abf9e4b7f849555" name="a34916bc2766dfe683abf9e4b7f849555"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34916bc2766dfe683abf9e4b7f849555">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac417efc2d3bd82565dbe8771d8d03c7a" name="ac417efc2d3bd82565dbe8771d8d03c7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac417efc2d3bd82565dbe8771d8d03c7a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a897dfd5f8be6ebb20622062a2c12b6f4" name="a897dfd5f8be6ebb20622062a2c12b6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a897dfd5f8be6ebb20622062a2c12b6f4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a461690305388beb84085aa60bcc235da" name="a461690305388beb84085aa60bcc235da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461690305388beb84085aa60bcc235da">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46d6a6c54a4d49da26fec0e549fc3346" name="a46d6a6c54a4d49da26fec0e549fc3346"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d6a6c54a4d49da26fec0e549fc3346">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7942881438304e814c6f54acb8a237ec" name="a7942881438304e814c6f54acb8a237ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7942881438304e814c6f54acb8a237ec">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8e1cc3262a246e6ae4f2443b8aebe32" name="aa8e1cc3262a246e6ae4f2443b8aebe32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e1cc3262a246e6ae4f2443b8aebe32">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7de88a7393b12c8f7c6fce571124376" name="ad7de88a7393b12c8f7c6fce571124376"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7de88a7393b12c8f7c6fce571124376">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db142d1348589f5a5109e7d193b281d" name="a5db142d1348589f5a5109e7d193b281d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db142d1348589f5a5109e7d193b281d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d979e09266321722bbb831c4cdd901" name="a13d979e09266321722bbb831c4cdd901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d979e09266321722bbb831c4cdd901">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f7cf5df848f249c0a4eaad7cf90f858" name="a4f7cf5df848f249c0a4eaad7cf90f858"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f7cf5df848f249c0a4eaad7cf90f858">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08af782a6408827171f00bfd04b60daa" name="a08af782a6408827171f00bfd04b60daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08af782a6408827171f00bfd04b60daa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ee54db52b045978bf28840ef5943ef" name="a26ee54db52b045978bf28840ef5943ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ee54db52b045978bf28840ef5943ef">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e96eca3c7117963c23713ad9d2dfd7b" name="a4e96eca3c7117963c23713ad9d2dfd7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e96eca3c7117963c23713ad9d2dfd7b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac18197124bc495106778f88d707f574a" name="ac18197124bc495106778f88d707f574a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac18197124bc495106778f88d707f574a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5366d1bdd2ac2ae7fae66a681709dc1" name="ad5366d1bdd2ac2ae7fae66a681709dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5366d1bdd2ac2ae7fae66a681709dc1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a147c881fe1b4a7148afc7f96db919f8f" name="a147c881fe1b4a7148afc7f96db919f8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147c881fe1b4a7148afc7f96db919f8f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7bc2ea519437ec71134e5abf8e29065" name="ac7bc2ea519437ec71134e5abf8e29065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7bc2ea519437ec71134e5abf8e29065">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec1f995cdb5eca9572e833235d465649" name="aec1f995cdb5eca9572e833235d465649"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1f995cdb5eca9572e833235d465649">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacad359f4e2f0ecc71cd7a6af2c9df64" name="aacad359f4e2f0ecc71cd7a6af2c9df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacad359f4e2f0ecc71cd7a6af2c9df64">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2d44ec1ebc22b4fa0f9fddebd79086d" name="ae2d44ec1ebc22b4fa0f9fddebd79086d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2d44ec1ebc22b4fa0f9fddebd79086d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7e720843a3e5a6e6500397b4236b3c6" name="aa7e720843a3e5a6e6500397b4236b3c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7e720843a3e5a6e6500397b4236b3c6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20bd97d01f404f72d95ee4620719069e" name="a20bd97d01f404f72d95ee4620719069e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20bd97d01f404f72d95ee4620719069e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c13af24ee754a20a914466bd2246b6c" name="a5c13af24ee754a20a914466bd2246b6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c13af24ee754a20a914466bd2246b6c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2985044bb5a119154f7373505ee2fb0" name="ab2985044bb5a119154f7373505ee2fb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2985044bb5a119154f7373505ee2fb0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bcac09d40c2902b057fb12663620fab" name="a2bcac09d40c2902b057fb12663620fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bcac09d40c2902b057fb12663620fab">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad79d296ce51ce3a35dbb4a6ede98928f" name="ad79d296ce51ce3a35dbb4a6ede98928f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79d296ce51ce3a35dbb4a6ede98928f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4941376466daacb14718549e7edc8e8c" name="a4941376466daacb14718549e7edc8e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4941376466daacb14718549e7edc8e8c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e243e714196b474b9d5570cdda8c83a" name="a3e243e714196b474b9d5570cdda8c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e243e714196b474b9d5570cdda8c83a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5af668c21195cf3cc68648f5e50a7e7" name="aa5af668c21195cf3cc68648f5e50a7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5af668c21195cf3cc68648f5e50a7e7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b07e98be49f4c11cf9f02346f79ac3" name="a01b07e98be49f4c11cf9f02346f79ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b07e98be49f4c11cf9f02346f79ac3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4102be27e2bbde087e8c1f128643daa1" name="a4102be27e2bbde087e8c1f128643daa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4102be27e2bbde087e8c1f128643daa1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ec88f943fd4b129ceaf0650e0a243c5" name="a1ec88f943fd4b129ceaf0650e0a243c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ec88f943fd4b129ceaf0650e0a243c5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bd3b27c157084e04bf5676ec0eb0f44" name="a9bd3b27c157084e04bf5676ec0eb0f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd3b27c157084e04bf5676ec0eb0f44">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee7d0d24746b4f2471c91c3482fbc279" name="aee7d0d24746b4f2471c91c3482fbc279"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee7d0d24746b4f2471c91c3482fbc279">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c8e2439f593d3ca66cb78bc3d4ddad6" name="a7c8e2439f593d3ca66cb78bc3d4ddad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8e2439f593d3ca66cb78bc3d4ddad6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaa3ae7c2e263a9dbf2c46712c27440c" name="aaaa3ae7c2e263a9dbf2c46712c27440c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaa3ae7c2e263a9dbf2c46712c27440c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2c911bbb3dd484025476efa3b771fa3" name="ab2c911bbb3dd484025476efa3b771fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2c911bbb3dd484025476efa3b771fa3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6f061508b637427996754ecfe67842a" name="af6f061508b637427996754ecfe67842a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6f061508b637427996754ecfe67842a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae635a24426adc733d9055e181e248a17" name="ae635a24426adc733d9055e181e248a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae635a24426adc733d9055e181e248a17">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a541a2ab4991c3007966489f8f0732352" name="a541a2ab4991c3007966489f8f0732352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a541a2ab4991c3007966489f8f0732352">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd7a7db80969b297f0d28078a621caac" name="abd7a7db80969b297f0d28078a621caac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd7a7db80969b297f0d28078a621caac">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e998b5c88ceaeab9c7ceeb1466c0ee0" name="a5e998b5c88ceaeab9c7ceeb1466c0ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e998b5c88ceaeab9c7ceeb1466c0ee0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a1f645860ef3b984ce501e24302e6fa" name="a7a1f645860ef3b984ce501e24302e6fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a1f645860ef3b984ce501e24302e6fa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a056f873d3111a2fe9d0996f6ca50316e" name="a056f873d3111a2fe9d0996f6ca50316e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a056f873d3111a2fe9d0996f6ca50316e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42f8792180cef80900b920ae937bb3e1" name="a42f8792180cef80900b920ae937bb3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f8792180cef80900b920ae937bb3e1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97954293ca083835b58d1977d719cb7c" name="a97954293ca083835b58d1977d719cb7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97954293ca083835b58d1977d719cb7c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78de2e12100f7cf1356922c9ff1ec6b" name="aa78de2e12100f7cf1356922c9ff1ec6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78de2e12100f7cf1356922c9ff1ec6b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae77d81d8a923a2de822f51860b404383" name="ae77d81d8a923a2de822f51860b404383"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77d81d8a923a2de822f51860b404383">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1260793d98f6091f7766204fea15d0cf" name="a1260793d98f6091f7766204fea15d0cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1260793d98f6091f7766204fea15d0cf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4594372dc56a021e655a70581d3ed83" name="ac4594372dc56a021e655a70581d3ed83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4594372dc56a021e655a70581d3ed83">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0606fa360eba40e60eef46cba96ad024" name="a0606fa360eba40e60eef46cba96ad024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0606fa360eba40e60eef46cba96ad024">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1d738813933293de59a54110dd0404b" name="ac1d738813933293de59a54110dd0404b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1d738813933293de59a54110dd0404b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91441d6b714ca9eb73c982c0a9401d28" name="a91441d6b714ca9eb73c982c0a9401d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91441d6b714ca9eb73c982c0a9401d28">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58eee9e26998234189d7be8357cd884f" name="a58eee9e26998234189d7be8357cd884f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58eee9e26998234189d7be8357cd884f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3375ea5f18d61890599fe3d3453360d" name="ac3375ea5f18d61890599fe3d3453360d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3375ea5f18d61890599fe3d3453360d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e030c277b3b648dbbb4078c8bac141c" name="a7e030c277b3b648dbbb4078c8bac141c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e030c277b3b648dbbb4078c8bac141c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdbf2ed21c18d3e31cd42b4651eaf583" name="abdbf2ed21c18d3e31cd42b4651eaf583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdbf2ed21c18d3e31cd42b4651eaf583">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8e7b61c270974572e7c7a64b09d4fef" name="aa8e7b61c270974572e7c7a64b09d4fef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e7b61c270974572e7c7a64b09d4fef">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec7846b84ddd129adedcbb0a791d538" name="a3ec7846b84ddd129adedcbb0a791d538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec7846b84ddd129adedcbb0a791d538">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2294c5a51cd789183f2388c7cb66807" name="ad2294c5a51cd789183f2388c7cb66807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2294c5a51cd789183f2388c7cb66807">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79c326302dd4e6090ee10c8a2f351874" name="a79c326302dd4e6090ee10c8a2f351874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79c326302dd4e6090ee10c8a2f351874">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b0e0b9dc14369e937e019b153443b22" name="a1b0e0b9dc14369e937e019b153443b22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0e0b9dc14369e937e019b153443b22">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd67506b36fa9c206c994a31ec5730e" name="a0dd67506b36fa9c206c994a31ec5730e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd67506b36fa9c206c994a31ec5730e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afda31c979a22c2d581ecdb92f952316b" name="afda31c979a22c2d581ecdb92f952316b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda31c979a22c2d581ecdb92f952316b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e0040b9077a93381c91eeac0f77b725" name="a1e0040b9077a93381c91eeac0f77b725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e0040b9077a93381c91eeac0f77b725">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4799d05ba9bfd18044f023c92a2815ba" name="a4799d05ba9bfd18044f023c92a2815ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4799d05ba9bfd18044f023c92a2815ba">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a839fc51ff020baf366aed18ff808d074" name="a839fc51ff020baf366aed18ff808d074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a839fc51ff020baf366aed18ff808d074">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9840efcdbb4b685ebcfd7e51690eea08" name="a9840efcdbb4b685ebcfd7e51690eea08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9840efcdbb4b685ebcfd7e51690eea08">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8db22212a72bb689c492ae6b0a30a14f" name="a8db22212a72bb689c492ae6b0a30a14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8db22212a72bb689c492ae6b0a30a14f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaee772516bfb0da119070c8f4adfb1af" name="aaee772516bfb0da119070c8f4adfb1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee772516bfb0da119070c8f4adfb1af">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73fa34596cca1231fe8e39ca0738988b" name="a73fa34596cca1231fe8e39ca0738988b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73fa34596cca1231fe8e39ca0738988b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bdca8dc692f16708c56e4266ad5999e" name="a7bdca8dc692f16708c56e4266ad5999e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdca8dc692f16708c56e4266ad5999e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ab880454f21cbf5a2228ceb920f2d0" name="a04ab880454f21cbf5a2228ceb920f2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ab880454f21cbf5a2228ceb920f2d0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ea3a68101565a7a8a359a6fdb475b2d" name="a5ea3a68101565a7a8a359a6fdb475b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea3a68101565a7a8a359a6fdb475b2d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d6b420aad492293090920da3526c2a" name="a42d6b420aad492293090920da3526c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d6b420aad492293090920da3526c2a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bcfd9854575f323e31b5c54e55ed84e" name="a8bcfd9854575f323e31b5c54e55ed84e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bcfd9854575f323e31b5c54e55ed84e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000238)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94b195c7123f115ef87c7dbacae24495" name="a94b195c7123f115ef87c7dbacae24495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94b195c7123f115ef87c7dbacae24495">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bc32cd86be063cf65ba6fafd0b26a2b" name="a0bc32cd86be063cf65ba6fafd0b26a2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc32cd86be063cf65ba6fafd0b26a2b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e0776776aac78d1ae48b52e69713a8" name="aa5e0776776aac78d1ae48b52e69713a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e0776776aac78d1ae48b52e69713a8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd9c4ad2729d0ed3610cb5578dc7dbf" name="a9dd9c4ad2729d0ed3610cb5578dc7dbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd9c4ad2729d0ed3610cb5578dc7dbf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dbc14a59505f7c01bcf7b257f8e74ae" name="a3dbc14a59505f7c01bcf7b257f8e74ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dbc14a59505f7c01bcf7b257f8e74ae">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a299cb00abbc838fbad2bfb5926b37681" name="a299cb00abbc838fbad2bfb5926b37681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299cb00abbc838fbad2bfb5926b37681">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a742598f2fe942563cae25c9878b63faa" name="a742598f2fe942563cae25c9878b63faa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a742598f2fe942563cae25c9878b63faa">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa59128384e60f54669d9488176839b65" name="aa59128384e60f54669d9488176839b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa59128384e60f54669d9488176839b65">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeaa9c8e45e4f6a4b53f22999fb895876" name="aeaa9c8e45e4f6a4b53f22999fb895876"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa9c8e45e4f6a4b53f22999fb895876">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b230d145bf8b980112747b8533d1531" name="a6b230d145bf8b980112747b8533d1531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b230d145bf8b980112747b8533d1531">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae9c9f9f689f6d67ca25a9f78eaa6cd1" name="aae9c9f9f689f6d67ca25a9f78eaa6cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9c9f9f689f6d67ca25a9f78eaa6cd1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03919eccdf3b0e7f071dacfbabfb16b0" name="a03919eccdf3b0e7f071dacfbabfb16b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03919eccdf3b0e7f071dacfbabfb16b0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c910bc531d9d4999ff789307e94396" name="a16c910bc531d9d4999ff789307e94396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c910bc531d9d4999ff789307e94396">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a87625b5770534456b3cce0cd6f79b3" name="a7a87625b5770534456b3cce0cd6f79b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a87625b5770534456b3cce0cd6f79b3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0458ca7c138a82bb7cffd9347792a120" name="a0458ca7c138a82bb7cffd9347792a120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0458ca7c138a82bb7cffd9347792a120">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a842842a3b979d29b6789ce2dd86bfd" name="a7a842842a3b979d29b6789ce2dd86bfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a842842a3b979d29b6789ce2dd86bfd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd436261646d31e4eebe23c82530ae20" name="acd436261646d31e4eebe23c82530ae20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd436261646d31e4eebe23c82530ae20">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafef8d4d1250476cca3b0ebbd2eb5463" name="aafef8d4d1250476cca3b0ebbd2eb5463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafef8d4d1250476cca3b0ebbd2eb5463">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e8cc678bdf4bf280a743c816a2e9121" name="a0e8cc678bdf4bf280a743c816a2e9121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e8cc678bdf4bf280a743c816a2e9121">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9726b216723245afc6bf540d7a2ab20b" name="a9726b216723245afc6bf540d7a2ab20b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9726b216723245afc6bf540d7a2ab20b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15ca87a64c063b91a60ba5719d27a16b" name="a15ca87a64c063b91a60ba5719d27a16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ca87a64c063b91a60ba5719d27a16b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a748d8f60f53c8ad492e295512ddd19" name="a7a748d8f60f53c8ad492e295512ddd19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a748d8f60f53c8ad492e295512ddd19">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f764b61a0a4fe9e1e0c39dff1fac3c2" name="a9f764b61a0a4fe9e1e0c39dff1fac3c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f764b61a0a4fe9e1e0c39dff1fac3c2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47899aea15d0fb17eb61740d76465f6f" name="a47899aea15d0fb17eb61740d76465f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47899aea15d0fb17eb61740d76465f6f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb1a391f273117d41cbb50eefd9c7cf4" name="adb1a391f273117d41cbb50eefd9c7cf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb1a391f273117d41cbb50eefd9c7cf4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2d5af5c76d6f95e2b062bf20f1185c6" name="ab2d5af5c76d6f95e2b062bf20f1185c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d5af5c76d6f95e2b062bf20f1185c6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84859352de60b38940e6d28a46f05c62" name="a84859352de60b38940e6d28a46f05c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84859352de60b38940e6d28a46f05c62">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad127ce30f7939bfe008ebf5b19ca1415" name="ad127ce30f7939bfe008ebf5b19ca1415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad127ce30f7939bfe008ebf5b19ca1415">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d2451a106f8ec7277c03e9926b22e3" name="a34d2451a106f8ec7277c03e9926b22e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d2451a106f8ec7277c03e9926b22e3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43ec7d98c9dcb546d01c24b56e24ba1f" name="a43ec7d98c9dcb546d01c24b56e24ba1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ec7d98c9dcb546d01c24b56e24ba1f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada6483a647be2f7716eea0973772f19a" name="ada6483a647be2f7716eea0973772f19a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6483a647be2f7716eea0973772f19a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d5597b1b578b90d62ceaed692a87203" name="a2d5597b1b578b90d62ceaed692a87203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5597b1b578b90d62ceaed692a87203">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2192c2117cb18d9e13b6259a20214404" name="a2192c2117cb18d9e13b6259a20214404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2192c2117cb18d9e13b6259a20214404">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab84295783b77ad164e10309aa9937aa7" name="ab84295783b77ad164e10309aa9937aa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84295783b77ad164e10309aa9937aa7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af334daa6e2128781daa8071e23e138a2" name="af334daa6e2128781daa8071e23e138a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af334daa6e2128781daa8071e23e138a2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0daa7825cf191d024ef729190e37197" name="ae0daa7825cf191d024ef729190e37197"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0daa7825cf191d024ef729190e37197">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d97b7f0c2b503af9eecf722dd3800f7" name="a0d97b7f0c2b503af9eecf722dd3800f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d97b7f0c2b503af9eecf722dd3800f7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36421bac08380dcd8e61a16c3004c536" name="a36421bac08380dcd8e61a16c3004c536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36421bac08380dcd8e61a16c3004c536">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3766e2f82103e9c08d5b9bc107be22a" name="af3766e2f82103e9c08d5b9bc107be22a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3766e2f82103e9c08d5b9bc107be22a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92d06bb906ee63fdb3c2a5f3e6d06819" name="a92d06bb906ee63fdb3c2a5f3e6d06819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92d06bb906ee63fdb3c2a5f3e6d06819">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5e19c92716bfb742f6247ec1b5574ef" name="aa5e19c92716bfb742f6247ec1b5574ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e19c92716bfb742f6247ec1b5574ef">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTF_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c003e428bf898c066fe7e719682d36" name="a27c003e428bf898c066fe7e719682d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c003e428bf898c066fe7e719682d36">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21446e81b269d6f977ba6cd3c2723af3" name="a21446e81b269d6f977ba6cd3c2723af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21446e81b269d6f977ba6cd3c2723af3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a485b4d72fd6de0309dcfb92ff1bec0" name="a3a485b4d72fd6de0309dcfb92ff1bec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a485b4d72fd6de0309dcfb92ff1bec0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc4589c7cbcb4f735d2b13d82c91d8d" name="a6dc4589c7cbcb4f735d2b13d82c91d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc4589c7cbcb4f735d2b13d82c91d8d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afefb135a96cf6961d253d8be21ab68a8" name="afefb135a96cf6961d253d8be21ab68a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afefb135a96cf6961d253d8be21ab68a8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c37033ed194f8e03e1d21d6c4ccfde1" name="a9c37033ed194f8e03e1d21d6c4ccfde1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c37033ed194f8e03e1d21d6c4ccfde1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1d04d9a2b39f1ebf088d816bf824cdc" name="aa1d04d9a2b39f1ebf088d816bf824cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1d04d9a2b39f1ebf088d816bf824cdc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62a121a51d126e069271c04299cc6ab0" name="a62a121a51d126e069271c04299cc6ab0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a121a51d126e069271c04299cc6ab0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a269ec4d73df9ddc8636f227d7fdbd954" name="a269ec4d73df9ddc8636f227d7fdbd954"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269ec4d73df9ddc8636f227d7fdbd954">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa212bbfba764de29a31886ed319955ec" name="aa212bbfba764de29a31886ed319955ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa212bbfba764de29a31886ed319955ec">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc661613750b14d793e2c7754a9992ba" name="afc661613750b14d793e2c7754a9992ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc661613750b14d793e2c7754a9992ba">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae74cc30d402da45888f02506c5ea799a" name="ae74cc30d402da45888f02506c5ea799a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae74cc30d402da45888f02506c5ea799a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba7f484e4184c6e25f7c04143848763f" name="aba7f484e4184c6e25f7c04143848763f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7f484e4184c6e25f7c04143848763f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39bfa41d6a15996bc0dad9297305a8c6" name="a39bfa41d6a15996bc0dad9297305a8c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39bfa41d6a15996bc0dad9297305a8c6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02b87a23bbfd0187e4adc2bcbdcdfc4c" name="a02b87a23bbfd0187e4adc2bcbdcdfc4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02b87a23bbfd0187e4adc2bcbdcdfc4c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a891ebb9e252f4ab1bc5f255261889849" name="a891ebb9e252f4ab1bc5f255261889849"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a891ebb9e252f4ab1bc5f255261889849">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec1dd1c84d61f5659713b5df45aa04a" name="aaec1dd1c84d61f5659713b5df45aa04a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec1dd1c84d61f5659713b5df45aa04a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a348149cd6562abbff304c2557fbbaf0a" name="a348149cd6562abbff304c2557fbbaf0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348149cd6562abbff304c2557fbbaf0a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8899ded79007372efe21f526380cdcc7" name="a8899ded79007372efe21f526380cdcc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8899ded79007372efe21f526380cdcc7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a850f431e46eb019a50f51fcf4364d61b" name="a850f431e46eb019a50f51fcf4364d61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a850f431e46eb019a50f51fcf4364d61b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a032606038a70375c395640e7ecea6f89" name="a032606038a70375c395640e7ecea6f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032606038a70375c395640e7ecea6f89">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a640ae0aa488ccd9b3a4fbc97cc889b31" name="a640ae0aa488ccd9b3a4fbc97cc889b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a640ae0aa488ccd9b3a4fbc97cc889b31">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbbf21fd4f33b10c1d5a7089da7f194a" name="abbbf21fd4f33b10c1d5a7089da7f194a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbf21fd4f33b10c1d5a7089da7f194a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f8da171d3276d839d38a748c2a25e5f" name="a5f8da171d3276d839d38a748c2a25e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8da171d3276d839d38a748c2a25e5f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac80bd87875e0d6e0b917024e8f3d7d9" name="aac80bd87875e0d6e0b917024e8f3d7d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac80bd87875e0d6e0b917024e8f3d7d9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19cdc553d625f3a4a10ff3d3821ad909" name="a19cdc553d625f3a4a10ff3d3821ad909"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19cdc553d625f3a4a10ff3d3821ad909">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc4c17b461653948a5f66b7b6e1f881a" name="afc4c17b461653948a5f66b7b6e1f881a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4c17b461653948a5f66b7b6e1f881a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6c71434f8b21ed660f741fd7d8366cf" name="af6c71434f8b21ed660f741fd7d8366cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c71434f8b21ed660f741fd7d8366cf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f16a8a160a3eaac4a16e9b32518999" name="a66f16a8a160a3eaac4a16e9b32518999"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f16a8a160a3eaac4a16e9b32518999">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61655116090e18e0742c603e0337da3d" name="a61655116090e18e0742c603e0337da3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61655116090e18e0742c603e0337da3d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac83afb18467e01e48ec9d1f0b8c46e5a" name="ac83afb18467e01e48ec9d1f0b8c46e5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83afb18467e01e48ec9d1f0b8c46e5a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3823df4bd7de3ca01f861ecfb866c009" name="a3823df4bd7de3ca01f861ecfb866c009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3823df4bd7de3ca01f861ecfb866c009">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac490529b8a29b829d87f5a083450fe2f" name="ac490529b8a29b829d87f5a083450fe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac490529b8a29b829d87f5a083450fe2f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a431eb18c14d4dfd189ac50cebb718ab6" name="a431eb18c14d4dfd189ac50cebb718ab6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a431eb18c14d4dfd189ac50cebb718ab6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f97c82375eaacac0fa1ad203a67804d" name="a1f97c82375eaacac0fa1ad203a67804d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f97c82375eaacac0fa1ad203a67804d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12f708d823b4b3df7b319c9520f89a83" name="a12f708d823b4b3df7b319c9520f89a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12f708d823b4b3df7b319c9520f89a83">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1f6d05ec425b2cd24c243a197005048" name="af1f6d05ec425b2cd24c243a197005048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f6d05ec425b2cd24c243a197005048">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62d32a63fda4084357e663ee9aadef79" name="a62d32a63fda4084357e663ee9aadef79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62d32a63fda4084357e663ee9aadef79">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a06c5205241dc086c1f5959f7bca90b" name="a5a06c5205241dc086c1f5959f7bca90b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a06c5205241dc086c1f5959f7bca90b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65d49219d2489f545da666aeef16fccd" name="a65d49219d2489f545da666aeef16fccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65d49219d2489f545da666aeef16fccd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33cebda6ab3cee8672e9558281d34266" name="a33cebda6ab3cee8672e9558281d34266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cebda6ab3cee8672e9558281d34266">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1c9b6f6a7295f22d94dfc1bb72394cc" name="af1c9b6f6a7295f22d94dfc1bb72394cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1c9b6f6a7295f22d94dfc1bb72394cc">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f1a33d6a20aaf767204f1cd0e889b49" name="a8f1a33d6a20aaf767204f1cd0e889b49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f1a33d6a20aaf767204f1cd0e889b49">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc22e05031d43cb1880eea5d9b859a54" name="adc22e05031d43cb1880eea5d9b859a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc22e05031d43cb1880eea5d9b859a54">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a229aef480ad02832f6033adfd600160c" name="a229aef480ad02832f6033adfd600160c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a229aef480ad02832f6033adfd600160c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6850ccae5f2a948b1008072c0a4e529" name="ac6850ccae5f2a948b1008072c0a4e529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6850ccae5f2a948b1008072c0a4e529">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a667d3df761ccc0f12223010a946f6d27" name="a667d3df761ccc0f12223010a946f6d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a667d3df761ccc0f12223010a946f6d27">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033e4218421a92940154a183a7063d24" name="a033e4218421a92940154a183a7063d24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033e4218421a92940154a183a7063d24">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77998c722aa3b7fe066d44062d7fdce1" name="a77998c722aa3b7fe066d44062d7fdce1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77998c722aa3b7fe066d44062d7fdce1">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7b7a87f98a21d4d8ac3dcda0a28be6a" name="ab7b7a87f98a21d4d8ac3dcda0a28be6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7b7a87f98a21d4d8ac3dcda0a28be6a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a3592e0e6de0196852ec7f46e88df28" name="a7a3592e0e6de0196852ec7f46e88df28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3592e0e6de0196852ec7f46e88df28">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaed36797d50a280b17acff508de99228" name="aaed36797d50a280b17acff508de99228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaed36797d50a280b17acff508de99228">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8c82976561de43b6bef20b07ee1c482" name="ae8c82976561de43b6bef20b07ee1c482"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8c82976561de43b6bef20b07ee1c482">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fba6cd05aa132afb61a66c9ec33a224" name="a9fba6cd05aa132afb61a66c9ec33a224"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fba6cd05aa132afb61a66c9ec33a224">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8c35142f84195be0a58dce58a49d28" name="acf8c35142f84195be0a58dce58a49d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8c35142f84195be0a58dce58a49d28">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55d3e381acf657932d6e9c760e7d2db0" name="a55d3e381acf657932d6e9c760e7d2db0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55d3e381acf657932d6e9c760e7d2db0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a080086645f2aef369576633ef0d87d5d" name="a080086645f2aef369576633ef0d87d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080086645f2aef369576633ef0d87d5d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1ce26155b523e5874aedf4442c3bb77" name="aa1ce26155b523e5874aedf4442c3bb77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ce26155b523e5874aedf4442c3bb77">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a298caa217bd8d6879fa546c3d8f78920" name="a298caa217bd8d6879fa546c3d8f78920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298caa217bd8d6879fa546c3d8f78920">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0138039842420470cec1f7cc18f000d3" name="a0138039842420470cec1f7cc18f000d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0138039842420470cec1f7cc18f000d3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1893898a1426faf63db216f85f12d8f" name="ab1893898a1426faf63db216f85f12d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1893898a1426faf63db216f85f12d8f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1efc069dd1ac07b3a47e39cdb3d0806" name="ad1efc069dd1ac07b3a47e39cdb3d0806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1efc069dd1ac07b3a47e39cdb3d0806">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91507cbfdd726f240199db695aa48c6f" name="a91507cbfdd726f240199db695aa48c6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91507cbfdd726f240199db695aa48c6f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0426801cc20dfba807b297458e3b2478" name="a0426801cc20dfba807b297458e3b2478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0426801cc20dfba807b297458e3b2478">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fef73746c702ddb7af7cde68f22078" name="a59fef73746c702ddb7af7cde68f22078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fef73746c702ddb7af7cde68f22078">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae16936547ed0b9e26f2b037da24460c9" name="ae16936547ed0b9e26f2b037da24460c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae16936547ed0b9e26f2b037da24460c9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3163741f6665f5eda4e31a336f05acb" name="ab3163741f6665f5eda4e31a336f05acb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3163741f6665f5eda4e31a336f05acb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae75c6c5a28b2716a135455506af7f529" name="ae75c6c5a28b2716a135455506af7f529"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae75c6c5a28b2716a135455506af7f529">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a286ea8e7cc35566ac991c8b864c9d558" name="a286ea8e7cc35566ac991c8b864c9d558"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286ea8e7cc35566ac991c8b864c9d558">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdb2f0a0e9a3f3bd07a02cdcb0193882" name="abdb2f0a0e9a3f3bd07a02cdcb0193882"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb2f0a0e9a3f3bd07a02cdcb0193882">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6268ee60363ed1cfb7ca6f6350d98bb0" name="a6268ee60363ed1cfb7ca6f6350d98bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6268ee60363ed1cfb7ca6f6350d98bb0">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada65dacb32b3eb7767592ab22319a841" name="ada65dacb32b3eb7767592ab22319a841"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada65dacb32b3eb7767592ab22319a841">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff1a7f698e3e71f48f615c3972c6e222" name="aff1a7f698e3e71f48f615c3972c6e222"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1a7f698e3e71f48f615c3972c6e222">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a419e3e514bd8dfa32daefa2d849fb4eb" name="a419e3e514bd8dfa32daefa2d849fb4eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a419e3e514bd8dfa32daefa2d849fb4eb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adce9aa4fab4530019984e179a0e8603a" name="adce9aa4fab4530019984e179a0e8603a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adce9aa4fab4530019984e179a0e8603a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba20bd736fedbc62ed8e407920557e8" name="a8ba20bd736fedbc62ed8e407920557e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba20bd736fedbc62ed8e407920557e8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2201913274ad9c7e6f5797187b87aad4" name="a2201913274ad9c7e6f5797187b87aad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2201913274ad9c7e6f5797187b87aad4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af80e0bdc772af2f01330855d82ef7e38" name="af80e0bdc772af2f01330855d82ef7e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af80e0bdc772af2f01330855d82ef7e38">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48920ba0b4ebd20ec198ffc79630bd98" name="a48920ba0b4ebd20ec198ffc79630bd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48920ba0b4ebd20ec198ffc79630bd98">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2ecf7a034e85f093e376e87ed3b6747" name="ac2ecf7a034e85f093e376e87ed3b6747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ecf7a034e85f093e376e87ed3b6747">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76bb62c8dcd5803bafbc34d6c2de75d" name="ab76bb62c8dcd5803bafbc34d6c2de75d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76bb62c8dcd5803bafbc34d6c2de75d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3aea5b0a76495acd3a7c107e98eb622" name="ac3aea5b0a76495acd3a7c107e98eb622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3aea5b0a76495acd3a7c107e98eb622">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80236690da9c72dfaba72c20df2ae26e" name="a80236690da9c72dfaba72c20df2ae26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80236690da9c72dfaba72c20df2ae26e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4f57d084ca6efc7fa8e79c7e5a1328a" name="af4f57d084ca6efc7fa8e79c7e5a1328a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f57d084ca6efc7fa8e79c7e5a1328a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada75aabe5705855b0abb5e94eb627728" name="ada75aabe5705855b0abb5e94eb627728"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada75aabe5705855b0abb5e94eb627728">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a949fff54709ea85423d774f77bc183a9" name="a949fff54709ea85423d774f77bc183a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a949fff54709ea85423d774f77bc183a9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adbbefcbf8e4feaf66975ffe3bbbd6a78" name="adbbefcbf8e4feaf66975ffe3bbbd6a78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbefcbf8e4feaf66975ffe3bbbd6a78">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6801e0ed0f87b8c9fd51783440f5da26" name="a6801e0ed0f87b8c9fd51783440f5da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6801e0ed0f87b8c9fd51783440f5da26">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a840477031c0a80181ee38f54c40abc6d" name="a840477031c0a80181ee38f54c40abc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a840477031c0a80181ee38f54c40abc6d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8226b7e476c52441f096837d30f55923" name="a8226b7e476c52441f096837d30f55923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8226b7e476c52441f096837d30f55923">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c3e055ebae21f51f96dfd69ce409d82" name="a8c3e055ebae21f51f96dfd69ce409d82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c3e055ebae21f51f96dfd69ce409d82">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec6ce702487c954811947189c1d11e81" name="aec6ce702487c954811947189c1d11e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec6ce702487c954811947189c1d11e81">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1dd3dbe796c9b54d96c03556fc214604" name="a1dd3dbe796c9b54d96c03556fc214604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd3dbe796c9b54d96c03556fc214604">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a345e2065600fc327531034aaf2ad037c" name="a345e2065600fc327531034aaf2ad037c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a345e2065600fc327531034aaf2ad037c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1b3870289723d48fdd524fdd4590306" name="ac1b3870289723d48fdd524fdd4590306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1b3870289723d48fdd524fdd4590306">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa6c8b269ae57934bc24ab40c53792c6" name="afa6c8b269ae57934bc24ab40c53792c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa6c8b269ae57934bc24ab40c53792c6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a488493f54e7e004828dca34bbb4fd253" name="a488493f54e7e004828dca34bbb4fd253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488493f54e7e004828dca34bbb4fd253">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1bbfb48f5e415126d3d05c1e59c63ac" name="ae1bbfb48f5e415126d3d05c1e59c63ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1bbfb48f5e415126d3d05c1e59c63ac">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43eea342100b17d7d8199ee7a7e0ce50" name="a43eea342100b17d7d8199ee7a7e0ce50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43eea342100b17d7d8199ee7a7e0ce50">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61bfc70770504d38751d0ce33904f1e5" name="a61bfc70770504d38751d0ce33904f1e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61bfc70770504d38751d0ce33904f1e5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a608fd2f9afe1b77bde4372820fe48e63" name="a608fd2f9afe1b77bde4372820fe48e63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a608fd2f9afe1b77bde4372820fe48e63">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa89de035e5c747f5c5f4ef5e62ea58b4" name="aa89de035e5c747f5c5f4ef5e62ea58b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa89de035e5c747f5c5f4ef5e62ea58b4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f23e97798867b60196156134d417406" name="a2f23e97798867b60196156134d417406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f23e97798867b60196156134d417406">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04fe74ba0ed6146d353b3ec4baf030ef" name="a04fe74ba0ed6146d353b3ec4baf030ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fe74ba0ed6146d353b3ec4baf030ef">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace05980274a6efe721a31b381cf00695" name="ace05980274a6efe721a31b381cf00695"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace05980274a6efe721a31b381cf00695">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9ebf38a358a8fc2a10857d803980e19" name="af9ebf38a358a8fc2a10857d803980e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ebf38a358a8fc2a10857d803980e19">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac30c6e03c35572c40a2461ad92e6cd9e" name="ac30c6e03c35572c40a2461ad92e6cd9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac30c6e03c35572c40a2461ad92e6cd9e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addbee1d9b094889379cc8bec7917d396" name="addbee1d9b094889379cc8bec7917d396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addbee1d9b094889379cc8bec7917d396">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b5c21613617dc9d92054d208a30767a" name="a5b5c21613617dc9d92054d208a30767a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b5c21613617dc9d92054d208a30767a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e474464deaa0718ebc8a60905f75bd7" name="a5e474464deaa0718ebc8a60905f75bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e474464deaa0718ebc8a60905f75bd7">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e7de0488eecdd8a9e93ebdfb46c8991" name="a0e7de0488eecdd8a9e93ebdfb46c8991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e7de0488eecdd8a9e93ebdfb46c8991">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05d2333cddca4219757f8c85466e0af" name="ac05d2333cddca4219757f8c85466e0af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05d2333cddca4219757f8c85466e0af">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0b0b09388c1779f058c3db71bb23916" name="aa0b0b09388c1779f058c3db71bb23916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0b0b09388c1779f058c3db71bb23916">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1b4ba65b591deeca2938b998be58761" name="ab1b4ba65b591deeca2938b998be58761"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1b4ba65b591deeca2938b998be58761">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a603cc44b4d0aee032d84228fb27b2bff" name="a603cc44b4d0aee032d84228fb27b2bff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a603cc44b4d0aee032d84228fb27b2bff">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68135217207c64507ddf90292e5c6a83" name="a68135217207c64507ddf90292e5c6a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68135217207c64507ddf90292e5c6a83">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca6d6ce6e6afa387a9c8e5d47581b1d4" name="aca6d6ce6e6afa387a9c8e5d47581b1d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca6d6ce6e6afa387a9c8e5d47581b1d4">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb735c2335bb42339508442b9e820269" name="adb735c2335bb42339508442b9e820269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb735c2335bb42339508442b9e820269">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a907caac1c045929ea7685c7a547cc057" name="a907caac1c045929ea7685c7a547cc057"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a907caac1c045929ea7685c7a547cc057">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7333a22ba6ccf9fe51f8393f8e05483" name="ab7333a22ba6ccf9fe51f8393f8e05483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7333a22ba6ccf9fe51f8393f8e05483">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eb1f8ac493914d3d16ec9bbca6ec7e6" name="a4eb1f8ac493914d3d16ec9bbca6ec7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eb1f8ac493914d3d16ec9bbca6ec7e6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a664b96ef164b66c1dc1e7745749c3813" name="a664b96ef164b66c1dc1e7745749c3813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a664b96ef164b66c1dc1e7745749c3813">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000023c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77a59befaae0a425615fd908caee544b" name="a77a59befaae0a425615fd908caee544b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77a59befaae0a425615fd908caee544b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2868c932dc7783adf31307d8c4911bd5" name="a2868c932dc7783adf31307d8c4911bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2868c932dc7783adf31307d8c4911bd5">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fb9256082447c53785e61f1d81a45a3" name="a5fb9256082447c53785e61f1d81a45a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb9256082447c53785e61f1d81a45a3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad25c9133fd0d5186d794cca367630978" name="ad25c9133fd0d5186d794cca367630978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25c9133fd0d5186d794cca367630978">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648cd291c11b96c182bf7b46935b285c" name="a648cd291c11b96c182bf7b46935b285c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648cd291c11b96c182bf7b46935b285c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15f64858db9ca48adc0fde49f1290a4e" name="a15f64858db9ca48adc0fde49f1290a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f64858db9ca48adc0fde49f1290a4e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad802354c2da06090c4b9d5d4e23ef58b" name="ad802354c2da06090c4b9d5d4e23ef58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad802354c2da06090c4b9d5d4e23ef58b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ce58391c0b90ddad9aca6f909436a58" name="a0ce58391c0b90ddad9aca6f909436a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ce58391c0b90ddad9aca6f909436a58">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e04ab880e9769ec647ddf751991016d" name="a1e04ab880e9769ec647ddf751991016d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e04ab880e9769ec647ddf751991016d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af78edc2fd960d3ddac0878513653e2fd" name="af78edc2fd960d3ddac0878513653e2fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af78edc2fd960d3ddac0878513653e2fd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa246399f304db5e3b345bd18b2fec58a" name="aa246399f304db5e3b345bd18b2fec58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa246399f304db5e3b345bd18b2fec58a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a248b581f10543870e4217b11b50a8bbd" name="a248b581f10543870e4217b11b50a8bbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248b581f10543870e4217b11b50a8bbd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab685acfa1c8162e88d008dcd95278dcd" name="ab685acfa1c8162e88d008dcd95278dcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab685acfa1c8162e88d008dcd95278dcd">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97b297dcfbf4c6a2220b4bce7cf492bb" name="a97b297dcfbf4c6a2220b4bce7cf492bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b297dcfbf4c6a2220b4bce7cf492bb">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af95a31014b63da164041f657c9ae5189" name="af95a31014b63da164041f657c9ae5189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95a31014b63da164041f657c9ae5189">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b40b11a677832d69afa0f515745232e" name="a8b40b11a677832d69afa0f515745232e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b40b11a677832d69afa0f515745232e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae20387b99e5b29d8c5c58a76fd06fd7d" name="ae20387b99e5b29d8c5c58a76fd06fd7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20387b99e5b29d8c5c58a76fd06fd7d">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c1b54fbc12ffb09a4fc5830c11235b" name="ab3c1b54fbc12ffb09a4fc5830c11235b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c1b54fbc12ffb09a4fc5830c11235b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3572839f895e59976bb308303cef7cc6" name="a3572839f895e59976bb308303cef7cc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3572839f895e59976bb308303cef7cc6">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad72dff450cc535a26f11d9a16c0efe2f" name="ad72dff450cc535a26f11d9a16c0efe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72dff450cc535a26f11d9a16c0efe2f">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b505e9f71ecc464f32e0ac7621d219e" name="a3b505e9f71ecc464f32e0ac7621d219e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b505e9f71ecc464f32e0ac7621d219e">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c6d1669aaccd85f828db9f39d75d3b9" name="a8c6d1669aaccd85f828db9f39d75d3b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c6d1669aaccd85f828db9f39d75d3b9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7795d33fbdd4acef621cc2d5f586977b" name="a7795d33fbdd4acef621cc2d5f586977b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7795d33fbdd4acef621cc2d5f586977b">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1a3808a87bd41bf6544bd351f6b436" name="add1a3808a87bd41bf6544bd351f6b436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1a3808a87bd41bf6544bd351f6b436">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf1a0a85f0f1351103f0ccbc26a3d3e9" name="abf1a0a85f0f1351103f0ccbc26a3d3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf1a0a85f0f1351103f0ccbc26a3d3e9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9044d5135db440a31c37914496bd49c" name="ab9044d5135db440a31c37914496bd49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9044d5135db440a31c37914496bd49c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30f7efc785610ded3a7367f1eb6ec10a" name="a30f7efc785610ded3a7367f1eb6ec10a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f7efc785610ded3a7367f1eb6ec10a">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31b4b5fa7aae43a7cfe0a7a5252b2424" name="a31b4b5fa7aae43a7cfe0a7a5252b2424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31b4b5fa7aae43a7cfe0a7a5252b2424">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34b24fba19953bddc17f9d3146c67908" name="a34b24fba19953bddc17f9d3146c67908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b24fba19953bddc17f9d3146c67908">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1e4ec847c1b95b97a581105e64085f2" name="ac1e4ec847c1b95b97a581105e64085f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e4ec847c1b95b97a581105e64085f2">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a669038572fa4282c94b6e6f0fae150d3" name="a669038572fa4282c94b6e6f0fae150d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a669038572fa4282c94b6e6f0fae150d3">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1a73fbd4ecdb64756fa51172df0f3bf" name="aa1a73fbd4ecdb64756fa51172df0f3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a73fbd4ecdb64756fa51172df0f3bf">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8431ad712f3061a8e638c856fc4859db" name="a8431ad712f3061a8e638c856fc4859db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8431ad712f3061a8e638c856fc4859db">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d359d94907e1558ef6d2c0596900b13" name="a0d359d94907e1558ef6d2c0596900b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d359d94907e1558ef6d2c0596900b13">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08c4dc95516e9948c5972cd9ba9145c9" name="a08c4dc95516e9948c5972cd9ba9145c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c4dc95516e9948c5972cd9ba9145c9">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c6ab4cc04a4e69e2e2049b2f7ced805" name="a5c6ab4cc04a4e69e2e2049b2f7ced805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c6ab4cc04a4e69e2e2049b2f7ced805">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6acb2ece46c47ec194d8d62f19de8b51" name="a6acb2ece46c47ec194d8d62f19de8b51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6acb2ece46c47ec194d8d62f19de8b51">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01ed75744eb3a2464e48ae46d4f425b8" name="a01ed75744eb3a2464e48ae46d4f425b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ed75744eb3a2464e48ae46d4f425b8">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ce8d81d2fc7363d3fa8467ddf7070ce" name="a3ce8d81d2fc7363d3fa8467ddf7070ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ce8d81d2fc7363d3fa8467ddf7070ce">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f4c1fb8ae6c32a3114196b9cc45f337" name="a2f4c1fb8ae6c32a3114196b9cc45f337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4c1fb8ae6c32a3114196b9cc45f337">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad26c6a844742df3780e9899b0eacd54c" name="ad26c6a844742df3780e9899b0eacd54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26c6a844742df3780e9899b0eacd54c">&#9670;&#160;</a></span>IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_DORMANT_WAKE_INTS_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae854b349872fd2be3d77300e0b45ea0e" name="ae854b349872fd2be3d77300e0b45ea0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae854b349872fd2be3d77300e0b45ea0e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa396d65c94340f1114c5111fdb0da508" name="aa396d65c94340f1114c5111fdb0da508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa396d65c94340f1114c5111fdb0da508">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a532343de8e164ccdb52aacfb16f05594" name="a532343de8e164ccdb52aacfb16f05594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532343de8e164ccdb52aacfb16f05594">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaecbb8ffa253df287e0abe262f61d6d6" name="aaecbb8ffa253df287e0abe262f61d6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaecbb8ffa253df287e0abe262f61d6d6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f43af695ae8542a6e32e81c29396bc3" name="a9f43af695ae8542a6e32e81c29396bc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f43af695ae8542a6e32e81c29396bc3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1aa109b0c56a911a1261d26b0dfa59b" name="ab1aa109b0c56a911a1261d26b0dfa59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1aa109b0c56a911a1261d26b0dfa59b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59ce142c2805704aa56d586e522c65bc" name="a59ce142c2805704aa56d586e522c65bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59ce142c2805704aa56d586e522c65bc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_I2C1_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_I2C1_SDA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d90da168047186a6a06c27bdd0bede" name="a30d90da168047186a6a06c27bdd0bede"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d90da168047186a6a06c27bdd0bede">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac601fde2fc1b7c5e27b8a87878bb9ff6" name="ac601fde2fc1b7c5e27b8a87878bb9ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac601fde2fc1b7c5e27b8a87878bb9ff6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_SIOB_PROC_58</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_SIOB_PROC_58&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc32f9ed36a51b9dc5779b24807bac9" name="a1cc32f9ed36a51b9dc5779b24807bac9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc32f9ed36a51b9dc5779b24807bac9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_CTS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8184d1ecf01575dde616ff75d4c6388" name="ae8184d1ecf01575dde616ff75d4c6388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8184d1ecf01575dde616ff75d4c6388">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_UART1_TX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b0454290ee69f814e8a59500ce223bf" name="a6b0454290ee69f814e8a59500ce223bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b0454290ee69f814e8a59500ce223bf">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_XIP_SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_VALUE_XIP_SCLK&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b3ae8236070edcd8fcd1afa8da0dcbc" name="a0b3ae8236070edcd8fcd1afa8da0dcbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b3ae8236070edcd8fcd1afa8da0dcbc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72f6f3c6ee6740ac464cf0e42a3fede9" name="a72f6f3c6ee6740ac464cf0e42a3fede9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72f6f3c6ee6740ac464cf0e42a3fede9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1339ecc6125d663e9b2bab881382f26" name="aa1339ecc6125d663e9b2bab881382f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1339ecc6125d663e9b2bab881382f26">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad97abdd396c442980a1f5ad4a28beb79" name="ad97abdd396c442980a1f5ad4a28beb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97abdd396c442980a1f5ad4a28beb79">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aede834006e988303d403a9b0aea7725c" name="aede834006e988303d403a9b0aea7725c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aede834006e988303d403a9b0aea7725c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42bdfec3b070397f733da3d67294b980" name="a42bdfec3b070397f733da3d67294b980"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42bdfec3b070397f733da3d67294b980">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cb3b2b5d02f9ee681e510ec227e1e74" name="a5cb3b2b5d02f9ee681e510ec227e1e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cb3b2b5d02f9ee681e510ec227e1e74">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bce11039bd8ec77d425f21e1c51fe62" name="a1bce11039bd8ec77d425f21e1c51fe62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bce11039bd8ec77d425f21e1c51fe62">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4e40da06f35749f48f8f1a7881d0b58" name="ab4e40da06f35749f48f8f1a7881d0b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4e40da06f35749f48f8f1a7881d0b58">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcfd0e4f89ec9955f6dcbfb07685cdff" name="abcfd0e4f89ec9955f6dcbfb07685cdff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcfd0e4f89ec9955f6dcbfb07685cdff">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a977f146a021aef57a754128dfbc5b503" name="a977f146a021aef57a754128dfbc5b503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a977f146a021aef57a754128dfbc5b503">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdc42210638d478c45d7dd4767c3911b" name="acdc42210638d478c45d7dd4767c3911b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdc42210638d478c45d7dd4767c3911b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19ac89593f2f39834f5abdabdd2cf8f3" name="a19ac89593f2f39834f5abdabdd2cf8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19ac89593f2f39834f5abdabdd2cf8f3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b5bde6ac6898bc7517729bb7b3adc93" name="a8b5bde6ac6898bc7517729bb7b3adc93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b5bde6ac6898bc7517729bb7b3adc93">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a145da17f4071a8aaaf4ac9bc9f9cc00c" name="a145da17f4071a8aaaf4ac9bc9f9cc00c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a145da17f4071a8aaaf4ac9bc9f9cc00c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b6c3cfae1927464c435ed2b4de5fa71" name="a5b6c3cfae1927464c435ed2b4de5fa71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6c3cfae1927464c435ed2b4de5fa71">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac566f8ad3d398793180370e50258f3af" name="ac566f8ad3d398793180370e50258f3af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac566f8ad3d398793180370e50258f3af">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7359f5c7e5a05e8cc39de44df03a56d6" name="a7359f5c7e5a05e8cc39de44df03a56d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7359f5c7e5a05e8cc39de44df03a56d6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0417f4da30d9c325bb43a3b90ebd9d2e" name="a0417f4da30d9c325bb43a3b90ebd9d2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0417f4da30d9c325bb43a3b90ebd9d2e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80659999b507039d058730469e964d3c" name="a80659999b507039d058730469e964d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80659999b507039d058730469e964d3c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af580afbb695323594efc42dc6e27cd23" name="af580afbb695323594efc42dc6e27cd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af580afbb695323594efc42dc6e27cd23">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25ed31efcb74d63f17262268ad700c78" name="a25ed31efcb74d63f17262268ad700c78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ed31efcb74d63f17262268ad700c78">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d61bbd94dd5e23e99453d3016d1ba57" name="a4d61bbd94dd5e23e99453d3016d1ba57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d61bbd94dd5e23e99453d3016d1ba57">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a744ee7f8460068978c494348ccddb294" name="a744ee7f8460068978c494348ccddb294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744ee7f8460068978c494348ccddb294">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95743b4a28019b6e04cecab2837654e3" name="a95743b4a28019b6e04cecab2837654e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95743b4a28019b6e04cecab2837654e3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d7071e0d3ccd8c8f1a11162e68fb26e" name="a5d7071e0d3ccd8c8f1a11162e68fb26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d7071e0d3ccd8c8f1a11162e68fb26e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53937c4ad312ae473f895b301342144" name="aa53937c4ad312ae473f895b301342144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53937c4ad312ae473f895b301342144">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dc86cacf7edc8872c4b2e3fbb9495b5" name="a7dc86cacf7edc8872c4b2e3fbb9495b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dc86cacf7edc8872c4b2e3fbb9495b5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000014)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228adc0e04a5933a3f92f72cad07ac57" name="a228adc0e04a5933a3f92f72cad07ac57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228adc0e04a5933a3f92f72cad07ac57">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a399b4db7d58b065edf0cbfcb540c2eaf" name="a399b4db7d58b065edf0cbfcb540c2eaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399b4db7d58b065edf0cbfcb540c2eaf">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a409f2752244f599bc0dc15ebc9c845f3" name="a409f2752244f599bc0dc15ebc9c845f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409f2752244f599bc0dc15ebc9c845f3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6953cfc8b75a85e646d514e21d157fc3" name="a6953cfc8b75a85e646d514e21d157fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6953cfc8b75a85e646d514e21d157fc3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fed787dd296925ecbcc0c213711858a" name="a2fed787dd296925ecbcc0c213711858a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fed787dd296925ecbcc0c213711858a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1f7bf06536a0021e98d4316407ee490" name="ac1f7bf06536a0021e98d4316407ee490"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1f7bf06536a0021e98d4316407ee490">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad95bd3ab864badff87a568f6d8486d6d" name="ad95bd3ab864badff87a568f6d8486d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad95bd3ab864badff87a568f6d8486d6d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a231d07ed0e4405d25e526629bb8e8c5f" name="a231d07ed0e4405d25e526629bb8e8c5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a231d07ed0e4405d25e526629bb8e8c5f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdefdec73fc98f455043ec75e11b0106" name="afdefdec73fc98f455043ec75e11b0106"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdefdec73fc98f455043ec75e11b0106">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18b299ce117f40831b020b8ce89d86f1" name="a18b299ce117f40831b020b8ce89d86f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b299ce117f40831b020b8ce89d86f1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eb29dc8026c8a454e0dcf9ca40acb03" name="a5eb29dc8026c8a454e0dcf9ca40acb03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb29dc8026c8a454e0dcf9ca40acb03">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc614d9d9f4d6d86c47822f4d83119ed" name="adc614d9d9f4d6d86c47822f4d83119ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc614d9d9f4d6d86c47822f4d83119ed">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a099b16bb2c58dc8210a3ce77df28f62b" name="a099b16bb2c58dc8210a3ce77df28f62b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099b16bb2c58dc8210a3ce77df28f62b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bdaa923e5c9f4e3a2b855d1a26c9073" name="a2bdaa923e5c9f4e3a2b855d1a26c9073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bdaa923e5c9f4e3a2b855d1a26c9073">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0340105abb5826dec14f581a5334c4b3" name="a0340105abb5826dec14f581a5334c4b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0340105abb5826dec14f581a5334c4b3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac48e7141dfb0bb4ff9d9f34700bc14f9" name="ac48e7141dfb0bb4ff9d9f34700bc14f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac48e7141dfb0bb4ff9d9f34700bc14f9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a95cd073d7ffff2658707cbbcb89243" name="a1a95cd073d7ffff2658707cbbcb89243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a95cd073d7ffff2658707cbbcb89243">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7393e7ea0850d00670c75d1e3a9f105" name="ae7393e7ea0850d00670c75d1e3a9f105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7393e7ea0850d00670c75d1e3a9f105">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5769dfcc1e0768b757f736107615e27" name="ae5769dfcc1e0768b757f736107615e27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5769dfcc1e0768b757f736107615e27">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90ac3bc59adba819b6d6665912a5d5e1" name="a90ac3bc59adba819b6d6665912a5d5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90ac3bc59adba819b6d6665912a5d5e1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a004d6e28dfd4d2902b14729671ae093d" name="a004d6e28dfd4d2902b14729671ae093d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004d6e28dfd4d2902b14729671ae093d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c6dc958c3e20b1f129bbccfb20384e" name="ab9c6dc958c3e20b1f129bbccfb20384e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c6dc958c3e20b1f129bbccfb20384e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12a7d4e269f01b6bd16a47485e8d48c5" name="a12a7d4e269f01b6bd16a47485e8d48c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a7d4e269f01b6bd16a47485e8d48c5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abec8307a5acb17a09102bedd80b5eff1" name="abec8307a5acb17a09102bedd80b5eff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abec8307a5acb17a09102bedd80b5eff1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad06459de9d7086cc0e09d16417c93bfb" name="ad06459de9d7086cc0e09d16417c93bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad06459de9d7086cc0e09d16417c93bfb">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5dc1e41177ef21d7976f336ae6fe610" name="aa5dc1e41177ef21d7976f336ae6fe610"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5dc1e41177ef21d7976f336ae6fe610">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92426dd4d5bea40618f6bea6190d75de" name="a92426dd4d5bea40618f6bea6190d75de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92426dd4d5bea40618f6bea6190d75de">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4b8e2d85693d837cfd3e49e9fa0c84" name="afb4b8e2d85693d837cfd3e49e9fa0c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4b8e2d85693d837cfd3e49e9fa0c84">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f8ab4d4a59c613aaead0d195102ef1e" name="a6f8ab4d4a59c613aaead0d195102ef1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8ab4d4a59c613aaead0d195102ef1e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b2489db4ea2128d91b0b37eeb20c7fe" name="a6b2489db4ea2128d91b0b37eeb20c7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b2489db4ea2128d91b0b37eeb20c7fe">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04a6eff8abcd1c83973f3bf48f21289a" name="a04a6eff8abcd1c83973f3bf48f21289a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a6eff8abcd1c83973f3bf48f21289a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4789f70336a3e7d56daab150d996a8fe" name="a4789f70336a3e7d56daab150d996a8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4789f70336a3e7d56daab150d996a8fe">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f92b63a61c1b45dc1cc4c1cced9589f" name="a1f92b63a61c1b45dc1cc4c1cced9589f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f92b63a61c1b45dc1cc4c1cced9589f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SCLK_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SCLK_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42d60e07ea115b477c12086cfefda8db" name="a42d60e07ea115b477c12086cfefda8db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42d60e07ea115b477c12086cfefda8db">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa90a9231dc1e7e6051915cf841e3fc52" name="aa90a9231dc1e7e6051915cf841e3fc52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90a9231dc1e7e6051915cf841e3fc52">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a471d2c0da93da2110d9d11c65d842c9d" name="a471d2c0da93da2110d9d11c65d842c9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a471d2c0da93da2110d9d11c65d842c9d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3128009a20ea63cfd6bf21825332a339" name="a3128009a20ea63cfd6bf21825332a339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3128009a20ea63cfd6bf21825332a339">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6c2ce5bc6488c8a4008a37f7adc799b" name="ab6c2ce5bc6488c8a4008a37f7adc799b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6c2ce5bc6488c8a4008a37f7adc799b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2795442858698ca0ee60b6cd436351c" name="ac2795442858698ca0ee60b6cd436351c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2795442858698ca0ee60b6cd436351c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafc16ee4ea73516cca031795e8a78136" name="aafc16ee4ea73516cca031795e8a78136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafc16ee4ea73516cca031795e8a78136">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_I2C0_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_I2C0_SDA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8382757ded88892b4e451de4ee6b84" name="a9b8382757ded88892b4e451de4ee6b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8382757ded88892b4e451de4ee6b84">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eab29fcc5c0e67b3a68dfe6bb7aea2d" name="a2eab29fcc5c0e67b3a68dfe6bb7aea2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eab29fcc5c0e67b3a68dfe6bb7aea2d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_SIOB_PROC_60</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_SIOB_PROC_60&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac291d864cba37f4f14ed0faeda34f350" name="ac291d864cba37f4f14ed0faeda34f350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac291d864cba37f4f14ed0faeda34f350">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_UART0_TX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e99418499f17ab3930f5516cf0e21d9" name="a2e99418499f17ab3930f5516cf0e21d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e99418499f17ab3930f5516cf0e21d9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_XIP_SD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_VALUE_XIP_SD0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad87a6195960aa7a5152c194d5a1db0ab" name="ad87a6195960aa7a5152c194d5a1db0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad87a6195960aa7a5152c194d5a1db0ab">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52a8bc404375ec09a6f9d5d030335f23" name="a52a8bc404375ec09a6f9d5d030335f23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a8bc404375ec09a6f9d5d030335f23">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a3e39fb3c8a68acd9c1f33d8dad66ea" name="a1a3e39fb3c8a68acd9c1f33d8dad66ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3e39fb3c8a68acd9c1f33d8dad66ea">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2cd4ca32d65a78632d5462106f1384" name="abc2cd4ca32d65a78632d5462106f1384"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2cd4ca32d65a78632d5462106f1384">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada77d6ff9b17a6a9b753669f29a6bd8c" name="ada77d6ff9b17a6a9b753669f29a6bd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada77d6ff9b17a6a9b753669f29a6bd8c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affbe6484e6bed2ba9de99dedcda9a123" name="affbe6484e6bed2ba9de99dedcda9a123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affbe6484e6bed2ba9de99dedcda9a123">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73f11c70bda558d841b7f1fa7c181b84" name="a73f11c70bda558d841b7f1fa7c181b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f11c70bda558d841b7f1fa7c181b84">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcdbf4c673647c1d975b498a83b121ea" name="afcdbf4c673647c1d975b498a83b121ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcdbf4c673647c1d975b498a83b121ea">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ac1e49141c508c6f45359138c07814f" name="a1ac1e49141c508c6f45359138c07814f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac1e49141c508c6f45359138c07814f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a4fb14bbd974bab1896a7002bce2bc6" name="a2a4fb14bbd974bab1896a7002bce2bc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a4fb14bbd974bab1896a7002bce2bc6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03abd1629fe63ef478db7b096e3a9e70" name="a03abd1629fe63ef478db7b096e3a9e70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03abd1629fe63ef478db7b096e3a9e70">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dfd25eb5f7007cb28b84854567214a3" name="a8dfd25eb5f7007cb28b84854567214a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dfd25eb5f7007cb28b84854567214a3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5d1aa95d84586b23caf934b956ba766" name="aa5d1aa95d84586b23caf934b956ba766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5d1aa95d84586b23caf934b956ba766">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a05de51425c03df4d2fc05c4a7c260dda" name="a05de51425c03df4d2fc05c4a7c260dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05de51425c03df4d2fc05c4a7c260dda">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa21c3f80f6fc70b1b8b78bb6200836b" name="aaa21c3f80f6fc70b1b8b78bb6200836b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa21c3f80f6fc70b1b8b78bb6200836b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85a99a49c735784cc1c81b6a6b2bfb48" name="a85a99a49c735784cc1c81b6a6b2bfb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a99a49c735784cc1c81b6a6b2bfb48">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae26ff624a79c62bef9c3ed0f81cf4b46" name="ae26ff624a79c62bef9c3ed0f81cf4b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26ff624a79c62bef9c3ed0f81cf4b46">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56d2be239c714789a2d89b76eea27982" name="a56d2be239c714789a2d89b76eea27982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d2be239c714789a2d89b76eea27982">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a621ce9694fb146355de1890ac386d682" name="a621ce9694fb146355de1890ac386d682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621ce9694fb146355de1890ac386d682">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88d0ad2544f1f5d44602ad15f3bcb553" name="a88d0ad2544f1f5d44602ad15f3bcb553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88d0ad2544f1f5d44602ad15f3bcb553">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addcf1765904be7636472d21239738fb5" name="addcf1765904be7636472d21239738fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addcf1765904be7636472d21239738fb5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ab867cf78ca60b1a9d7872e934f25f8" name="a6ab867cf78ca60b1a9d7872e934f25f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab867cf78ca60b1a9d7872e934f25f8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae99f548583d0be90bc1a2bac2dc3e7b3" name="ae99f548583d0be90bc1a2bac2dc3e7b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99f548583d0be90bc1a2bac2dc3e7b3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0124e18c5a498f70469a82219c42ae52" name="a0124e18c5a498f70469a82219c42ae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0124e18c5a498f70469a82219c42ae52">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60c0e9af052c206e74e514228462d3e5" name="a60c0e9af052c206e74e514228462d3e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c0e9af052c206e74e514228462d3e5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af90ade6d145aefdde75a9a5e052282e9" name="af90ade6d145aefdde75a9a5e052282e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af90ade6d145aefdde75a9a5e052282e9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a580442ddc5c6219e9f66b6e111df66df" name="a580442ddc5c6219e9f66b6e111df66df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a580442ddc5c6219e9f66b6e111df66df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59fdf3400113fa139dadc3ce8e056800" name="a59fdf3400113fa139dadc3ce8e056800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fdf3400113fa139dadc3ce8e056800">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000024)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0892890ec18ada00fd25451366621f99" name="a0892890ec18ada00fd25451366621f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0892890ec18ada00fd25451366621f99">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab24e372702b9dfe1de1e079337591ca1" name="ab24e372702b9dfe1de1e079337591ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab24e372702b9dfe1de1e079337591ca1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7954363aff76b75f60b16c9b10cedb1" name="ae7954363aff76b75f60b16c9b10cedb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7954363aff76b75f60b16c9b10cedb1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4c78eed47f2dec3c881d66a0844cd28" name="ae4c78eed47f2dec3c881d66a0844cd28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c78eed47f2dec3c881d66a0844cd28">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de861b34f57ead3f87f9c2f1fd047c3" name="a5de861b34f57ead3f87f9c2f1fd047c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de861b34f57ead3f87f9c2f1fd047c3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b5c8bc6bcf6cdeaaae17da77c315c9f" name="a2b5c8bc6bcf6cdeaaae17da77c315c9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5c8bc6bcf6cdeaaae17da77c315c9f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56f4c33fa454d701c42ccbb203d06c43" name="a56f4c33fa454d701c42ccbb203d06c43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56f4c33fa454d701c42ccbb203d06c43">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3effca6f22c2bc7e234334b4696e3b8" name="ad3effca6f22c2bc7e234334b4696e3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3effca6f22c2bc7e234334b4696e3b8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab290d0e433ca2288ab3dc258d6b88422" name="ab290d0e433ca2288ab3dc258d6b88422"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab290d0e433ca2288ab3dc258d6b88422">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a269d6160cb234b61e04fb80e06d003df" name="a269d6160cb234b61e04fb80e06d003df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a269d6160cb234b61e04fb80e06d003df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d53e8d9696d7d53d77285b1396e7635" name="a3d53e8d9696d7d53d77285b1396e7635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d53e8d9696d7d53d77285b1396e7635">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c1a5908aa932a137d85f42359586fa5" name="a4c1a5908aa932a137d85f42359586fa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1a5908aa932a137d85f42359586fa5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa196973c0e68e9b1b61d3f949b3a40a7" name="aa196973c0e68e9b1b61d3f949b3a40a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa196973c0e68e9b1b61d3f949b3a40a7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50a7dfe4726402047c01422236f01296" name="a50a7dfe4726402047c01422236f01296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50a7dfe4726402047c01422236f01296">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a267e82de54cbf4d1655093347585fef7" name="a267e82de54cbf4d1655093347585fef7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a267e82de54cbf4d1655093347585fef7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ca0674c931f09bae9643333f7767cf5" name="a6ca0674c931f09bae9643333f7767cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca0674c931f09bae9643333f7767cf5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a8fd68efa08ae77b4b49ac106ef93d8" name="a0a8fd68efa08ae77b4b49ac106ef93d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a8fd68efa08ae77b4b49ac106ef93d8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7323446fbfc79a034dda729b2346d203" name="a7323446fbfc79a034dda729b2346d203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7323446fbfc79a034dda729b2346d203">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad811c5eaa68d814042121b5c0b7a44b7" name="ad811c5eaa68d814042121b5c0b7a44b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad811c5eaa68d814042121b5c0b7a44b7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94a0ce531ce4170a418c882f3e840f91" name="a94a0ce531ce4170a418c882f3e840f91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94a0ce531ce4170a418c882f3e840f91">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a561fac3b005d138591defaa172deb5c5" name="a561fac3b005d138591defaa172deb5c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a561fac3b005d138591defaa172deb5c5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3689a6ff5585936b98281b6ff182e15" name="ad3689a6ff5585936b98281b6ff182e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3689a6ff5585936b98281b6ff182e15">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec9f991cf18a03baae6a8cc07c5c0e84" name="aec9f991cf18a03baae6a8cc07c5c0e84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec9f991cf18a03baae6a8cc07c5c0e84">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b4e76030fbdcb288f9556044d072345" name="a7b4e76030fbdcb288f9556044d072345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4e76030fbdcb288f9556044d072345">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab595bdfa6ff150a86cb322b19693f958" name="ab595bdfa6ff150a86cb322b19693f958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab595bdfa6ff150a86cb322b19693f958">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa01c0ebe56305994cd300b748a3a2e08" name="aa01c0ebe56305994cd300b748a3a2e08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01c0ebe56305994cd300b748a3a2e08">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e45bc92de4d383edc8eaf88b751e595" name="a1e45bc92de4d383edc8eaf88b751e595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e45bc92de4d383edc8eaf88b751e595">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4e5e75cdd4b42e7714690c9730e1141" name="ae4e5e75cdd4b42e7714690c9730e1141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e5e75cdd4b42e7714690c9730e1141">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74934b0b08d0177fb88cbfc77099e563" name="a74934b0b08d0177fb88cbfc77099e563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74934b0b08d0177fb88cbfc77099e563">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae292e1cd0799f80a40889931e7d52614" name="ae292e1cd0799f80a40889931e7d52614"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae292e1cd0799f80a40889931e7d52614">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ef13e150c5eace8d7bb321973cc776" name="a49ef13e150c5eace8d7bb321973cc776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ef13e150c5eace8d7bb321973cc776">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42c34f794b427f0b12b517ff7198ef95" name="a42c34f794b427f0b12b517ff7198ef95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c34f794b427f0b12b517ff7198ef95">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33dbd02ac966b28ddc9ec488bf4aaf66" name="a33dbd02ac966b28ddc9ec488bf4aaf66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33dbd02ac966b28ddc9ec488bf4aaf66">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD0_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD0_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a402aa37dbb940d4ba84f09a3cb397b83" name="a402aa37dbb940d4ba84f09a3cb397b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a402aa37dbb940d4ba84f09a3cb397b83">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a8fd5122f0db0e63f75c1864433e41a" name="a1a8fd5122f0db0e63f75c1864433e41a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8fd5122f0db0e63f75c1864433e41a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36db7147ae49610d4f4f1eefda32507d" name="a36db7147ae49610d4f4f1eefda32507d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36db7147ae49610d4f4f1eefda32507d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3baf49ca66b76cd63b250e2cd84e7387" name="a3baf49ca66b76cd63b250e2cd84e7387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3baf49ca66b76cd63b250e2cd84e7387">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05c776a63b6b8433d2fdeeee1c50a82" name="ac05c776a63b6b8433d2fdeeee1c50a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05c776a63b6b8433d2fdeeee1c50a82">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190648b857f989d8ecd80b8a1177bf22" name="a190648b857f989d8ecd80b8a1177bf22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190648b857f989d8ecd80b8a1177bf22">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa82edbbe714968d4fe981b4f7dc280e8" name="aa82edbbe714968d4fe981b4f7dc280e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82edbbe714968d4fe981b4f7dc280e8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_I2C0_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_I2C0_SCL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d0dfad63d96feb4b19a1adea464428e" name="a6d0dfad63d96feb4b19a1adea464428e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d0dfad63d96feb4b19a1adea464428e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c034f5fa6317a3c173cccb345c5a298" name="a1c034f5fa6317a3c173cccb345c5a298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c034f5fa6317a3c173cccb345c5a298">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_SIOB_PROC_61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_SIOB_PROC_61&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76dcaa784af7b62f38df3a7e588216fe" name="a76dcaa784af7b62f38df3a7e588216fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76dcaa784af7b62f38df3a7e588216fe">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_UART0_RX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b83c75bcbe935f82686e8fc34c5dfed" name="a9b83c75bcbe935f82686e8fc34c5dfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b83c75bcbe935f82686e8fc34c5dfed">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_XIP_SD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_VALUE_XIP_SD1&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06e97b3f03f314acd108d3222e319dfa" name="a06e97b3f03f314acd108d3222e319dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e97b3f03f314acd108d3222e319dfa">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4a492aa1d3deddad002f5715fd65353" name="ac4a492aa1d3deddad002f5715fd65353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a492aa1d3deddad002f5715fd65353">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea8f2dbcbdb87294ab27fd73f980147" name="a6ea8f2dbcbdb87294ab27fd73f980147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea8f2dbcbdb87294ab27fd73f980147">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64d65eddf69da81f90d941f3efc783b0" name="a64d65eddf69da81f90d941f3efc783b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64d65eddf69da81f90d941f3efc783b0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5731359c0873b7988f0f82d94197d585" name="a5731359c0873b7988f0f82d94197d585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5731359c0873b7988f0f82d94197d585">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8995501e8ff562620e957c314a05948a" name="a8995501e8ff562620e957c314a05948a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8995501e8ff562620e957c314a05948a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21961e96572fc1284fedde7a6578f7c6" name="a21961e96572fc1284fedde7a6578f7c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21961e96572fc1284fedde7a6578f7c6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23553474e37300d37b8ab6724b57bd78" name="a23553474e37300d37b8ab6724b57bd78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23553474e37300d37b8ab6724b57bd78">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a9f6d1cac2a926daee686071907b3a3" name="a2a9f6d1cac2a926daee686071907b3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a9f6d1cac2a926daee686071907b3a3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4016d67cef7f97f04b518e0fe845eb06" name="a4016d67cef7f97f04b518e0fe845eb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4016d67cef7f97f04b518e0fe845eb06">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af05974cf44bdddf80c0309eecc61ff52" name="af05974cf44bdddf80c0309eecc61ff52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af05974cf44bdddf80c0309eecc61ff52">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42645985aecea5604274c8d4b094f227" name="a42645985aecea5604274c8d4b094f227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42645985aecea5604274c8d4b094f227">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2570c2a3d8f1f778d2472e202ba51170" name="a2570c2a3d8f1f778d2472e202ba51170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2570c2a3d8f1f778d2472e202ba51170">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6dcc535b730425e706eff4810744b27" name="ae6dcc535b730425e706eff4810744b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6dcc535b730425e706eff4810744b27">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34f26a3087083045600035e947ddd7ac" name="a34f26a3087083045600035e947ddd7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f26a3087083045600035e947ddd7ac">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cade515eba49ae05a191f9781cf449f" name="a3cade515eba49ae05a191f9781cf449f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cade515eba49ae05a191f9781cf449f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a99f9ed296d40c7cdff758fc7768627" name="a7a99f9ed296d40c7cdff758fc7768627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a99f9ed296d40c7cdff758fc7768627">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93dddcf1aa79db665ec42192a3de5e7d" name="a93dddcf1aa79db665ec42192a3de5e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93dddcf1aa79db665ec42192a3de5e7d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa407d7cbd6773bffc2f85f5484dfac30" name="aa407d7cbd6773bffc2f85f5484dfac30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa407d7cbd6773bffc2f85f5484dfac30">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca580b4b5f0a898cd5c20db7fb98f165" name="aca580b4b5f0a898cd5c20db7fb98f165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca580b4b5f0a898cd5c20db7fb98f165">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32b1098ca7dac6cac8b487deb3e69e6c" name="a32b1098ca7dac6cac8b487deb3e69e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b1098ca7dac6cac8b487deb3e69e6c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233169bb22c1fb6486e6c18a5965b96e" name="a233169bb22c1fb6486e6c18a5965b96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233169bb22c1fb6486e6c18a5965b96e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae083ed4bb6340cef87ac679f1fc7fcc0" name="ae083ed4bb6340cef87ac679f1fc7fcc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae083ed4bb6340cef87ac679f1fc7fcc0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc40638d6a761fdadaf6a4ba3e397271" name="adc40638d6a761fdadaf6a4ba3e397271"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc40638d6a761fdadaf6a4ba3e397271">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9227ca3d6c21380f40ab6b81ff63898d" name="a9227ca3d6c21380f40ab6b81ff63898d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9227ca3d6c21380f40ab6b81ff63898d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa43219d4219d5d8bf3cada6bdc4505a2" name="aa43219d4219d5d8bf3cada6bdc4505a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43219d4219d5d8bf3cada6bdc4505a2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab045ddf85b1b91d7c96c21c10a8ebdb2" name="ab045ddf85b1b91d7c96c21c10a8ebdb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab045ddf85b1b91d7c96c21c10a8ebdb2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc36674647524696051e0d62ff40d1e1" name="abc36674647524696051e0d62ff40d1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc36674647524696051e0d62ff40d1e1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000002c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af28c25656663f887e1a34d481e75d7df" name="af28c25656663f887e1a34d481e75d7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af28c25656663f887e1a34d481e75d7df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9335692a5a2709e81a6f724b4e1822b3" name="a9335692a5a2709e81a6f724b4e1822b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9335692a5a2709e81a6f724b4e1822b3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa409df76bb917b37b653d94b254cea4d" name="aa409df76bb917b37b653d94b254cea4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa409df76bb917b37b653d94b254cea4d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5dd419de0dee2ef4a76b72215ac33cdb" name="a5dd419de0dee2ef4a76b72215ac33cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd419de0dee2ef4a76b72215ac33cdb">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5ef5d2f9e776067081da6ab0fca8868" name="ad5ef5d2f9e776067081da6ab0fca8868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5ef5d2f9e776067081da6ab0fca8868">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a483551bd128f850f43131062500d9c16" name="a483551bd128f850f43131062500d9c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483551bd128f850f43131062500d9c16">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a400852252bcd299e53ac6285e6ccec33" name="a400852252bcd299e53ac6285e6ccec33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400852252bcd299e53ac6285e6ccec33">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3926c451fe0569a1b20b80415ef5caa1" name="a3926c451fe0569a1b20b80415ef5caa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3926c451fe0569a1b20b80415ef5caa1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad14bc7e4efd505f1e1d83b1784accd6f" name="ad14bc7e4efd505f1e1d83b1784accd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad14bc7e4efd505f1e1d83b1784accd6f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ab4ca6cfb4e45df70b2ee48ac209e6a" name="a1ab4ca6cfb4e45df70b2ee48ac209e6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ab4ca6cfb4e45df70b2ee48ac209e6a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e50d427418030b9d07f58e97a2ad3c8" name="a0e50d427418030b9d07f58e97a2ad3c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e50d427418030b9d07f58e97a2ad3c8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38cf0d2e14dc3f36fd32d0ba7e6a7104" name="a38cf0d2e14dc3f36fd32d0ba7e6a7104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38cf0d2e14dc3f36fd32d0ba7e6a7104">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9125fb9d709768e630f449959d8c9d36" name="a9125fb9d709768e630f449959d8c9d36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9125fb9d709768e630f449959d8c9d36">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a906d87f23cff2f4ad656067118c9f747" name="a906d87f23cff2f4ad656067118c9f747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a906d87f23cff2f4ad656067118c9f747">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc024df98181658aed574aad53ed24cc" name="acc024df98181658aed574aad53ed24cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc024df98181658aed574aad53ed24cc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5ba5b6ca945d3da623e05f189275f0f" name="af5ba5b6ca945d3da623e05f189275f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ba5b6ca945d3da623e05f189275f0f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e9a32758d91de95194d9c9a313ed4be" name="a9e9a32758d91de95194d9c9a313ed4be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e9a32758d91de95194d9c9a313ed4be">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bfb15dca340b72734e11441e3d3c763" name="a1bfb15dca340b72734e11441e3d3c763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bfb15dca340b72734e11441e3d3c763">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a576003e9357efe8be33abb6105fabddd" name="a576003e9357efe8be33abb6105fabddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576003e9357efe8be33abb6105fabddd">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09eea4cef59e40fb14d349f06d4fbb1d" name="a09eea4cef59e40fb14d349f06d4fbb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09eea4cef59e40fb14d349f06d4fbb1d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a07d6f77e83dd39f98574de43c290a9f1" name="a07d6f77e83dd39f98574de43c290a9f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07d6f77e83dd39f98574de43c290a9f1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afafa6ba025c6357a49e8241987f5f6a7" name="afafa6ba025c6357a49e8241987f5f6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afafa6ba025c6357a49e8241987f5f6a7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8312ff3caeda5651836fa0c22cda1b7b" name="a8312ff3caeda5651836fa0c22cda1b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8312ff3caeda5651836fa0c22cda1b7b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fc305b1b41b142a398fe0241886216c" name="a9fc305b1b41b142a398fe0241886216c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc305b1b41b142a398fe0241886216c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018f65dc0f79065601357c680422d6d7" name="a018f65dc0f79065601357c680422d6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018f65dc0f79065601357c680422d6d7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77d3043002852a3f4bef2cc392094369" name="a77d3043002852a3f4bef2cc392094369"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77d3043002852a3f4bef2cc392094369">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8709de75d2c32975970b7933322c796f" name="a8709de75d2c32975970b7933322c796f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8709de75d2c32975970b7933322c796f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000028)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acceb40da901d1fe9ec2665df1f5beeb4" name="acceb40da901d1fe9ec2665df1f5beeb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acceb40da901d1fe9ec2665df1f5beeb4">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1371b9a798c78fef46ad7328183360bc" name="a1371b9a798c78fef46ad7328183360bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1371b9a798c78fef46ad7328183360bc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf640a5ca7a87ec217908a9784e91de" name="a9cf640a5ca7a87ec217908a9784e91de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf640a5ca7a87ec217908a9784e91de">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0af4fbcdb310f1bad552b4372a215242" name="a0af4fbcdb310f1bad552b4372a215242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0af4fbcdb310f1bad552b4372a215242">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70ec0de2420bb3b3b0946e36420bb809" name="a70ec0de2420bb3b3b0946e36420bb809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70ec0de2420bb3b3b0946e36420bb809">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33cf396e4f9c1579897a6b70824dab26" name="a33cf396e4f9c1579897a6b70824dab26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cf396e4f9c1579897a6b70824dab26">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD1_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD1_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5d4a4e43d27ffa5354d2e6a40bba2a8" name="af5d4a4e43d27ffa5354d2e6a40bba2a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5d4a4e43d27ffa5354d2e6a40bba2a8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae137f76ccd064a50c5fc33aa0db57bca" name="ae137f76ccd064a50c5fc33aa0db57bca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae137f76ccd064a50c5fc33aa0db57bca">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78bfb1034e3f2ca99e0816b536c0356" name="aa78bfb1034e3f2ca99e0816b536c0356"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78bfb1034e3f2ca99e0816b536c0356">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab198db129d89a0d506ca7e682b452aac" name="ab198db129d89a0d506ca7e682b452aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab198db129d89a0d506ca7e682b452aac">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca5020079c60fe6e4a3a29a91c22d7f7" name="aca5020079c60fe6e4a3a29a91c22d7f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca5020079c60fe6e4a3a29a91c22d7f7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7e33bbc993fcf682d945eb4a8e01856" name="ab7e33bbc993fcf682d945eb4a8e01856"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7e33bbc993fcf682d945eb4a8e01856">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a39bef953cf3f8d42647583d9f0926a" name="a0a39bef953cf3f8d42647583d9f0926a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a39bef953cf3f8d42647583d9f0926a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_I2C1_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_I2C1_SDA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a031178627e7002d27b716515523cc9" name="a4a031178627e7002d27b716515523cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a031178627e7002d27b716515523cc9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad00bed219d7abbcbecd89f3afea3bd6f" name="ad00bed219d7abbcbecd89f3afea3bd6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00bed219d7abbcbecd89f3afea3bd6f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_SIOB_PROC_62</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_SIOB_PROC_62&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73f24b78b5e2f24d2e04dd21e293b41f" name="a73f24b78b5e2f24d2e04dd21e293b41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73f24b78b5e2f24d2e04dd21e293b41f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_CTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_CTS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af136b4f365812a330feffb5e1be42479" name="af136b4f365812a330feffb5e1be42479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af136b4f365812a330feffb5e1be42479">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_UART0_TX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3804c3939326e8bd99e00d9c284983f" name="ab3804c3939326e8bd99e00d9c284983f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3804c3939326e8bd99e00d9c284983f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_XIP_SD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_VALUE_XIP_SD2&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd218fbb16516869c29fa3eba89cd2d" name="a0cd218fbb16516869c29fa3eba89cd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd218fbb16516869c29fa3eba89cd2d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a047e6e71c0e1acbc7ad2b986b18e3dd7" name="a047e6e71c0e1acbc7ad2b986b18e3dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a047e6e71c0e1acbc7ad2b986b18e3dd7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9443d9449c3dc373646e9338226aa7b5" name="a9443d9449c3dc373646e9338226aa7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9443d9449c3dc373646e9338226aa7b5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f2d9a02ce656975453d0ed88afb5f93" name="a9f2d9a02ce656975453d0ed88afb5f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2d9a02ce656975453d0ed88afb5f93">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ccb9d7ee68fd783f0a01f18d88b2c5c" name="a3ccb9d7ee68fd783f0a01f18d88b2c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ccb9d7ee68fd783f0a01f18d88b2c5c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cc698c1cfa298e4c14f09cb337598a1" name="a3cc698c1cfa298e4c14f09cb337598a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cc698c1cfa298e4c14f09cb337598a1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38666bd90333f4ab37830af77de8e941" name="a38666bd90333f4ab37830af77de8e941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38666bd90333f4ab37830af77de8e941">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e48ca921b771b67b97cf1731615d34" name="a35e48ca921b771b67b97cf1731615d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e48ca921b771b67b97cf1731615d34">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbbdf41c00614ca741ca39dcf4bd5185" name="acbbdf41c00614ca741ca39dcf4bd5185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbdf41c00614ca741ca39dcf4bd5185">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfe582804ff7d15808aac9ca1784c83a" name="acfe582804ff7d15808aac9ca1784c83a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfe582804ff7d15808aac9ca1784c83a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa59b5e1a0d849579cc930ee25f6ab4b" name="afa59b5e1a0d849579cc930ee25f6ab4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa59b5e1a0d849579cc930ee25f6ab4b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d2d355da9b1651911fe50d942f9113a" name="a9d2d355da9b1651911fe50d942f9113a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2d355da9b1651911fe50d942f9113a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa67979f0b2fd23c399413b5e597036df" name="aa67979f0b2fd23c399413b5e597036df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67979f0b2fd23c399413b5e597036df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e9f46102bf02e81b29ba6774c7e77ac" name="a1e9f46102bf02e81b29ba6774c7e77ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9f46102bf02e81b29ba6774c7e77ac">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfca852396591d04aefcef5f4e673b19" name="adfca852396591d04aefcef5f4e673b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfca852396591d04aefcef5f4e673b19">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac26529e082493e31e4ace15a7ee6af33" name="ac26529e082493e31e4ace15a7ee6af33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26529e082493e31e4ace15a7ee6af33">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02274b011ca268529e03ed6a9d099ca5" name="a02274b011ca268529e03ed6a9d099ca5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02274b011ca268529e03ed6a9d099ca5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13059491a1a8110b559128a92910bc4a" name="a13059491a1a8110b559128a92910bc4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13059491a1a8110b559128a92910bc4a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7699c7d2c2197ce1a69f38d39df8cc24" name="a7699c7d2c2197ce1a69f38d39df8cc24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7699c7d2c2197ce1a69f38d39df8cc24">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad55e666ff1224b4821e784492d6d3cc9" name="ad55e666ff1224b4821e784492d6d3cc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad55e666ff1224b4821e784492d6d3cc9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81a9cb9dbe77b9368132c11c125a519d" name="a81a9cb9dbe77b9368132c11c125a519d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a9cb9dbe77b9368132c11c125a519d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e03a2cebdfd0d3cf24e9a112991c81" name="a65e03a2cebdfd0d3cf24e9a112991c81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e03a2cebdfd0d3cf24e9a112991c81">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a777eab6d229ea9abb779bc6b09ca7968" name="a777eab6d229ea9abb779bc6b09ca7968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777eab6d229ea9abb779bc6b09ca7968">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee2ad20bb66f494430873b503cade0df" name="aee2ad20bb66f494430873b503cade0df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee2ad20bb66f494430873b503cade0df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a366b83cf4340ee0899285a220c0d1e54" name="a366b83cf4340ee0899285a220c0d1e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a366b83cf4340ee0899285a220c0d1e54">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85296fd81e2d26c2ef8e1d50852ad9e1" name="a85296fd81e2d26c2ef8e1d50852ad9e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85296fd81e2d26c2ef8e1d50852ad9e1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec54fa9fb38ea31c414c566b802c408" name="a3ec54fa9fb38ea31c414c566b802c408"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec54fa9fb38ea31c414c566b802c408">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a235dea877a8fa30f402c3be39e3826e5" name="a235dea877a8fa30f402c3be39e3826e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a235dea877a8fa30f402c3be39e3826e5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000034)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb9e44e16db1001912fa23fbeb28b1a7" name="abb9e44e16db1001912fa23fbeb28b1a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb9e44e16db1001912fa23fbeb28b1a7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16ff8818ac7d111fdde6d6340591ca41" name="a16ff8818ac7d111fdde6d6340591ca41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16ff8818ac7d111fdde6d6340591ca41">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01df2eb7ce76480c690ad812a5cf7d0" name="ac01df2eb7ce76480c690ad812a5cf7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01df2eb7ce76480c690ad812a5cf7d0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bd0e6935f604406b518f7ed92ea834e" name="a3bd0e6935f604406b518f7ed92ea834e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bd0e6935f604406b518f7ed92ea834e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51fa585df055d8768514f1629ebb1088" name="a51fa585df055d8768514f1629ebb1088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51fa585df055d8768514f1629ebb1088">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa613c6af7d6466dbb0615137934d4e11" name="aa613c6af7d6466dbb0615137934d4e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa613c6af7d6466dbb0615137934d4e11">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3c2ac4fe7daad2003b5b0373f69c297" name="ab3c2ac4fe7daad2003b5b0373f69c297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3c2ac4fe7daad2003b5b0373f69c297">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a241c3e70b7d4c9f36f37682bb4eb2524" name="a241c3e70b7d4c9f36f37682bb4eb2524"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a241c3e70b7d4c9f36f37682bb4eb2524">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20a0984836811b932697620303afe965" name="a20a0984836811b932697620303afe965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20a0984836811b932697620303afe965">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a82ad2a08dea6736d4fc11f6e81555a" name="a9a82ad2a08dea6736d4fc11f6e81555a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a82ad2a08dea6736d4fc11f6e81555a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a7d6419168b249f0945b27de3885085" name="a0a7d6419168b249f0945b27de3885085"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7d6419168b249f0945b27de3885085">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56b90a7f1c114e58c6340ac9cdbb7eb2" name="a56b90a7f1c114e58c6340ac9cdbb7eb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56b90a7f1c114e58c6340ac9cdbb7eb2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad8cb5bdcf824538158d148fb24778890" name="ad8cb5bdcf824538158d148fb24778890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8cb5bdcf824538158d148fb24778890">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a339242c0a4a303f3eada844731c59e85" name="a339242c0a4a303f3eada844731c59e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a339242c0a4a303f3eada844731c59e85">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae76d05fd276323bfb40d48f1aac87a86" name="ae76d05fd276323bfb40d48f1aac87a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76d05fd276323bfb40d48f1aac87a86">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a114afa5bfae27a48436b97bee0c0a2" name="a8a114afa5bfae27a48436b97bee0c0a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a114afa5bfae27a48436b97bee0c0a2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14761161375dd8604f062b3bf8b5cdb9" name="a14761161375dd8604f062b3bf8b5cdb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14761161375dd8604f062b3bf8b5cdb9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a633d1a1565d2bc26c27ccf8d8989bfae" name="a633d1a1565d2bc26c27ccf8d8989bfae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a633d1a1565d2bc26c27ccf8d8989bfae">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebac98472981ac9d4c3e307004ee9cf1" name="aebac98472981ac9d4c3e307004ee9cf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebac98472981ac9d4c3e307004ee9cf1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eaad0b25829ef49e67ce6a54c39d052" name="a0eaad0b25829ef49e67ce6a54c39d052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eaad0b25829ef49e67ce6a54c39d052">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37c825d1c900f8ed1e52b5170b4a362d" name="a37c825d1c900f8ed1e52b5170b4a362d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c825d1c900f8ed1e52b5170b4a362d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac295439921c665d2e8416444bb637024" name="ac295439921c665d2e8416444bb637024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac295439921c665d2e8416444bb637024">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7930ac418c1f4b296310d8951328efd2" name="a7930ac418c1f4b296310d8951328efd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7930ac418c1f4b296310d8951328efd2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3552fac03c3b3196332949e5df48ae0" name="ac3552fac03c3b3196332949e5df48ae0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3552fac03c3b3196332949e5df48ae0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f5d13bbd330e9811872eb4cdf4ae38c" name="a3f5d13bbd330e9811872eb4cdf4ae38c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f5d13bbd330e9811872eb4cdf4ae38c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb62d319df0b1eb14183e94a59888830" name="aeb62d319df0b1eb14183e94a59888830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb62d319df0b1eb14183e94a59888830">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c66d998b428d14793b9e8a100d7d15" name="a82c66d998b428d14793b9e8a100d7d15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c66d998b428d14793b9e8a100d7d15">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000030)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43dda9ab6a70e15813376413a26020fa" name="a43dda9ab6a70e15813376413a26020fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43dda9ab6a70e15813376413a26020fa">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26993fed31ed3a3b4babf75cecf583ef" name="a26993fed31ed3a3b4babf75cecf583ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26993fed31ed3a3b4babf75cecf583ef">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa62be417c0cbda130d459f4331fe0f6f" name="aa62be417c0cbda130d459f4331fe0f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62be417c0cbda130d459f4331fe0f6f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf9a09e2fe74cbafc2536e0640a0c15c" name="aaf9a09e2fe74cbafc2536e0640a0c15c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf9a09e2fe74cbafc2536e0640a0c15c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d860247f7cee368dccbaebdd0225835" name="a8d860247f7cee368dccbaebdd0225835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d860247f7cee368dccbaebdd0225835">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add1df7c2496bc7a4712e9d7568b0bf93" name="add1df7c2496bc7a4712e9d7568b0bf93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add1df7c2496bc7a4712e9d7568b0bf93">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD2_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD2_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec82b3a7617c0d2540a5e5201dfdd434" name="aec82b3a7617c0d2540a5e5201dfdd434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec82b3a7617c0d2540a5e5201dfdd434">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b7ad3819ed53162f16835ea49bff7f5" name="a7b7ad3819ed53162f16835ea49bff7f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b7ad3819ed53162f16835ea49bff7f5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98ac9a87ee38b15563c2aa858b0eb3ef" name="a98ac9a87ee38b15563c2aa858b0eb3ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98ac9a87ee38b15563c2aa858b0eb3ef">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec921ce6f8dc37cc3cfa942bcc8622c" name="a0ec921ce6f8dc37cc3cfa942bcc8622c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec921ce6f8dc37cc3cfa942bcc8622c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c56d930ac759452e55633255370fd03" name="a4c56d930ac759452e55633255370fd03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c56d930ac759452e55633255370fd03">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3787ade29c1bd483991760b151189658" name="a3787ade29c1bd483991760b151189658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3787ade29c1bd483991760b151189658">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37941496f81c1cc863864a78d0f820be" name="a37941496f81c1cc863864a78d0f820be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37941496f81c1cc863864a78d0f820be">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_I2C1_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_I2C1_SCL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66e8cf2455303da7b0009ea931aea5a8" name="a66e8cf2455303da7b0009ea931aea5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e8cf2455303da7b0009ea931aea5a8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9647847f7a1b40eb52bcd8026cc96ff9" name="a9647847f7a1b40eb52bcd8026cc96ff9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9647847f7a1b40eb52bcd8026cc96ff9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_SIOB_PROC_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_SIOB_PROC_63&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7f4b8ceae5b91ae71ddd61ac521575c" name="af7f4b8ceae5b91ae71ddd61ac521575c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f4b8ceae5b91ae71ddd61ac521575c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RTS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20dd02f5d7dd2b057f0745f068c6b52f" name="a20dd02f5d7dd2b057f0745f068c6b52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20dd02f5d7dd2b057f0745f068c6b52f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_UART0_RX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa44dc580625e6939f61c8df797fed179" name="aa44dc580625e6939f61c8df797fed179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa44dc580625e6939f61c8df797fed179">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_XIP_SD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_VALUE_XIP_SD3&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb70ffa8e28aaac124b5f22ea5fbfc7" name="aafb70ffa8e28aaac124b5f22ea5fbfc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb70ffa8e28aaac124b5f22ea5fbfc7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e7bf07a9bc831c720e95bc1372c6554" name="a8e7bf07a9bc831c720e95bc1372c6554"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7bf07a9bc831c720e95bc1372c6554">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5faab3300416bc087507fae5833f61de" name="a5faab3300416bc087507fae5833f61de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5faab3300416bc087507fae5833f61de">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af950acd594954306627aed34e0184308" name="af950acd594954306627aed34e0184308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af950acd594954306627aed34e0184308">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad623a7fd12075cbe4a6284aabb3a1b18" name="ad623a7fd12075cbe4a6284aabb3a1b18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad623a7fd12075cbe4a6284aabb3a1b18">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8dfc079d128031f1c391c85576d7088" name="af8dfc079d128031f1c391c85576d7088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8dfc079d128031f1c391c85576d7088">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb971088ccd1e93e552febacb24371c2" name="aeb971088ccd1e93e552febacb24371c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb971088ccd1e93e552febacb24371c2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9e68556c6ad911033a526427cf56b70" name="ab9e68556c6ad911033a526427cf56b70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9e68556c6ad911033a526427cf56b70">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a766a029944b2107b8e7f2a31d642f6fc" name="a766a029944b2107b8e7f2a31d642f6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766a029944b2107b8e7f2a31d642f6fc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ce51eea3485170ea715a02be87f41fc" name="a5ce51eea3485170ea715a02be87f41fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ce51eea3485170ea715a02be87f41fc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a845bcc3e4bc3eab64aba17a80d9bf8ba" name="a845bcc3e4bc3eab64aba17a80d9bf8ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845bcc3e4bc3eab64aba17a80d9bf8ba">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd1ea37b6ee64498955e099c2042cd4c" name="abd1ea37b6ee64498955e099c2042cd4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd1ea37b6ee64498955e099c2042cd4c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab548f4d2097ccd84caaf25c44d4812f4" name="ab548f4d2097ccd84caaf25c44d4812f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab548f4d2097ccd84caaf25c44d4812f4">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78962e06c8d92ecb982afd50e8e1d26" name="ad78962e06c8d92ecb982afd50e8e1d26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78962e06c8d92ecb982afd50e8e1d26">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0faf29a368fe66d81e7dfcaa4f2eea9" name="ad0faf29a368fe66d81e7dfcaa4f2eea9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0faf29a368fe66d81e7dfcaa4f2eea9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a761ed300949cc251a05b3563196fe643" name="a761ed300949cc251a05b3563196fe643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761ed300949cc251a05b3563196fe643">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d9fe136447b458910d106bb9da583b1" name="a3d9fe136447b458910d106bb9da583b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9fe136447b458910d106bb9da583b1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e16574345b004e15668caddfeb7752a" name="a7e16574345b004e15668caddfeb7752a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e16574345b004e15668caddfeb7752a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab90e9ced01f38d7ceddf6e536a1f9273" name="ab90e9ced01f38d7ceddf6e536a1f9273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90e9ced01f38d7ceddf6e536a1f9273">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36887b319b4d10a44bf83b71035095af" name="a36887b319b4d10a44bf83b71035095af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36887b319b4d10a44bf83b71035095af">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4965eec46262c62838721f3991f3385d" name="a4965eec46262c62838721f3991f3385d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4965eec46262c62838721f3991f3385d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04f23e519b90630ce66c7baf9e4a8e29" name="a04f23e519b90630ce66c7baf9e4a8e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04f23e519b90630ce66c7baf9e4a8e29">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a074b9c0cfaee59daf5284f5eef9ba341" name="a074b9c0cfaee59daf5284f5eef9ba341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a074b9c0cfaee59daf5284f5eef9ba341">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6dba3a301837f2b7774d6e92096f23e" name="ae6dba3a301837f2b7774d6e92096f23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6dba3a301837f2b7774d6e92096f23e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03d13897791a189c2e00f9e3e6f26128" name="a03d13897791a189c2e00f9e3e6f26128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d13897791a189c2e00f9e3e6f26128">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f8288cee233f466470f56ec3219db5d" name="a2f8288cee233f466470f56ec3219db5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8288cee233f466470f56ec3219db5d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2a8446a0d8f307d12857c46f8291a52" name="ae2a8446a0d8f307d12857c46f8291a52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2a8446a0d8f307d12857c46f8291a52">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a244d6fbd4b7f33c6f9942252746801a6" name="a244d6fbd4b7f33c6f9942252746801a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244d6fbd4b7f33c6f9942252746801a6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000003c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c4639435508f8309abc7fda43d6100c" name="a8c4639435508f8309abc7fda43d6100c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4639435508f8309abc7fda43d6100c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fa8821110e02193747f5501d329d6bf" name="a7fa8821110e02193747f5501d329d6bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fa8821110e02193747f5501d329d6bf">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5f5937de52afe75b4cc9218b9ec416" name="a4d5f5937de52afe75b4cc9218b9ec416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5f5937de52afe75b4cc9218b9ec416">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b30d7e44bd1bbe1b5455ba0b2f1fe24" name="a0b30d7e44bd1bbe1b5455ba0b2f1fe24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b30d7e44bd1bbe1b5455ba0b2f1fe24">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2edf7a4427c0a70abc23bd51f82eb7e6" name="a2edf7a4427c0a70abc23bd51f82eb7e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2edf7a4427c0a70abc23bd51f82eb7e6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a822d2e1210b7cca45677c7276551ba16" name="a822d2e1210b7cca45677c7276551ba16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a822d2e1210b7cca45677c7276551ba16">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac38d8ede01dcc56d7ddd963c220ff0ee" name="ac38d8ede01dcc56d7ddd963c220ff0ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac38d8ede01dcc56d7ddd963c220ff0ee">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4384950adedc1c26fa561fe24e3a56c7" name="a4384950adedc1c26fa561fe24e3a56c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4384950adedc1c26fa561fe24e3a56c7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac239f77a41203f4860783d61b3370c25" name="ac239f77a41203f4860783d61b3370c25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac239f77a41203f4860783d61b3370c25">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a299ef1f94cc947c3d43c96ae1efb703e" name="a299ef1f94cc947c3d43c96ae1efb703e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a299ef1f94cc947c3d43c96ae1efb703e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a683d232f9997ef4a03442dd2d0b09889" name="a683d232f9997ef4a03442dd2d0b09889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683d232f9997ef4a03442dd2d0b09889">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78da8fda3a5da5467155660ba720d5e3" name="a78da8fda3a5da5467155660ba720d5e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78da8fda3a5da5467155660ba720d5e3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a818a714ef8a55487371eca6254bebae1" name="a818a714ef8a55487371eca6254bebae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a818a714ef8a55487371eca6254bebae1">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e7a92f80212d80a7162eb5fe080079d" name="a3e7a92f80212d80a7162eb5fe080079d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7a92f80212d80a7162eb5fe080079d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5120c8cc3c25434437b958b843c6f063" name="a5120c8cc3c25434437b958b843c6f063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5120c8cc3c25434437b958b843c6f063">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab125eeeffe2e40c5821b83f516353e39" name="ab125eeeffe2e40c5821b83f516353e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab125eeeffe2e40c5821b83f516353e39">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42011eece0c6e357220e4d839ed1471" name="ae42011eece0c6e357220e4d839ed1471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42011eece0c6e357220e4d839ed1471">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad63a7a1fe370bf17e4b54bbe12289ee2" name="ad63a7a1fe370bf17e4b54bbe12289ee2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad63a7a1fe370bf17e4b54bbe12289ee2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84fce5ee5c2d067121f086fffca65b4b" name="a84fce5ee5c2d067121f086fffca65b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84fce5ee5c2d067121f086fffca65b4b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a79b1800853738da011a3921d3fa092" name="a3a79b1800853738da011a3921d3fa092"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a79b1800853738da011a3921d3fa092">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed5fc7add9f085e436a0517e8f8028ae" name="aed5fc7add9f085e436a0517e8f8028ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed5fc7add9f085e436a0517e8f8028ae">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac89477525fe2c8d4f3efcc0357eca68c" name="ac89477525fe2c8d4f3efcc0357eca68c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac89477525fe2c8d4f3efcc0357eca68c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4fe18e5f5721ac3e53936a7a3f2394" name="acb4fe18e5f5721ac3e53936a7a3f2394"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4fe18e5f5721ac3e53936a7a3f2394">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b511135dbf7169ade43e677c4bf713d" name="a0b511135dbf7169ade43e677c4bf713d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b511135dbf7169ade43e677c4bf713d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9eb5fc85b9f8691db9a48674a934d68" name="ae9eb5fc85b9f8691db9a48674a934d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9eb5fc85b9f8691db9a48674a934d68">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dd9f0301d5f921d9e81680d69161039" name="a0dd9f0301d5f921d9e81680d69161039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dd9f0301d5f921d9e81680d69161039">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a239965aeae81caf9b312a0cc34b84477" name="a239965aeae81caf9b312a0cc34b84477"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a239965aeae81caf9b312a0cc34b84477">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000038)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70c3de5c4ab686d085ce03c433f7ed89" name="a70c3de5c4ab686d085ce03c433f7ed89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70c3de5c4ab686d085ce03c433f7ed89">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeb97e09bd6a517adace47922922a661" name="abeb97e09bd6a517adace47922922a661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb97e09bd6a517adace47922922a661">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ee082f1ba850c2609c74a1e2ddac024" name="a8ee082f1ba850c2609c74a1e2ddac024"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee082f1ba850c2609c74a1e2ddac024">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fa552bf9dbf89a290ebd3e7ad5b5f7a" name="a9fa552bf9dbf89a290ebd3e7ad5b5f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fa552bf9dbf89a290ebd3e7ad5b5f7a">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c9517e8ef889b52a60eb0971e833476" name="a1c9517e8ef889b52a60eb0971e833476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9517e8ef889b52a60eb0971e833476">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f120690be5aa41a3eec7e854c6654ed" name="a6f120690be5aa41a3eec7e854c6654ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f120690be5aa41a3eec7e854c6654ed">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SD3_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SD3_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ac4d41555db58a554955db0ef1a7df" name="a55ac4d41555db58a554955db0ef1a7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ac4d41555db58a554955db0ef1a7df">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc01feecd7e87e6fd69c26580342fa5f" name="acc01feecd7e87e6fd69c26580342fa5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc01feecd7e87e6fd69c26580342fa5f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab339fa4317acd2ed27f8d1c43f9a2d55" name="ab339fa4317acd2ed27f8d1c43f9a2d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab339fa4317acd2ed27f8d1c43f9a2d55">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6ab5bc6ae3a2e0a67682c0f1a2c23a9" name="ae6ab5bc6ae3a2e0a67682c0f1a2c23a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6ab5bc6ae3a2e0a67682c0f1a2c23a9">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acdebe9b20a6015667c0a45037911db10" name="acdebe9b20a6015667c0a45037911db10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acdebe9b20a6015667c0a45037911db10">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4206f0f0329ec47942909d531ac2c388" name="a4206f0f0329ec47942909d531ac2c388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4206f0f0329ec47942909d531ac2c388">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13cfb3bd403d2b6811c25c93f03ae545" name="a13cfb3bd403d2b6811c25c93f03ae545"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13cfb3bd403d2b6811c25c93f03ae545">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_I2C1_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_I2C1_SCL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5256f431798d0156c4a5999eef45324e" name="a5256f431798d0156c4a5999eef45324e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5256f431798d0156c4a5999eef45324e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba78a7b3daf9540e80fed7f25b8873e3" name="aba78a7b3daf9540e80fed7f25b8873e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba78a7b3daf9540e80fed7f25b8873e3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_SIOB_PROC_59</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_SIOB_PROC_59&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57536b6648a28888d0f9160879ebdc3" name="ae57536b6648a28888d0f9160879ebdc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57536b6648a28888d0f9160879ebdc3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RTS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae41d5df17a1a64f487c591349ef92986" name="ae41d5df17a1a64f487c591349ef92986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae41d5df17a1a64f487c591349ef92986">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_UART1_RX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0b)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a926c0ff33c165edc58d5d4bfb00b60da" name="a926c0ff33c165edc58d5d4bfb00b60da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926c0ff33c165edc58d5d4bfb00b60da">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_XIP_SS_N_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_VALUE_XIP_SS_N_0&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8337e5c68933cb319b9bf9a859c902bb" name="a8337e5c68933cb319b9bf9a859c902bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8337e5c68933cb319b9bf9a859c902bb">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a720772a9751099c82013b04d853745dc" name="a720772a9751099c82013b04d853745dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a720772a9751099c82013b04d853745dc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a710e533ac6473bfebb06ea6009d09e30" name="a710e533ac6473bfebb06ea6009d09e30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710e533ac6473bfebb06ea6009d09e30">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1654bed29a1dee9ed8aafbeb24639004" name="a1654bed29a1dee9ed8aafbeb24639004"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1654bed29a1dee9ed8aafbeb24639004">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9a2e6cc8552b46a420051f08d4754b3" name="aa9a2e6cc8552b46a420051f08d4754b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9a2e6cc8552b46a420051f08d4754b3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c9329c9ce530c3e6a228fcd1e80eca0" name="a7c9329c9ce530c3e6a228fcd1e80eca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c9329c9ce530c3e6a228fcd1e80eca0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe244b6a2e1261e22c498a3f963cb5ab" name="abe244b6a2e1261e22c498a3f963cb5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe244b6a2e1261e22c498a3f963cb5ab">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73725c9dbae5c96b6621345068858b69" name="a73725c9dbae5c96b6621345068858b69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73725c9dbae5c96b6621345068858b69">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa0e75923808acfff51d820f5851ce3" name="abfa0e75923808acfff51d820f5851ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa0e75923808acfff51d820f5851ce3">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab76be78ce83695899d950a94c2d58cfd" name="ab76be78ce83695899d950a94c2d58cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab76be78ce83695899d950a94c2d58cfd">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cfdb1025fcafc244d228be95b9b26ed" name="a0cfdb1025fcafc244d228be95b9b26ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfdb1025fcafc244d228be95b9b26ed">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e38c69542deb9d1f256b0e8f595f1b0" name="a9e38c69542deb9d1f256b0e8f595f1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e38c69542deb9d1f256b0e8f595f1b0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78768ad4e50d7b674a08adbbafcdbb11" name="a78768ad4e50d7b674a08adbbafcdbb11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78768ad4e50d7b674a08adbbafcdbb11">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad723c26d373a7877d597d0614234475c" name="ad723c26d373a7877d597d0614234475c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad723c26d373a7877d597d0614234475c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55ef7028e97191e3e84766bee1e5a3ad" name="a55ef7028e97191e3e84766bee1e5a3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ef7028e97191e3e84766bee1e5a3ad">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98302f51c894eea6fc362cebdd802126" name="a98302f51c894eea6fc362cebdd802126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98302f51c894eea6fc362cebdd802126">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad7765ae81468812019013bb56b76c2f" name="aad7765ae81468812019013bb56b76c2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7765ae81468812019013bb56b76c2f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add8e1751a3626b544095513b23310766" name="add8e1751a3626b544095513b23310766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add8e1751a3626b544095513b23310766">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43f1fa8dfd57d801df41d0dc4783875f" name="a43f1fa8dfd57d801df41d0dc4783875f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f1fa8dfd57d801df41d0dc4783875f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ea58823b7397e87cd1cab1a620adbbc" name="a3ea58823b7397e87cd1cab1a620adbbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ea58823b7397e87cd1cab1a620adbbc">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a009ba5ba106a696dfbbdd6e5a11f68af" name="a009ba5ba106a696dfbbdd6e5a11f68af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009ba5ba106a696dfbbdd6e5a11f68af">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab5631cdaec8aae7761ec48de457e6ef8" name="ab5631cdaec8aae7761ec48de457e6ef8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5631cdaec8aae7761ec48de457e6ef8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aced6e388765c270abdef88a5c910326d" name="aced6e388765c270abdef88a5c910326d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced6e388765c270abdef88a5c910326d">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a36041a349226d80b5761e8dc78ca3a0e" name="a36041a349226d80b5761e8dc78ca3a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36041a349226d80b5761e8dc78ca3a0e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bb6a594a384617e8245f02c7d11b06e" name="a2bb6a594a384617e8245f02c7d11b06e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb6a594a384617e8245f02c7d11b06e">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2621b28c62e8a0c985994d078ee647b" name="af2621b28c62e8a0c985994d078ee647b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2621b28c62e8a0c985994d078ee647b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae094a9597bd612ffd4180f336615f3dd" name="ae094a9597bd612ffd4180f336615f3dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae094a9597bd612ffd4180f336615f3dd">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf42eecb1e401462e2bc712430a8dcbd" name="abf42eecb1e401462e2bc712430a8dcbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf42eecb1e401462e2bc712430a8dcbd">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a264061ac3eede7b729f088e774c86ed6" name="a264061ac3eede7b729f088e774c86ed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a264061ac3eede7b729f088e774c86ed6">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa050db8a874850fbee1291417b5e142f" name="aa050db8a874850fbee1291417b5e142f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa050db8a874850fbee1291417b5e142f">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9abd4e15adbcb430a1645487f1c4b857" name="a9abd4e15adbcb430a1645487f1c4b857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9abd4e15adbcb430a1645487f1c4b857">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03162e16af623195c8195bb242280d28" name="a03162e16af623195c8195bb242280d28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03162e16af623195c8195bb242280d28">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad870fa5d3816bdff847cb8cdc66e2036" name="ad870fa5d3816bdff847cb8cdc66e2036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad870fa5d3816bdff847cb8cdc66e2036">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdf060ef44d246b8a97603900c047ab8" name="afdf060ef44d246b8a97603900c047ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdf060ef44d246b8a97603900c047ab8">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6753c01ae92694bb5a2c8c98187eacd5" name="a6753c01ae92694bb5a2c8c98187eacd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6753c01ae92694bb5a2c8c98187eacd5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac73edc8bf5647027dac2ff37bfca9198" name="ac73edc8bf5647027dac2ff37bfca9198"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac73edc8bf5647027dac2ff37bfca9198">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d05cb0b95a2d77b8f84206517167123" name="a1d05cb0b95a2d77b8f84206517167123"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d05cb0b95a2d77b8f84206517167123">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac796bbb08b4f4843ea96aba2a57a1a9c" name="ac796bbb08b4f4843ea96aba2a57a1a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac796bbb08b4f4843ea96aba2a57a1a9c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad89925d0081376a3086d1b37c913cac2" name="ad89925d0081376a3086d1b37c913cac2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad89925d0081376a3086d1b37c913cac2">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa358c50683d6a07b8e168f139a021476" name="aa358c50683d6a07b8e168f139a021476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa358c50683d6a07b8e168f139a021476">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8dd8aac42bda9db7a3f8b62592df39" name="a1e8dd8aac42bda9db7a3f8b62592df39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8dd8aac42bda9db7a3f8b62592df39">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b287bb1679307d4989dbd9ff53991b0" name="a9b287bb1679307d4989dbd9ff53991b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b287bb1679307d4989dbd9ff53991b0">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c52fb67b162c1f8d5e886172f0ffb02" name="a9c52fb67b162c1f8d5e886172f0ffb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c52fb67b162c1f8d5e886172f0ffb02">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d1266ddd8f411e58e0617c8650c7a22" name="a2d1266ddd8f411e58e0617c8650c7a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d1266ddd8f411e58e0617c8650c7a22">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7653f6d8e6d9192853af3ccc5d9274b5" name="a7653f6d8e6d9192853af3ccc5d9274b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7653f6d8e6d9192853af3ccc5d9274b5">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af11f95db281e5e952a85c5fa92d4b8d4" name="af11f95db281e5e952a85c5fa92d4b8d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af11f95db281e5e952a85c5fa92d4b8d4">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7da373d197ac75f7508f580689bfe6b7" name="a7da373d197ac75f7508f580689bfe6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7da373d197ac75f7508f580689bfe6b7">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a860020e1379840d40958fe40a9780e61" name="a860020e1379840d40958fe40a9780e61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860020e1379840d40958fe40a9780e61">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cbde00dfb4b888eb282e4466f9cdf6c" name="a4cbde00dfb4b888eb282e4466f9cdf6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cbde00dfb4b888eb282e4466f9cdf6c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44f5a2eaa785f4ee4eae210ec038918c" name="a44f5a2eaa785f4ee4eae210ec038918c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f5a2eaa785f4ee4eae210ec038918c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e8e1b8ff3df4ff120ce5ab8154ea53" name="a71e8e1b8ff3df4ff120ce5ab8154ea53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e8e1b8ff3df4ff120ce5ab8154ea53">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d7daf6d3cd0c2d7b6c78bf5af6a599" name="a30d7daf6d3cd0c2d7b6c78bf5af6a599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d7daf6d3cd0c2d7b6c78bf5af6a599">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1303bb06b8e2d03a0b4625753048eea" name="af1303bb06b8e2d03a0b4625753048eea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1303bb06b8e2d03a0b4625753048eea">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf54e51c9bd049eb0d2241c536bad32b" name="aaf54e51c9bd049eb0d2241c536bad32b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf54e51c9bd049eb0d2241c536bad32b">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd71f70b70c4f9a2d75e3c5c23d7f71" name="a0cd71f70b70c4f9a2d75e3c5c23d7f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd71f70b70c4f9a2d75e3c5c23d7f71">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000018)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad77a8bcff1dbf5bf58694ad84ecacd04" name="ad77a8bcff1dbf5bf58694ad84ecacd04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77a8bcff1dbf5bf58694ad84ecacd04">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d2802988bb5f1f9dc4b5e1a333866c" name="a41d2802988bb5f1f9dc4b5e1a333866c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d2802988bb5f1f9dc4b5e1a333866c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0c05506d7234b6656fc346e87594e21" name="aa0c05506d7234b6656fc346e87594e21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c05506d7234b6656fc346e87594e21">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adacf43769b11b07e22cee5b05110250c" name="adacf43769b11b07e22cee5b05110250c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adacf43769b11b07e22cee5b05110250c">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace00b8738a9346306b94b36f023f3942" name="ace00b8738a9346306b94b36f023f3942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace00b8738a9346306b94b36f023f3942">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa517d6690b242cb27dbe41ffeb824c31" name="aa517d6690b242cb27dbe41ffeb824c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa517d6690b242cb27dbe41ffeb824c31">&#9670;&#160;</a></span>IO_QSPI_GPIO_QSPI_SS_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_GPIO_QSPI_SS_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d2e0fd7fb296a63cd256cba319a656b" name="a8d2e0fd7fb296a63cd256cba319a656b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d2e0fd7fb296a63cd256cba319a656b">&#9670;&#160;</a></span>IO_QSPI_INTR_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06447e39505e5704a1cc89d0dda5fc71" name="a06447e39505e5704a1cc89d0dda5fc71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06447e39505e5704a1cc89d0dda5fc71">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af775e1f316f5aef1c79c88f5a79e50ee" name="af775e1f316f5aef1c79c88f5a79e50ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af775e1f316f5aef1c79c88f5a79e50ee">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24b3febeaf7342bf1d96cf17bcdffb26" name="a24b3febeaf7342bf1d96cf17bcdffb26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24b3febeaf7342bf1d96cf17bcdffb26">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49df65d3af6ca218e05cd013f70f1aa9" name="a49df65d3af6ca218e05cd013f70f1aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49df65d3af6ca218e05cd013f70f1aa9">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9cb25f6fdfa65b2d08fca1d4bd7724f" name="ad9cb25f6fdfa65b2d08fca1d4bd7724f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9cb25f6fdfa65b2d08fca1d4bd7724f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73ec1047dacb4e3a0cea42137763daee" name="a73ec1047dacb4e3a0cea42137763daee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73ec1047dacb4e3a0cea42137763daee">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51bfb12b6aea83b903b4dc577d8fc322" name="a51bfb12b6aea83b903b4dc577d8fc322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51bfb12b6aea83b903b4dc577d8fc322">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c595a1c465dff00f8d7180d21d4461" name="ab4c595a1c465dff00f8d7180d21d4461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c595a1c465dff00f8d7180d21d4461">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72a54a365046c0f40f29dad75ae6e24f" name="a72a54a365046c0f40f29dad75ae6e24f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a54a365046c0f40f29dad75ae6e24f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565ee2f4643a714a6ac1118ac8e90a42" name="a565ee2f4643a714a6ac1118ac8e90a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565ee2f4643a714a6ac1118ac8e90a42">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a802050fc2886f034790eae432fb82d6f" name="a802050fc2886f034790eae432fb82d6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a802050fc2886f034790eae432fb82d6f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae6bbed7ac6a624f63520378581f7b141" name="ae6bbed7ac6a624f63520378581f7b141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6bbed7ac6a624f63520378581f7b141">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8f1422d3488eaf09e2b3554ec33702" name="a5c8f1422d3488eaf09e2b3554ec33702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8f1422d3488eaf09e2b3554ec33702">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87b8c03c0981865fa450b6649e038b5d" name="a87b8c03c0981865fa450b6649e038b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b8c03c0981865fa450b6649e038b5d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95cf2c6ed7f2bc6e572ff5c22f77d2bc" name="a95cf2c6ed7f2bc6e572ff5c22f77d2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95cf2c6ed7f2bc6e572ff5c22f77d2bc">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a887f294d6b20700806b3cad8f0f9aa20" name="a887f294d6b20700806b3cad8f0f9aa20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a887f294d6b20700806b3cad8f0f9aa20">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae078b976d1ddec6d2495b633f59fab90" name="ae078b976d1ddec6d2495b633f59fab90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae078b976d1ddec6d2495b633f59fab90">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25c4b80fd63ab2d5245bb3f18b7414b8" name="a25c4b80fd63ab2d5245bb3f18b7414b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25c4b80fd63ab2d5245bb3f18b7414b8">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5484c93d75b40d302392ab3e654de47d" name="a5484c93d75b40d302392ab3e654de47d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5484c93d75b40d302392ab3e654de47d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef205caa1557c6c876d5f8d100b67d92" name="aef205caa1557c6c876d5f8d100b67d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef205caa1557c6c876d5f8d100b67d92">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5824cc017fa9d74ec9930cd2cc967a85" name="a5824cc017fa9d74ec9930cd2cc967a85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5824cc017fa9d74ec9930cd2cc967a85">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa45eda6c976e5b0cdc8769eb337cf52a" name="aa45eda6c976e5b0cdc8769eb337cf52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa45eda6c976e5b0cdc8769eb337cf52a">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa95620035422e8a2570565eebdf2d883" name="aa95620035422e8a2570565eebdf2d883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95620035422e8a2570565eebdf2d883">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba0e3741ea9a5588bb99c9b7987048eb" name="aba0e3741ea9a5588bb99c9b7987048eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba0e3741ea9a5588bb99c9b7987048eb">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afaabae9fe3be5991ac4734b66f6444a5" name="afaabae9fe3be5991ac4734b66f6444a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaabae9fe3be5991ac4734b66f6444a5">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8dc90422bdb2d2da86897d6f47182baf" name="a8dc90422bdb2d2da86897d6f47182baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8dc90422bdb2d2da86897d6f47182baf">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe1dfc9672ed63b504a4af7b748ba709" name="afe1dfc9672ed63b504a4af7b748ba709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe1dfc9672ed63b504a4af7b748ba709">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e3676cf362a763d60715bcae369c600" name="a5e3676cf362a763d60715bcae369c600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3676cf362a763d60715bcae369c600">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a490ba56bae2ae5b6e87f30fcafd46c52" name="a490ba56bae2ae5b6e87f30fcafd46c52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490ba56bae2ae5b6e87f30fcafd46c52">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eba5a09fd1485029dc30a30006f8a4f" name="a0eba5a09fd1485029dc30a30006f8a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eba5a09fd1485029dc30a30006f8a4f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a533725ac2c71410c6c66833a71c93d44" name="a533725ac2c71410c6c66833a71c93d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a533725ac2c71410c6c66833a71c93d44">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01b1aa863e4a211415d0c99c4948374" name="ac01b1aa863e4a211415d0c99c4948374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01b1aa863e4a211415d0c99c4948374">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b0219cfaf0b0db785756bc920f0650c" name="a1b0219cfaf0b0db785756bc920f0650c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0219cfaf0b0db785756bc920f0650c">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7838d93e6ef6d87078107641cbf3c2d5" name="a7838d93e6ef6d87078107641cbf3c2d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7838d93e6ef6d87078107641cbf3c2d5">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad86cf32a1ab34db82a2fb0b17a7a0594" name="ad86cf32a1ab34db82a2fb0b17a7a0594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86cf32a1ab34db82a2fb0b17a7a0594">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a968adf147187aac5ec2891595decc705" name="a968adf147187aac5ec2891595decc705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968adf147187aac5ec2891595decc705">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4aca8f8f8c29ad309306d4993d240f15" name="a4aca8f8f8c29ad309306d4993d240f15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4aca8f8f8c29ad309306d4993d240f15">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a138eaad5980abfd8946a589ec184b1f3" name="a138eaad5980abfd8946a589ec184b1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a138eaad5980abfd8946a589ec184b1f3">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8be2ae16811d088d71d86a2c4d4645b" name="ab8be2ae16811d088d71d86a2c4d4645b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8be2ae16811d088d71d86a2c4d4645b">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfa7425879f5a5c3ff1dbe47f94e3ac1" name="adfa7425879f5a5c3ff1dbe47f94e3ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa7425879f5a5c3ff1dbe47f94e3ac1">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59aa61b04e749fa920c27964a591d4c1" name="a59aa61b04e749fa920c27964a591d4c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59aa61b04e749fa920c27964a591d4c1">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abae7f4fe0a56415f43c6e0bd2664fd72" name="abae7f4fe0a56415f43c6e0bd2664fd72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abae7f4fe0a56415f43c6e0bd2664fd72">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d280e8cfa56cb46b3205d875fb7e553" name="a6d280e8cfa56cb46b3205d875fb7e553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d280e8cfa56cb46b3205d875fb7e553">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e26364ab2ba3642525d5158b88b5bfc" name="a3e26364ab2ba3642525d5158b88b5bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e26364ab2ba3642525d5158b88b5bfc">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c5c58ee06ba6dbe9a56f75ca458f35" name="ad5c5c58ee06ba6dbe9a56f75ca458f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c5c58ee06ba6dbe9a56f75ca458f35">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7c0bc142bfcd5d28ca8fec4fb6a075f" name="ae7c0bc142bfcd5d28ca8fec4fb6a075f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7c0bc142bfcd5d28ca8fec4fb6a075f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7e8293aef6d885734bdd5db3c2ed83e" name="ad7e8293aef6d885734bdd5db3c2ed83e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7e8293aef6d885734bdd5db3c2ed83e">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e99428c9bb36119838f6753ba1381f8" name="a4e99428c9bb36119838f6753ba1381f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e99428c9bb36119838f6753ba1381f8">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49435ef88640b1007cea1e2c26c75add" name="a49435ef88640b1007cea1e2c26c75add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49435ef88640b1007cea1e2c26c75add">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea5b0a2e40c87505a85b59208a9fd42a" name="aea5b0a2e40c87505a85b59208a9fd42a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea5b0a2e40c87505a85b59208a9fd42a">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e3f9fe6a00c773bd20e16d6a8902c1b" name="a5e3f9fe6a00c773bd20e16d6a8902c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3f9fe6a00c773bd20e16d6a8902c1b">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad26761871e401797f6f9628733df9989" name="ad26761871e401797f6f9628733df9989"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26761871e401797f6f9628733df9989">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5166dad051c1ba7e4be797c9f0e9b9ed" name="a5166dad051c1ba7e4be797c9f0e9b9ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5166dad051c1ba7e4be797c9f0e9b9ed">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2267fdf79598e2716f24be4cff3e2e3f" name="a2267fdf79598e2716f24be4cff3e2e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2267fdf79598e2716f24be4cff3e2e3f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bab5cd0816cf7e088e886032a576a21" name="a5bab5cd0816cf7e088e886032a576a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bab5cd0816cf7e088e886032a576a21">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ff89403c939dbd49201878011d89ab4" name="a3ff89403c939dbd49201878011d89ab4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff89403c939dbd49201878011d89ab4">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c07f65dd5cdebba7009709da40a2736" name="a3c07f65dd5cdebba7009709da40a2736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c07f65dd5cdebba7009709da40a2736">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a83491d20fb4748ab16e57a4d3721348e" name="a83491d20fb4748ab16e57a4d3721348e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83491d20fb4748ab16e57a4d3721348e">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4030281b106ce22ad33d6045779dc2" name="a0d4030281b106ce22ad33d6045779dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4030281b106ce22ad33d6045779dc2">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a630ee3b201f9707d058a891fc01ec90d" name="a630ee3b201f9707d058a891fc01ec90d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630ee3b201f9707d058a891fc01ec90d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33f9e52e03092bfc1d123a26ac685ec9" name="a33f9e52e03092bfc1d123a26ac685ec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f9e52e03092bfc1d123a26ac685ec9">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dd60bd21339d6e24e279d857083a3eb" name="a9dd60bd21339d6e24e279d857083a3eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dd60bd21339d6e24e279d857083a3eb">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95d6838ae3bdf3cd39c36e09119dc93d" name="a95d6838ae3bdf3cd39c36e09119dc93d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d6838ae3bdf3cd39c36e09119dc93d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa249172f27c8428480364f748f1760fe" name="aa249172f27c8428480364f748f1760fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa249172f27c8428480364f748f1760fe">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ad4e15728cc76b62e56b804fdf1f594" name="a1ad4e15728cc76b62e56b804fdf1f594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ad4e15728cc76b62e56b804fdf1f594">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a969a9c94765e7e255d8318d0b3d4b71c" name="a969a9c94765e7e255d8318d0b3d4b71c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a969a9c94765e7e255d8318d0b3d4b71c">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef96579ad38666a2a394f201fa55b263" name="aef96579ad38666a2a394f201fa55b263"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef96579ad38666a2a394f201fa55b263">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88b1d7015ab22df47ab564f37e8248d8" name="a88b1d7015ab22df47ab564f37e8248d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88b1d7015ab22df47ab564f37e8248d8">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af07c01a23871e2d8507c439fd4cae8e4" name="af07c01a23871e2d8507c439fd4cae8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af07c01a23871e2d8507c439fd4cae8e4">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2bad698bbf62bb292f87073848fb4f9" name="ab2bad698bbf62bb292f87073848fb4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2bad698bbf62bb292f87073848fb4f9">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a198d47f79350162fb75360a39ab04f35" name="a198d47f79350162fb75360a39ab04f35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a198d47f79350162fb75360a39ab04f35">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adaa0a6b3cb2d41ca48951f226e636013" name="adaa0a6b3cb2d41ca48951f226e636013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adaa0a6b3cb2d41ca48951f226e636013">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae19f41bf216b26d3b9b6222469297864" name="ae19f41bf216b26d3b9b6222469297864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19f41bf216b26d3b9b6222469297864">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61b38968a9189551a4541f62fd6b20d3" name="a61b38968a9189551a4541f62fd6b20d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61b38968a9189551a4541f62fd6b20d3">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a79d71154d136cbac095999c35d6fb350" name="a79d71154d136cbac095999c35d6fb350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79d71154d136cbac095999c35d6fb350">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad00a95e0fa4fc01b12ccd4f80123abfb" name="ad00a95e0fa4fc01b12ccd4f80123abfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00a95e0fa4fc01b12ccd4f80123abfb">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a9f48144ea3872a1a31e7c593980973" name="a4a9f48144ea3872a1a31e7c593980973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a9f48144ea3872a1a31e7c593980973">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16a63cad82ddaf9dec42229777a8d4b1" name="a16a63cad82ddaf9dec42229777a8d4b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16a63cad82ddaf9dec42229777a8d4b1">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a0537b5a5731e507f673e48449cc8d" name="af2a0537b5a5731e507f673e48449cc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a0537b5a5731e507f673e48449cc8d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0174cdcb5140051afa6257e1ff891d5d" name="a0174cdcb5140051afa6257e1ff891d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0174cdcb5140051afa6257e1ff891d5d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20163ba114a449727ce514fe26b685b6" name="a20163ba114a449727ce514fe26b685b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20163ba114a449727ce514fe26b685b6">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdd77bcc734355857d3f2770eaf4331" name="acfdd77bcc734355857d3f2770eaf4331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdd77bcc734355857d3f2770eaf4331">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3520df61fb328cce8427d1f2c009d59a" name="a3520df61fb328cce8427d1f2c009d59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3520df61fb328cce8427d1f2c009d59a">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24d58ae830d6e641ac9b4d0c521db6a9" name="a24d58ae830d6e641ac9b4d0c521db6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24d58ae830d6e641ac9b4d0c521db6a9">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab3e0094d646b0f213a0a37574fd5d66" name="aab3e0094d646b0f213a0a37574fd5d66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab3e0094d646b0f213a0a37574fd5d66">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e78b65e4e1d676a74b5cac4d90e9f3" name="a03e78b65e4e1d676a74b5cac4d90e9f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e78b65e4e1d676a74b5cac4d90e9f3">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13449646dbc00426d8c2f2acde13dfc9" name="a13449646dbc00426d8c2f2acde13dfc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13449646dbc00426d8c2f2acde13dfc9">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98a79723a29426666b06008635562c10" name="a98a79723a29426666b06008635562c10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a79723a29426666b06008635562c10">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3acca5fecfca7630b6b5661df1c615af" name="a3acca5fecfca7630b6b5661df1c615af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3acca5fecfca7630b6b5661df1c615af">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace2c4a1c09f5b6097c4c0e1607f51500" name="ace2c4a1c09f5b6097c4c0e1607f51500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace2c4a1c09f5b6097c4c0e1607f51500">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fc8217b42f0cdff02f9e4a2290991de" name="a7fc8217b42f0cdff02f9e4a2290991de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc8217b42f0cdff02f9e4a2290991de">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b310059dabb237444754a0fc0ecc1aa" name="a2b310059dabb237444754a0fc0ecc1aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b310059dabb237444754a0fc0ecc1aa">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f8a7534da9701aa8c729d075e2b8c3c" name="a2f8a7534da9701aa8c729d075e2b8c3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f8a7534da9701aa8c729d075e2b8c3c">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2d89231a59ea94f82af6941c114bd0d" name="ad2d89231a59ea94f82af6941c114bd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2d89231a59ea94f82af6941c114bd0d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcd656c9e46e020e12be33ee5696ed53" name="adcd656c9e46e020e12be33ee5696ed53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcd656c9e46e020e12be33ee5696ed53">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dd7cf168a45750340c21e4f56a7a831" name="a4dd7cf168a45750340c21e4f56a7a831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd7cf168a45750340c21e4f56a7a831">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfa73e2de6b6c6cfd1c99ce978f1133d" name="acfa73e2de6b6c6cfd1c99ce978f1133d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfa73e2de6b6c6cfd1c99ce978f1133d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e0cc7e6b0800f6aef61fce6d27fa500" name="a2e0cc7e6b0800f6aef61fce6d27fa500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0cc7e6b0800f6aef61fce6d27fa500">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22f3a18017544e9442e864fc9f2ad2a4" name="a22f3a18017544e9442e864fc9f2ad2a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f3a18017544e9442e864fc9f2ad2a4">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e8cdea988c2f14188cc0577941ba870" name="a7e8cdea988c2f14188cc0577941ba870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e8cdea988c2f14188cc0577941ba870">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afbdfbd010b6d309d86cdf50e456737fe" name="afbdfbd010b6d309d86cdf50e456737fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afbdfbd010b6d309d86cdf50e456737fe">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a011d72a2d784ca3d8526e94ebb7ecce5" name="a011d72a2d784ca3d8526e94ebb7ecce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a011d72a2d784ca3d8526e94ebb7ecce5">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f4172c649446a316544c8ae1668c85a" name="a8f4172c649446a316544c8ae1668c85a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4172c649446a316544c8ae1668c85a">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67d14dc4e212c625a902c53cc9b2eaa4" name="a67d14dc4e212c625a902c53cc9b2eaa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67d14dc4e212c625a902c53cc9b2eaa4">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1513ab51643d122a1324acd4da7e07ad" name="a1513ab51643d122a1324acd4da7e07ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1513ab51643d122a1324acd4da7e07ad">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e8137af966d5a63f5a2441abd4e417f" name="a3e8137af966d5a63f5a2441abd4e417f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e8137af966d5a63f5a2441abd4e417f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21ac6afca0a346f6839351e2391a4e2a" name="a21ac6afca0a346f6839351e2391a4e2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ac6afca0a346f6839351e2391a4e2a">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23383ede3408457d3dbbfbdef093ce4e" name="a23383ede3408457d3dbbfbdef093ce4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23383ede3408457d3dbbfbdef093ce4e">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4336da1346f36c81c60e68ad9ed5ad6" name="ac4336da1346f36c81c60e68ad9ed5ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4336da1346f36c81c60e68ad9ed5ad6">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa56578f6fd64e0df14abc64d309b4a8f" name="aa56578f6fd64e0df14abc64d309b4a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56578f6fd64e0df14abc64d309b4a8f">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4183bebf75f97001aa333b847fdb4a77" name="a4183bebf75f97001aa333b847fdb4a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4183bebf75f97001aa333b847fdb4a77">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18f04028beda0631db22506ea38ec616" name="a18f04028beda0631db22506ea38ec616"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f04028beda0631db22506ea38ec616">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fb82ae747a4f39aa37cd8d12fbaef71" name="a5fb82ae747a4f39aa37cd8d12fbaef71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fb82ae747a4f39aa37cd8d12fbaef71">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b880e7f5f5ee7df6a5ddac5e2b11f29" name="a6b880e7f5f5ee7df6a5ddac5e2b11f29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b880e7f5f5ee7df6a5ddac5e2b11f29">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d046f5aaea6e604ba1b135a7549179d" name="a8d046f5aaea6e604ba1b135a7549179d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d046f5aaea6e604ba1b135a7549179d">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4db18a0bdba36a2d8488b9d5a6e19df6" name="a4db18a0bdba36a2d8488b9d5a6e19df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db18a0bdba36a2d8488b9d5a6e19df6">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a752cf451240e17fdba466fe0417d2951" name="a752cf451240e17fdba466fe0417d2951"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752cf451240e17fdba466fe0417d2951">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02e649949c250bd1897da8c8133f7083" name="a02e649949c250bd1897da8c8133f7083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02e649949c250bd1897da8c8133f7083">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12d8300ba245496f8cdd4175da51957" name="ab12d8300ba245496f8cdd4175da51957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12d8300ba245496f8cdd4175da51957">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae934d69f5ce02b0f0089fd72d1f323a5" name="ae934d69f5ce02b0f0089fd72d1f323a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae934d69f5ce02b0f0089fd72d1f323a5">&#9670;&#160;</a></span>IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adef73542d792521a1d25b76ea3f28c70" name="adef73542d792521a1d25b76ea3f28c70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef73542d792521a1d25b76ea3f28c70">&#9670;&#160;</a></span>IO_QSPI_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000218)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4277585a88487ccd2d6397d50e7c2e26" name="a4277585a88487ccd2d6397d50e7c2e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4277585a88487ccd2d6397d50e7c2e26">&#9670;&#160;</a></span>IO_QSPI_INTR_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1da531180c6ec95dbd0f1f46e39527c3" name="a1da531180c6ec95dbd0f1f46e39527c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1da531180c6ec95dbd0f1f46e39527c3">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0194e70a83ebf552dc5ed3efa0e475c" name="ad0194e70a83ebf552dc5ed3efa0e475c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0194e70a83ebf552dc5ed3efa0e475c">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a876c89c5a526813c3856508477267702" name="a876c89c5a526813c3856508477267702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a876c89c5a526813c3856508477267702">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f966c5a5eb64fd52a68bebdf1146d35" name="a9f966c5a5eb64fd52a68bebdf1146d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f966c5a5eb64fd52a68bebdf1146d35">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a040a7d88c005ca7ee074c1e1abdc8093" name="a040a7d88c005ca7ee074c1e1abdc8093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a040a7d88c005ca7ee074c1e1abdc8093">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0aed18a6ad9122d7cf1319715b8988f" name="aa0aed18a6ad9122d7cf1319715b8988f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0aed18a6ad9122d7cf1319715b8988f">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f63d50e8767aa2b80a86078ea49c652" name="a1f63d50e8767aa2b80a86078ea49c652"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f63d50e8767aa2b80a86078ea49c652">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9f51bf4edd070f76de1c1999b40d1f4" name="ac9f51bf4edd070f76de1c1999b40d1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f51bf4edd070f76de1c1999b40d1f4">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3bbef7b51e0fbd444650ad3e897037a" name="af3bbef7b51e0fbd444650ad3e897037a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3bbef7b51e0fbd444650ad3e897037a">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac70ab03ea0bc13763a9aeffa775bca6f" name="ac70ab03ea0bc13763a9aeffa775bca6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70ab03ea0bc13763a9aeffa775bca6f">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c59599b6973b0dcc4b75e3fdaccc1c8" name="a3c59599b6973b0dcc4b75e3fdaccc1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c59599b6973b0dcc4b75e3fdaccc1c8">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7f63559fa544ed595a6d83ce4c4c2eb" name="ae7f63559fa544ed595a6d83ce4c4c2eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f63559fa544ed595a6d83ce4c4c2eb">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8249f3e5c4ab541d94d5a33abad43dd3" name="a8249f3e5c4ab541d94d5a33abad43dd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8249f3e5c4ab541d94d5a33abad43dd3">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5b1b6ee6554e039219552a4f9eaf2bd" name="aa5b1b6ee6554e039219552a4f9eaf2bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5b1b6ee6554e039219552a4f9eaf2bd">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb159d52aca328399f056ac980c8fec6" name="abb159d52aca328399f056ac980c8fec6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb159d52aca328399f056ac980c8fec6">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a691fe9a2f34eee5d94d78903b102a7c7" name="a691fe9a2f34eee5d94d78903b102a7c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a691fe9a2f34eee5d94d78903b102a7c7">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50700fde816e56e398df59b7c2d778a5" name="a50700fde816e56e398df59b7c2d778a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50700fde816e56e398df59b7c2d778a5">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22e042b6e628f385855d31b713f05e4f" name="a22e042b6e628f385855d31b713f05e4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e042b6e628f385855d31b713f05e4f">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac35fd4822dbaddcba8d4c14b4f75eec0" name="ac35fd4822dbaddcba8d4c14b4f75eec0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac35fd4822dbaddcba8d4c14b4f75eec0">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b32ff53616b5a0bd84f8330f4aeb9c2" name="a0b32ff53616b5a0bd84f8330f4aeb9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b32ff53616b5a0bd84f8330f4aeb9c2">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af50320b5b8204325e37311bfc564bd2c" name="af50320b5b8204325e37311bfc564bd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af50320b5b8204325e37311bfc564bd2c">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafb0e624a884d2e967b617b2377e2677" name="aafb0e624a884d2e967b617b2377e2677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb0e624a884d2e967b617b2377e2677">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3a0caf9c4f3e8ce51ffaaeb23a851ca" name="ad3a0caf9c4f3e8ce51ffaaeb23a851ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a0caf9c4f3e8ce51ffaaeb23a851ca">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab85ae5b3badad03222eb1c6609f2658b" name="ab85ae5b3badad03222eb1c6609f2658b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85ae5b3badad03222eb1c6609f2658b">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a369298716afff78ba3a7e08992990302" name="a369298716afff78ba3a7e08992990302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369298716afff78ba3a7e08992990302">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a230190fc099edfee4b7ec0a86625e401" name="a230190fc099edfee4b7ec0a86625e401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a230190fc099edfee4b7ec0a86625e401">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;WC&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba457b887aba0b81fca9b8f02a8d99d0" name="aba457b887aba0b81fca9b8f02a8d99d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba457b887aba0b81fca9b8f02a8d99d0">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a08d4b90c140f37036ff684fa46f80f" name="a1a08d4b90c140f37036ff684fa46f80f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a08d4b90c140f37036ff684fa46f80f">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9fcab4399dfadd0e8301e11ba15c523" name="aa9fcab4399dfadd0e8301e11ba15c523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9fcab4399dfadd0e8301e11ba15c523">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae42917465746d34952804b8a44a6d97c" name="ae42917465746d34952804b8a44a6d97c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42917465746d34952804b8a44a6d97c">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab389e24d9ad07f10a01a335230db80ae" name="ab389e24d9ad07f10a01a335230db80ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab389e24d9ad07f10a01a335230db80ae">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22d12eb2cef744c46b5fafef06bec788" name="a22d12eb2cef744c46b5fafef06bec788"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22d12eb2cef744c46b5fafef06bec788">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0e5ef8acab17ca23b1648cb311c556d" name="ad0e5ef8acab17ca23b1648cb311c556d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0e5ef8acab17ca23b1648cb311c556d">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9d1a4086970117a7930f2ff467f280a" name="ab9d1a4086970117a7930f2ff467f280a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d1a4086970117a7930f2ff467f280a">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a526aa942f12dba6e4d2df2877206cb97" name="a526aa942f12dba6e4d2df2877206cb97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a526aa942f12dba6e4d2df2877206cb97">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc0b82ccd0823bc3489ec1420eca1c0f" name="acc0b82ccd0823bc3489ec1420eca1c0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc0b82ccd0823bc3489ec1420eca1c0f">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f7c97cb4d7faa6835a2065581349750" name="a2f7c97cb4d7faa6835a2065581349750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7c97cb4d7faa6835a2065581349750">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3fde165b147dc729aec6749010c106d" name="ae3fde165b147dc729aec6749010c106d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fde165b147dc729aec6749010c106d">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc7c064169a4f62375a2107253983322" name="acc7c064169a4f62375a2107253983322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc7c064169a4f62375a2107253983322">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e1edb2fe466c0414c7748c5c57ce623" name="a4e1edb2fe466c0414c7748c5c57ce623"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e1edb2fe466c0414c7748c5c57ce623">&#9670;&#160;</a></span>IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_INTR_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a512db205b095f61167c54ed1e9c71019" name="a512db205b095f61167c54ed1e9c71019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512db205b095f61167c54ed1e9c71019">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62af863e2bc3d5e99d3f5a122fa360b9" name="a62af863e2bc3d5e99d3f5a122fa360b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62af863e2bc3d5e99d3f5a122fa360b9">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b092be04ca2539ab1ddb9d27b08b24" name="ac7b092be04ca2539ab1ddb9d27b08b24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b092be04ca2539ab1ddb9d27b08b24">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a38b1bd24c637540cdd86dd18b2856d" name="a2a38b1bd24c637540cdd86dd18b2856d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a38b1bd24c637540cdd86dd18b2856d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dd8ebf27691902d562c9b2c3459eaea" name="a4dd8ebf27691902d562c9b2c3459eaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dd8ebf27691902d562c9b2c3459eaea">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef2f2ad3cd7707a380581f55e74e7a3" name="a9ef2f2ad3cd7707a380581f55e74e7a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef2f2ad3cd7707a380581f55e74e7a3">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72ec77e78f1fc08a87c6e25d24a8ba11" name="a72ec77e78f1fc08a87c6e25d24a8ba11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72ec77e78f1fc08a87c6e25d24a8ba11">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60ea5a40d7a5f99c54e9e5c4bb5838f0" name="a60ea5a40d7a5f99c54e9e5c4bb5838f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60ea5a40d7a5f99c54e9e5c4bb5838f0">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa0cdebd19041a246561d03bbaf7ae35" name="afa0cdebd19041a246561d03bbaf7ae35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0cdebd19041a246561d03bbaf7ae35">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0bb2f8283c0ee51f10d92abfda24bf" name="a7f0bb2f8283c0ee51f10d92abfda24bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0bb2f8283c0ee51f10d92abfda24bf">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ce997ad2d512410ce124c181cb3068" name="a32ce997ad2d512410ce124c181cb3068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ce997ad2d512410ce124c181cb3068">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16e0f6fb89587d6aea0860bb8a02b8fe" name="a16e0f6fb89587d6aea0860bb8a02b8fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16e0f6fb89587d6aea0860bb8a02b8fe">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d0ad6be901c5b27de0a0bdbf795ad13" name="a8d0ad6be901c5b27de0a0bdbf795ad13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d0ad6be901c5b27de0a0bdbf795ad13">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac290aae36366fb5624ffc9b0600e9ac8" name="ac290aae36366fb5624ffc9b0600e9ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac290aae36366fb5624ffc9b0600e9ac8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22db379384ed4827b194919f579d39ca" name="a22db379384ed4827b194919f579d39ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22db379384ed4827b194919f579d39ca">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52fa93a877c862b8a40635d631f85f34" name="a52fa93a877c862b8a40635d631f85f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fa93a877c862b8a40635d631f85f34">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae948fb01f8b3f16ace512a87f6012cf5" name="ae948fb01f8b3f16ace512a87f6012cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae948fb01f8b3f16ace512a87f6012cf5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50495edcc7029b63684151112ad0e79c" name="a50495edcc7029b63684151112ad0e79c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50495edcc7029b63684151112ad0e79c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7f11e26ae3b7a80cba64664be247296" name="aa7f11e26ae3b7a80cba64664be247296"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7f11e26ae3b7a80cba64664be247296">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9882d44fb667c4c12258dd1db34ede14" name="a9882d44fb667c4c12258dd1db34ede14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9882d44fb667c4c12258dd1db34ede14">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7ec4d82e1e86c8ccd84c34057e15967" name="af7ec4d82e1e86c8ccd84c34057e15967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7ec4d82e1e86c8ccd84c34057e15967">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af48dce97f0310998d8189a094119141d" name="af48dce97f0310998d8189a094119141d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af48dce97f0310998d8189a094119141d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82621a573b74df3d59808b621653d70c" name="a82621a573b74df3d59808b621653d70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82621a573b74df3d59808b621653d70c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7d8d3f771c0be2f250928bc44339a8b" name="ae7d8d3f771c0be2f250928bc44339a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7d8d3f771c0be2f250928bc44339a8b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a719bf3a619385b8067d4d55dd04f6347" name="a719bf3a619385b8067d4d55dd04f6347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a719bf3a619385b8067d4d55dd04f6347">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d1a1cb726a4ff71b7e3ca9a68a1709" name="a61d1a1cb726a4ff71b7e3ca9a68a1709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d1a1cb726a4ff71b7e3ca9a68a1709">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8408b74ac4e0e1be120b91163813dc3" name="af8408b74ac4e0e1be120b91163813dc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8408b74ac4e0e1be120b91163813dc3">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ecfba09b8d7daa9821d7ff6d15b5080" name="a9ecfba09b8d7daa9821d7ff6d15b5080"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ecfba09b8d7daa9821d7ff6d15b5080">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaacca2e66c0315deeeb59b34ad69a3d4" name="aaacca2e66c0315deeeb59b34ad69a3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaacca2e66c0315deeeb59b34ad69a3d4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2fcfc2a991f8c304e5204d1eb0b93c9" name="aa2fcfc2a991f8c304e5204d1eb0b93c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2fcfc2a991f8c304e5204d1eb0b93c9">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc8ebb8dc8ee70bb392c99fecacbf149" name="acc8ebb8dc8ee70bb392c99fecacbf149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8ebb8dc8ee70bb392c99fecacbf149">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a218f197c92c404d589376ba419f8caa5" name="a218f197c92c404d589376ba419f8caa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218f197c92c404d589376ba419f8caa5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000214)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d4a250d3830bf2d22d3f321017087c7" name="a0d4a250d3830bf2d22d3f321017087c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d4a250d3830bf2d22d3f321017087c7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01cf35a6f020d5844f0c6e38fb6329e7" name="a01cf35a6f020d5844f0c6e38fb6329e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01cf35a6f020d5844f0c6e38fb6329e7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aebaa254d4887ab78cd84a106052b7835" name="aebaa254d4887ab78cd84a106052b7835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebaa254d4887ab78cd84a106052b7835">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28e1c5be7e817dc100b1d2b13ca4fdba" name="a28e1c5be7e817dc100b1d2b13ca4fdba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28e1c5be7e817dc100b1d2b13ca4fdba">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47d1813c76d9b550790252cc6dd877da" name="a47d1813c76d9b550790252cc6dd877da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d1813c76d9b550790252cc6dd877da">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b9085c06b4ff6cd7cdd0b1667552223" name="a2b9085c06b4ff6cd7cdd0b1667552223"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9085c06b4ff6cd7cdd0b1667552223">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73a9942fa18ea0aaf531f6f6e5172e1b" name="a73a9942fa18ea0aaf531f6f6e5172e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a9942fa18ea0aaf531f6f6e5172e1b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae54db14751ecb39e1b4747b718667f41" name="ae54db14751ecb39e1b4747b718667f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae54db14751ecb39e1b4747b718667f41">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3eb8294b5db433a4604b2dfea2ad5a54" name="a3eb8294b5db433a4604b2dfea2ad5a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eb8294b5db433a4604b2dfea2ad5a54">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2963fe60400d995537f7add51963bb1f" name="a2963fe60400d995537f7add51963bb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2963fe60400d995537f7add51963bb1f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab903d9a916fff2682c0f6eb21dcd94ff" name="ab903d9a916fff2682c0f6eb21dcd94ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab903d9a916fff2682c0f6eb21dcd94ff">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_NONSECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1a3431f26877613e75b61a496fe942c" name="ae1a3431f26877613e75b61a496fe942c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1a3431f26877613e75b61a496fe942c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8c75f8ce3e64c802c6c065040b0300" name="a9c8c75f8ce3e64c802c6c065040b0300"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8c75f8ce3e64c802c6c065040b0300">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfb712321062d3a773ec801542ffdb00" name="acfb712321062d3a773ec801542ffdb00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfb712321062d3a773ec801542ffdb00">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14a51b765bde502365d3e1e784918c34" name="a14a51b765bde502365d3e1e784918c34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14a51b765bde502365d3e1e784918c34">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00472545b229b7d7b4d8a8a1da27be06" name="a00472545b229b7d7b4d8a8a1da27be06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00472545b229b7d7b4d8a8a1da27be06">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff6341d7e824052de0826c7b7aa3f2e" name="a2ff6341d7e824052de0826c7b7aa3f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff6341d7e824052de0826c7b7aa3f2e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1aa9c605de34fa09ffa7f7bdbef0fb9" name="af1aa9c605de34fa09ffa7f7bdbef0fb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1aa9c605de34fa09ffa7f7bdbef0fb9">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd2a3a972b55f131e86088ecc3bb8ef5" name="afd2a3a972b55f131e86088ecc3bb8ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd2a3a972b55f131e86088ecc3bb8ef5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af65efbe6ae80422e87d601ae0077efd2" name="af65efbe6ae80422e87d601ae0077efd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65efbe6ae80422e87d601ae0077efd2">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe757bbb720d83fafbe73a2770e1b049" name="afe757bbb720d83fafbe73a2770e1b049"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe757bbb720d83fafbe73a2770e1b049">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabbb6259ae5f8aa5aa747b238051805d" name="aabbb6259ae5f8aa5aa747b238051805d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabbb6259ae5f8aa5aa747b238051805d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a890c33d3aab9d53f1cdd9d3cd27001c5" name="a890c33d3aab9d53f1cdd9d3cd27001c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890c33d3aab9d53f1cdd9d3cd27001c5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42dd90e96c120a128937f55c68c2e818" name="a42dd90e96c120a128937f55c68c2e818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42dd90e96c120a128937f55c68c2e818">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac582fc066808819204eae009ca3bbe48" name="ac582fc066808819204eae009ca3bbe48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac582fc066808819204eae009ca3bbe48">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70641a7b5702f7a703c1f6ae481cb574" name="a70641a7b5702f7a703c1f6ae481cb574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70641a7b5702f7a703c1f6ae481cb574">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06003d4ecabbdc57dad5e96ec6fa4d4b" name="a06003d4ecabbdc57dad5e96ec6fa4d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06003d4ecabbdc57dad5e96ec6fa4d4b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad7440957dd818158436b70b2ee39d74" name="aad7440957dd818158436b70b2ee39d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad7440957dd818158436b70b2ee39d74">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4754855016c13500ff43daa1140b78e" name="ab4754855016c13500ff43daa1140b78e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4754855016c13500ff43daa1140b78e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9fb1540c0e672774c3d76b80fdad54a4" name="a9fb1540c0e672774c3d76b80fdad54a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb1540c0e672774c3d76b80fdad54a4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b95d505b50d14f6318f66a40911dab5" name="a1b95d505b50d14f6318f66a40911dab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b95d505b50d14f6318f66a40911dab5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a150bba7a9ecc64a595563f8e65d9311b" name="a150bba7a9ecc64a595563f8e65d9311b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a150bba7a9ecc64a595563f8e65d9311b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a884ab9b4440fe0150a4df80ee092be31" name="a884ab9b4440fe0150a4df80ee092be31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884ab9b4440fe0150a4df80ee092be31">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2a7e1c22616e1dfbd2d49aeb8baf3aa" name="af2a7e1c22616e1dfbd2d49aeb8baf3aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2a7e1c22616e1dfbd2d49aeb8baf3aa">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6d7261339246e6fd3d2cfa7fe2350fc" name="aa6d7261339246e6fd3d2cfa7fe2350fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6d7261339246e6fd3d2cfa7fe2350fc">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d96aee940189909c46d55a53e92bdc7" name="a1d96aee940189909c46d55a53e92bdc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d96aee940189909c46d55a53e92bdc7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b83d77962234a451b91fe2919a4f87a" name="a9b83d77962234a451b91fe2919a4f87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b83d77962234a451b91fe2919a4f87a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa411c51c623ea9d158865e88c521724e" name="aa411c51c623ea9d158865e88c521724e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa411c51c623ea9d158865e88c521724e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d582cbbd5c0a0f8048eed637bbbf9c9" name="a3d582cbbd5c0a0f8048eed637bbbf9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d582cbbd5c0a0f8048eed637bbbf9c9">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84b93cd5f920f67f6eb5463faa55e99a" name="a84b93cd5f920f67f6eb5463faa55e99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84b93cd5f920f67f6eb5463faa55e99a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8569315da6a1bda60cf4e20fc8bd82b" name="ae8569315da6a1bda60cf4e20fc8bd82b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8569315da6a1bda60cf4e20fc8bd82b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea4225e82facc1e80eeaace90dce6d6" name="a6ea4225e82facc1e80eeaace90dce6d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea4225e82facc1e80eeaace90dce6d6">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2829e39f5e8b519bdc198791d5b495fd" name="a2829e39f5e8b519bdc198791d5b495fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2829e39f5e8b519bdc198791d5b495fd">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000210)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad583afe4310bd35a6f444924df67f0d8" name="ad583afe4310bd35a6f444924df67f0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad583afe4310bd35a6f444924df67f0d8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa47b5e8467d9c83f91b2d7f080ed5378" name="aa47b5e8467d9c83f91b2d7f080ed5378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47b5e8467d9c83f91b2d7f080ed5378">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32fb3772f6204e547d178415683e7f34" name="a32fb3772f6204e547d178415683e7f34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32fb3772f6204e547d178415683e7f34">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a564f8239d8715c90273517694b8ef655" name="a564f8239d8715c90273517694b8ef655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a564f8239d8715c90273517694b8ef655">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5183ff71e05026041bbcb1781786f947" name="a5183ff71e05026041bbcb1781786f947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5183ff71e05026041bbcb1781786f947">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273706b53b086d59a7751c038edaa321" name="a273706b53b086d59a7751c038edaa321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273706b53b086d59a7751c038edaa321">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f25cf6249282dd24fc032498adf7fcb" name="a4f25cf6249282dd24fc032498adf7fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f25cf6249282dd24fc032498adf7fcb">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa6368cdb38174a3335829bd62108be1" name="aaa6368cdb38174a3335829bd62108be1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa6368cdb38174a3335829bd62108be1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac25cae858cff4dccfe21158c587a19f7" name="ac25cae858cff4dccfe21158c587a19f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25cae858cff4dccfe21158c587a19f7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeefb707f2aa96be841b4c8efaa375950" name="aeefb707f2aa96be841b4c8efaa375950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeefb707f2aa96be841b4c8efaa375950">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4810396a477b70f1f3f732bf0d97642f" name="a4810396a477b70f1f3f732bf0d97642f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4810396a477b70f1f3f732bf0d97642f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_DORMANT_WAKE_SECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47d980beb4a6b887fbe9087e20761a61" name="a47d980beb4a6b887fbe9087e20761a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47d980beb4a6b887fbe9087e20761a61">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49b03e43e671ff1deda2cd6c09002124" name="a49b03e43e671ff1deda2cd6c09002124"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b03e43e671ff1deda2cd6c09002124">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad043ea09973dbfe7c766153b45ce5adb" name="ad043ea09973dbfe7c766153b45ce5adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad043ea09973dbfe7c766153b45ce5adb">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade26324063868fc15ee584f4bee55327" name="ade26324063868fc15ee584f4bee55327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade26324063868fc15ee584f4bee55327">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13b3cddd4c071c9a2541875595b0f5ad" name="a13b3cddd4c071c9a2541875595b0f5ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b3cddd4c071c9a2541875595b0f5ad">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a112b7e74ee28992fbc24b25072e1c08a" name="a112b7e74ee28992fbc24b25072e1c08a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a112b7e74ee28992fbc24b25072e1c08a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77445a2f5aa42ca688362f313f0a79e1" name="a77445a2f5aa42ca688362f313f0a79e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77445a2f5aa42ca688362f313f0a79e1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc037a39325d72251f0bc07ef3c07ba" name="a2fc037a39325d72251f0bc07ef3c07ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc037a39325d72251f0bc07ef3c07ba">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d761544687340c7ea585181ed2d1635" name="a1d761544687340c7ea585181ed2d1635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d761544687340c7ea585181ed2d1635">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a5e87d2e60c3ab6093cf8964a8ee04" name="a09a5e87d2e60c3ab6093cf8964a8ee04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a5e87d2e60c3ab6093cf8964a8ee04">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8435c43ed833506232521df474c46ed8" name="a8435c43ed833506232521df474c46ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8435c43ed833506232521df474c46ed8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93216614e79644ebc9837a12e9b1f55c" name="a93216614e79644ebc9837a12e9b1f55c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93216614e79644ebc9837a12e9b1f55c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72d6911a8db21d4a7840934396dab4e4" name="a72d6911a8db21d4a7840934396dab4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72d6911a8db21d4a7840934396dab4e4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48c3c13107d1a7f901cc13901ff7c966" name="a48c3c13107d1a7f901cc13901ff7c966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48c3c13107d1a7f901cc13901ff7c966">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ab254ddc17038172b341ea1225cf61a" name="a4ab254ddc17038172b341ea1225cf61a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ab254ddc17038172b341ea1225cf61a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a591f17b88546ab9c102d36aedc99a7b1" name="a591f17b88546ab9c102d36aedc99a7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a591f17b88546ab9c102d36aedc99a7b1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75f3e78bd2d1c91b7e13b5c7211ce3f3" name="a75f3e78bd2d1c91b7e13b5c7211ce3f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75f3e78bd2d1c91b7e13b5c7211ce3f3">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a082c8b9b6a747514b3107a7e325942d7" name="a082c8b9b6a747514b3107a7e325942d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a082c8b9b6a747514b3107a7e325942d7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f118ac9416c44c04376b80099f7dfed" name="a2f118ac9416c44c04376b80099f7dfed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f118ac9416c44c04376b80099f7dfed">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48fb9138c2db965e1313be033251c21b" name="a48fb9138c2db965e1313be033251c21b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48fb9138c2db965e1313be033251c21b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a975c840bf0031e6e30f2b74b322e76" name="a9a975c840bf0031e6e30f2b74b322e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a975c840bf0031e6e30f2b74b322e76">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32d1a528193b7f5d6c14605135f6ccd0" name="a32d1a528193b7f5d6c14605135f6ccd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d1a528193b7f5d6c14605135f6ccd0">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f1b1c6feb6540a449c43021ddf3a0f0" name="a2f1b1c6feb6540a449c43021ddf3a0f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f1b1c6feb6540a449c43021ddf3a0f0">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21cd86e6610a42eb953fb6cfdc6787ea" name="a21cd86e6610a42eb953fb6cfdc6787ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21cd86e6610a42eb953fb6cfdc6787ea">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a275d7dc51e0601f4943be19eda5d9b03" name="a275d7dc51e0601f4943be19eda5d9b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a275d7dc51e0601f4943be19eda5d9b03">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0dda9dc6ed80e8880006b70c9adaacb" name="ab0dda9dc6ed80e8880006b70c9adaacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0dda9dc6ed80e8880006b70c9adaacb">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4ef0850d99a4e17233a0236ee5ecd8b" name="ad4ef0850d99a4e17233a0236ee5ecd8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ef0850d99a4e17233a0236ee5ecd8b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2eb61689fd2195c3038715368a83a69" name="ac2eb61689fd2195c3038715368a83a69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2eb61689fd2195c3038715368a83a69">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10bae05d25b1391e33859aa7cc35329e" name="a10bae05d25b1391e33859aa7cc35329e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10bae05d25b1391e33859aa7cc35329e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233cc93dd260b089e5b15612206f9418" name="a233cc93dd260b089e5b15612206f9418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233cc93dd260b089e5b15612206f9418">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9003c2f67f9595d4aa0b47d503998f7" name="ac9003c2f67f9595d4aa0b47d503998f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9003c2f67f9595d4aa0b47d503998f7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c0e36136d281a6aa349b11df448c4b" name="ad5c0e36136d281a6aa349b11df448c4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c0e36136d281a6aa349b11df448c4b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000204)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d5054b7c66b4b90b0ea8ed81905127c" name="a4d5054b7c66b4b90b0ea8ed81905127c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5054b7c66b4b90b0ea8ed81905127c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f972bb7e9bdba58c8749ab4f27a59a" name="a66f972bb7e9bdba58c8749ab4f27a59a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f972bb7e9bdba58c8749ab4f27a59a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab126c2dc5fee9378c6e937513c11d3b" name="aab126c2dc5fee9378c6e937513c11d3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab126c2dc5fee9378c6e937513c11d3b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32ce7606378891b5ba4d1669dc3e882d" name="a32ce7606378891b5ba4d1669dc3e882d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32ce7606378891b5ba4d1669dc3e882d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac64061b99d0cd8ff8d5c0b9c2d1bddc0" name="ac64061b99d0cd8ff8d5c0b9c2d1bddc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac64061b99d0cd8ff8d5c0b9c2d1bddc0">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7fb84240250e45a80791bf75597b5324" name="a7fb84240250e45a80791bf75597b5324"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fb84240250e45a80791bf75597b5324">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace329346dd9643d2eca8dfc566d2be88" name="ace329346dd9643d2eca8dfc566d2be88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace329346dd9643d2eca8dfc566d2be88">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9af123c7efbf94071da5527b6c3b7b" name="a7b9af123c7efbf94071da5527b6c3b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9af123c7efbf94071da5527b6c3b7b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfdca47a230f88acd0ac33ecbcb9fd42" name="acfdca47a230f88acd0ac33ecbcb9fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfdca47a230f88acd0ac33ecbcb9fd42">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae3a311c1dc86ed23ae71ef8b7f62ca17" name="ae3a311c1dc86ed23ae71ef8b7f62ca17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a311c1dc86ed23ae71ef8b7f62ca17">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53fbb378b37df1bfada10221b6257354" name="a53fbb378b37df1bfada10221b6257354"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fbb378b37df1bfada10221b6257354">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_NONSECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca572ca855a793529273ab7a61f314b5" name="aca572ca855a793529273ab7a61f314b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca572ca855a793529273ab7a61f314b5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acca86948df243532e51f47642a9144ec" name="acca86948df243532e51f47642a9144ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acca86948df243532e51f47642a9144ec">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abe364d194e631211ff6c5d37417bb7ec" name="abe364d194e631211ff6c5d37417bb7ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe364d194e631211ff6c5d37417bb7ec">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55f5a77fb74139f58f7251470dfe54d2" name="a55f5a77fb74139f58f7251470dfe54d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55f5a77fb74139f58f7251470dfe54d2">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7204778ea7b3770db475bfb79f14b58" name="ad7204778ea7b3770db475bfb79f14b58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7204778ea7b3770db475bfb79f14b58">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ab0be93863d8697871a3e2f12e2d76d" name="a9ab0be93863d8697871a3e2f12e2d76d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ab0be93863d8697871a3e2f12e2d76d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33a30db75d5e8cbae10f71646246ea2b" name="a33a30db75d5e8cbae10f71646246ea2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33a30db75d5e8cbae10f71646246ea2b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a756921abc7024022429cd6a87d061b86" name="a756921abc7024022429cd6a87d061b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a756921abc7024022429cd6a87d061b86">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1ab43601772e883e19f9b01a24e62fa" name="af1ab43601772e883e19f9b01a24e62fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1ab43601772e883e19f9b01a24e62fa">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49926b607365b55876a4bf51751e08b8" name="a49926b607365b55876a4bf51751e08b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49926b607365b55876a4bf51751e08b8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57bc8754102c9a272e4bfbba70a73457" name="a57bc8754102c9a272e4bfbba70a73457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57bc8754102c9a272e4bfbba70a73457">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7ff4969d9b14a32d3e9164985cbf0db" name="ab7ff4969d9b14a32d3e9164985cbf0db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7ff4969d9b14a32d3e9164985cbf0db">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa51e99c0f6bef973ee30655c0521aa9d" name="aa51e99c0f6bef973ee30655c0521aa9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa51e99c0f6bef973ee30655c0521aa9d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4533a04bb433ae1fdd1a30819644b67e" name="a4533a04bb433ae1fdd1a30819644b67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4533a04bb433ae1fdd1a30819644b67e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9383f182baf7814d614c3043f1bc7e95" name="a9383f182baf7814d614c3043f1bc7e95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9383f182baf7814d614c3043f1bc7e95">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1273c53a53fa2a92e799d7ef34a64955" name="a1273c53a53fa2a92e799d7ef34a64955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1273c53a53fa2a92e799d7ef34a64955">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a190bad405aa886b0df8352ffcf471850" name="a190bad405aa886b0df8352ffcf471850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a190bad405aa886b0df8352ffcf471850">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ef0eddbaf10dcf41a9213dd4bda7280" name="a9ef0eddbaf10dcf41a9213dd4bda7280"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ef0eddbaf10dcf41a9213dd4bda7280">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6df475d803bb0c096a548eb4a6ad9c1f" name="a6df475d803bb0c096a548eb4a6ad9c1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6df475d803bb0c096a548eb4a6ad9c1f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7dbd211c93b326a10004e2f973319b7b" name="a7dbd211c93b326a10004e2f973319b7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbd211c93b326a10004e2f973319b7b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93435854aec648705acc24389be9f478" name="a93435854aec648705acc24389be9f478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93435854aec648705acc24389be9f478">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a588783e2ab1618614de303e9a7316e54" name="a588783e2ab1618614de303e9a7316e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a588783e2ab1618614de303e9a7316e54">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70a14af779563538fffcbeca4bac3e20" name="a70a14af779563538fffcbeca4bac3e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a14af779563538fffcbeca4bac3e20">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7547022ca136a581126fabf6e638f936" name="a7547022ca136a581126fabf6e638f936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7547022ca136a581126fabf6e638f936">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc442ee3e04f4e119998d6679981895d" name="acc442ee3e04f4e119998d6679981895d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc442ee3e04f4e119998d6679981895d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49538401b980e044c77b09d143126a2a" name="a49538401b980e044c77b09d143126a2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49538401b980e044c77b09d143126a2a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96db02df12f633213dd06c1b89dc42d5" name="a96db02df12f633213dd06c1b89dc42d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96db02df12f633213dd06c1b89dc42d5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4d60856b25c83ed12d178536a1c9fa8" name="ad4d60856b25c83ed12d178536a1c9fa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d60856b25c83ed12d178536a1c9fa8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfb16a1657eafe1460f6bf68f653ac11" name="adfb16a1657eafe1460f6bf68f653ac11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfb16a1657eafe1460f6bf68f653ac11">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a621dbbfdd4f7f012731a26b85875acbe" name="a621dbbfdd4f7f012731a26b85875acbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621dbbfdd4f7f012731a26b85875acbe">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5301cafdef370510a74998f0ec071701" name="a5301cafdef370510a74998f0ec071701"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5301cafdef370510a74998f0ec071701">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d6017eba5877e59767d2e246afac281" name="a9d6017eba5877e59767d2e246afac281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d6017eba5877e59767d2e246afac281">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeafbd0a3e6e4682d8e08c64ced276121" name="aeafbd0a3e6e4682d8e08c64ced276121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeafbd0a3e6e4682d8e08c64ced276121">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98a8ed74e6d24add16a0cefc05e39e76" name="a98a8ed74e6d24add16a0cefc05e39e76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98a8ed74e6d24add16a0cefc05e39e76">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57392798d878dae0cb6b149031e423cc" name="a57392798d878dae0cb6b149031e423cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57392798d878dae0cb6b149031e423cc">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34a860a3734c5c79517dbec1435e7e5e" name="a34a860a3734c5c79517dbec1435e7e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34a860a3734c5c79517dbec1435e7e5e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7f1adc2788bc61cb5ae6be9ba166867" name="ac7f1adc2788bc61cb5ae6be9ba166867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f1adc2788bc61cb5ae6be9ba166867">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9e956c6d78e4f7ed6518567d2d51fa48" name="a9e956c6d78e4f7ed6518567d2d51fa48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e956c6d78e4f7ed6518567d2d51fa48">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee5449e905c7787e0f72f17ecf6a3fd3" name="aee5449e905c7787e0f72f17ecf6a3fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5449e905c7787e0f72f17ecf6a3fd3">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01c20251509a2e4ccaa3a16fb6b10f14" name="a01c20251509a2e4ccaa3a16fb6b10f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01c20251509a2e4ccaa3a16fb6b10f14">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477f01f643a88c8e7aff3545f842353f" name="a477f01f643a88c8e7aff3545f842353f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477f01f643a88c8e7aff3545f842353f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13d60e74c5af0c2ae51fc923384dd163" name="a13d60e74c5af0c2ae51fc923384dd163"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d60e74c5af0c2ae51fc923384dd163">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3640dbb5f41c1a6008caba161f395a4" name="af3640dbb5f41c1a6008caba161f395a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3640dbb5f41c1a6008caba161f395a4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC0_SECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a716db431fb8f922910c207949f8de5ac" name="a716db431fb8f922910c207949f8de5ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716db431fb8f922910c207949f8de5ac">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a236c8d215db9bcbeb9f1fe4d3ac42dde" name="a236c8d215db9bcbeb9f1fe4d3ac42dde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236c8d215db9bcbeb9f1fe4d3ac42dde">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61d394c328e0ef24b416013497fb08c1" name="a61d394c328e0ef24b416013497fb08c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d394c328e0ef24b416013497fb08c1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a84f2b4899be4d797012cf1da6bf2f1" name="a7a84f2b4899be4d797012cf1da6bf2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a84f2b4899be4d797012cf1da6bf2f1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abba1cd824a3beed33409fc49b9036b53" name="abba1cd824a3beed33409fc49b9036b53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abba1cd824a3beed33409fc49b9036b53">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af21e485b0e1da5ca9822ed5fbd959d1d" name="af21e485b0e1da5ca9822ed5fbd959d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af21e485b0e1da5ca9822ed5fbd959d1d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac43462cfbd41a9f7f5eff3614ad7ed43" name="ac43462cfbd41a9f7f5eff3614ad7ed43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac43462cfbd41a9f7f5eff3614ad7ed43">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a865fc2e78f803bba9009a106a90acd4c" name="a865fc2e78f803bba9009a106a90acd4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865fc2e78f803bba9009a106a90acd4c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae068555924082fc0181e3ce63f9a18a3" name="ae068555924082fc0181e3ce63f9a18a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae068555924082fc0181e3ce63f9a18a3">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd964b2bf1de55d0c1644ad2f5769a4a" name="abd964b2bf1de55d0c1644ad2f5769a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd964b2bf1de55d0c1644ad2f5769a4a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a909472ae00e1fe5ae653189787669857" name="a909472ae00e1fe5ae653189787669857"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909472ae00e1fe5ae653189787669857">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf91642e6753ba65f66e5bff7aea9503" name="aaf91642e6753ba65f66e5bff7aea9503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf91642e6753ba65f66e5bff7aea9503">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9efc769982c8faad08830da165cbe969" name="a9efc769982c8faad08830da165cbe969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9efc769982c8faad08830da165cbe969">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecf3afb565898bd06a36021abb82750f" name="aecf3afb565898bd06a36021abb82750f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecf3afb565898bd06a36021abb82750f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf64ccf671545672c2ccb98793f4215f" name="adf64ccf671545672c2ccb98793f4215f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf64ccf671545672c2ccb98793f4215f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a286c03fd2dfffdb2e6c9223063b6cc61" name="a286c03fd2dfffdb2e6c9223063b6cc61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a286c03fd2dfffdb2e6c9223063b6cc61">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a397f01f411835ed99833346b992e4a68" name="a397f01f411835ed99833346b992e4a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a397f01f411835ed99833346b992e4a68">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b86b68ef7bc13b345f31f7c9b4204c8" name="a3b86b68ef7bc13b345f31f7c9b4204c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b86b68ef7bc13b345f31f7c9b4204c8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00cc9f31cd69bb800663ebd68bee8f97" name="a00cc9f31cd69bb800663ebd68bee8f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00cc9f31cd69bb800663ebd68bee8f97">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22c7f0a50a369f635bbde75c5cface4" name="ab22c7f0a50a369f635bbde75c5cface4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22c7f0a50a369f635bbde75c5cface4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b2e28f0fd87b10505d9b4fadd7c9a02" name="a7b2e28f0fd87b10505d9b4fadd7c9a02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b2e28f0fd87b10505d9b4fadd7c9a02">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a316c3fcf659adfe3cd26a320724f86d9" name="a316c3fcf659adfe3cd26a320724f86d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316c3fcf659adfe3cd26a320724f86d9">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a135b56d9dd8b1cc2308955f40e5174bb" name="a135b56d9dd8b1cc2308955f40e5174bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135b56d9dd8b1cc2308955f40e5174bb">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18c13be05e5a57fa02927b4d0494b606" name="a18c13be05e5a57fa02927b4d0494b606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c13be05e5a57fa02927b4d0494b606">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4b104721305ff3ec8a21b68261ed293" name="ae4b104721305ff3ec8a21b68261ed293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b104721305ff3ec8a21b68261ed293">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc44cb5324d87233162745ca7f1b41e" name="accc44cb5324d87233162745ca7f1b41e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc44cb5324d87233162745ca7f1b41e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0455b85ab4e2632aa027e850b77d09a" name="ae0455b85ab4e2632aa027e850b77d09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0455b85ab4e2632aa027e850b77d09a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd147fddeadff55073dbf2ca9044fe3a" name="acd147fddeadff55073dbf2ca9044fe3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd147fddeadff55073dbf2ca9044fe3a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1259119b5f817445e7695cf36afc89b4" name="a1259119b5f817445e7695cf36afc89b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1259119b5f817445e7695cf36afc89b4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32d2141023c2e123dda8d19362268517" name="a32d2141023c2e123dda8d19362268517"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d2141023c2e123dda8d19362268517">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39d1bba43b7cb4a55acbb9fda9d002b5" name="a39d1bba43b7cb4a55acbb9fda9d002b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39d1bba43b7cb4a55acbb9fda9d002b5">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9fde82fbc4295a8a6df89fb34dbb2a6" name="af9fde82fbc4295a8a6df89fb34dbb2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fde82fbc4295a8a6df89fb34dbb2a6">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000020c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade2739b00f929fac8f09fed96f00929a" name="ade2739b00f929fac8f09fed96f00929a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade2739b00f929fac8f09fed96f00929a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab725761758772e2ad5aae920cee2241c" name="ab725761758772e2ad5aae920cee2241c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab725761758772e2ad5aae920cee2241c">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a62ce384a89ccbb7e293b256d0721d9ae" name="a62ce384a89ccbb7e293b256d0721d9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62ce384a89ccbb7e293b256d0721d9ae">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01a86d89618fcc13261235843c8ed5ff" name="a01a86d89618fcc13261235843c8ed5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a86d89618fcc13261235843c8ed5ff">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a382adb23f3d9fbc15fa176540cb493cf" name="a382adb23f3d9fbc15fa176540cb493cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a382adb23f3d9fbc15fa176540cb493cf">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a44207e115056c196dc2eac01aed6e66a" name="a44207e115056c196dc2eac01aed6e66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44207e115056c196dc2eac01aed6e66a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f25245f2e49c7fe3b9c079b76801da1" name="a0f25245f2e49c7fe3b9c079b76801da1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f25245f2e49c7fe3b9c079b76801da1">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1278b56299332a7a17e2875b494a30a8" name="a1278b56299332a7a17e2875b494a30a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1278b56299332a7a17e2875b494a30a8">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac486c91bc223c6ba54702209f8deb901" name="ac486c91bc223c6ba54702209f8deb901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac486c91bc223c6ba54702209f8deb901">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af18f69c0197eb4d8aa452611d973dca7" name="af18f69c0197eb4d8aa452611d973dca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18f69c0197eb4d8aa452611d973dca7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ea1fdf60522b51f02326be2b300ff2e" name="a0ea1fdf60522b51f02326be2b300ff2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea1fdf60522b51f02326be2b300ff2e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_NONSECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef6b12682f80ac69aea0db29adb1a700" name="aef6b12682f80ac69aea0db29adb1a700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6b12682f80ac69aea0db29adb1a700">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x000000ff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c1dbb0e57c0653499305eab6bd3cfce" name="a4c1dbb0e57c0653499305eab6bd3cfce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1dbb0e57c0653499305eab6bd3cfce">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb400cf31180ed7ed08c95edd697c3ab" name="abb400cf31180ed7ed08c95edd697c3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb400cf31180ed7ed08c95edd697c3ab">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e8dcc65fe7afed144df9d8c43134289" name="a1e8dcc65fe7afed144df9d8c43134289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e8dcc65fe7afed144df9d8c43134289">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a455f0296bdcb2488152d1efb50d82d3f" name="a455f0296bdcb2488152d1efb50d82d3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a455f0296bdcb2488152d1efb50d82d3f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96b713aae79e0c1e6b8684418d03a16a" name="a96b713aae79e0c1e6b8684418d03a16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96b713aae79e0c1e6b8684418d03a16a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SCLK_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c390c990b322f2e47561c4640ee6ace" name="a8c390c990b322f2e47561c4640ee6ace"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c390c990b322f2e47561c4640ee6ace">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90382d75d7a55f9e457a76d18a731b27" name="a90382d75d7a55f9e457a76d18a731b27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90382d75d7a55f9e457a76d18a731b27">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc579b48689b938bd6ac48d2307446e" name="acfc579b48689b938bd6ac48d2307446e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc579b48689b938bd6ac48d2307446e">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80ec68e5b7c51d5c35f8c23d4f5cd923" name="a80ec68e5b7c51d5c35f8c23d4f5cd923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ec68e5b7c51d5c35f8c23d4f5cd923">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bb277c015a6475f09e508c9c684e8e0" name="a3bb277c015a6475f09e508c9c684e8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb277c015a6475f09e508c9c684e8e0">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD0_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3cb6eb88f9b47fadea69954959b0f6a6" name="a3cb6eb88f9b47fadea69954959b0f6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cb6eb88f9b47fadea69954959b0f6a6">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46780680a501726a5db6dc767d2db9ff" name="a46780680a501726a5db6dc767d2db9ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46780680a501726a5db6dc767d2db9ff">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93daf7242941186f13775f129a9bc91d" name="a93daf7242941186f13775f129a9bc91d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93daf7242941186f13775f129a9bc91d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03e6622a19af7127129034fe9346ef5f" name="a03e6622a19af7127129034fe9346ef5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03e6622a19af7127129034fe9346ef5f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97b8c6709a1715319c02fb118896ccf4" name="a97b8c6709a1715319c02fb118896ccf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97b8c6709a1715319c02fb118896ccf4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD1_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f51d9ec1cb54e1c7d6196c9325b8dc2" name="a1f51d9ec1cb54e1c7d6196c9325b8dc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f51d9ec1cb54e1c7d6196c9325b8dc2">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac37f7072ca33968a72b59285f5f42f7d" name="ac37f7072ca33968a72b59285f5f42f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac37f7072ca33968a72b59285f5f42f7d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad93b78cbc3c86d0efaf2d2d2d3b631d7" name="ad93b78cbc3c86d0efaf2d2d2d3b631d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad93b78cbc3c86d0efaf2d2d2d3b631d7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51e7e7d7a0c53f96118f03ad3ef14f94" name="a51e7e7d7a0c53f96118f03ad3ef14f94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e7e7d7a0c53f96118f03ad3ef14f94">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf6dae7635874f13b3ed450b7b201da" name="a8bf6dae7635874f13b3ed450b7b201da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf6dae7635874f13b3ed450b7b201da">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD2_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09e68ebeac150f65072aa0b59116af2f" name="a09e68ebeac150f65072aa0b59116af2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09e68ebeac150f65072aa0b59116af2f">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9d9484c14803d7346c0a96ede1eeb6a" name="ac9d9484c14803d7346c0a96ede1eeb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9d9484c14803d7346c0a96ede1eeb6a">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7d8ef342b90e82484a335ad2c8744ca" name="ab7d8ef342b90e82484a335ad2c8744ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d8ef342b90e82484a335ad2c8744ca">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a522698b784f1a1a3aec749d7800bbae2" name="a522698b784f1a1a3aec749d7800bbae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a522698b784f1a1a3aec749d7800bbae2">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75286cb49d2705a79d9d7caf38e90a34" name="a75286cb49d2705a79d9d7caf38e90a34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75286cb49d2705a79d9d7caf38e90a34">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SD3_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc30bb19000fae5a6acdfb233a3f786b" name="acc30bb19000fae5a6acdfb233a3f786b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc30bb19000fae5a6acdfb233a3f786b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad591aca91ea161e1fc538634e363eb83" name="ad591aca91ea161e1fc538634e363eb83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad591aca91ea161e1fc538634e363eb83">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac561503ba2982a20fcd7f5b1f2020764" name="ac561503ba2982a20fcd7f5b1f2020764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac561503ba2982a20fcd7f5b1f2020764">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdf0c44ad01ac6f9cfbd92a938e15e54" name="abdf0c44ad01ac6f9cfbd92a938e15e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf0c44ad01ac6f9cfbd92a938e15e54">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ab9fdc36596de52408aa861e17f1c21" name="a8ab9fdc36596de52408aa861e17f1c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ab9fdc36596de52408aa861e17f1c21">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_GPIO_QSPI_SS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b6f1841e00ce32eef4d71b0e7e24fce" name="a8b6f1841e00ce32eef4d71b0e7e24fce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b6f1841e00ce32eef4d71b0e7e24fce">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000208)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a187240b4d979c9a08ae38b0d3617f59b" name="a187240b4d979c9a08ae38b0d3617f59b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a187240b4d979c9a08ae38b0d3617f59b">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c90ca09cabce15a7236ed30fe8f4d43" name="a6c90ca09cabce15a7236ed30fe8f4d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c90ca09cabce15a7236ed30fe8f4d43">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1910824c56b8122cb424a4858a9d8ea7" name="a1910824c56b8122cb424a4858a9d8ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1910824c56b8122cb424a4858a9d8ea7">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab22bc53a18933ccd5ae89cb5a951aaec" name="ab22bc53a18933ccd5ae89cb5a951aaec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab22bc53a18933ccd5ae89cb5a951aaec">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70050f0aff92896a4d536b460e997341" name="a70050f0aff92896a4d536b460e997341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70050f0aff92896a4d536b460e997341">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f90cf060dde42ed0745485847c7d716" name="a6f90cf060dde42ed0745485847c7d716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f90cf060dde42ed0745485847c7d716">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DM_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a097f2ba83e395f47bec1ab87b4dc8a0d" name="a097f2ba83e395f47bec1ab87b4dc8a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a097f2ba83e395f47bec1ab87b4dc8a0d">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab049e9acc9c38794d44bc6912bd4c298" name="ab049e9acc9c38794d44bc6912bd4c298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab049e9acc9c38794d44bc6912bd4c298">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac25c13006b8c272eb1e1d41db81479f4" name="ac25c13006b8c272eb1e1d41db81479f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac25c13006b8c272eb1e1d41db81479f4">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaedc0b8218bd3b6aebbf10fb77107f27" name="aaedc0b8218bd3b6aebbf10fb77107f27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedc0b8218bd3b6aebbf10fb77107f27">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb0859520cd6a3fcc220daa8b192fba" name="a0eb0859520cd6a3fcc220daa8b192fba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb0859520cd6a3fcc220daa8b192fba">&#9670;&#160;</a></span>IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_IRQSUMMARY_PROC1_SECURE_USBPHY_DP_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd8afc53409dd786843301ff5698c2c3" name="abd8afc53409dd786843301ff5698c2c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd8afc53409dd786843301ff5698c2c3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c43d5b0a11fe40758fd54ee916a96c" name="a31c43d5b0a11fe40758fd54ee916a96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c43d5b0a11fe40758fd54ee916a96c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b5d3e4ee0c4ff06b1a85affd6b1b549" name="a4b5d3e4ee0c4ff06b1a85affd6b1b549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5d3e4ee0c4ff06b1a85affd6b1b549">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dbeb2b9b06241350d77b62a42f8fcc6" name="a9dbeb2b9b06241350d77b62a42f8fcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dbeb2b9b06241350d77b62a42f8fcc6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a920c1766939ae2a3abfefd97417d13ff" name="a920c1766939ae2a3abfefd97417d13ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920c1766939ae2a3abfefd97417d13ff">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a055488308bcaefa78b4d32ffa13988" name="a8a055488308bcaefa78b4d32ffa13988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a055488308bcaefa78b4d32ffa13988">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bc710e165ec2c0e64871f47b17bc6c7" name="a1bc710e165ec2c0e64871f47b17bc6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc710e165ec2c0e64871f47b17bc6c7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af062f0e733f1cf5489e0497600d009fc" name="af062f0e733f1cf5489e0497600d009fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af062f0e733f1cf5489e0497600d009fc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0f6ca529e00c4f5cc599c352a61fd583" name="a0f6ca529e00c4f5cc599c352a61fd583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6ca529e00c4f5cc599c352a61fd583">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac520b047af269775bd2b7c89d4b53a04" name="ac520b047af269775bd2b7c89d4b53a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac520b047af269775bd2b7c89d4b53a04">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afec238434b6a379d9a985df14aed816d" name="afec238434b6a379d9a985df14aed816d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afec238434b6a379d9a985df14aed816d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27d4b67a7417c06681ccd7772d879a56" name="a27d4b67a7417c06681ccd7772d879a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d4b67a7417c06681ccd7772d879a56">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9458bf6ee5a3c22ce4f41dce420061bf" name="a9458bf6ee5a3c22ce4f41dce420061bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9458bf6ee5a3c22ce4f41dce420061bf">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19715de4a894160aeb4612968b1842af" name="a19715de4a894160aeb4612968b1842af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19715de4a894160aeb4612968b1842af">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaaba9d0483a5852b24638e02d5bb8daa" name="aaaba9d0483a5852b24638e02d5bb8daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaaba9d0483a5852b24638e02d5bb8daa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e7db972ca3b6d2045a50b3ace3962af" name="a3e7db972ca3b6d2045a50b3ace3962af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e7db972ca3b6d2045a50b3ace3962af">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a534292cab4b174f5e65f16774248c5e4" name="a534292cab4b174f5e65f16774248c5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a534292cab4b174f5e65f16774248c5e4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcbc4902d2210062ee34e551843b96ff" name="afcbc4902d2210062ee34e551843b96ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcbc4902d2210062ee34e551843b96ff">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5e15756bcc75b032de40b015b8987d7" name="ad5e15756bcc75b032de40b015b8987d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5e15756bcc75b032de40b015b8987d7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a244e5fa2b1334f93f474e549ced56409" name="a244e5fa2b1334f93f474e549ced56409"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a244e5fa2b1334f93f474e549ced56409">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cc95f52e07d06ee33e6d83bcc103b29" name="a9cc95f52e07d06ee33e6d83bcc103b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cc95f52e07d06ee33e6d83bcc103b29">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af93b68468902b07f672bd66aa81fbf56" name="af93b68468902b07f672bd66aa81fbf56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93b68468902b07f672bd66aa81fbf56">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2208e4c62b972e0d28ebef214f26b96" name="ad2208e4c62b972e0d28ebef214f26b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2208e4c62b972e0d28ebef214f26b96">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46f9d8afc50fe967bbce131c90742577" name="a46f9d8afc50fe967bbce131c90742577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46f9d8afc50fe967bbce131c90742577">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed8fd4686e0e47331bba8fddcde2c567" name="aed8fd4686e0e47331bba8fddcde2c567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed8fd4686e0e47331bba8fddcde2c567">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0c6e1184924d89986baa7f0ce8980a" name="abf0c6e1184924d89986baa7f0ce8980a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0c6e1184924d89986baa7f0ce8980a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae86388e6c256bd74b449812a5093e995" name="ae86388e6c256bd74b449812a5093e995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae86388e6c256bd74b449812a5093e995">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a069bdb68cc7d228a57bd2169e3257f4e" name="a069bdb68cc7d228a57bd2169e3257f4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069bdb68cc7d228a57bd2169e3257f4e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2042860432dbfc34dd1fe8f8dbea1c54" name="a2042860432dbfc34dd1fe8f8dbea1c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2042860432dbfc34dd1fe8f8dbea1c54">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa79b9f2a6fca5aaacb9e7f9d15dd165" name="afa79b9f2a6fca5aaacb9e7f9d15dd165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa79b9f2a6fca5aaacb9e7f9d15dd165">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b8dc96c681673b40335cb46cd543c22" name="a9b8dc96c681673b40335cb46cd543c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b8dc96c681673b40335cb46cd543c22">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac05417c8dcac9af76a16a4ff50604497" name="ac05417c8dcac9af76a16a4ff50604497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac05417c8dcac9af76a16a4ff50604497">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf8cee07296bb86661a539d13cb2cca6" name="abf8cee07296bb86661a539d13cb2cca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf8cee07296bb86661a539d13cb2cca6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7cabaa7f3ea9ffd8fd59d0b7134f3802" name="a7cabaa7f3ea9ffd8fd59d0b7134f3802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cabaa7f3ea9ffd8fd59d0b7134f3802">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8b00ade82a005e8c4c9d1958de6480" name="afb8b00ade82a005e8c4c9d1958de6480"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8b00ade82a005e8c4c9d1958de6480">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7bf0b70d8f3921deea4966e751b53964" name="a7bf0b70d8f3921deea4966e751b53964"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bf0b70d8f3921deea4966e751b53964">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a021cf556c0eb8a3cb23410178d1d7ab8" name="a021cf556c0eb8a3cb23410178d1d7ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021cf556c0eb8a3cb23410178d1d7ab8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f5c57ddc112f5d8ba66ad9c0050a9a9" name="a2f5c57ddc112f5d8ba66ad9c0050a9a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5c57ddc112f5d8ba66ad9c0050a9a9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab7554a5eb8e5ebc57924a5220df85e03" name="ab7554a5eb8e5ebc57924a5220df85e03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7554a5eb8e5ebc57924a5220df85e03">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefc160e6c2aa879770b363b85c4d7189" name="aefc160e6c2aa879770b363b85c4d7189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc160e6c2aa879770b363b85c4d7189">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab48a110fd31e36c2fece2a6034b9d357" name="ab48a110fd31e36c2fece2a6034b9d357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab48a110fd31e36c2fece2a6034b9d357">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaec7adf0a20b58103abf5ca7eb9d2af3" name="aaec7adf0a20b58103abf5ca7eb9d2af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec7adf0a20b58103abf5ca7eb9d2af3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab85ffe9ded538da372b9961e48b9bce8" name="ab85ffe9ded538da372b9961e48b9bce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab85ffe9ded538da372b9961e48b9bce8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba5110c205cc62ad3d9d4772d1b8e134" name="aba5110c205cc62ad3d9d4772d1b8e134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba5110c205cc62ad3d9d4772d1b8e134">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a831140985239e30dbd3adaad1fb57ba7" name="a831140985239e30dbd3adaad1fb57ba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a831140985239e30dbd3adaad1fb57ba7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af792eb76b9a0a6a22779094ed38958db" name="af792eb76b9a0a6a22779094ed38958db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af792eb76b9a0a6a22779094ed38958db">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81af66e1f7566e7710631478c65a48d9" name="a81af66e1f7566e7710631478c65a48d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81af66e1f7566e7710631478c65a48d9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d625d2d819506141e7ff19c29bca03" name="a30d625d2d819506141e7ff19c29bca03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d625d2d819506141e7ff19c29bca03">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0576eced68f310bd5d27b6c44b15272" name="ab0576eced68f310bd5d27b6c44b15272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0576eced68f310bd5d27b6c44b15272">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0993aa15e4a0e33439e0dab31615de" name="a2a0993aa15e4a0e33439e0dab31615de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0993aa15e4a0e33439e0dab31615de">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a394860c91a9e720f00056cc6038512d1" name="a394860c91a9e720f00056cc6038512d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394860c91a9e720f00056cc6038512d1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a936f4d52d300ebba2e29e25032636020" name="a936f4d52d300ebba2e29e25032636020"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a936f4d52d300ebba2e29e25032636020">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a301d7d6263fd52708af0777f6a253a0f" name="a301d7d6263fd52708af0777f6a253a0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301d7d6263fd52708af0777f6a253a0f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa26273d3790a89e7025390d8517b46f4" name="aa26273d3790a89e7025390d8517b46f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa26273d3790a89e7025390d8517b46f4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b6cc3ff5adca9014e311e30c398d497" name="a6b6cc3ff5adca9014e311e30c398d497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b6cc3ff5adca9014e311e30c398d497">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1406ecdcd2da968e5b0c7fa855ae07d0" name="a1406ecdcd2da968e5b0c7fa855ae07d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1406ecdcd2da968e5b0c7fa855ae07d0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5cf273275d5a0bed764ad5dfc236be5" name="ae5cf273275d5a0bed764ad5dfc236be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5cf273275d5a0bed764ad5dfc236be5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8615cf3cc5f2c29bbc954fcd18c0d41" name="ae8615cf3cc5f2c29bbc954fcd18c0d41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8615cf3cc5f2c29bbc954fcd18c0d41">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adde8a7e4e5b26847e6b10af9c418c5e7" name="adde8a7e4e5b26847e6b10af9c418c5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde8a7e4e5b26847e6b10af9c418c5e7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac01ded5771efa35e9f0ba49415a288e5" name="ac01ded5771efa35e9f0ba49415a288e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac01ded5771efa35e9f0ba49415a288e5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ebee1865505de21e9a4290ab0eb9dd2" name="a9ebee1865505de21e9a4290ab0eb9dd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebee1865505de21e9a4290ab0eb9dd2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dc24008e8166e9c4a12029ba94f73b5" name="a6dc24008e8166e9c4a12029ba94f73b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dc24008e8166e9c4a12029ba94f73b5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c717c253bb8759865be7d6f2e7976c" name="ac2c717c253bb8759865be7d6f2e7976c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c717c253bb8759865be7d6f2e7976c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477426c269d1c09e146c7de717824a3b" name="a477426c269d1c09e146c7de717824a3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477426c269d1c09e146c7de717824a3b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac11e8ecc2ae24894f4b11ec2b5987107" name="ac11e8ecc2ae24894f4b11ec2b5987107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac11e8ecc2ae24894f4b11ec2b5987107">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac36fcd1854fbe2298c897ac6b289743b" name="ac36fcd1854fbe2298c897ac6b289743b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac36fcd1854fbe2298c897ac6b289743b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abad4ea193c5010cfe16da46a8d16ec59" name="abad4ea193c5010cfe16da46a8d16ec59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abad4ea193c5010cfe16da46a8d16ec59">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8550cf38f8d703b3ab4802d173299a12" name="a8550cf38f8d703b3ab4802d173299a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8550cf38f8d703b3ab4802d173299a12">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a658e03e6362f0b0e3794cdeb511931d2" name="a658e03e6362f0b0e3794cdeb511931d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a658e03e6362f0b0e3794cdeb511931d2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77b6fbd8d1970c119097a4abe597fd30" name="a77b6fbd8d1970c119097a4abe597fd30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77b6fbd8d1970c119097a4abe597fd30">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad33441913bb7d87479ebd82e0a5b9a15" name="ad33441913bb7d87479ebd82e0a5b9a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33441913bb7d87479ebd82e0a5b9a15">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad421f4a80a11d00ff726c64bf92e69b7" name="ad421f4a80a11d00ff726c64bf92e69b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad421f4a80a11d00ff726c64bf92e69b7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a390596f570e37621cb5960dc444f3b93" name="a390596f570e37621cb5960dc444f3b93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a390596f570e37621cb5960dc444f3b93">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe769187e3257dc954194bb54d022bb" name="acbe769187e3257dc954194bb54d022bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe769187e3257dc954194bb54d022bb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af60607e0878e19b258f054efb3d34826" name="af60607e0878e19b258f054efb3d34826"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60607e0878e19b258f054efb3d34826">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b806ae40046ae2dcd2cc47170a484e" name="a76b806ae40046ae2dcd2cc47170a484e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b806ae40046ae2dcd2cc47170a484e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843c398845927dddbaae8738e7c50ec3" name="a843c398845927dddbaae8738e7c50ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843c398845927dddbaae8738e7c50ec3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2a555c5a1a65e177eaa71a0b8d70a89" name="aa2a555c5a1a65e177eaa71a0b8d70a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a555c5a1a65e177eaa71a0b8d70a89">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8b51a281deeb29445ec3b994bacbe06" name="ae8b51a281deeb29445ec3b994bacbe06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8b51a281deeb29445ec3b994bacbe06">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad980593b6656909afe15c71a7b7de834" name="ad980593b6656909afe15c71a7b7de834"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad980593b6656909afe15c71a7b7de834">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c5a4bdb0083ce369621615c17d3beba" name="a2c5a4bdb0083ce369621615c17d3beba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c5a4bdb0083ce369621615c17d3beba">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d5b1a49b2fc3d80c9cf713beeea7a4" name="a80d5b1a49b2fc3d80c9cf713beeea7a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d5b1a49b2fc3d80c9cf713beeea7a4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adff54f2db340c74ba6adc4f6958a3d70" name="adff54f2db340c74ba6adc4f6958a3d70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adff54f2db340c74ba6adc4f6958a3d70">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5b20ca65e23e01b8c5511596b6d6818" name="ac5b20ca65e23e01b8c5511596b6d6818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5b20ca65e23e01b8c5511596b6d6818">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76b26a744f74ab321c8ce9110884e08c" name="a76b26a744f74ab321c8ce9110884e08c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76b26a744f74ab321c8ce9110884e08c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49014a2361a3082d2fe64c11f58875dd" name="a49014a2361a3082d2fe64c11f58875dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49014a2361a3082d2fe64c11f58875dd">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11fa406b2aaf50f6a006b9aebd14db09" name="a11fa406b2aaf50f6a006b9aebd14db09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa406b2aaf50f6a006b9aebd14db09">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8638f25033cbfa5d70311c0c1f593a72" name="a8638f25033cbfa5d70311c0c1f593a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8638f25033cbfa5d70311c0c1f593a72">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b09df71e180ee571c06529f841489a3" name="a9b09df71e180ee571c06529f841489a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b09df71e180ee571c06529f841489a3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a8128818036e46c5539962fcae15ce4" name="a4a8128818036e46c5539962fcae15ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8128818036e46c5539962fcae15ce4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bb1c632d93fcc0c2d674f375d9a1820" name="a8bb1c632d93fcc0c2d674f375d9a1820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bb1c632d93fcc0c2d674f375d9a1820">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8df7d3595408a4dcd5019a8c6a20af3f" name="a8df7d3595408a4dcd5019a8c6a20af3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8df7d3595408a4dcd5019a8c6a20af3f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6c31f23a6f5ff263573d0b47c9ae072" name="ad6c31f23a6f5ff263573d0b47c9ae072"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6c31f23a6f5ff263573d0b47c9ae072">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9717c367ad02b37f3c0894ebe9503d4d" name="a9717c367ad02b37f3c0894ebe9503d4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9717c367ad02b37f3c0894ebe9503d4d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26c0c3599671fbf4138cfd167ac90c8b" name="a26c0c3599671fbf4138cfd167ac90c8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26c0c3599671fbf4138cfd167ac90c8b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2875f79067dacad6ae7d3b7fd53bf320" name="a2875f79067dacad6ae7d3b7fd53bf320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2875f79067dacad6ae7d3b7fd53bf320">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ebc8a55b347b794d91bb2f6abecfbe0" name="a9ebc8a55b347b794d91bb2f6abecfbe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ebc8a55b347b794d91bb2f6abecfbe0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9b07de6afcf70a4806def98312b8cdc" name="ab9b07de6afcf70a4806def98312b8cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9b07de6afcf70a4806def98312b8cdc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cd9a218e4a4c34eb3b84bb63d65a1fa" name="a9cd9a218e4a4c34eb3b84bb63d65a1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cd9a218e4a4c34eb3b84bb63d65a1fa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ca134fb1f914404de99a45a9a7f516" name="a89ca134fb1f914404de99a45a9a7f516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ca134fb1f914404de99a45a9a7f516">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33f4c774628960a84e711e6fe3513290" name="a33f4c774628960a84e711e6fe3513290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33f4c774628960a84e711e6fe3513290">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e64b4366e6034381d32ea338c786c50" name="a0e64b4366e6034381d32ea338c786c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e64b4366e6034381d32ea338c786c50">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab33ecb971dd47d7af2763fa014a9285e" name="ab33ecb971dd47d7af2763fa014a9285e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33ecb971dd47d7af2763fa014a9285e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9091af8b138639e53fd9dcf2d984f1d" name="ac9091af8b138639e53fd9dcf2d984f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9091af8b138639e53fd9dcf2d984f1d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a65f81d0c5c33e8f66aeaf2008da787" name="a3a65f81d0c5c33e8f66aeaf2008da787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a65f81d0c5c33e8f66aeaf2008da787">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e87cc4655de58d0bb571a0877235226" name="a2e87cc4655de58d0bb571a0877235226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e87cc4655de58d0bb571a0877235226">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af761fe340019fc16a69f7fa37d4f6038" name="af761fe340019fc16a69f7fa37d4f6038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af761fe340019fc16a69f7fa37d4f6038">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ba75bc1d0c7ea904f2af66d04cae0f" name="ab6ba75bc1d0c7ea904f2af66d04cae0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ba75bc1d0c7ea904f2af66d04cae0f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d63e856f1d0a8a6f213368921ad18f4" name="a0d63e856f1d0a8a6f213368921ad18f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d63e856f1d0a8a6f213368921ad18f4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd278b85976c7994e4ff4cc3cf1f3f30" name="abd278b85976c7994e4ff4cc3cf1f3f30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd278b85976c7994e4ff4cc3cf1f3f30">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f798711ce47b59d4bd2d2cafc204714" name="a8f798711ce47b59d4bd2d2cafc204714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f798711ce47b59d4bd2d2cafc204714">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a317b9ffd6af3d736a8c21e17068dac74" name="a317b9ffd6af3d736a8c21e17068dac74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317b9ffd6af3d736a8c21e17068dac74">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accdd58ebd3aaf8869006fed1833dbcab" name="accdd58ebd3aaf8869006fed1833dbcab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accdd58ebd3aaf8869006fed1833dbcab">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0b4e4cab11b7cb04856d2e2a44d2084" name="ae0b4e4cab11b7cb04856d2e2a44d2084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0b4e4cab11b7cb04856d2e2a44d2084">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a437abc6c49673fd5399fcc98fa9a495c" name="a437abc6c49673fd5399fcc98fa9a495c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a437abc6c49673fd5399fcc98fa9a495c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84a7c4dada489f6aeb5957adb8fdf4d0" name="a84a7c4dada489f6aeb5957adb8fdf4d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84a7c4dada489f6aeb5957adb8fdf4d0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75249660be3b4e3e90956358744fac9b" name="a75249660be3b4e3e90956358744fac9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75249660be3b4e3e90956358744fac9b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0d68fb863895f3a7d6673a38f9b5a84" name="af0d68fb863895f3a7d6673a38f9b5a84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0d68fb863895f3a7d6673a38f9b5a84">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6668ed49f236ff887bdef47b3e184429" name="a6668ed49f236ff887bdef47b3e184429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6668ed49f236ff887bdef47b3e184429">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a4afcaf2c86da99d2787665f9afa1c9" name="a8a4afcaf2c86da99d2787665f9afa1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a4afcaf2c86da99d2787665f9afa1c9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b9454cfa4d06997fdc479e521224dec" name="a7b9454cfa4d06997fdc479e521224dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9454cfa4d06997fdc479e521224dec">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9579a6769e0ec698b4f8b501abd433ea" name="a9579a6769e0ec698b4f8b501abd433ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9579a6769e0ec698b4f8b501abd433ea">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000021c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4741a56c1f8cf5753a27d0999190a844" name="a4741a56c1f8cf5753a27d0999190a844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4741a56c1f8cf5753a27d0999190a844">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78e1ff63819667bdf427520e746b192e" name="a78e1ff63819667bdf427520e746b192e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78e1ff63819667bdf427520e746b192e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28de053a8266c1e6849fcea35f414382" name="a28de053a8266c1e6849fcea35f414382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28de053a8266c1e6849fcea35f414382">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdc0e8a7ba3b84523db7bb42ff302d7c" name="afdc0e8a7ba3b84523db7bb42ff302d7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdc0e8a7ba3b84523db7bb42ff302d7c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa28474f4022384e77005a09bd578b056" name="aa28474f4022384e77005a09bd578b056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa28474f4022384e77005a09bd578b056">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe782c47f58e5da7def9ff1a5919c8a" name="affe782c47f58e5da7def9ff1a5919c8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe782c47f58e5da7def9ff1a5919c8a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9651c880594bff59d94a3f6e3ee8eeb" name="ac9651c880594bff59d94a3f6e3ee8eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9651c880594bff59d94a3f6e3ee8eeb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af8b8ee552dcd12a747959da8ff0ad03f" name="af8b8ee552dcd12a747959da8ff0ad03f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8b8ee552dcd12a747959da8ff0ad03f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad66d1190845d6318dca2aab388b2b5e1" name="ad66d1190845d6318dca2aab388b2b5e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66d1190845d6318dca2aab388b2b5e1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adebefed5f6bbda102f22d32becf0ad61" name="adebefed5f6bbda102f22d32becf0ad61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adebefed5f6bbda102f22d32becf0ad61">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4563122cca0ded4d1d663bd4e1661e5c" name="a4563122cca0ded4d1d663bd4e1661e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4563122cca0ded4d1d663bd4e1661e5c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02f1d3ab60e056061f391fa86d72e104" name="a02f1d3ab60e056061f391fa86d72e104"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f1d3ab60e056061f391fa86d72e104">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadb17dd7c920be7e95b916dc47d50d6a" name="aadb17dd7c920be7e95b916dc47d50d6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb17dd7c920be7e95b916dc47d50d6a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd24658fc90db8b5d668d82731546d94" name="acd24658fc90db8b5d668d82731546d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd24658fc90db8b5d668d82731546d94">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa95747dae451ea357b25cada2639e901" name="aa95747dae451ea357b25cada2639e901"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa95747dae451ea357b25cada2639e901">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3122ae13e5d274827dd4577f2da0ba25" name="a3122ae13e5d274827dd4577f2da0ba25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3122ae13e5d274827dd4577f2da0ba25">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac6f97fde247091f5881afa4e6e4260a" name="aac6f97fde247091f5881afa4e6e4260a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac6f97fde247091f5881afa4e6e4260a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb2b2634481fde2af90efcbf3ff48677" name="abb2b2634481fde2af90efcbf3ff48677"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb2b2634481fde2af90efcbf3ff48677">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c89d9e7375fb136cf2d9ab28c7b5a1" name="a86c89d9e7375fb136cf2d9ab28c7b5a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c89d9e7375fb136cf2d9ab28c7b5a1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ccc1d86096d63f47bcf609ca95c2cdc" name="a0ccc1d86096d63f47bcf609ca95c2cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ccc1d86096d63f47bcf609ca95c2cdc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab18151e1ebbc8417689be2f1fa3f967c" name="ab18151e1ebbc8417689be2f1fa3f967c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab18151e1ebbc8417689be2f1fa3f967c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85da6003ebc835816bff88c74767cfa3" name="a85da6003ebc835816bff88c74767cfa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85da6003ebc835816bff88c74767cfa3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7a3f150fa7df1c36c7ec3c8e171a9fb" name="aa7a3f150fa7df1c36c7ec3c8e171a9fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7a3f150fa7df1c36c7ec3c8e171a9fb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a216d59cf18f1aa8c350a64a4caecf2b6" name="a216d59cf18f1aa8c350a64a4caecf2b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216d59cf18f1aa8c350a64a4caecf2b6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad79c70e7a58823f7b05cab71452945ce" name="ad79c70e7a58823f7b05cab71452945ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad79c70e7a58823f7b05cab71452945ce">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d243c9467a68f255ee67157aa7da201" name="a7d243c9467a68f255ee67157aa7da201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d243c9467a68f255ee67157aa7da201">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65b94b8f30b2c448d5856171b96fc3f5" name="a65b94b8f30b2c448d5856171b96fc3f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65b94b8f30b2c448d5856171b96fc3f5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2fd60c8a06215b31832a40da5631b5c" name="ac2fd60c8a06215b31832a40da5631b5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fd60c8a06215b31832a40da5631b5c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff9fff7df05ab25653806bb134c17c7c" name="aff9fff7df05ab25653806bb134c17c7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff9fff7df05ab25653806bb134c17c7c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28154e1beb039a874b27664fcafd73f5" name="a28154e1beb039a874b27664fcafd73f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28154e1beb039a874b27664fcafd73f5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0ccdfa690dcc211e8553c16250d6dc" name="a2a0ccdfa690dcc211e8553c16250d6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0ccdfa690dcc211e8553c16250d6dc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29103542f12ab7e2c6b094bf941d9618" name="a29103542f12ab7e2c6b094bf941d9618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29103542f12ab7e2c6b094bf941d9618">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d79fa79b6e6b536df4776df4c72e120" name="a9d79fa79b6e6b536df4776df4c72e120"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d79fa79b6e6b536df4776df4c72e120">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54ef913b047b81b883e7f80c52164b2d" name="a54ef913b047b81b883e7f80c52164b2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ef913b047b81b883e7f80c52164b2d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b1935fce72d491fbe11b18d8b4e1d0d" name="a6b1935fce72d491fbe11b18d8b4e1d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1935fce72d491fbe11b18d8b4e1d0d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7daf37033f84417062c60bc1a553541b" name="a7daf37033f84417062c60bc1a553541b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7daf37033f84417062c60bc1a553541b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb24cadfea88a3b4c9ecd3273d923747" name="abb24cadfea88a3b4c9ecd3273d923747"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb24cadfea88a3b4c9ecd3273d923747">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b975466eb1de4ee80ef14f447c2aa61" name="a8b975466eb1de4ee80ef14f447c2aa61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b975466eb1de4ee80ef14f447c2aa61">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a550af91f64d3ce2b5db018ce010ff3fb" name="a550af91f64d3ce2b5db018ce010ff3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a550af91f64d3ce2b5db018ce010ff3fb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3170bcabbe70021039496418bffb3fbe" name="a3170bcabbe70021039496418bffb3fbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3170bcabbe70021039496418bffb3fbe">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89cc2c7251cccc73b6fb14e4f1c4005b" name="a89cc2c7251cccc73b6fb14e4f1c4005b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89cc2c7251cccc73b6fb14e4f1c4005b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTE_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94a4e753e227e494684bc94062bd37d" name="ad94a4e753e227e494684bc94062bd37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94a4e753e227e494684bc94062bd37d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a7c207a6ae5b07bd45ac832089ea5a5" name="a4a7c207a6ae5b07bd45ac832089ea5a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a7c207a6ae5b07bd45ac832089ea5a5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1fc6792c3512fea9f06cf5580bc620c" name="ac1fc6792c3512fea9f06cf5580bc620c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1fc6792c3512fea9f06cf5580bc620c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53e2a42e93cc1e6a8e69d2b67939d14f" name="a53e2a42e93cc1e6a8e69d2b67939d14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53e2a42e93cc1e6a8e69d2b67939d14f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf8dfdff8130df4221347dd6a5c07264" name="aaf8dfdff8130df4221347dd6a5c07264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf8dfdff8130df4221347dd6a5c07264">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf3f0ae18248ef2013af788e477943b5" name="adf3f0ae18248ef2013af788e477943b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf3f0ae18248ef2013af788e477943b5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2b8375a235c51d27b67478bf7a72242" name="ad2b8375a235c51d27b67478bf7a72242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2b8375a235c51d27b67478bf7a72242">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8c09e3c304306e3f4bce97e0cc81aeb" name="aa8c09e3c304306e3f4bce97e0cc81aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8c09e3c304306e3f4bce97e0cc81aeb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1a249fc30aaadfa6986b678f042aca7" name="ab1a249fc30aaadfa6986b678f042aca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a249fc30aaadfa6986b678f042aca7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad0dd78617f64b58f80cd003faa9a6d9d" name="ad0dd78617f64b58f80cd003faa9a6d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0dd78617f64b58f80cd003faa9a6d9d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e92fdd6ae71c94f512448fe20dc8a5d" name="a2e92fdd6ae71c94f512448fe20dc8a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e92fdd6ae71c94f512448fe20dc8a5d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c0840b9f4b33f6e8028a066b5086d6c" name="a8c0840b9f4b33f6e8028a066b5086d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0840b9f4b33f6e8028a066b5086d6c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6de67dc8b1c876c2bec774c5eb11dca" name="ac6de67dc8b1c876c2bec774c5eb11dca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6de67dc8b1c876c2bec774c5eb11dca">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c6796af5e33e205a185809a7d4207b" name="ac7c6796af5e33e205a185809a7d4207b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c6796af5e33e205a185809a7d4207b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e4fe082c0d58b885b9178bf556e9100" name="a6e4fe082c0d58b885b9178bf556e9100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e4fe082c0d58b885b9178bf556e9100">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add7029a6140dab80c273706173a199db" name="add7029a6140dab80c273706173a199db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add7029a6140dab80c273706173a199db">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae65b8b686d2520053c7a78411db4497e" name="ae65b8b686d2520053c7a78411db4497e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65b8b686d2520053c7a78411db4497e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74b4f0b76f21c1a3a30f9ec07a023e68" name="a74b4f0b76f21c1a3a30f9ec07a023e68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74b4f0b76f21c1a3a30f9ec07a023e68">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f67bc53af6f5843a4a77063c3effcac" name="a4f67bc53af6f5843a4a77063c3effcac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f67bc53af6f5843a4a77063c3effcac">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d71ae76b1fef0bec423e7f89d2727d2" name="a4d71ae76b1fef0bec423e7f89d2727d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d71ae76b1fef0bec423e7f89d2727d2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1911783681d896ba1656b22c12bd6343" name="a1911783681d896ba1656b22c12bd6343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1911783681d896ba1656b22c12bd6343">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad469d96bc15bdec203d1a73ffad71338" name="ad469d96bc15bdec203d1a73ffad71338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad469d96bc15bdec203d1a73ffad71338">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae68e0080786d6b471c33283e525d0e3d" name="ae68e0080786d6b471c33283e525d0e3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae68e0080786d6b471c33283e525d0e3d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf146c4ecd86cc7cc5d7bc95c5fa5bdb" name="abf146c4ecd86cc7cc5d7bc95c5fa5bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf146c4ecd86cc7cc5d7bc95c5fa5bdb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2253b68513a79c78506dd2326793680" name="ae2253b68513a79c78506dd2326793680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2253b68513a79c78506dd2326793680">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d8966173754292c6a086acad8bbb3cb" name="a2d8966173754292c6a086acad8bbb3cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d8966173754292c6a086acad8bbb3cb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8a30ef5a30a59c125e45c4bc675b0142" name="a8a30ef5a30a59c125e45c4bc675b0142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a30ef5a30a59c125e45c4bc675b0142">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab92dce3aeee86e5344471f950f0cf149" name="ab92dce3aeee86e5344471f950f0cf149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab92dce3aeee86e5344471f950f0cf149">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2475c6e63c90538316cdb9575c525c8" name="ae2475c6e63c90538316cdb9575c525c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2475c6e63c90538316cdb9575c525c8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a248055bdca07fe50320e351977bfe626" name="a248055bdca07fe50320e351977bfe626"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248055bdca07fe50320e351977bfe626">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada1907a5304106c496de51e9df19f593" name="ada1907a5304106c496de51e9df19f593"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1907a5304106c496de51e9df19f593">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab87af539d8fda455cefa63d06a7740a1" name="ab87af539d8fda455cefa63d06a7740a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87af539d8fda455cefa63d06a7740a1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e51b2400d9e5ddeaeb19ac7b994a15b" name="a3e51b2400d9e5ddeaeb19ac7b994a15b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e51b2400d9e5ddeaeb19ac7b994a15b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2983b781d3b39cab900faf21fdfb5df7" name="a2983b781d3b39cab900faf21fdfb5df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2983b781d3b39cab900faf21fdfb5df7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceb1e8e8f5d4abbb70707306225cafad" name="aceb1e8e8f5d4abbb70707306225cafad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb1e8e8f5d4abbb70707306225cafad">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93178da2d9c3bcf926afeaf5d4251e6d" name="a93178da2d9c3bcf926afeaf5d4251e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93178da2d9c3bcf926afeaf5d4251e6d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6222b7cfd63a092abc039b307f18532d" name="a6222b7cfd63a092abc039b307f18532d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6222b7cfd63a092abc039b307f18532d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d55cf8ee5f8055d1e26646f2f0289a3" name="a1d55cf8ee5f8055d1e26646f2f0289a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d55cf8ee5f8055d1e26646f2f0289a3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7c1fd2421ec32df3591ade37d200eb9" name="aa7c1fd2421ec32df3591ade37d200eb9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7c1fd2421ec32df3591ade37d200eb9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac194676f8f39d70e2bd3a1ddaf93b3a1" name="ac194676f8f39d70e2bd3a1ddaf93b3a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac194676f8f39d70e2bd3a1ddaf93b3a1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ad13449e6da46f5306a41c0e1edd441" name="a9ad13449e6da46f5306a41c0e1edd441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad13449e6da46f5306a41c0e1edd441">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aafdb2fa5c916a792b6e70aca7f03a6c8" name="aafdb2fa5c916a792b6e70aca7f03a6c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdb2fa5c916a792b6e70aca7f03a6c8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a477cee6ccd089f0a91524b755d0a190e" name="a477cee6ccd089f0a91524b755d0a190e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a477cee6ccd089f0a91524b755d0a190e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af91f048f1e4e06d5233adf269c985544" name="af91f048f1e4e06d5233adf269c985544"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af91f048f1e4e06d5233adf269c985544">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a091102862eedbff87c8799dc232c6443" name="a091102862eedbff87c8799dc232c6443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a091102862eedbff87c8799dc232c6443">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6dd1a4388dfe8caad3dab04db5f07589" name="a6dd1a4388dfe8caad3dab04db5f07589"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dd1a4388dfe8caad3dab04db5f07589">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81d3d82ba3abfa189376175a3fe1cd87" name="a81d3d82ba3abfa189376175a3fe1cd87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d3d82ba3abfa189376175a3fe1cd87">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b7ffd200f41b7b8482c971e64dcb48" name="a14b7ffd200f41b7b8482c971e64dcb48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b7ffd200f41b7b8482c971e64dcb48">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacafacff26d05e0515cecb391478dfcc" name="aacafacff26d05e0515cecb391478dfcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacafacff26d05e0515cecb391478dfcc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac576ad94c7880f006e09ae20670eb86" name="aac576ad94c7880f006e09ae20670eb86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac576ad94c7880f006e09ae20670eb86">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c2f656f352f08637c3705b1b26a16b2" name="a5c2f656f352f08637c3705b1b26a16b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c2f656f352f08637c3705b1b26a16b2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a647561089630441c29d48a9aa4c0ed55" name="a647561089630441c29d48a9aa4c0ed55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a647561089630441c29d48a9aa4c0ed55">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eea17fd4f7d217953157bdc87490fca" name="a2eea17fd4f7d217953157bdc87490fca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eea17fd4f7d217953157bdc87490fca">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5d666f8bb93420437de7fb9f1569146" name="ad5d666f8bb93420437de7fb9f1569146"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d666f8bb93420437de7fb9f1569146">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cd56be1f25df5934528bf281c292e15" name="a2cd56be1f25df5934528bf281c292e15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd56be1f25df5934528bf281c292e15">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08bb9724fe0940c7a010e4413a371e69" name="a08bb9724fe0940c7a010e4413a371e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08bb9724fe0940c7a010e4413a371e69">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a750e522327382a70f741654be3ce4155" name="a750e522327382a70f741654be3ce4155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750e522327382a70f741654be3ce4155">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecd4cd752918de36339106d106cd3b9d" name="aecd4cd752918de36339106d106cd3b9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecd4cd752918de36339106d106cd3b9d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bf696b34c3fbb2ef94546f8b62c718e" name="a8bf696b34c3fbb2ef94546f8b62c718e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf696b34c3fbb2ef94546f8b62c718e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2baba8943b438344e60a0a9d191f5d3c" name="a2baba8943b438344e60a0a9d191f5d3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2baba8943b438344e60a0a9d191f5d3c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43f9c22d64a2f0c6104cad95380e203e" name="a43f9c22d64a2f0c6104cad95380e203e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43f9c22d64a2f0c6104cad95380e203e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06e9bea31b3b83a78f04ce32ebefac5c" name="a06e9bea31b3b83a78f04ce32ebefac5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e9bea31b3b83a78f04ce32ebefac5c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a356d16f21615fdba2a12f2263b3c3d33" name="a356d16f21615fdba2a12f2263b3c3d33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a356d16f21615fdba2a12f2263b3c3d33">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc21c1af85257d146cfc9e372a86b41" name="abcc21c1af85257d146cfc9e372a86b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc21c1af85257d146cfc9e372a86b41">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72c6210b90279297ae8a221e3baffe12" name="a72c6210b90279297ae8a221e3baffe12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c6210b90279297ae8a221e3baffe12">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a819b4a4d8a2c9eb60636b1a4252571c6" name="a819b4a4d8a2c9eb60636b1a4252571c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819b4a4d8a2c9eb60636b1a4252571c6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10235a8d6e8e46d87b18ec600692d1c6" name="a10235a8d6e8e46d87b18ec600692d1c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10235a8d6e8e46d87b18ec600692d1c6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac5f9d6a5555e4b10068ae7a1634f11d6" name="ac5f9d6a5555e4b10068ae7a1634f11d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f9d6a5555e4b10068ae7a1634f11d6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c0eb75b34b4317fd09ce5260284928" name="a51c0eb75b34b4317fd09ce5260284928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c0eb75b34b4317fd09ce5260284928">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3438b1ccf6ed58eece34e60579d38ae9" name="a3438b1ccf6ed58eece34e60579d38ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3438b1ccf6ed58eece34e60579d38ae9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abfa56e1b94983371948851296a893a28" name="abfa56e1b94983371948851296a893a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfa56e1b94983371948851296a893a28">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3294070f7a3cdad31015d00b4dfb94d" name="af3294070f7a3cdad31015d00b4dfb94d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3294070f7a3cdad31015d00b4dfb94d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4bb03f57a3611209a165808e11cd31ef" name="a4bb03f57a3611209a165808e11cd31ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bb03f57a3611209a165808e11cd31ef">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af163124b8c32eebc4b070d2317c06320" name="af163124b8c32eebc4b070d2317c06320"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af163124b8c32eebc4b070d2317c06320">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab01400f70aa803ac539e69323eb90af5" name="ab01400f70aa803ac539e69323eb90af5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab01400f70aa803ac539e69323eb90af5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac257e388b710991fb7e35de684cb245b" name="ac257e388b710991fb7e35de684cb245b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac257e388b710991fb7e35de684cb245b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3696cf010f3f684b47b784c6ea53d2dc" name="a3696cf010f3f684b47b784c6ea53d2dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3696cf010f3f684b47b784c6ea53d2dc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae25d4808c363660a61499c3bfafd610c" name="ae25d4808c363660a61499c3bfafd610c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae25d4808c363660a61499c3bfafd610c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c592d02c586b16cc91fffede617cd13" name="a1c592d02c586b16cc91fffede617cd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c592d02c586b16cc91fffede617cd13">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a63e74f798246ac2767f654751b59f8e8" name="a63e74f798246ac2767f654751b59f8e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63e74f798246ac2767f654751b59f8e8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab89d0a759cc285da0c51780aeb763206" name="ab89d0a759cc285da0c51780aeb763206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab89d0a759cc285da0c51780aeb763206">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c6e3ec4cd34d3f8c6a2cff845328e0d" name="a0c6e3ec4cd34d3f8c6a2cff845328e0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c6e3ec4cd34d3f8c6a2cff845328e0d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4d66c57a5c8253ec2f6308d719dced9" name="ad4d66c57a5c8253ec2f6308d719dced9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4d66c57a5c8253ec2f6308d719dced9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b6042330c0b62e4b21d82af531b9133" name="a7b6042330c0b62e4b21d82af531b9133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b6042330c0b62e4b21d82af531b9133">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f94800dac327cc41ea655459d09b6e1" name="a8f94800dac327cc41ea655459d09b6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f94800dac327cc41ea655459d09b6e1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b854dab8acc9bfffa9f39e34676c2cb" name="a7b854dab8acc9bfffa9f39e34676c2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b854dab8acc9bfffa9f39e34676c2cb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae6a8b5100cda053cb638248d76b0e92" name="aae6a8b5100cda053cb638248d76b0e92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6a8b5100cda053cb638248d76b0e92">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa5264ada4367214b0e1c7850c4531be" name="afa5264ada4367214b0e1c7850c4531be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa5264ada4367214b0e1c7850c4531be">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a273850b4948da52a37a8f2b09f983b52" name="a273850b4948da52a37a8f2b09f983b52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a273850b4948da52a37a8f2b09f983b52">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2c3ba33dd5f5191b14f0507d4e6d20d" name="ae2c3ba33dd5f5191b14f0507d4e6d20d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c3ba33dd5f5191b14f0507d4e6d20d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacdf4481cf31af530d6e3e645ca06571" name="aacdf4481cf31af530d6e3e645ca06571"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacdf4481cf31af530d6e3e645ca06571">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5002943e1ddaadf496b38b0bf775be39" name="a5002943e1ddaadf496b38b0bf775be39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5002943e1ddaadf496b38b0bf775be39">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b3fb93f232e27a112d6dc79adb86ada" name="a8b3fb93f232e27a112d6dc79adb86ada"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b3fb93f232e27a112d6dc79adb86ada">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7281c2f9062173b0c06c891ab3e6af9" name="ae7281c2f9062173b0c06c891ab3e6af9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7281c2f9062173b0c06c891ab3e6af9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9068c303cda6ce35de7b73b2f8d8acb2" name="a9068c303cda6ce35de7b73b2f8d8acb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9068c303cda6ce35de7b73b2f8d8acb2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f1dd66ff7cf0a19614c5a8143102c7" name="a09f1dd66ff7cf0a19614c5a8143102c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f1dd66ff7cf0a19614c5a8143102c7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a922bf39c05ced02429a1bb2160f7ec50" name="a922bf39c05ced02429a1bb2160f7ec50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a922bf39c05ced02429a1bb2160f7ec50">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20cc5ffa2e450e059bb49f8307371ca0" name="a20cc5ffa2e450e059bb49f8307371ca0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20cc5ffa2e450e059bb49f8307371ca0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae907b7c1905db971853e7636ea98b200" name="ae907b7c1905db971853e7636ea98b200"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae907b7c1905db971853e7636ea98b200">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56846790b560382f8048cd47c440c64a" name="a56846790b560382f8048cd47c440c64a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56846790b560382f8048cd47c440c64a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a101050bb14538b8513e2a4f65bc12b86" name="a101050bb14538b8513e2a4f65bc12b86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a101050bb14538b8513e2a4f65bc12b86">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0868bb73686045f09a1d30f4399f091f" name="a0868bb73686045f09a1d30f4399f091f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0868bb73686045f09a1d30f4399f091f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a111fd1a49f0833e46ea25cd76c44c7d0" name="a111fd1a49f0833e46ea25cd76c44c7d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111fd1a49f0833e46ea25cd76c44c7d0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aac05905612ebf3386b53c8d9bd8aab1e" name="aac05905612ebf3386b53c8d9bd8aab1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac05905612ebf3386b53c8d9bd8aab1e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad28a613d681de24fa53e51b324b063de" name="ad28a613d681de24fa53e51b324b063de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28a613d681de24fa53e51b324b063de">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa91b969250d29fc73e9fb1bf1c8b949" name="aaa91b969250d29fc73e9fb1bf1c8b949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa91b969250d29fc73e9fb1bf1c8b949">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad716b4129815709dbf7adaf020169c71" name="ad716b4129815709dbf7adaf020169c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad716b4129815709dbf7adaf020169c71">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afed964e33f17deb2b5baa51fe338c0c5" name="afed964e33f17deb2b5baa51fe338c0c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afed964e33f17deb2b5baa51fe338c0c5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6783c36a82e3935ea9b4a517e051fb74" name="a6783c36a82e3935ea9b4a517e051fb74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6783c36a82e3935ea9b4a517e051fb74">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bd4cdf1888bb5c5ac45cd398d4ec322" name="a5bd4cdf1888bb5c5ac45cd398d4ec322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bd4cdf1888bb5c5ac45cd398d4ec322">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59efb8389b33e0e815ee24e9621a95a7" name="a59efb8389b33e0e815ee24e9621a95a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59efb8389b33e0e815ee24e9621a95a7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09cbd90d4527836e771039f36c76fae7" name="a09cbd90d4527836e771039f36c76fae7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09cbd90d4527836e771039f36c76fae7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bc90f80f13d0cad455588b2ccd1b7fa" name="a9bc90f80f13d0cad455588b2ccd1b7fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc90f80f13d0cad455588b2ccd1b7fa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6b3b64a12fb4776140ebf6f493bcb73" name="aa6b3b64a12fb4776140ebf6f493bcb73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b3b64a12fb4776140ebf6f493bcb73">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afffdaa9b16b63071097c288c86649eff" name="afffdaa9b16b63071097c288c86649eff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffdaa9b16b63071097c288c86649eff">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa946b2c24eb76179f064aac76ed4b2d4" name="aa946b2c24eb76179f064aac76ed4b2d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa946b2c24eb76179f064aac76ed4b2d4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4c0ff07db8b79d318c78d82046e24f97" name="a4c0ff07db8b79d318c78d82046e24f97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0ff07db8b79d318c78d82046e24f97">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76a0ba1a99ef8218315c30de9ba087e5" name="a76a0ba1a99ef8218315c30de9ba087e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76a0ba1a99ef8218315c30de9ba087e5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff9f3da2ac6b639e1dd0a95a8f881712" name="aff9f3da2ac6b639e1dd0a95a8f881712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff9f3da2ac6b639e1dd0a95a8f881712">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4beec64c10e3b31490dcbb7dd7911c7" name="ad4beec64c10e3b31490dcbb7dd7911c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4beec64c10e3b31490dcbb7dd7911c7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64178204aac288696df3c388a4a7cab5" name="a64178204aac288696df3c388a4a7cab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64178204aac288696df3c388a4a7cab5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4cb02e3f07e13d228cc13e06f9f12e" name="afb4cb02e3f07e13d228cc13e06f9f12e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4cb02e3f07e13d228cc13e06f9f12e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000220)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50682445c4a1a3d977dd836d91a77082" name="a50682445c4a1a3d977dd836d91a77082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50682445c4a1a3d977dd836d91a77082">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a503e4fec1790d355f5d904ed303958b3" name="a503e4fec1790d355f5d904ed303958b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a503e4fec1790d355f5d904ed303958b3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4f1f34ad787e03962c3144241dc6067f" name="a4f1f34ad787e03962c3144241dc6067f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f1f34ad787e03962c3144241dc6067f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a871f790b4970e42400f7184d716b735e" name="a871f790b4970e42400f7184d716b735e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a871f790b4970e42400f7184d716b735e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7147bbf9cc2e728c07da38025d311e57" name="a7147bbf9cc2e728c07da38025d311e57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7147bbf9cc2e728c07da38025d311e57">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c2465a248b0c1852f9c73224c01a6f" name="ad7c2465a248b0c1852f9c73224c01a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c2465a248b0c1852f9c73224c01a6f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a453d472b53cb2a716a833c16d8cf518c" name="a453d472b53cb2a716a833c16d8cf518c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a453d472b53cb2a716a833c16d8cf518c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f05522363e52e1edea56ed1a97ef62a" name="a6f05522363e52e1edea56ed1a97ef62a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f05522363e52e1edea56ed1a97ef62a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab037d0f140359bb298f60f54a4d82c90" name="ab037d0f140359bb298f60f54a4d82c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab037d0f140359bb298f60f54a4d82c90">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af474bad1b7506eec47f39cd25c5e058c" name="af474bad1b7506eec47f39cd25c5e058c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af474bad1b7506eec47f39cd25c5e058c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b99a20cab45d8eb009ac8c6fe5e6d72" name="a6b99a20cab45d8eb009ac8c6fe5e6d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b99a20cab45d8eb009ac8c6fe5e6d72">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eec5dcc8f50f646fc996ac4ec61bd35" name="a0eec5dcc8f50f646fc996ac4ec61bd35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eec5dcc8f50f646fc996ac4ec61bd35">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9694b8e66924ac50992e1ee27d04f470" name="a9694b8e66924ac50992e1ee27d04f470"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694b8e66924ac50992e1ee27d04f470">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91dec6aaba60dec0f105439dc2429fdb" name="a91dec6aaba60dec0f105439dc2429fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91dec6aaba60dec0f105439dc2429fdb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cf28f2da0ec8195e7216596025cf6ee" name="a0cf28f2da0ec8195e7216596025cf6ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf28f2da0ec8195e7216596025cf6ee">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa323d87df43a6c088226bd8f4c89816" name="afa323d87df43a6c088226bd8f4c89816"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa323d87df43a6c088226bd8f4c89816">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0dcdc803f555a284a2c0d0b276fecdc" name="ab0dcdc803f555a284a2c0d0b276fecdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0dcdc803f555a284a2c0d0b276fecdc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24433fc3393de163c96a867fe0e3b0b9" name="a24433fc3393de163c96a867fe0e3b0b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24433fc3393de163c96a867fe0e3b0b9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a875309f1d5dbd4bc8fdc31b9fcfd179d" name="a875309f1d5dbd4bc8fdc31b9fcfd179d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a875309f1d5dbd4bc8fdc31b9fcfd179d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bc40e30588a00d1dde720f4523bd44c" name="a5bc40e30588a00d1dde720f4523bd44c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bc40e30588a00d1dde720f4523bd44c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af1592f742b94a374a6d769233450b6f6" name="af1592f742b94a374a6d769233450b6f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1592f742b94a374a6d769233450b6f6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9871ff032a86c5ed0638c6d96447ff88" name="a9871ff032a86c5ed0638c6d96447ff88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9871ff032a86c5ed0638c6d96447ff88">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afcc61956fe9f89d692db99c50bc16a74" name="afcc61956fe9f89d692db99c50bc16a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcc61956fe9f89d692db99c50bc16a74">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6424f9d119275c56a869ae97f7eca461" name="a6424f9d119275c56a869ae97f7eca461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6424f9d119275c56a869ae97f7eca461">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74907df57be1616713578d9e3c4ae150" name="a74907df57be1616713578d9e3c4ae150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74907df57be1616713578d9e3c4ae150">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5fa0c4f9df987ae19cfcc7020adc1aa5" name="a5fa0c4f9df987ae19cfcc7020adc1aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fa0c4f9df987ae19cfcc7020adc1aa5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6256b3b482680e13ab95e14e946c8767" name="a6256b3b482680e13ab95e14e946c8767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6256b3b482680e13ab95e14e946c8767">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5f578809c01e4ffc01fb6f62f18bfa1" name="ae5f578809c01e4ffc01fb6f62f18bfa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f578809c01e4ffc01fb6f62f18bfa1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7175c1f070ec4dc309d665777b9781aa" name="a7175c1f070ec4dc309d665777b9781aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7175c1f070ec4dc309d665777b9781aa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc285796c244b0a38df0ea14e577c3a2" name="adc285796c244b0a38df0ea14e577c3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc285796c244b0a38df0ea14e577c3a2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4cefc31c0b93f33e53d31173ad9a0371" name="a4cefc31c0b93f33e53d31173ad9a0371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cefc31c0b93f33e53d31173ad9a0371">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b6b7e2787c7fa84b633265c85a3153d" name="a2b6b7e2787c7fa84b633265c85a3153d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6b7e2787c7fa84b633265c85a3153d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8343300913fcd532bd2319d1163ab53f" name="a8343300913fcd532bd2319d1163ab53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8343300913fcd532bd2319d1163ab53f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89c69e176b6e491cc783a9fa11a09628" name="a89c69e176b6e491cc783a9fa11a09628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89c69e176b6e491cc783a9fa11a09628">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb36a891be9cfb3ca8af69d00ec3ac68" name="adb36a891be9cfb3ca8af69d00ec3ac68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb36a891be9cfb3ca8af69d00ec3ac68">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e1c1afa8e3248e3a94f57cdddc2522f" name="a5e1c1afa8e3248e3a94f57cdddc2522f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1c1afa8e3248e3a94f57cdddc2522f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26ae059a6c040215dbf91e2dbc2b1b71" name="a26ae059a6c040215dbf91e2dbc2b1b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26ae059a6c040215dbf91e2dbc2b1b71">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc48c4f04ef5072997a26959e6b056c6" name="adc48c4f04ef5072997a26959e6b056c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc48c4f04ef5072997a26959e6b056c6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab7457cfc6caf0632ccee34632ef3444" name="aab7457cfc6caf0632ccee34632ef3444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7457cfc6caf0632ccee34632ef3444">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe83b1d58083eb0c77f49f4b3b12455" name="a6fe83b1d58083eb0c77f49f4b3b12455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe83b1d58083eb0c77f49f4b3b12455">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd447793681c660d8adaed8fff494b9" name="a0cd447793681c660d8adaed8fff494b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd447793681c660d8adaed8fff494b9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTF_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c4878a8756ffbd06585338bd6af55d8" name="a6c4878a8756ffbd06585338bd6af55d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4878a8756ffbd06585338bd6af55d8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ac1cec31e3c0c3451f430aa1ed7506a" name="a7ac1cec31e3c0c3451f430aa1ed7506a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac1cec31e3c0c3451f430aa1ed7506a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b8df18f65bb551a652384bfa1375dbb" name="a4b8df18f65bb551a652384bfa1375dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8df18f65bb551a652384bfa1375dbb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7c122e22bbe5831dcc127b97a85aa9a" name="ac7c122e22bbe5831dcc127b97a85aa9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7c122e22bbe5831dcc127b97a85aa9a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26f7e4bcbcbe46e04a3039a8300185d9" name="a26f7e4bcbcbe46e04a3039a8300185d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f7e4bcbcbe46e04a3039a8300185d9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8feb4a4f1b8cb75c05546b3afdd6b4dc" name="a8feb4a4f1b8cb75c05546b3afdd6b4dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8feb4a4f1b8cb75c05546b3afdd6b4dc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75b3ec2f30081ce5f76792e83000b22b" name="a75b3ec2f30081ce5f76792e83000b22b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75b3ec2f30081ce5f76792e83000b22b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b38cde36c691f26becefab096106a68" name="a2b38cde36c691f26becefab096106a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b38cde36c691f26becefab096106a68">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6f58cb568dcd51a60a694507c59cd38" name="aa6f58cb568dcd51a60a694507c59cd38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f58cb568dcd51a60a694507c59cd38">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1133019dcd116f586be2801e5e7bd453" name="a1133019dcd116f586be2801e5e7bd453"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1133019dcd116f586be2801e5e7bd453">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accc32928a506709df1d5eafda29ec934" name="accc32928a506709df1d5eafda29ec934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accc32928a506709df1d5eafda29ec934">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f06fbff1f2bae9d4e70bb924311c643" name="a5f06fbff1f2bae9d4e70bb924311c643"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f06fbff1f2bae9d4e70bb924311c643">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a860eb6fd84c10410ed2f1ca71cd69830" name="a860eb6fd84c10410ed2f1ca71cd69830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a860eb6fd84c10410ed2f1ca71cd69830">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab574bf6202ad592da4a094219f6af553" name="ab574bf6202ad592da4a094219f6af553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab574bf6202ad592da4a094219f6af553">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a403a13bce045865544f51db7d4199fa2" name="a403a13bce045865544f51db7d4199fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403a13bce045865544f51db7d4199fa2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc3a1c3d445c85af9bc4b19868e49844" name="afc3a1c3d445c85af9bc4b19868e49844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc3a1c3d445c85af9bc4b19868e49844">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17c9d4545b0a0ed6541f425c0ce42162" name="a17c9d4545b0a0ed6541f425c0ce42162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c9d4545b0a0ed6541f425c0ce42162">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26d134e99bf151a886b2f34c7a10b722" name="a26d134e99bf151a886b2f34c7a10b722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26d134e99bf151a886b2f34c7a10b722">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba9a7a9cee58be06d4d9acfa8ab79c47" name="aba9a7a9cee58be06d4d9acfa8ab79c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9a7a9cee58be06d4d9acfa8ab79c47">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca2d185d19c6c54ae08f5ae27034a0a4" name="aca2d185d19c6c54ae08f5ae27034a0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca2d185d19c6c54ae08f5ae27034a0a4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc0907baa2461cc2867ebdb663990cb0" name="afc0907baa2461cc2867ebdb663990cb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc0907baa2461cc2867ebdb663990cb0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1fb518d46112cc38115e0226c7bf68e" name="aa1fb518d46112cc38115e0226c7bf68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1fb518d46112cc38115e0226c7bf68e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1400f671b01d73383fd96c221d80e3e4" name="a1400f671b01d73383fd96c221d80e3e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1400f671b01d73383fd96c221d80e3e4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a937f8fd075b8475aa5c1be84bec8e03b" name="a937f8fd075b8475aa5c1be84bec8e03b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a937f8fd075b8475aa5c1be84bec8e03b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aeef18acbb660a5f0fcbf3d58938e6f" name="a6aeef18acbb660a5f0fcbf3d58938e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aeef18acbb660a5f0fcbf3d58938e6f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2735c6093f44b287cce9917b28738ac8" name="a2735c6093f44b287cce9917b28738ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2735c6093f44b287cce9917b28738ac8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a33cb43826385df1d841291cb22935302" name="a33cb43826385df1d841291cb22935302"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cb43826385df1d841291cb22935302">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa71429c79499161593391545e3da9e3a" name="aa71429c79499161593391545e3da9e3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71429c79499161593391545e3da9e3a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8695e0d587ae943f2fdacfcdd09eaaf8" name="a8695e0d587ae943f2fdacfcdd09eaaf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8695e0d587ae943f2fdacfcdd09eaaf8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a479eb97bc8cb81ec43c24e53af0fa86a" name="a479eb97bc8cb81ec43c24e53af0fa86a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a479eb97bc8cb81ec43c24e53af0fa86a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5b6bfedeb38e1236c45e6782a0bcf98" name="ae5b6bfedeb38e1236c45e6782a0bcf98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b6bfedeb38e1236c45e6782a0bcf98">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1a4b9faf6e42ec6f441b4a91ccf3656" name="ad1a4b9faf6e42ec6f441b4a91ccf3656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1a4b9faf6e42ec6f441b4a91ccf3656">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf6fde8bf12c8e18974d3a0c7987b6b" name="acbf6fde8bf12c8e18974d3a0c7987b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf6fde8bf12c8e18974d3a0c7987b6b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab53814891197e64cb9f9ab21462cca3a" name="ab53814891197e64cb9f9ab21462cca3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab53814891197e64cb9f9ab21462cca3a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29dbe79c879219cc7b78a8cfa258ccba" name="a29dbe79c879219cc7b78a8cfa258ccba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29dbe79c879219cc7b78a8cfa258ccba">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ab84a02f2b6eba9d452e52d9a176330" name="a5ab84a02f2b6eba9d452e52d9a176330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ab84a02f2b6eba9d452e52d9a176330">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843e5fd237cf8bbfb5d6070e378e2089" name="a843e5fd237cf8bbfb5d6070e378e2089"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843e5fd237cf8bbfb5d6070e378e2089">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4de4d86e6adb78e28fc7a742f75ed5f9" name="a4de4d86e6adb78e28fc7a742f75ed5f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de4d86e6adb78e28fc7a742f75ed5f9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7253b80c6636fe9d776bd3418896ae98" name="a7253b80c6636fe9d776bd3418896ae98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7253b80c6636fe9d776bd3418896ae98">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af652ba6f0c38c33fc455841147f28e5f" name="af652ba6f0c38c33fc455841147f28e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af652ba6f0c38c33fc455841147f28e5f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70b73252222459825bba11bf64583396" name="a70b73252222459825bba11bf64583396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b73252222459825bba11bf64583396">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94bcc1fd78789b285eb446383b58a9d3" name="a94bcc1fd78789b285eb446383b58a9d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94bcc1fd78789b285eb446383b58a9d3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7390ae77e2f1e5314a9416734a365ade" name="a7390ae77e2f1e5314a9416734a365ade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7390ae77e2f1e5314a9416734a365ade">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd089a0aaacd4a9a63478bba50093961" name="abd089a0aaacd4a9a63478bba50093961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd089a0aaacd4a9a63478bba50093961">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac85bc0e8f5b3f3b0048730da2990ccfc" name="ac85bc0e8f5b3f3b0048730da2990ccfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85bc0e8f5b3f3b0048730da2990ccfc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a084797a7737576636abfd356bf3e3c08" name="a084797a7737576636abfd356bf3e3c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084797a7737576636abfd356bf3e3c08">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7042afe5a784af80e25d3f1dfc59d6c" name="af7042afe5a784af80e25d3f1dfc59d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7042afe5a784af80e25d3f1dfc59d6c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f07bd01a698ea6aa5d98747d64835bb" name="a7f07bd01a698ea6aa5d98747d64835bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f07bd01a698ea6aa5d98747d64835bb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba35cebae928f7fe703c5b60f2a4f6bc" name="aba35cebae928f7fe703c5b60f2a4f6bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba35cebae928f7fe703c5b60f2a4f6bc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b4e165c06aef2a5cf01cb1cd57b9d2d" name="a1b4e165c06aef2a5cf01cb1cd57b9d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4e165c06aef2a5cf01cb1cd57b9d2d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9980bf10fa1484661cd850bad3b8a870" name="a9980bf10fa1484661cd850bad3b8a870"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9980bf10fa1484661cd850bad3b8a870">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93c51e7b9e91ab2106f5eee4d23c53ff" name="a93c51e7b9e91ab2106f5eee4d23c53ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c51e7b9e91ab2106f5eee4d23c53ff">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab46a27f36994352f7527fff48655d7d2" name="ab46a27f36994352f7527fff48655d7d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46a27f36994352f7527fff48655d7d2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb4645ff2c1577ca68c79cc8128672d8" name="acb4645ff2c1577ca68c79cc8128672d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb4645ff2c1577ca68c79cc8128672d8">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="affe771d65d22391862cece6e2d49fcdc" name="affe771d65d22391862cece6e2d49fcdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe771d65d22391862cece6e2d49fcdc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b1f3352c10559d03f8308f0091c973f" name="a6b1f3352c10559d03f8308f0091c973f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b1f3352c10559d03f8308f0091c973f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3d1b58de479baf5fe999c47f6800ff4" name="ad3d1b58de479baf5fe999c47f6800ff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d1b58de479baf5fe999c47f6800ff4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa745cb471dfbbca7c78462ec5664496" name="afa745cb471dfbbca7c78462ec5664496"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa745cb471dfbbca7c78462ec5664496">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab760a0a156966feeb31afce20a312c59" name="ab760a0a156966feeb31afce20a312c59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab760a0a156966feeb31afce20a312c59">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa83b862b5c90f2c57d21cdf00e5057d3" name="aa83b862b5c90f2c57d21cdf00e5057d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa83b862b5c90f2c57d21cdf00e5057d3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f9698a803b460d9eb2410ed3f649adc" name="a8f9698a803b460d9eb2410ed3f649adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f9698a803b460d9eb2410ed3f649adc">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f4be166d021ae75fdc7f249608e45f1" name="a3f4be166d021ae75fdc7f249608e45f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4be166d021ae75fdc7f249608e45f1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c96254a01c7c19e6e0abc695daf40f9" name="a2c96254a01c7c19e6e0abc695daf40f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c96254a01c7c19e6e0abc695daf40f9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb513eed39773d9af36a2e4009d01644" name="adb513eed39773d9af36a2e4009d01644"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb513eed39773d9af36a2e4009d01644">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e0efa59d6d64251d0e3363cf85a1913" name="a2e0efa59d6d64251d0e3363cf85a1913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0efa59d6d64251d0e3363cf85a1913">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7013bac0a753b88cbaa286d091a7a456" name="a7013bac0a753b88cbaa286d091a7a456"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7013bac0a753b88cbaa286d091a7a456">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad59386616582bb7db67e8a88e593c9cb" name="ad59386616582bb7db67e8a88e593c9cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59386616582bb7db67e8a88e593c9cb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8949c2269f4f98b05e39ed2cd4b9d67" name="ae8949c2269f4f98b05e39ed2cd4b9d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8949c2269f4f98b05e39ed2cd4b9d67">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22ef63c76e39116cc4048561142f8234" name="a22ef63c76e39116cc4048561142f8234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ef63c76e39116cc4048561142f8234">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a942518d0935d15301c16efd2c9f82f87" name="a942518d0935d15301c16efd2c9f82f87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a942518d0935d15301c16efd2c9f82f87">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8ebf7cbc757e4f580d8baa007e4af52" name="ac8ebf7cbc757e4f580d8baa007e4af52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8ebf7cbc757e4f580d8baa007e4af52">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1756fc687f879202209a012132d4e33f" name="a1756fc687f879202209a012132d4e33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1756fc687f879202209a012132d4e33f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadc4890dd3416b5b898b2e9284a3514d" name="aadc4890dd3416b5b898b2e9284a3514d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc4890dd3416b5b898b2e9284a3514d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a910a6e8dceaecdf020265d7f043f71b4" name="a910a6e8dceaecdf020265d7f043f71b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910a6e8dceaecdf020265d7f043f71b4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fae04cbe3681d39d5adbeb0ee82fe9e" name="a4fae04cbe3681d39d5adbeb0ee82fe9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fae04cbe3681d39d5adbeb0ee82fe9e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbe9fcff064d6d66378b9b6ac1a75216" name="acbe9fcff064d6d66378b9b6ac1a75216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbe9fcff064d6d66378b9b6ac1a75216">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af27a165e5fd3d6015f40f19fb3cc3ea7" name="af27a165e5fd3d6015f40f19fb3cc3ea7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27a165e5fd3d6015f40f19fb3cc3ea7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8acbb097d4727e741cae3e7af7c3a16" name="ab8acbb097d4727e741cae3e7af7c3a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8acbb097d4727e741cae3e7af7c3a16">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18bc789a9ec6ca72497796f7ef840e85" name="a18bc789a9ec6ca72497796f7ef840e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18bc789a9ec6ca72497796f7ef840e85">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87600a08b04669c6aa1879ce8aece116" name="a87600a08b04669c6aa1879ce8aece116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87600a08b04669c6aa1879ce8aece116">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a983c9bf62c77d5c76c539470befc7b4a" name="a983c9bf62c77d5c76c539470befc7b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983c9bf62c77d5c76c539470befc7b4a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae61677ee4351d31c566c582fbf449923" name="ae61677ee4351d31c566c582fbf449923"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae61677ee4351d31c566c582fbf449923">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9038e456c579bd138531be5c4b5ac5f" name="ae9038e456c579bd138531be5c4b5ac5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9038e456c579bd138531be5c4b5ac5f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5841f96d50a45b1acd4af9ed39fe5c08" name="a5841f96d50a45b1acd4af9ed39fe5c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5841f96d50a45b1acd4af9ed39fe5c08">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecc2c3aafe2c8a7bb9d195c3db5a21c" name="a7ecc2c3aafe2c8a7bb9d195c3db5a21c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecc2c3aafe2c8a7bb9d195c3db5a21c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a65b5ec2de157c3f438bf3454391c5" name="a75a65b5ec2de157c3f438bf3454391c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a65b5ec2de157c3f438bf3454391c5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc9449bc0ad44d33e22d552f06613f70" name="afc9449bc0ad44d33e22d552f06613f70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc9449bc0ad44d33e22d552f06613f70">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4eeb3d02780989422010076ffdbb2c40" name="a4eeb3d02780989422010076ffdbb2c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4eeb3d02780989422010076ffdbb2c40">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb60409a0a7e73ffbcac91240e209002" name="afb60409a0a7e73ffbcac91240e209002"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb60409a0a7e73ffbcac91240e209002">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abafb568785349a196d614b124c53cc8b" name="abafb568785349a196d614b124c53cc8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abafb568785349a196d614b124c53cc8b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a499dfe5377947e063e7296ec0344877a" name="a499dfe5377947e063e7296ec0344877a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a499dfe5377947e063e7296ec0344877a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a370c50840c623f510d73a72183b2df69" name="a370c50840c623f510d73a72183b2df69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a370c50840c623f510d73a72183b2df69">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d08e47afb69d0a9e44d33b89136b6e3" name="a9d08e47afb69d0a9e44d33b89136b6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d08e47afb69d0a9e44d33b89136b6e3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2aac8b3bc1c2c76d413a5d3dea1b7c5e" name="a2aac8b3bc1c2c76d413a5d3dea1b7c5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2aac8b3bc1c2c76d413a5d3dea1b7c5e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48d895b4df7b523a1818013350603504" name="a48d895b4df7b523a1818013350603504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d895b4df7b523a1818013350603504">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec54400d2206139b9ad0951cf83e08d" name="a3ec54400d2206139b9ad0951cf83e08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec54400d2206139b9ad0951cf83e08d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f5bb9031d19665932150922a068cc25" name="a6f5bb9031d19665932150922a068cc25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f5bb9031d19665932150922a068cc25">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a379e586b81f1bfdc49fbd8ac0f673e26" name="a379e586b81f1bfdc49fbd8ac0f673e26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a379e586b81f1bfdc49fbd8ac0f673e26">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64fc556005e5bda20185d47fa776fe28" name="a64fc556005e5bda20185d47fa776fe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64fc556005e5bda20185d47fa776fe28">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc2850654c8c075cf5ec580ff36f373f" name="acc2850654c8c075cf5ec580ff36f373f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc2850654c8c075cf5ec580ff36f373f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa79860ea814f40207086c8a5e11a408d" name="aa79860ea814f40207086c8a5e11a408d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa79860ea814f40207086c8a5e11a408d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5de67b03b0a7ab8d5b52e2682f4e3f2e" name="a5de67b03b0a7ab8d5b52e2682f4e3f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5de67b03b0a7ab8d5b52e2682f4e3f2e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34e2095431b4b0d1b89acd7623daa4a9" name="a34e2095431b4b0d1b89acd7623daa4a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e2095431b4b0d1b89acd7623daa4a9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a5fa1a7a2d2ff97525ae34148e86ce6" name="a7a5fa1a7a2d2ff97525ae34148e86ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a5fa1a7a2d2ff97525ae34148e86ce6">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0569ef93015b92b34f2108d39cd69e7" name="ae0569ef93015b92b34f2108d39cd69e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0569ef93015b92b34f2108d39cd69e7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2931d944f11d718e2b141a72c4b162ea" name="a2931d944f11d718e2b141a72c4b162ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2931d944f11d718e2b141a72c4b162ea">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4b9d7667e16343e684971deee71b194" name="ab4b9d7667e16343e684971deee71b194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4b9d7667e16343e684971deee71b194">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50930d3481812ddf69ab00fc44968ae2" name="a50930d3481812ddf69ab00fc44968ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50930d3481812ddf69ab00fc44968ae2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff1aff560be3e1a3f6b165aadaf81993" name="aff1aff560be3e1a3f6b165aadaf81993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff1aff560be3e1a3f6b165aadaf81993">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23dc59f94ec43dff3ed75772e9c43db4" name="a23dc59f94ec43dff3ed75772e9c43db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23dc59f94ec43dff3ed75772e9c43db4">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa5e4bda080b7c6a79919afbf82a98cf" name="afa5e4bda080b7c6a79919afbf82a98cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa5e4bda080b7c6a79919afbf82a98cf">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a236fdfb841c3dd7cfa4f848903af58a5" name="a236fdfb841c3dd7cfa4f848903af58a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a236fdfb841c3dd7cfa4f848903af58a5">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d79fbaf004bef44f7ba4362afa90b55" name="a1d79fbaf004bef44f7ba4362afa90b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d79fbaf004bef44f7ba4362afa90b55">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18a64d8382f418d638b2dcbf2359ed7e" name="a18a64d8382f418d638b2dcbf2359ed7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18a64d8382f418d638b2dcbf2359ed7e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ad180d60e70bccaa47e6545b94baf5a" name="a8ad180d60e70bccaa47e6545b94baf5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ad180d60e70bccaa47e6545b94baf5a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcc57cc5b6f79fcd0a40f3b6d9c756fa" name="adcc57cc5b6f79fcd0a40f3b6d9c756fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcc57cc5b6f79fcd0a40f3b6d9c756fa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3a8e49f86091497826b2b2f63e85a7e" name="ac3a8e49f86091497826b2b2f63e85a7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a8e49f86091497826b2b2f63e85a7e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91fdf89699cc98123eed093e8c516a1c" name="a91fdf89699cc98123eed093e8c516a1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91fdf89699cc98123eed093e8c516a1c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b01a1b439b6f9b6642e679e9f0db64c" name="a9b01a1b439b6f9b6642e679e9f0db64c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b01a1b439b6f9b6642e679e9f0db64c">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac8471d1df595d07012657933804c2e1b" name="ac8471d1df595d07012657933804c2e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8471d1df595d07012657933804c2e1b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a601ce08c8fe8efbfe2f7d6495a2b3aaa" name="a601ce08c8fe8efbfe2f7d6495a2b3aaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601ce08c8fe8efbfe2f7d6495a2b3aaa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f29dfd896634387267abfbed127f461" name="a8f29dfd896634387267abfbed127f461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f29dfd896634387267abfbed127f461">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000224)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4551045c9a4a75e88c75369f86ce19d3" name="a4551045c9a4a75e88c75369f86ce19d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4551045c9a4a75e88c75369f86ce19d3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6e30b366347957528249dc26bc3a48" name="aed6e30b366347957528249dc26bc3a48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6e30b366347957528249dc26bc3a48">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ca0671f34157d138967cc5f49e48248" name="a7ca0671f34157d138967cc5f49e48248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ca0671f34157d138967cc5f49e48248">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3de28151883ed44e264ce11613aeeea2" name="a3de28151883ed44e264ce11613aeeea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3de28151883ed44e264ce11613aeeea2">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acbf24f619fa237f84562a0a8d8cc467f" name="acbf24f619fa237f84562a0a8d8cc467f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf24f619fa237f84562a0a8d8cc467f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb19f2c4cdc77e7eb47751978cde2673" name="aeb19f2c4cdc77e7eb47751978cde2673"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb19f2c4cdc77e7eb47751978cde2673">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bb0d7a8b0b2b3f960371fa2ab07b396" name="a2bb0d7a8b0b2b3f960371fa2ab07b396"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb0d7a8b0b2b3f960371fa2ab07b396">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3358d0bb6cd76f7f456e5a67512a385a" name="a3358d0bb6cd76f7f456e5a67512a385a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3358d0bb6cd76f7f456e5a67512a385a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80526adb64bab5b939c658ee227ac6c9" name="a80526adb64bab5b939c658ee227ac6c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80526adb64bab5b939c658ee227ac6c9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1298867a4040af1850d30834bd47c7b9" name="a1298867a4040af1850d30834bd47c7b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1298867a4040af1850d30834bd47c7b9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aababf8876467c9ecc9c28dfc49ef7ee0" name="aababf8876467c9ecc9c28dfc49ef7ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aababf8876467c9ecc9c28dfc49ef7ee0">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69e3f7604ba27351cb5d2e792108811a" name="a69e3f7604ba27351cb5d2e792108811a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e3f7604ba27351cb5d2e792108811a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3556539d686643ee0a72b6ab37cd88d3" name="a3556539d686643ee0a72b6ab37cd88d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3556539d686643ee0a72b6ab37cd88d3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0237ddd018e2a3dc9a2513ee4a4219b" name="ac0237ddd018e2a3dc9a2513ee4a4219b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0237ddd018e2a3dc9a2513ee4a4219b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5562c2f30cd98450f0babb7989618ed" name="aa5562c2f30cd98450f0babb7989618ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5562c2f30cd98450f0babb7989618ed">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3af02bf25beeb28d9bbaf9b26aef37c9" name="a3af02bf25beeb28d9bbaf9b26aef37c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af02bf25beeb28d9bbaf9b26aef37c9">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32cb94e87d0d6d4001bd363fb5c89f86" name="a32cb94e87d0d6d4001bd363fb5c89f86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32cb94e87d0d6d4001bd363fb5c89f86">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38f59011a2925c88b400f667b77abd20" name="a38f59011a2925c88b400f667b77abd20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38f59011a2925c88b400f667b77abd20">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab494a629257b18803613b5fdf45acbac" name="ab494a629257b18803613b5fdf45acbac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab494a629257b18803613b5fdf45acbac">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab0949aaf40508abc7a6df8bfca4d4047" name="ab0949aaf40508abc7a6df8bfca4d4047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0949aaf40508abc7a6df8bfca4d4047">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a714f3ef366bfa8750607aaf9e1d44a0e" name="a714f3ef366bfa8750607aaf9e1d44a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a714f3ef366bfa8750607aaf9e1d44a0e">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0bbf859901370055ad7ad4befb529c58" name="a0bbf859901370055ad7ad4befb529c58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bbf859901370055ad7ad4befb529c58">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bdbc158aa89975629d8de5ce8041141" name="a6bdbc158aa89975629d8de5ce8041141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bdbc158aa89975629d8de5ce8041141">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71f238a7abbd5f6e1209eb5aab912cb7" name="a71f238a7abbd5f6e1209eb5aab912cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71f238a7abbd5f6e1209eb5aab912cb7">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a146121a51a11b5d09981f627da534e6b" name="a146121a51a11b5d09981f627da534e6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146121a51a11b5d09981f627da534e6b">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48f9eefa545c8ae5d3a004298f359cb1" name="a48f9eefa545c8ae5d3a004298f359cb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f9eefa545c8ae5d3a004298f359cb1">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a02f53f83cf40c7df5547948656eb6ac3" name="a02f53f83cf40c7df5547948656eb6ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02f53f83cf40c7df5547948656eb6ac3">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a427de8f8561dbf092dcf73cdc37f5e40" name="a427de8f8561dbf092dcf73cdc37f5e40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a427de8f8561dbf092dcf73cdc37f5e40">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6238b68c6e24e3a1b7ba3cbcaf3ea7cf" name="a6238b68c6e24e3a1b7ba3cbcaf3ea7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6238b68c6e24e3a1b7ba3cbcaf3ea7cf">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae53807df25ef06959976879e1f33332a" name="ae53807df25ef06959976879e1f33332a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae53807df25ef06959976879e1f33332a">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad61de51a77438b686a83bbe025bed093" name="ad61de51a77438b686a83bbe025bed093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad61de51a77438b686a83bbe025bed093">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a154e88469073eef6a3e2b302d9e5ce01" name="a154e88469073eef6a3e2b302d9e5ce01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a154e88469073eef6a3e2b302d9e5ce01">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76e563151adbe65aa81ad4ccebfb9e71" name="a76e563151adbe65aa81ad4ccebfb9e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76e563151adbe65aa81ad4ccebfb9e71">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abce2d37f769479120e908734ffcbb986" name="abce2d37f769479120e908734ffcbb986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce2d37f769479120e908734ffcbb986">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca81ff19b072c25154df74563736a4cb" name="aca81ff19b072c25154df74563736a4cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca81ff19b072c25154df74563736a4cb">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3307fb8ba32bf300d24da9b3f34edbaa" name="a3307fb8ba32bf300d24da9b3f34edbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3307fb8ba32bf300d24da9b3f34edbaa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab29baf5ef2e49c3869ab359c04552be" name="aab29baf5ef2e49c3869ab359c04552be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab29baf5ef2e49c3869ab359c04552be">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5b8fcce717c0990aabe6d04dca0f463" name="af5b8fcce717c0990aabe6d04dca0f463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b8fcce717c0990aabe6d04dca0f463">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed19c2f093932876dbb17dbaa57ad6f" name="a4ed19c2f093932876dbb17dbaa57ad6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed19c2f093932876dbb17dbaa57ad6f">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b023013696b6372805318cc9205385d" name="a3b023013696b6372805318cc9205385d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b023013696b6372805318cc9205385d">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86ad9c677cd98adb530974c9c9fb5eaa" name="a86ad9c677cd98adb530974c9c9fb5eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86ad9c677cd98adb530974c9c9fb5eaa">&#9670;&#160;</a></span>IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC0_INTS_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa716b2eb348e0beaab611987f28034ad" name="aa716b2eb348e0beaab611987f28034ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa716b2eb348e0beaab611987f28034ad">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9fb5380cd110768e8373845dfa3dd77" name="af9fb5380cd110768e8373845dfa3dd77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fb5380cd110768e8373845dfa3dd77">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad26f3d08e34ee27871f21649a4cfa724" name="ad26f3d08e34ee27871f21649a4cfa724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad26f3d08e34ee27871f21649a4cfa724">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a284041a51d8542770787cd25566729fc" name="a284041a51d8542770787cd25566729fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284041a51d8542770787cd25566729fc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66bba367a574c26af61320b4fed9d40c" name="a66bba367a574c26af61320b4fed9d40c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66bba367a574c26af61320b4fed9d40c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe28ce5c5ac6c2864f082e9e7533db6f" name="afe28ce5c5ac6c2864f082e9e7533db6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe28ce5c5ac6c2864f082e9e7533db6f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad33fae21a10738dca012813e9c9ba739" name="ad33fae21a10738dca012813e9c9ba739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33fae21a10738dca012813e9c9ba739">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a343d97e77d0666968ca82db4ae957631" name="a343d97e77d0666968ca82db4ae957631"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343d97e77d0666968ca82db4ae957631">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9feeac87b7d842debb0c2bcafefd2d0b" name="a9feeac87b7d842debb0c2bcafefd2d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9feeac87b7d842debb0c2bcafefd2d0b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dac56fcfc4aeab5f24052de83316cda" name="a2dac56fcfc4aeab5f24052de83316cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dac56fcfc4aeab5f24052de83316cda">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69c68a44c91618ff104969cf34111e8d" name="a69c68a44c91618ff104969cf34111e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c68a44c91618ff104969cf34111e8d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa96c4f1f72c3241349e121bcd7be7d48" name="aa96c4f1f72c3241349e121bcd7be7d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa96c4f1f72c3241349e121bcd7be7d48">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a851ecabb7210db76db6f7b8d51e438e9" name="a851ecabb7210db76db6f7b8d51e438e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a851ecabb7210db76db6f7b8d51e438e9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9994c77b9b8bfd93d049679654380c14" name="a9994c77b9b8bfd93d049679654380c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9994c77b9b8bfd93d049679654380c14">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a66f23276e3ebf1a36195df0dfb8a2663" name="a66f23276e3ebf1a36195df0dfb8a2663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66f23276e3ebf1a36195df0dfb8a2663">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae93cdf91ce17ea8589628fb87654de11" name="ae93cdf91ce17ea8589628fb87654de11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93cdf91ce17ea8589628fb87654de11">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9b169abf6322b33c2bb15704325dc2cb" name="a9b169abf6322b33c2bb15704325dc2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b169abf6322b33c2bb15704325dc2cb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa82de9cf4e47b913e3b3f4efaab76d12" name="aa82de9cf4e47b913e3b3f4efaab76d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82de9cf4e47b913e3b3f4efaab76d12">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04d6bffea27eb889421511c7b3586859" name="a04d6bffea27eb889421511c7b3586859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d6bffea27eb889421511c7b3586859">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acef78b643f497d7e50c40a0399106036" name="acef78b643f497d7e50c40a0399106036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef78b643f497d7e50c40a0399106036">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a61db2a61d3f922e98dd93a2f803ae007" name="a61db2a61d3f922e98dd93a2f803ae007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61db2a61d3f922e98dd93a2f803ae007">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18fdfc9cdd64886773d8632fb31a046f" name="a18fdfc9cdd64886773d8632fb31a046f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18fdfc9cdd64886773d8632fb31a046f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a730be7c67f933b93b7bc97998f410ca6" name="a730be7c67f933b93b7bc97998f410ca6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730be7c67f933b93b7bc97998f410ca6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a601d09b097c934090e5eb7be678f0cf3" name="a601d09b097c934090e5eb7be678f0cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a601d09b097c934090e5eb7be678f0cf3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af6766b48033ab7fad1fa7912df44fbdd" name="af6766b48033ab7fad1fa7912df44fbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6766b48033ab7fad1fa7912df44fbdd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8cda74faed55d9f5ee0c30fdcd4c4551" name="a8cda74faed55d9f5ee0c30fdcd4c4551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cda74faed55d9f5ee0c30fdcd4c4551">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6a905e87b7d8d300a5b7307f65e584f" name="ab6a905e87b7d8d300a5b7307f65e584f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6a905e87b7d8d300a5b7307f65e584f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa2f25052ed704c600f5715c7cac7499d" name="aa2f25052ed704c600f5715c7cac7499d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2f25052ed704c600f5715c7cac7499d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae79c5f0101ae3e82087d1c62d3a26ed5" name="ae79c5f0101ae3e82087d1c62d3a26ed5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae79c5f0101ae3e82087d1c62d3a26ed5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ee635ce203512b5a795e5db2fee5c93" name="a9ee635ce203512b5a795e5db2fee5c93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ee635ce203512b5a795e5db2fee5c93">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac34a47bcc9bf44bdb15c29d174b0434c" name="ac34a47bcc9bf44bdb15c29d174b0434c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac34a47bcc9bf44bdb15c29d174b0434c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accce63265ae7ee33ba600b9088726d35" name="accce63265ae7ee33ba600b9088726d35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accce63265ae7ee33ba600b9088726d35">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea99bf5e4a8fb98313c51b9cfa4e6415" name="aea99bf5e4a8fb98313c51b9cfa4e6415"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea99bf5e4a8fb98313c51b9cfa4e6415">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bad9f149eb065d9a6a65f5a80ecbe3f" name="a5bad9f149eb065d9a6a65f5a80ecbe3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bad9f149eb065d9a6a65f5a80ecbe3f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a018a29327f8f05758ea1a0e0678e14a4" name="a018a29327f8f05758ea1a0e0678e14a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018a29327f8f05758ea1a0e0678e14a4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1f55c0251b8d1259108d4552c58eb19" name="ab1f55c0251b8d1259108d4552c58eb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1f55c0251b8d1259108d4552c58eb19">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd2db44cebc46d1197cb280ea3bd77c2" name="abd2db44cebc46d1197cb280ea3bd77c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd2db44cebc46d1197cb280ea3bd77c2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b8811948aa73bcdabb3c26b8bfd1fec" name="a6b8811948aa73bcdabb3c26b8bfd1fec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b8811948aa73bcdabb3c26b8bfd1fec">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384dd70a65f2ac0e4c4c0881ae707038" name="a384dd70a65f2ac0e4c4c0881ae707038"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384dd70a65f2ac0e4c4c0881ae707038">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0634215132b6755ddbbe2b95b0cce928" name="a0634215132b6755ddbbe2b95b0cce928"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0634215132b6755ddbbe2b95b0cce928">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cc80eefbc0728899beec15a6a449bae" name="a6cc80eefbc0728899beec15a6a449bae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc80eefbc0728899beec15a6a449bae">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefc269cfeae049503dd7b31e658b8fe2" name="aefc269cfeae049503dd7b31e658b8fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc269cfeae049503dd7b31e658b8fe2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefe7900e11748ef8e93ee4cd6dc71f44" name="aefe7900e11748ef8e93ee4cd6dc71f44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe7900e11748ef8e93ee4cd6dc71f44">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40f90325fe77c0ff72970bfa1244147a" name="a40f90325fe77c0ff72970bfa1244147a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f90325fe77c0ff72970bfa1244147a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb3b01bba8edef268c36ab8e31073dc4" name="aeb3b01bba8edef268c36ab8e31073dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb3b01bba8edef268c36ab8e31073dc4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abda30354ccf6ce0061e0630ebc6fb503" name="abda30354ccf6ce0061e0630ebc6fb503"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abda30354ccf6ce0061e0630ebc6fb503">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1be548a176a88de65fec13f25af5ef25" name="a1be548a176a88de65fec13f25af5ef25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1be548a176a88de65fec13f25af5ef25">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff5d448449152dc1508f7eb218e0f724" name="aff5d448449152dc1508f7eb218e0f724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff5d448449152dc1508f7eb218e0f724">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4e81e7304bb9f9cb2edb44cbeb0f52" name="adf4e81e7304bb9f9cb2edb44cbeb0f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4e81e7304bb9f9cb2edb44cbeb0f52">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2e8c107512302b09dead7119e958275" name="ad2e8c107512302b09dead7119e958275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e8c107512302b09dead7119e958275">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa191814d29b7a1db6483fdeb999ca47a" name="aa191814d29b7a1db6483fdeb999ca47a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa191814d29b7a1db6483fdeb999ca47a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa35b6d671c5fa3159abc170ce9afc353" name="aa35b6d671c5fa3159abc170ce9afc353"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa35b6d671c5fa3159abc170ce9afc353">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aef5f3a18526a159d762a8261da079262" name="aef5f3a18526a159d762a8261da079262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef5f3a18526a159d762a8261da079262">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae23df7842374fa9a7f828cab14b629e" name="aae23df7842374fa9a7f828cab14b629e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae23df7842374fa9a7f828cab14b629e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d94e119edaa46050b7e91f87f5bd148" name="a0d94e119edaa46050b7e91f87f5bd148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d94e119edaa46050b7e91f87f5bd148">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9ad62bab15a093a16f56d884751cc81" name="af9ad62bab15a093a16f56d884751cc81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ad62bab15a093a16f56d884751cc81">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae6c474fabda8674e60da744969d2b2a" name="aae6c474fabda8674e60da744969d2b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6c474fabda8674e60da744969d2b2a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c0a4e27abed717053643f6b39d1712c" name="a0c0a4e27abed717053643f6b39d1712c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c0a4e27abed717053643f6b39d1712c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1f880e964c3ff267a9fd486fbd1bbb2" name="aa1f880e964c3ff267a9fd486fbd1bbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1f880e964c3ff267a9fd486fbd1bbb2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a7f22a7567f987d2c9060b96c36bb12" name="a2a7f22a7567f987d2c9060b96c36bb12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a7f22a7567f987d2c9060b96c36bb12">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8442cd5d9b149e2cd3eb2e093aa00ca2" name="a8442cd5d9b149e2cd3eb2e093aa00ca2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8442cd5d9b149e2cd3eb2e093aa00ca2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a73e427cedc3c590d0f4daad0296c5d" name="a4a73e427cedc3c590d0f4daad0296c5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a73e427cedc3c590d0f4daad0296c5d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9511819dcfd5a3cb0fdbf8cd0399b24b" name="a9511819dcfd5a3cb0fdbf8cd0399b24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9511819dcfd5a3cb0fdbf8cd0399b24b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5a43403877eebbfa5110a6613d85d55" name="aa5a43403877eebbfa5110a6613d85d55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5a43403877eebbfa5110a6613d85d55">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f2780293645ead288dec152ca0be688" name="a6f2780293645ead288dec152ca0be688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2780293645ead288dec152ca0be688">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5902bc97e8cbc0cffa5c97dcee9d74f5" name="a5902bc97e8cbc0cffa5c97dcee9d74f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5902bc97e8cbc0cffa5c97dcee9d74f5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab71462d770ed31f10d9a4eee66c27cd3" name="ab71462d770ed31f10d9a4eee66c27cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab71462d770ed31f10d9a4eee66c27cd3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9d3562eb2da5c256952ec72673b4e8f" name="aa9d3562eb2da5c256952ec72673b4e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9d3562eb2da5c256952ec72673b4e8f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8da98272920f12aa8f546b830c58582a" name="a8da98272920f12aa8f546b830c58582a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8da98272920f12aa8f546b830c58582a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea6de0a92199c9924b9f6f841beb4469" name="aea6de0a92199c9924b9f6f841beb4469"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6de0a92199c9924b9f6f841beb4469">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a271f3dcb01849dd2dd70d7c3754eb27d" name="a271f3dcb01849dd2dd70d7c3754eb27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a271f3dcb01849dd2dd70d7c3754eb27d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af844146dc873a635b3c3f02ee1361f61" name="af844146dc873a635b3c3f02ee1361f61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af844146dc873a635b3c3f02ee1361f61">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e9ff71a6e76c2e6ea24f2f55b5300af" name="a5e9ff71a6e76c2e6ea24f2f55b5300af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e9ff71a6e76c2e6ea24f2f55b5300af">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d2035e158e7aad38ab050a68508d15d" name="a5d2035e158e7aad38ab050a68508d15d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d2035e158e7aad38ab050a68508d15d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5f7806cf78c1160da4b6e2457cd0d0c" name="ad5f7806cf78c1160da4b6e2457cd0d0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f7806cf78c1160da4b6e2457cd0d0c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa586f4601287760bc9cbcde104f24eca" name="aa586f4601287760bc9cbcde104f24eca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa586f4601287760bc9cbcde104f24eca">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b6d911911d2021c10cb2ba9c258c6a6" name="a2b6d911911d2021c10cb2ba9c258c6a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b6d911911d2021c10cb2ba9c258c6a6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c59af49ee4fc594dd03680a09d5853" name="a67c59af49ee4fc594dd03680a09d5853"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c59af49ee4fc594dd03680a09d5853">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0831a6815feae5a5f147cf4b7f26ae55" name="a0831a6815feae5a5f147cf4b7f26ae55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0831a6815feae5a5f147cf4b7f26ae55">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59a3cc879236779c202cdca55cdcf56c" name="a59a3cc879236779c202cdca55cdcf56c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59a3cc879236779c202cdca55cdcf56c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99c54ce561fb0ca4ef6113eca05a5aaf" name="a99c54ce561fb0ca4ef6113eca05a5aaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99c54ce561fb0ca4ef6113eca05a5aaf">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a586414b6fb3cdf445d801bb72c5bb322" name="a586414b6fb3cdf445d801bb72c5bb322"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a586414b6fb3cdf445d801bb72c5bb322">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a8d945cae19a579039d9477d62d6bb" name="a26a8d945cae19a579039d9477d62d6bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a8d945cae19a579039d9477d62d6bb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1de4910dfb56d17c6db613ad90ea4d4" name="aa1de4910dfb56d17c6db613ad90ea4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1de4910dfb56d17c6db613ad90ea4d4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a72a7ae4e339ff34228c72dd070a581b2" name="a72a7ae4e339ff34228c72dd070a581b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a7ae4e339ff34228c72dd070a581b2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbf16617abb7c2086464f2d05bf84afe" name="abbf16617abb7c2086464f2d05bf84afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf16617abb7c2086464f2d05bf84afe">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6758f5aedaf47fc833aa4a011c17b51b" name="a6758f5aedaf47fc833aa4a011c17b51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6758f5aedaf47fc833aa4a011c17b51b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a395f6c3a0fa6dfdb1b26c5af97333479" name="a395f6c3a0fa6dfdb1b26c5af97333479"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a395f6c3a0fa6dfdb1b26c5af97333479">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a54d6e136bf95538b2e1adb56a0ed1f9f" name="a54d6e136bf95538b2e1adb56a0ed1f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d6e136bf95538b2e1adb56a0ed1f9f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbb7ef2e80e3f19443c16820f4f34b99" name="abbb7ef2e80e3f19443c16820f4f34b99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbb7ef2e80e3f19443c16820f4f34b99">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacf7228d80bd688da4ddf5d379dc1147" name="aacf7228d80bd688da4ddf5d379dc1147"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf7228d80bd688da4ddf5d379dc1147">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5d90a1acd5bd78e00d42c1c240022e28" name="a5d90a1acd5bd78e00d42c1c240022e28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d90a1acd5bd78e00d42c1c240022e28">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58ec00f29624e578ddbd3d38902f9663" name="a58ec00f29624e578ddbd3d38902f9663"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ec00f29624e578ddbd3d38902f9663">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09773883b26bc4487d1ab5527661d805" name="a09773883b26bc4487d1ab5527661d805"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09773883b26bc4487d1ab5527661d805">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd455666c6983686da72083bab4b38a1" name="afd455666c6983686da72083bab4b38a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd455666c6983686da72083bab4b38a1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff607e914d7f12217d6864154365ad48" name="aff607e914d7f12217d6864154365ad48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff607e914d7f12217d6864154365ad48">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa04d985f149e113c5487625f8dd116e2" name="aa04d985f149e113c5487625f8dd116e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa04d985f149e113c5487625f8dd116e2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a139b8098629ce4f6366ce07a449a4d68" name="a139b8098629ce4f6366ce07a449a4d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139b8098629ce4f6366ce07a449a4d68">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaddfcf277296032a115666438a0f7600" name="aaddfcf277296032a115666438a0f7600"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaddfcf277296032a115666438a0f7600">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e0775cd93aba6bdf1e36a1c583b071" name="a08e0775cd93aba6bdf1e36a1c583b071"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e0775cd93aba6bdf1e36a1c583b071">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1248d4f1f2ed2c25f3527a89036aac1c" name="a1248d4f1f2ed2c25f3527a89036aac1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1248d4f1f2ed2c25f3527a89036aac1c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a08e63cf260d063884bf29bb3dd64f4c0" name="a08e63cf260d063884bf29bb3dd64f4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e63cf260d063884bf29bb3dd64f4c0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cddf8c0f5ff617abcff81198a70f09e" name="a9cddf8c0f5ff617abcff81198a70f09e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cddf8c0f5ff617abcff81198a70f09e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d1e5e9b6d1c35060c19c82e9355a04" name="ad1d1e5e9b6d1c35060c19c82e9355a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d1e5e9b6d1c35060c19c82e9355a04">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a572b156933cf518b005746092fd1b23b" name="a572b156933cf518b005746092fd1b23b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572b156933cf518b005746092fd1b23b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a30fac187f4b1ddfeea071210e53de1" name="a6a30fac187f4b1ddfeea071210e53de1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a30fac187f4b1ddfeea071210e53de1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80d67d045a7b906febb9a8cccd2ac306" name="a80d67d045a7b906febb9a8cccd2ac306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d67d045a7b906febb9a8cccd2ac306">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ca2f58f5389a7ad20d9aa5abd73c3ad" name="a3ca2f58f5389a7ad20d9aa5abd73c3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca2f58f5389a7ad20d9aa5abd73c3ad">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a025dc45e4a5546d6978eabff266c12b1" name="a025dc45e4a5546d6978eabff266c12b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a025dc45e4a5546d6978eabff266c12b1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a157d5099b895f29470eff4316206fc32" name="a157d5099b895f29470eff4316206fc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a157d5099b895f29470eff4316206fc32">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3110fc4edf1005c761c3b081040d26d7" name="a3110fc4edf1005c761c3b081040d26d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3110fc4edf1005c761c3b081040d26d7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94d79e62a783fec8708f22083ddcca81" name="a94d79e62a783fec8708f22083ddcca81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d79e62a783fec8708f22083ddcca81">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace9d10a1069fd95ee90a791d2d5b737b" name="ace9d10a1069fd95ee90a791d2d5b737b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace9d10a1069fd95ee90a791d2d5b737b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa061b28911ba05f3edc749a7ac27e0a8" name="aa061b28911ba05f3edc749a7ac27e0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa061b28911ba05f3edc749a7ac27e0a8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5274a3a985adb3bb82e268e9aabe40f" name="ad5274a3a985adb3bb82e268e9aabe40f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5274a3a985adb3bb82e268e9aabe40f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b66567f552d46ee488183fe1863a5e7" name="a0b66567f552d46ee488183fe1863a5e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b66567f552d46ee488183fe1863a5e7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb3dd76fcd859c6b44f33119b400c125" name="adb3dd76fcd859c6b44f33119b400c125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb3dd76fcd859c6b44f33119b400c125">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af60d44a175884880bbcc0e94d3031bc9" name="af60d44a175884880bbcc0e94d3031bc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af60d44a175884880bbcc0e94d3031bc9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac17c836a633d647fe5b613c8d653c5b4" name="ac17c836a633d647fe5b613c8d653c5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac17c836a633d647fe5b613c8d653c5b4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ece4b459b63e8dcd250e91b161e5070" name="a4ece4b459b63e8dcd250e91b161e5070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ece4b459b63e8dcd250e91b161e5070">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0c5563f05bdf11d2731be8d1935af93" name="aa0c5563f05bdf11d2731be8d1935af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0c5563f05bdf11d2731be8d1935af93">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97893123edb84bb7496b9c76d53f8bb1" name="a97893123edb84bb7496b9c76d53f8bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97893123edb84bb7496b9c76d53f8bb1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000228)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a297acb2e5821681e40a326234326a523" name="a297acb2e5821681e40a326234326a523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297acb2e5821681e40a326234326a523">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abdc8727f278e064e34d4650b6278abea" name="abdc8727f278e064e34d4650b6278abea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdc8727f278e064e34d4650b6278abea">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4635c9c15253fd4f3c3ed2993f730535" name="a4635c9c15253fd4f3c3ed2993f730535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4635c9c15253fd4f3c3ed2993f730535">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3822fc7340dc6f981d3ed9d52a8d7266" name="a3822fc7340dc6f981d3ed9d52a8d7266"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3822fc7340dc6f981d3ed9d52a8d7266">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9c5f512be5f3649c531bb26b02b999f" name="aa9c5f512be5f3649c531bb26b02b999f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c5f512be5f3649c531bb26b02b999f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21afdf74ef6b8d05d0d02095fae635e5" name="a21afdf74ef6b8d05d0d02095fae635e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21afdf74ef6b8d05d0d02095fae635e5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5eb663737036d6c2ce9c5c07b1e57e2e" name="a5eb663737036d6c2ce9c5c07b1e57e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5eb663737036d6c2ce9c5c07b1e57e2e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25ab508dccbf2805596664bafd35b457" name="a25ab508dccbf2805596664bafd35b457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25ab508dccbf2805596664bafd35b457">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16963bb4db9ea91fe7e514b3d0e17676" name="a16963bb4db9ea91fe7e514b3d0e17676"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16963bb4db9ea91fe7e514b3d0e17676">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d3b7c0b94e2e9f88b107989b474931e" name="a2d3b7c0b94e2e9f88b107989b474931e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3b7c0b94e2e9f88b107989b474931e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0e97943c2a9b0575ed1b80f93cce44d" name="ac0e97943c2a9b0575ed1b80f93cce44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0e97943c2a9b0575ed1b80f93cce44d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d853d21c2e9672091a9fb7755b8307e" name="a1d853d21c2e9672091a9fb7755b8307e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d853d21c2e9672091a9fb7755b8307e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0d7a7657c8633f7fffb0f791e50d66d" name="ac0d7a7657c8633f7fffb0f791e50d66d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0d7a7657c8633f7fffb0f791e50d66d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47718b5ab84349c56f1da8933f975ceb" name="a47718b5ab84349c56f1da8933f975ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47718b5ab84349c56f1da8933f975ceb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a791c96e14130d21619065493b784b416" name="a791c96e14130d21619065493b784b416"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a791c96e14130d21619065493b784b416">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4ea36aee0b1ec06b2283384b7e8d03" name="a6b4ea36aee0b1ec06b2283384b7e8d03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4ea36aee0b1ec06b2283384b7e8d03">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fc8ef7aecf84f769584541c9ee4b2dd" name="a6fc8ef7aecf84f769584541c9ee4b2dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fc8ef7aecf84f769584541c9ee4b2dd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bfced93b5a54275ba811f422a687aa0" name="a5bfced93b5a54275ba811f422a687aa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bfced93b5a54275ba811f422a687aa0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a201a7cee343bb9dbdb70c812e6842ea2" name="a201a7cee343bb9dbdb70c812e6842ea2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a201a7cee343bb9dbdb70c812e6842ea2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a855bcb9f2d16c77f4386e45e2194b912" name="a855bcb9f2d16c77f4386e45e2194b912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855bcb9f2d16c77f4386e45e2194b912">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea4dc9c18d8a18859f16021d1c2c700c" name="aea4dc9c18d8a18859f16021d1c2c700c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea4dc9c18d8a18859f16021d1c2c700c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50c143fa55400f5f280b9f552d288b55" name="a50c143fa55400f5f280b9f552d288b55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50c143fa55400f5f280b9f552d288b55">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e3f2639be7e1db888a008fe6ef2d1b0" name="a5e3f2639be7e1db888a008fe6ef2d1b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3f2639be7e1db888a008fe6ef2d1b0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3afb3680f732d0c117b0e8c8383a7828" name="a3afb3680f732d0c117b0e8c8383a7828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afb3680f732d0c117b0e8c8383a7828">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9799f637b908a5a2627d5b5c566e9048" name="a9799f637b908a5a2627d5b5c566e9048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9799f637b908a5a2627d5b5c566e9048">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab066ff12e7f4fe4b73f76b25202a68eb" name="ab066ff12e7f4fe4b73f76b25202a68eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab066ff12e7f4fe4b73f76b25202a68eb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f95b35f50347879b3bd56331d6a468" name="a68f95b35f50347879b3bd56331d6a468"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f95b35f50347879b3bd56331d6a468">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60710b4496fd31ef3b650c773553314b" name="a60710b4496fd31ef3b650c773553314b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60710b4496fd31ef3b650c773553314b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee4d5a88736ea9c0dfbf5626d26f5f89" name="aee4d5a88736ea9c0dfbf5626d26f5f89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4d5a88736ea9c0dfbf5626d26f5f89">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80a8432531f6bde85b31498c7ee494df" name="a80a8432531f6bde85b31498c7ee494df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80a8432531f6bde85b31498c7ee494df">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a202fe32ad23ab0c7ae18ef71376484ba" name="a202fe32ad23ab0c7ae18ef71376484ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a202fe32ad23ab0c7ae18ef71376484ba">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae0051f878ccb8fc1d09232509779fcfa" name="ae0051f878ccb8fc1d09232509779fcfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0051f878ccb8fc1d09232509779fcfa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af924dac098af151fc3f849c7cf600ad7" name="af924dac098af151fc3f849c7cf600ad7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af924dac098af151fc3f849c7cf600ad7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3b100d45814d8b7885a662a886bdc6e" name="ac3b100d45814d8b7885a662a886bdc6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3b100d45814d8b7885a662a886bdc6e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a2c42db018e9a7cd4784bc9f8743897" name="a5a2c42db018e9a7cd4784bc9f8743897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a2c42db018e9a7cd4784bc9f8743897">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abbfc6673fad8b184df0722212b8af031" name="abbfc6673fad8b184df0722212b8af031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbfc6673fad8b184df0722212b8af031">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a073a298d2ae96798d936cd9219db09d2" name="a073a298d2ae96798d936cd9219db09d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a073a298d2ae96798d936cd9219db09d2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a000523eca830387266e9decbc782c70d" name="a000523eca830387266e9decbc782c70d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000523eca830387266e9decbc782c70d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa67490c6a783308567ef50e072561a58" name="aa67490c6a783308567ef50e072561a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa67490c6a783308567ef50e072561a58">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6267616c06a04370808bd8db75cca6cd" name="a6267616c06a04370808bd8db75cca6cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6267616c06a04370808bd8db75cca6cd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0628dbbc6a697a840197a53d8b051402" name="a0628dbbc6a697a840197a53d8b051402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0628dbbc6a697a840197a53d8b051402">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTE_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa47ca465446c88af1b8fe2a424948a3e" name="aa47ca465446c88af1b8fe2a424948a3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa47ca465446c88af1b8fe2a424948a3e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81b75ce7ce1a815b93b159c695a8f1b4" name="a81b75ce7ce1a815b93b159c695a8f1b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81b75ce7ce1a815b93b159c695a8f1b4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad642f360bc9d3c30b9e09a12996faaf7" name="ad642f360bc9d3c30b9e09a12996faaf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad642f360bc9d3c30b9e09a12996faaf7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46bb775d3896fbee0195597a26307d00" name="a46bb775d3896fbee0195597a26307d00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46bb775d3896fbee0195597a26307d00">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c8d8779e3ac305f8b184dce9771ab80" name="a9c8d8779e3ac305f8b184dce9771ab80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c8d8779e3ac305f8b184dce9771ab80">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58fbf3b7bfa4d37afd54b1ae5b2bde97" name="a58fbf3b7bfa4d37afd54b1ae5b2bde97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58fbf3b7bfa4d37afd54b1ae5b2bde97">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92f682305dd968de2bea9e5a99b6cc0a" name="a92f682305dd968de2bea9e5a99b6cc0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f682305dd968de2bea9e5a99b6cc0a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afae2ef1245443e5706ad8ff94cdf3db6" name="afae2ef1245443e5706ad8ff94cdf3db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae2ef1245443e5706ad8ff94cdf3db6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afee109f0832c5f807d9156fdf7d6bd22" name="afee109f0832c5f807d9156fdf7d6bd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afee109f0832c5f807d9156fdf7d6bd22">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af285cea981d1d59203f03e4325c5b812" name="af285cea981d1d59203f03e4325c5b812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af285cea981d1d59203f03e4325c5b812">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a565fdd40c96ad9e4dbdbf973c5c38165" name="a565fdd40c96ad9e4dbdbf973c5c38165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a565fdd40c96ad9e4dbdbf973c5c38165">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6fe62811ebcdcdc1a6c74d1ec420740f" name="a6fe62811ebcdcdc1a6c74d1ec420740f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe62811ebcdcdc1a6c74d1ec420740f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae117143f56792d5e5c597733b5abea1" name="aae117143f56792d5e5c597733b5abea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae117143f56792d5e5c597733b5abea1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9b17c4598371c28c784cdcb3af13f3f" name="ad9b17c4598371c28c784cdcb3af13f3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9b17c4598371c28c784cdcb3af13f3f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acb43d2cde2afb76ee4dcd17c72f3b62c" name="acb43d2cde2afb76ee4dcd17c72f3b62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb43d2cde2afb76ee4dcd17c72f3b62c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa88d2703f3b09896bc8bdd49c4b475c7" name="aa88d2703f3b09896bc8bdd49c4b475c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa88d2703f3b09896bc8bdd49c4b475c7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2df76cab7f53f688507231124d915240" name="a2df76cab7f53f688507231124d915240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2df76cab7f53f688507231124d915240">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaca68534f5b4ffe235515c75ca74f968" name="aaca68534f5b4ffe235515c75ca74f968"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaca68534f5b4ffe235515c75ca74f968">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb6b31eb3cacc00d39ec4dc6e86bc766" name="aeb6b31eb3cacc00d39ec4dc6e86bc766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb6b31eb3cacc00d39ec4dc6e86bc766">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa32a018eb523f33f2bb784e179222bdf" name="aa32a018eb523f33f2bb784e179222bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32a018eb523f33f2bb784e179222bdf">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6f4b76bc5f32f2cc5fc63f9d3c5cdde" name="aa6f4b76bc5f32f2cc5fc63f9d3c5cdde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6f4b76bc5f32f2cc5fc63f9d3c5cdde">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4660bb524ea970738cada91b28972ed" name="aa4660bb524ea970738cada91b28972ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4660bb524ea970738cada91b28972ed">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0193f0b10b87ff24f9b3684303d1ade4" name="a0193f0b10b87ff24f9b3684303d1ade4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0193f0b10b87ff24f9b3684303d1ade4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae33e9f910a91c28800181069fa594f3d" name="ae33e9f910a91c28800181069fa594f3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae33e9f910a91c28800181069fa594f3d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a674685787f5dc2f62cf7b4ca3320ce22" name="a674685787f5dc2f62cf7b4ca3320ce22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a674685787f5dc2f62cf7b4ca3320ce22">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6b426a2bb712c4faf3fe1611513a99a" name="aa6b426a2bb712c4faf3fe1611513a99a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6b426a2bb712c4faf3fe1611513a99a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89fe4eaa6d68968a52f4c576a002c8dd" name="a89fe4eaa6d68968a52f4c576a002c8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89fe4eaa6d68968a52f4c576a002c8dd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd505f3d98ed08d9b451ab953cf1f1af" name="afd505f3d98ed08d9b451ab953cf1f1af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd505f3d98ed08d9b451ab953cf1f1af">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb8c14f43e2c8526cb927a7f6d09b819" name="afb8c14f43e2c8526cb927a7f6d09b819"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb8c14f43e2c8526cb927a7f6d09b819">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29722bf21f54617ecb9b3f0d2be29336" name="a29722bf21f54617ecb9b3f0d2be29336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29722bf21f54617ecb9b3f0d2be29336">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6e766854cbe2b3febeacc4aa542d8be3" name="a6e766854cbe2b3febeacc4aa542d8be3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e766854cbe2b3febeacc4aa542d8be3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f0e0698aa0d34f9b53bf97c328e3691" name="a7f0e0698aa0d34f9b53bf97c328e3691"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0e0698aa0d34f9b53bf97c328e3691">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2b1bae616efff0cd822f683c2c8f6fa6" name="a2b1bae616efff0cd822f683c2c8f6fa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1bae616efff0cd822f683c2c8f6fa6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34d43859a6bee63928cbb172b0c22011" name="a34d43859a6bee63928cbb172b0c22011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d43859a6bee63928cbb172b0c22011">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a033296fdaf8146564b58d57b96520d2d" name="a033296fdaf8146564b58d57b96520d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a033296fdaf8146564b58d57b96520d2d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab72450ae2242ecb5f4ceb9940432fd0c" name="ab72450ae2242ecb5f4ceb9940432fd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72450ae2242ecb5f4ceb9940432fd0c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a900df2c2c017350a1f8a271df1714390" name="a900df2c2c017350a1f8a271df1714390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a900df2c2c017350a1f8a271df1714390">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9c38ee5e3374123341211ff4f5ff682" name="af9c38ee5e3374123341211ff4f5ff682"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c38ee5e3374123341211ff4f5ff682">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27649c7a90b8ba6b2d86d495176da519" name="a27649c7a90b8ba6b2d86d495176da519"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27649c7a90b8ba6b2d86d495176da519">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70f3e379a6a62138c6052e1eec4a4c22" name="a70f3e379a6a62138c6052e1eec4a4c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f3e379a6a62138c6052e1eec4a4c22">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bc2e745004fcdb385584ead9361ce81" name="a6bc2e745004fcdb385584ead9361ce81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bc2e745004fcdb385584ead9361ce81">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a52f736466c318d1619de32b5a6bb5f8d" name="a52f736466c318d1619de32b5a6bb5f8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52f736466c318d1619de32b5a6bb5f8d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ee681446699476179b7e11deab154aa" name="a3ee681446699476179b7e11deab154aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee681446699476179b7e11deab154aa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55baed706c8dafe97e1363d6fc19a009" name="a55baed706c8dafe97e1363d6fc19a009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55baed706c8dafe97e1363d6fc19a009">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d3ef4ce6d5b78821b48f41b6a8818e0" name="a9d3ef4ce6d5b78821b48f41b6a8818e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d3ef4ce6d5b78821b48f41b6a8818e0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6cb3ba0e2ad6add0d5c931c88e68af07" name="a6cb3ba0e2ad6add0d5c931c88e68af07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cb3ba0e2ad6add0d5c931c88e68af07">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01b674f4bada9a0f20620c412ceb413f" name="a01b674f4bada9a0f20620c412ceb413f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b674f4bada9a0f20620c412ceb413f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57e293a636b2b5d1e6f61d3520a3b485" name="a57e293a636b2b5d1e6f61d3520a3b485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57e293a636b2b5d1e6f61d3520a3b485">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb67ff47b1fee3cb99e3c1f290986f36" name="aeb67ff47b1fee3cb99e3c1f290986f36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb67ff47b1fee3cb99e3c1f290986f36">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8b93937956ce655f079133a8bd301ed8" name="a8b93937956ce655f079133a8bd301ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b93937956ce655f079133a8bd301ed8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefeb7daa89e103cd5f0dfff3c6c20491" name="aefeb7daa89e103cd5f0dfff3c6c20491"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefeb7daa89e103cd5f0dfff3c6c20491">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a595a2e2721cf3f59c74c610df8f3e6e3" name="a595a2e2721cf3f59c74c610df8f3e6e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595a2e2721cf3f59c74c610df8f3e6e3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7803587b14436e53a642d96de93bfb41" name="a7803587b14436e53a642d96de93bfb41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7803587b14436e53a642d96de93bfb41">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4619cf6eeb71c8859bce28c4888d0ed" name="ac4619cf6eeb71c8859bce28c4888d0ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4619cf6eeb71c8859bce28c4888d0ed">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe538588d63e0365739ee0a28799bd56" name="afe538588d63e0365739ee0a28799bd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe538588d63e0365739ee0a28799bd56">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a2b29fccf4b8caf6e784c35703e6345" name="a1a2b29fccf4b8caf6e784c35703e6345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a2b29fccf4b8caf6e784c35703e6345">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5371e9c30486690e0c8e997362e7e00f" name="a5371e9c30486690e0c8e997362e7e00f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5371e9c30486690e0c8e997362e7e00f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab87e38023ae30a2db08288e469035e3f" name="ab87e38023ae30a2db08288e469035e3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87e38023ae30a2db08288e469035e3f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f6f509df38f1e9cec6da7adfd2cd226" name="a7f6f509df38f1e9cec6da7adfd2cd226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6f509df38f1e9cec6da7adfd2cd226">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43c5d8a2582be526b1e652b78e23b938" name="a43c5d8a2582be526b1e652b78e23b938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c5d8a2582be526b1e652b78e23b938">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9e63391df95649b976e97a7627c742b" name="af9e63391df95649b976e97a7627c742b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9e63391df95649b976e97a7627c742b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39072bc17c5b06d3a45a161818f04a96" name="a39072bc17c5b06d3a45a161818f04a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39072bc17c5b06d3a45a161818f04a96">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad66b0ad66c74be7a9f6f23f33205ddfb" name="ad66b0ad66c74be7a9f6f23f33205ddfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66b0ad66c74be7a9f6f23f33205ddfb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed48fba5c0d264d234fcc10c3049a336" name="aed48fba5c0d264d234fcc10c3049a336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed48fba5c0d264d234fcc10c3049a336">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a639c8d7eb72128371801714de498f065" name="a639c8d7eb72128371801714de498f065"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a639c8d7eb72128371801714de498f065">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82aa2bb897fedff09ec69f8fb4664cdd" name="a82aa2bb897fedff09ec69f8fb4664cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82aa2bb897fedff09ec69f8fb4664cdd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d47172293e39355a37fb781b4248b82" name="a9d47172293e39355a37fb781b4248b82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d47172293e39355a37fb781b4248b82">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69d7738a1e5854248b335872ca11531e" name="a69d7738a1e5854248b335872ca11531e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69d7738a1e5854248b335872ca11531e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01060ff2e31d42ae613c3c082f4a88bb" name="a01060ff2e31d42ae613c3c082f4a88bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01060ff2e31d42ae613c3c082f4a88bb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12024a34af263b49a36c36bc5da835fa" name="a12024a34af263b49a36c36bc5da835fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12024a34af263b49a36c36bc5da835fa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac1859a954a4a142536d85666086b7878" name="ac1859a954a4a142536d85666086b7878"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1859a954a4a142536d85666086b7878">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8fa1c23cd405fce6474d037d50c671" name="a5c8fa1c23cd405fce6474d037d50c671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8fa1c23cd405fce6474d037d50c671">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0739d3cb11e438d42fe214e749158210" name="a0739d3cb11e438d42fe214e749158210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0739d3cb11e438d42fe214e749158210">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47ee2710783731f617c45d18de66d94a" name="a47ee2710783731f617c45d18de66d94a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ee2710783731f617c45d18de66d94a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1740ac78e036a0fe37453cd375ae1c40" name="a1740ac78e036a0fe37453cd375ae1c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1740ac78e036a0fe37453cd375ae1c40">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e4ab5b7c3ec53ad8e20a5b036a7ad8" name="a92e4ab5b7c3ec53ad8e20a5b036a7ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e4ab5b7c3ec53ad8e20a5b036a7ad8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acea6ed56b1c9b66c6cf584e4ceef0791" name="acea6ed56b1c9b66c6cf584e4ceef0791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea6ed56b1c9b66c6cf584e4ceef0791">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85f179f080def9527f9a491bffb7df96" name="a85f179f080def9527f9a491bffb7df96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f179f080def9527f9a491bffb7df96">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5196560be358b834ec592f62d6e42955" name="a5196560be358b834ec592f62d6e42955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5196560be358b834ec592f62d6e42955">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f142629cb7bd915b4b0a6859cc51a88" name="a5f142629cb7bd915b4b0a6859cc51a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f142629cb7bd915b4b0a6859cc51a88">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00db494884e1d3e2b5c17e11de4c1abc" name="a00db494884e1d3e2b5c17e11de4c1abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00db494884e1d3e2b5c17e11de4c1abc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16c897337e97e93236ec5580e72c0209" name="a16c897337e97e93236ec5580e72c0209"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16c897337e97e93236ec5580e72c0209">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4851ad78be3dfcc7955853cc829afd9" name="ae4851ad78be3dfcc7955853cc829afd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4851ad78be3dfcc7955853cc829afd9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af4da188d06ed7f7aababce25f1a81783" name="af4da188d06ed7f7aababce25f1a81783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4da188d06ed7f7aababce25f1a81783">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acda810c7ca00e4ec3ac3a6990a85da04" name="acda810c7ca00e4ec3ac3a6990a85da04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda810c7ca00e4ec3ac3a6990a85da04">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68bff87c21d4690b6ac9e4c7b93fc0b8" name="a68bff87c21d4690b6ac9e4c7b93fc0b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68bff87c21d4690b6ac9e4c7b93fc0b8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35e8ba59eb94f07a885b1332b8491a4a" name="a35e8ba59eb94f07a885b1332b8491a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35e8ba59eb94f07a885b1332b8491a4a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4103bd67ee87e39507059f2c065c613" name="ad4103bd67ee87e39507059f2c065c613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4103bd67ee87e39507059f2c065c613">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59e6c69bd16fae9b9646357e98a60a16" name="a59e6c69bd16fae9b9646357e98a60a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e6c69bd16fae9b9646357e98a60a16">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9dc3ec2a3908b9927f6a0efca39b4ac" name="aa9dc3ec2a3908b9927f6a0efca39b4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9dc3ec2a3908b9927f6a0efca39b4ac">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29f5edfa6a1c185105067c516d9961fb" name="a29f5edfa6a1c185105067c516d9961fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29f5edfa6a1c185105067c516d9961fb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f13c09df5d38dd4983a4f311f3b6596" name="a2f13c09df5d38dd4983a4f311f3b6596"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f13c09df5d38dd4983a4f311f3b6596">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648bd85e9358232f77fbcf640717f2f3" name="a648bd85e9358232f77fbcf640717f2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648bd85e9358232f77fbcf640717f2f3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1d5634673c975c381ae2e35aaf98609" name="ad1d5634673c975c381ae2e35aaf98609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d5634673c975c381ae2e35aaf98609">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a054ba4200c6bddba93fab99d9291f4c3" name="a054ba4200c6bddba93fab99d9291f4c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a054ba4200c6bddba93fab99d9291f4c3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a454f158da7256727867eb7c3d8c68a" name="a0a454f158da7256727867eb7c3d8c68a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a454f158da7256727867eb7c3d8c68a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19525407a8f39e1fe452e47350246974" name="a19525407a8f39e1fe452e47350246974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19525407a8f39e1fe452e47350246974">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa1142a4e87399a4bb66f0e884f31510d" name="aa1142a4e87399a4bb66f0e884f31510d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1142a4e87399a4bb66f0e884f31510d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40b7e68f42252981946abb8bc85a99c8" name="a40b7e68f42252981946abb8bc85a99c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b7e68f42252981946abb8bc85a99c8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab09f258539131456c32b64099391e489" name="ab09f258539131456c32b64099391e489"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab09f258539131456c32b64099391e489">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0d8bba9c20545e009dd7086a2a187bf" name="aa0d8bba9c20545e009dd7086a2a187bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d8bba9c20545e009dd7086a2a187bf">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6ce971945863c874257f208ca271e5d" name="ab6ce971945863c874257f208ca271e5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ce971945863c874257f208ca271e5d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3dc8989bfc59b329d7d4983749b3960b" name="a3dc8989bfc59b329d7d4983749b3960b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc8989bfc59b329d7d4983749b3960b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd06a1bd813b0145ae688ca660a05c67" name="abd06a1bd813b0145ae688ca660a05c67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd06a1bd813b0145ae688ca660a05c67">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8276a51faed04bc8c3d583253954ac4e" name="a8276a51faed04bc8c3d583253954ac4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8276a51faed04bc8c3d583253954ac4e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a57a123cec83eb6b437408d4e1eab41bc" name="a57a123cec83eb6b437408d4e1eab41bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a123cec83eb6b437408d4e1eab41bc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0b6e77855d115bfe2c89685addd8219" name="af0b6e77855d115bfe2c89685addd8219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0b6e77855d115bfe2c89685addd8219">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acf8fbbc2070e2436166a53dc83d5a5b9" name="acf8fbbc2070e2436166a53dc83d5a5b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf8fbbc2070e2436166a53dc83d5a5b9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a210142cf31720db7e3272b882221e5dc" name="a210142cf31720db7e3272b882221e5dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210142cf31720db7e3272b882221e5dc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11e3a97aca77c1d4f4792a8c34b81e6d" name="a11e3a97aca77c1d4f4792a8c34b81e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11e3a97aca77c1d4f4792a8c34b81e6d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfcd7639c653e1c96914f1e83fca627c" name="adfcd7639c653e1c96914f1e83fca627c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfcd7639c653e1c96914f1e83fca627c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd9e4e5bea296799a4b8096290370925" name="acd9e4e5bea296799a4b8096290370925"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd9e4e5bea296799a4b8096290370925">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e466c121a8d4d42cb5546ff3b135377" name="a0e466c121a8d4d42cb5546ff3b135377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e466c121a8d4d42cb5546ff3b135377">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3944e620d55eb88d3e99c3a9dea5b5cb" name="a3944e620d55eb88d3e99c3a9dea5b5cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3944e620d55eb88d3e99c3a9dea5b5cb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a389cd9c1c0291df7d5dd37bc177d2dbb" name="a389cd9c1c0291df7d5dd37bc177d2dbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a389cd9c1c0291df7d5dd37bc177d2dbb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a030e5ecf3442809e90480de61167eb7e" name="a030e5ecf3442809e90480de61167eb7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030e5ecf3442809e90480de61167eb7e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b107527d9668f97d48db1259d6527b4" name="a4b107527d9668f97d48db1259d6527b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b107527d9668f97d48db1259d6527b4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17b61e00a7c5f87818031882eeba4cfc" name="a17b61e00a7c5f87818031882eeba4cfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17b61e00a7c5f87818031882eeba4cfc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a414f7f23f5576f22e95fa16bcf284b57" name="a414f7f23f5576f22e95fa16bcf284b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a414f7f23f5576f22e95fa16bcf284b57">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e7f4cd5aad245b2594ff35ec3ec15cb" name="a8e7f4cd5aad245b2594ff35ec3ec15cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e7f4cd5aad245b2594ff35ec3ec15cb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0568927ab9a40d91713fb1a31e31af21" name="a0568927ab9a40d91713fb1a31e31af21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0568927ab9a40d91713fb1a31e31af21">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b8ff2c9242f67ed8376e10c08b45641" name="a1b8ff2c9242f67ed8376e10c08b45641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b8ff2c9242f67ed8376e10c08b45641">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000022c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93294541c14de7107048ed926e80f62c" name="a93294541c14de7107048ed926e80f62c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93294541c14de7107048ed926e80f62c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acaf20eebcf20a26ae5a47c62207453a6" name="acaf20eebcf20a26ae5a47c62207453a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf20eebcf20a26ae5a47c62207453a6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e75a91d8419241f0181bf1da55b4b5e" name="a8e75a91d8419241f0181bf1da55b4b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e75a91d8419241f0181bf1da55b4b5e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a650ddb8231b7a1e8f678ac87118a1e04" name="a650ddb8231b7a1e8f678ac87118a1e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a650ddb8231b7a1e8f678ac87118a1e04">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e08f786534081144bb869fb0b5ee01a" name="a7e08f786534081144bb869fb0b5ee01a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e08f786534081144bb869fb0b5ee01a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeec84bbf78dae9ba173a37c3e944162b" name="aeec84bbf78dae9ba173a37c3e944162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeec84bbf78dae9ba173a37c3e944162b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acd6a205dd6485ec529fb910cc472d0fd" name="acd6a205dd6485ec529fb910cc472d0fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd6a205dd6485ec529fb910cc472d0fd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ecfcc77e8d83d9f3dc94ed7e2074c41" name="a0ecfcc77e8d83d9f3dc94ed7e2074c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ecfcc77e8d83d9f3dc94ed7e2074c41">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41f8778ec29be0f1ed931ed67bc14591" name="a41f8778ec29be0f1ed931ed67bc14591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f8778ec29be0f1ed931ed67bc14591">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc39d97ff95e176f0b9c2fbe81d9e8e" name="a8bc39d97ff95e176f0b9c2fbe81d9e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc39d97ff95e176f0b9c2fbe81d9e8e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3894c472027268df26b53670c857a659" name="a3894c472027268df26b53670c857a659"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3894c472027268df26b53670c857a659">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37328255acfaeddde86db5410957860b" name="a37328255acfaeddde86db5410957860b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37328255acfaeddde86db5410957860b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e80773929811e3099a4b021b33b8a0e" name="a4e80773929811e3099a4b021b33b8a0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e80773929811e3099a4b021b33b8a0e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f8713085c47755a70e211359a2e92af" name="a6f8713085c47755a70e211359a2e92af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8713085c47755a70e211359a2e92af">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46187c8f191765cfdbfa67e8b47cc11b" name="a46187c8f191765cfdbfa67e8b47cc11b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46187c8f191765cfdbfa67e8b47cc11b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac7b80c12142408f91aaea36ecd564304" name="ac7b80c12142408f91aaea36ecd564304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7b80c12142408f91aaea36ecd564304">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5465943b5f189ab9a6bea1112ede9219" name="a5465943b5f189ab9a6bea1112ede9219"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5465943b5f189ab9a6bea1112ede9219">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90f872423f0f6f3f447fe171e3dcfdab" name="a90f872423f0f6f3f447fe171e3dcfdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f872423f0f6f3f447fe171e3dcfdab">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae4f661a483cef635b583f81127e61e7d" name="ae4f661a483cef635b583f81127e61e7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f661a483cef635b583f81127e61e7d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3325fcfe78856dbd6923976faafe9dd4" name="a3325fcfe78856dbd6923976faafe9dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3325fcfe78856dbd6923976faafe9dd4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a436555dd0153b6f7b4d6f5182309f768" name="a436555dd0153b6f7b4d6f5182309f768"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a436555dd0153b6f7b4d6f5182309f768">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6833d3f9638889b98013dac7ad1a28b4" name="a6833d3f9638889b98013dac7ad1a28b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6833d3f9638889b98013dac7ad1a28b4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb726ab034b24d6a752de5022416fee3" name="adb726ab034b24d6a752de5022416fee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb726ab034b24d6a752de5022416fee3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc77c5569cf6ae7817743b3597615203" name="abc77c5569cf6ae7817743b3597615203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc77c5569cf6ae7817743b3597615203">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1690f22330292655ea97f52b45b36225" name="a1690f22330292655ea97f52b45b36225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1690f22330292655ea97f52b45b36225">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31be26537bdf4bfe4e9761a6e61c68c5" name="a31be26537bdf4bfe4e9761a6e61c68c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31be26537bdf4bfe4e9761a6e61c68c5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac856a366f77d34f1864985101e8bd50e" name="ac856a366f77d34f1864985101e8bd50e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac856a366f77d34f1864985101e8bd50e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb76f138fbd5dfbc640930b1881f1730" name="adb76f138fbd5dfbc640930b1881f1730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb76f138fbd5dfbc640930b1881f1730">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4fed9b57d770aefb5fc1942e523512a6" name="a4fed9b57d770aefb5fc1942e523512a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fed9b57d770aefb5fc1942e523512a6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a450bde6e981178950428be0d5850f88d" name="a450bde6e981178950428be0d5850f88d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450bde6e981178950428be0d5850f88d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5767fd402e874f5c8e299523869675af" name="a5767fd402e874f5c8e299523869675af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5767fd402e874f5c8e299523869675af">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9d0ded9aa13f2b311c45e7b17f750b4a" name="a9d0ded9aa13f2b311c45e7b17f750b4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d0ded9aa13f2b311c45e7b17f750b4a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bca752ab4c88ac36bfcb2996058daf7" name="a3bca752ab4c88ac36bfcb2996058daf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bca752ab4c88ac36bfcb2996058daf7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e3cd234462b4a95a2c53a77ba143917" name="a7e3cd234462b4a95a2c53a77ba143917"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e3cd234462b4a95a2c53a77ba143917">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78b302ec2f9f860d792ca3744a33973" name="ad78b302ec2f9f860d792ca3744a33973"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78b302ec2f9f860d792ca3744a33973">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab86817d42ab8dac281ea85222a149387" name="ab86817d42ab8dac281ea85222a149387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab86817d42ab8dac281ea85222a149387">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa73aa61ce8a496a6b407bf920f3b6b1d" name="aa73aa61ce8a496a6b407bf920f3b6b1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa73aa61ce8a496a6b407bf920f3b6b1d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0c3aafaab281d12dd273d2b7f4184aa9" name="a0c3aafaab281d12dd273d2b7f4184aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3aafaab281d12dd273d2b7f4184aa9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6de40cdedd5041fa4bba9b48c1d7448" name="ac6de40cdedd5041fa4bba9b48c1d7448"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6de40cdedd5041fa4bba9b48c1d7448">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3055ef2874b8ff431dfcc07bc0a131fd" name="a3055ef2874b8ff431dfcc07bc0a131fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3055ef2874b8ff431dfcc07bc0a131fd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a020be24dee4e4b73ab6b617141a7a43c" name="a020be24dee4e4b73ab6b617141a7a43c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a020be24dee4e4b73ab6b617141a7a43c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTF_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af483a017a7333f511e3c0c18b0951ae9" name="af483a017a7333f511e3c0c18b0951ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af483a017a7333f511e3c0c18b0951ae9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0xffffffff)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a176730f174f78f0804d549baf40f3ece" name="a176730f174f78f0804d549baf40f3ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a176730f174f78f0804d549baf40f3ece">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0007d72a44c9d3f8ca1852b162bbb125" name="a0007d72a44c9d3f8ca1852b162bbb125"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0007d72a44c9d3f8ca1852b162bbb125">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40189f3e6cc1f09b54df6373128fcfd" name="af40189f3e6cc1f09b54df6373128fcfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40189f3e6cc1f09b54df6373128fcfd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a95f44aece54c813c4f38ef488c3d94a0" name="a95f44aece54c813c4f38ef488c3d94a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95f44aece54c813c4f38ef488c3d94a0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a118313329eea0235f3bcc834a5918492" name="a118313329eea0235f3bcc834a5918492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a118313329eea0235f3bcc834a5918492">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac404b3a89b365b9b0fd2cbd2410937ce" name="ac404b3a89b365b9b0fd2cbd2410937ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac404b3a89b365b9b0fd2cbd2410937ce">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7c914c15c210b3ce485c9ac224542e10" name="a7c914c15c210b3ce485c9ac224542e10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c914c15c210b3ce485c9ac224542e10">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17e8f2f5ced46483ee8eca5fc0da83a7" name="a17e8f2f5ced46483ee8eca5fc0da83a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17e8f2f5ced46483ee8eca5fc0da83a7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a766af3f769c9fc376e58758428d8c73b" name="a766af3f769c9fc376e58758428d8c73b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766af3f769c9fc376e58758428d8c73b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a21b3f04bc70734be7580def12f6010" name="a3a21b3f04bc70734be7580def12f6010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a21b3f04bc70734be7580def12f6010">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7f46806b69371313f892ad4d90a21c6a" name="a7f46806b69371313f892ad4d90a21c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f46806b69371313f892ad4d90a21c6a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa506796afdcb3b19e8c96fb6fd3e26cb" name="aa506796afdcb3b19e8c96fb6fd3e26cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa506796afdcb3b19e8c96fb6fd3e26cb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2c85f2e365e3245c934dd2012842eaa" name="ac2c85f2e365e3245c934dd2012842eaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2c85f2e365e3245c934dd2012842eaa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78d7a57510fe89fb280bf336beff14f" name="ad78d7a57510fe89fb280bf336beff14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78d7a57510fe89fb280bf336beff14f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7c05f832355516313ff9da04843eb1e" name="af7c05f832355516313ff9da04843eb1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c05f832355516313ff9da04843eb1e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1df34adc584866506a22c53f49da86e7" name="a1df34adc584866506a22c53f49da86e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1df34adc584866506a22c53f49da86e7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0faf6297a7a45368c9ccc0b6ecd272db" name="a0faf6297a7a45368c9ccc0b6ecd272db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0faf6297a7a45368c9ccc0b6ecd272db">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ae2edd34a7734d9e7d809b6f3a0ca20" name="a7ae2edd34a7734d9e7d809b6f3a0ca20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ae2edd34a7734d9e7d809b6f3a0ca20">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae55192ecbbaadedd112830870f56e697" name="ae55192ecbbaadedd112830870f56e697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55192ecbbaadedd112830870f56e697">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96031dd1ae33de9fb66087149916fe07" name="a96031dd1ae33de9fb66087149916fe07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96031dd1ae33de9fb66087149916fe07">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SCLK_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4770e174e34f11f2c6df2b4b70b1c1ac" name="a4770e174e34f11f2c6df2b4b70b1c1ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4770e174e34f11f2c6df2b4b70b1c1ac">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a135b460ce6191b8ba34cd52e14c0a947" name="a135b460ce6191b8ba34cd52e14c0a947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135b460ce6191b8ba34cd52e14c0a947">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00080000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa600b7d6c6674d6c019e95ea71b54337" name="aa600b7d6c6674d6c019e95ea71b54337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa600b7d6c6674d6c019e95ea71b54337">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac77448457b6214004caa35b31d1fefd0" name="ac77448457b6214004caa35b31d1fefd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac77448457b6214004caa35b31d1fefd0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ea5abb47721f72d0db4c048f1538c23" name="a6ea5abb47721f72d0db4c048f1538c23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ea5abb47721f72d0db4c048f1538c23">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7597bb6e379d4e937375cad7f652a90f" name="a7597bb6e379d4e937375cad7f652a90f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7597bb6e379d4e937375cad7f652a90f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fcb9843177fd9d63cbb7057f185298c" name="a2fcb9843177fd9d63cbb7057f185298c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fcb9843177fd9d63cbb7057f185298c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a8d13e130f05ed0a3f6d302bf1892c5" name="a3a8d13e130f05ed0a3f6d302bf1892c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8d13e130f05ed0a3f6d302bf1892c5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2bb1102c49e8403d132580db26efc1b2" name="a2bb1102c49e8403d132580db26efc1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2bb1102c49e8403d132580db26efc1b2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8197938c21a76b8b0d46e12a0753bad4" name="a8197938c21a76b8b0d46e12a0753bad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8197938c21a76b8b0d46e12a0753bad4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae65ebb069b984450fd31c7b6d64b0c21" name="ae65ebb069b984450fd31c7b6d64b0c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65ebb069b984450fd31c7b6d64b0c21">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86c3ba00ba91a2d2e5af66f275c59842" name="a86c3ba00ba91a2d2e5af66f275c59842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c3ba00ba91a2d2e5af66f275c59842">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d86308770ed65941bfc0c71791bc162" name="a6d86308770ed65941bfc0c71791bc162"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d86308770ed65941bfc0c71791bc162">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89ab96c5b8c6e84f6add9b157a82ff2d" name="a89ab96c5b8c6e84f6add9b157a82ff2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89ab96c5b8c6e84f6add9b157a82ff2d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad1cad8094d58c2ade2dd7631c5967af4" name="ad1cad8094d58c2ade2dd7631c5967af4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1cad8094d58c2ade2dd7631c5967af4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7b8f769a022ea2847a944bec46447c7f" name="a7b8f769a022ea2847a944bec46447c7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b8f769a022ea2847a944bec46447c7f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6ac640ef7075899c2d1f4841485e28ec" name="a6ac640ef7075899c2d1f4841485e28ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ac640ef7075899c2d1f4841485e28ec">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a837ee08171f917ad5aae50adf0fe1cd7" name="a837ee08171f917ad5aae50adf0fe1cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a837ee08171f917ad5aae50adf0fe1cd7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4d3afdf9b299bb766438af4777d09562" name="a4d3afdf9b299bb766438af4777d09562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d3afdf9b299bb766438af4777d09562">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7ce714a6ecc52cd9fc8d20af2196c53" name="ad7ce714a6ecc52cd9fc8d20af2196c53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7ce714a6ecc52cd9fc8d20af2196c53">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD0_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22777764f56109a5ea90ead694706d5e" name="a22777764f56109a5ea90ead694706d5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22777764f56109a5ea90ead694706d5e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a222ea99c826e179ec5705063168a831c" name="a222ea99c826e179ec5705063168a831c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a222ea99c826e179ec5705063168a831c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97d8a0142728f06993fd995131bd9504" name="a97d8a0142728f06993fd995131bd9504"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d8a0142728f06993fd995131bd9504">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506a75806e8419d0bcf43e4543d629ac" name="a506a75806e8419d0bcf43e4543d629ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506a75806e8419d0bcf43e4543d629ac">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7c91bdab5def339a357bc635db8999a" name="ad7c91bdab5def339a357bc635db8999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7c91bdab5def339a357bc635db8999a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9a30bab02583559c51aeb60ddc65556" name="ab9a30bab02583559c51aeb60ddc65556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a30bab02583559c51aeb60ddc65556">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2eedb4fcefcd862dc2869e8b54311dc0" name="a2eedb4fcefcd862dc2869e8b54311dc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2eedb4fcefcd862dc2869e8b54311dc0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8429afa640d8db3e5a2918b0f080533" name="aa8429afa640d8db3e5a2918b0f080533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8429afa640d8db3e5a2918b0f080533">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9133969706fdbf4ad4476f8b972a356a" name="a9133969706fdbf4ad4476f8b972a356a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9133969706fdbf4ad4476f8b972a356a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a826162130abafd4938aa57c73a815a8f" name="a826162130abafd4938aa57c73a815a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a826162130abafd4938aa57c73a815a8f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad4798b847c6b28f44ce619ef55db1574" name="ad4798b847c6b28f44ce619ef55db1574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4798b847c6b28f44ce619ef55db1574">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11b4648fc62c43e5d3bab08f17783400" name="a11b4648fc62c43e5d3bab08f17783400"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11b4648fc62c43e5d3bab08f17783400">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a84aabba2367a73f2f37da5d4c634639d" name="a84aabba2367a73f2f37da5d4c634639d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84aabba2367a73f2f37da5d4c634639d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34e23a6748990dc3c0d345d32d8b6f18" name="a34e23a6748990dc3c0d345d32d8b6f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e23a6748990dc3c0d345d32d8b6f18">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1c9956e3eca73662731d259303949a7d" name="a1c9956e3eca73662731d259303949a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9956e3eca73662731d259303949a7d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7569c54da5ab0bb6629751aea60566b" name="ae7569c54da5ab0bb6629751aea60566b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7569c54da5ab0bb6629751aea60566b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5983bc206861195ccfd8d9add7e5da84" name="a5983bc206861195ccfd8d9add7e5da84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5983bc206861195ccfd8d9add7e5da84">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51c115e77d10ad3fd6a69ee1ea55e8e7" name="a51c115e77d10ad3fd6a69ee1ea55e8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51c115e77d10ad3fd6a69ee1ea55e8e7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb618c068d7b0d946991ce795f5c78a6" name="abb618c068d7b0d946991ce795f5c78a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb618c068d7b0d946991ce795f5c78a6">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26a1f5ffaf330ca2de90f7dd0eb31d86" name="a26a1f5ffaf330ca2de90f7dd0eb31d86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a1f5ffaf330ca2de90f7dd0eb31d86">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD1_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa27770e361eba07d13a51a9c40039738" name="aa27770e361eba07d13a51a9c40039738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa27770e361eba07d13a51a9c40039738">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a4ab070ad2c9a9ea1eaa8754fe2a956" name="a9a4ab070ad2c9a9ea1eaa8754fe2a956"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a4ab070ad2c9a9ea1eaa8754fe2a956">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x08000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a043f5996c876210284eea15819b56f42" name="a043f5996c876210284eea15819b56f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a043f5996c876210284eea15819b56f42">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae594126c5da4426be9e5b11144883ffe" name="ae594126c5da4426be9e5b11144883ffe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae594126c5da4426be9e5b11144883ffe">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0cd2e7f9e676dbd2f1f027ff811d2708" name="a0cd2e7f9e676dbd2f1f027ff811d2708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cd2e7f9e676dbd2f1f027ff811d2708">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b205d2f2bb401ec9034b091182c3586" name="a0b205d2f2bb401ec9034b091182c3586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b205d2f2bb401ec9034b091182c3586">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a48191f6cb6b2a38976e81987378af51e" name="a48191f6cb6b2a38976e81987378af51e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48191f6cb6b2a38976e81987378af51e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c915c17d17b969c6a92cecb3d41712" name="a24c915c17d17b969c6a92cecb3d41712"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c915c17d17b969c6a92cecb3d41712">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c1a4b3f2d86d27c5f278a2fd36994cf" name="a8c1a4b3f2d86d27c5f278a2fd36994cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c1a4b3f2d86d27c5f278a2fd36994cf">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92803747060bbe91f866801ef6b7e843" name="a92803747060bbe91f866801ef6b7e843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92803747060bbe91f866801ef6b7e843">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2670d7ef9252503c3e1275a9b5ccc977" name="a2670d7ef9252503c3e1275a9b5ccc977"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2670d7ef9252503c3e1275a9b5ccc977">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac332a9104ea3a1dad5d7cee1cc943e88" name="ac332a9104ea3a1dad5d7cee1cc943e88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac332a9104ea3a1dad5d7cee1cc943e88">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51dadf60372c6b20b841a70b333f4135" name="a51dadf60372c6b20b841a70b333f4135"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51dadf60372c6b20b841a70b333f4135">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ec42f94ce7f21528d4eb9dbd9879a99" name="a4ec42f94ce7f21528d4eb9dbd9879a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ec42f94ce7f21528d4eb9dbd9879a99">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4306d7b4596e1bdf70407c80d8426115" name="a4306d7b4596e1bdf70407c80d8426115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4306d7b4596e1bdf70407c80d8426115">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabeb1a982466cba5710ff176fa558b73" name="aabeb1a982466cba5710ff176fa558b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabeb1a982466cba5710ff176fa558b73">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae074858d9ac21ae634c87e20e3cf7217" name="ae074858d9ac21ae634c87e20e3cf7217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae074858d9ac21ae634c87e20e3cf7217">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x01000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc45a7a0cb1984622111e6f0d7141da3" name="acc45a7a0cb1984622111e6f0d7141da3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc45a7a0cb1984622111e6f0d7141da3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a9468583528057bbfed708ed74d2890" name="a6a9468583528057bbfed708ed74d2890"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a9468583528057bbfed708ed74d2890">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b65bf23942d31cd9f8a1f716f86ab2" name="aa3b65bf23942d31cd9f8a1f716f86ab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b65bf23942d31cd9f8a1f716f86ab2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD2_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae63e56accada103ffedc66cabd6741ee" name="ae63e56accada103ffedc66cabd6741ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae63e56accada103ffedc66cabd6741ee">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe5999a46c230fbc7d7d91b5c226cc23" name="afe5999a46c230fbc7d7d91b5c226cc23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5999a46c230fbc7d7d91b5c226cc23">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x80000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a17c6f1bc45fb61a2828a35d878d9d661" name="a17c6f1bc45fb61a2828a35d878d9d661"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17c6f1bc45fb61a2828a35d878d9d661">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af04288b24691c25ce9b21630aedd0e8d" name="af04288b24691c25ce9b21630aedd0e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04288b24691c25ce9b21630aedd0e8d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade6ffb20423910f8bcb802e4d0a84a96" name="ade6ffb20423910f8bcb802e4d0a84a96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6ffb20423910f8bcb802e4d0a84a96">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a22f72bb23248a6d357c71810813918f4" name="a22f72bb23248a6d357c71810813918f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f72bb23248a6d357c71810813918f4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4fda2bf36cf95c1a3b39a9c2aeba9d" name="a7d4fda2bf36cf95c1a3b39a9c2aeba9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4fda2bf36cf95c1a3b39a9c2aeba9d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x40000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adfbbc63e9d31d8526b26b130d55653d1" name="adfbbc63e9d31d8526b26b130d55653d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfbbc63e9d31d8526b26b130d55653d1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ba6924a63053d074af7afdf9b6266b9" name="a7ba6924a63053d074af7afdf9b6266b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ba6924a63053d074af7afdf9b6266b9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a962ca94683ec50836d835cd9c431fce8" name="a962ca94683ec50836d835cd9c431fce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962ca94683ec50836d835cd9c431fce8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb9b2c47d08ea7d7163490c3a4ffa9ad" name="adb9b2c47d08ea7d7163490c3a4ffa9ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb9b2c47d08ea7d7163490c3a4ffa9ad">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2868c56856d9b08ce78750193d8ea058" name="a2868c56856d9b08ce78750193d8ea058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2868c56856d9b08ce78750193d8ea058">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x20000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5167834acd97b14c68723252290ee27f" name="a5167834acd97b14c68723252290ee27f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5167834acd97b14c68723252290ee27f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf998c3dffaa21e4f9f920079636081d" name="aaf998c3dffaa21e4f9f920079636081d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf998c3dffaa21e4f9f920079636081d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b828412829f6b6d895ec63662a04fdb" name="a0b828412829f6b6d895ec63662a04fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b828412829f6b6d895ec63662a04fdb">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fec9b954777faf929e983f2a78558a8" name="a2fec9b954777faf929e983f2a78558a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fec9b954777faf929e983f2a78558a8">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7136565e397c513c7dd0ba1ce8260dbd" name="a7136565e397c513c7dd0ba1ce8260dbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7136565e397c513c7dd0ba1ce8260dbd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x10000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6b4239f69eda61c97080c7ffdd671b4e" name="a6b4239f69eda61c97080c7ffdd671b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4239f69eda61c97080c7ffdd671b4e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ba8e7f552226b77c7065c39cff292e7" name="a8ba8e7f552226b77c7065c39cff292e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ba8e7f552226b77c7065c39cff292e7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="addf361ef8d6ef098d9b636cec19ad1b5" name="addf361ef8d6ef098d9b636cec19ad1b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addf361ef8d6ef098d9b636cec19ad1b5">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SD3_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87e9f4eb92a1ca2012dff3a3b5d3ae42" name="a87e9f4eb92a1ca2012dff3a3b5d3ae42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87e9f4eb92a1ca2012dff3a3b5d3ae42">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a56854e0eb6bd3e064803c9d52cb413d4" name="a56854e0eb6bd3e064803c9d52cb413d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56854e0eb6bd3e064803c9d52cb413d4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ee277dea818f26eab53d43aaaba61b3" name="a1ee277dea818f26eab53d43aaaba61b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ee277dea818f26eab53d43aaaba61b3">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41d87a619b286eb9c56f9273c9525221" name="a41d87a619b286eb9c56f9273c9525221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41d87a619b286eb9c56f9273c9525221">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a672ec8d14f596ad4c952773c11ea353c" name="a672ec8d14f596ad4c952773c11ea353c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a672ec8d14f596ad4c952773c11ea353c">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a080fdf1947cdd150df9b532b02f67165" name="a080fdf1947cdd150df9b532b02f67165"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080fdf1947cdd150df9b532b02f67165">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af5c2f47621ebf042507a3291ca6ec2af" name="af5c2f47621ebf042507a3291ca6ec2af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5c2f47621ebf042507a3291ca6ec2af">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2e35f49c752689d304fb58f55e62dac" name="ab2e35f49c752689d304fb58f55e62dac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e35f49c752689d304fb58f55e62dac">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4fbc6879fc25dca44056a930945b725" name="ac4fbc6879fc25dca44056a930945b725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fbc6879fc25dca44056a930945b725">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add64820fb84e174bf86743e65d5350b1" name="add64820fb84e174bf86743e65d5350b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add64820fb84e174bf86743e65d5350b1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93290f38fc5fd5bf3e5bfc2811e1498f" name="a93290f38fc5fd5bf3e5bfc2811e1498f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93290f38fc5fd5bf3e5bfc2811e1498f">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab3d00d8dfb066eee62daefd71b125b4e" name="ab3d00d8dfb066eee62daefd71b125b4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3d00d8dfb066eee62daefd71b125b4e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee1111e68fa544266c6538ae7c2e06d1" name="aee1111e68fa544266c6538ae7c2e06d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee1111e68fa544266c6538ae7c2e06d1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecbe347c665daa58fb0ba3a7ab84b87d" name="aecbe347c665daa58fb0ba3a7ab84b87d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecbe347c665daa58fb0ba3a7ab84b87d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65a47a3f4772f8efc4ade7d1024a08dd" name="a65a47a3f4772f8efc4ade7d1024a08dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65a47a3f4772f8efc4ade7d1024a08dd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b72fb259a78e0c3381b5b77cc519c2a" name="a4b72fb259a78e0c3381b5b77cc519c2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b72fb259a78e0c3381b5b77cc519c2a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9cf2c28b863873b4996400ece7d1a794" name="a9cf2c28b863873b4996400ece7d1a794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cf2c28b863873b4996400ece7d1a794">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa80084e55c55a93f8c915e1b814efca9" name="aa80084e55c55a93f8c915e1b814efca9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa80084e55c55a93f8c915e1b814efca9">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaa838be076a7c4a1f231514e414f27e1" name="aaa838be076a7c4a1f231514e414f27e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa838be076a7c4a1f231514e414f27e1">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ae71b117adba4523bd7c98288d471cc" name="a3ae71b117adba4523bd7c98288d471cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ae71b117adba4523bd7c98288d471cc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_GPIO_QSPI_SS_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3466d357d3c9293f32fe5694b671a13" name="aa3466d357d3c9293f32fe5694b671a13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3466d357d3c9293f32fe5694b671a13">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000230)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c508a3a093ab5f8c3aa0a73db43af52" name="a6c508a3a093ab5f8c3aa0a73db43af52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c508a3a093ab5f8c3aa0a73db43af52">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b55e82474d1a321583c2df51f534ba2" name="a0b55e82474d1a321583c2df51f534ba2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b55e82474d1a321583c2df51f534ba2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed6952e367f720023f598ce93f9c2349" name="aed6952e367f720023f598ce93f9c2349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed6952e367f720023f598ce93f9c2349">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a699e15054823ac31065bffdbd32fe8cc" name="a699e15054823ac31065bffdbd32fe8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a699e15054823ac31065bffdbd32fe8cc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a016a35944180649f3d4663a1de86ff" name="a9a016a35944180649f3d4663a1de86ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a016a35944180649f3d4663a1de86ff">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14dfe7ad85c27909bc94bf8c9ce63a53" name="a14dfe7ad85c27909bc94bf8c9ce63a53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14dfe7ad85c27909bc94bf8c9ce63a53">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59d2f66124d9877dd55953fb1dd3ec99" name="a59d2f66124d9877dd55953fb1dd3ec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d2f66124d9877dd55953fb1dd3ec99">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e45f6e7458918b824a7fcc00b29ce7e" name="a3e45f6e7458918b824a7fcc00b29ce7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e45f6e7458918b824a7fcc00b29ce7e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19041ab95143ba40446a48cb758f66a7" name="a19041ab95143ba40446a48cb758f66a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19041ab95143ba40446a48cb758f66a7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa25a1677dcaf37ff7b6df04cbb78329d" name="aa25a1677dcaf37ff7b6df04cbb78329d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa25a1677dcaf37ff7b6df04cbb78329d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af97401eb6a44b631519afba814cb295a" name="af97401eb6a44b631519afba814cb295a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af97401eb6a44b631519afba814cb295a">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67aef7500d49c632d54946988557c880" name="a67aef7500d49c632d54946988557c880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67aef7500d49c632d54946988557c880">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a97fb5659c0c563d86b1c8567bba08934" name="a97fb5659c0c563d86b1c8567bba08934"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97fb5659c0c563d86b1c8567bba08934">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a475f669df8ddf7fae2169c4d04aa01c2" name="a475f669df8ddf7fae2169c4d04aa01c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a475f669df8ddf7fae2169c4d04aa01c2">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aec39356660699dc44ef2db796e594d34" name="aec39356660699dc44ef2db796e594d34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec39356660699dc44ef2db796e594d34">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ad0202687d860e7f6df34309e0f706e" name="a3ad0202687d860e7f6df34309e0f706e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ad0202687d860e7f6df34309e0f706e">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0fe95e5713179c8b9d7cec3d64c7cbaa" name="a0fe95e5713179c8b9d7cec3d64c7cbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fe95e5713179c8b9d7cec3d64c7cbaa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4" name="ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ad34b2fc7d6f53b0f12dbf8e9dc7c4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9439c3dc3010a8f0d024d47d07d7a729" name="a9439c3dc3010a8f0d024d47d07d7a729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9439c3dc3010a8f0d024d47d07d7a729">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa9bb497d23e3951b5a551540a0e7b2fe" name="aa9bb497d23e3951b5a551540a0e7b2fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9bb497d23e3951b5a551540a0e7b2fe">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7990d92e1cac01184010a23401043916" name="a7990d92e1cac01184010a23401043916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7990d92e1cac01184010a23401043916">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DM_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e62b5588acecd9f0186d1a359d1b063" name="a7e62b5588acecd9f0186d1a359d1b063"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e62b5588acecd9f0186d1a359d1b063">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aadbc8f705828dc5ed7154a72b4e5f9cc" name="aadbc8f705828dc5ed7154a72b4e5f9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadbc8f705828dc5ed7154a72b4e5f9cc">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a70a406e2ae642dbb80b228836524761d" name="a70a406e2ae642dbb80b228836524761d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a406e2ae642dbb80b228836524761d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a216ea8847449a1418bf241719be60e46" name="a216ea8847449a1418bf241719be60e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a216ea8847449a1418bf241719be60e46">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82a60ff70d73763494b5f94a2d9c3e73" name="a82a60ff70d73763494b5f94a2d9c3e73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82a60ff70d73763494b5f94a2d9c3e73">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41649225b76a67e93473fccc8fbfbf44" name="a41649225b76a67e93473fccc8fbfbf44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41649225b76a67e93473fccc8fbfbf44">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa199658d530b0436d16516225a9b809d" name="aa199658d530b0436d16516225a9b809d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa199658d530b0436d16516225a9b809d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc6c30ee7e740e945a0212edeec835c0" name="afc6c30ee7e740e945a0212edeec835c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc6c30ee7e740e945a0212edeec835c0">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a86a3727697848addb75db94886c279b4" name="a86a3727697848addb75db94886c279b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86a3727697848addb75db94886c279b4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d7cd94a93f81c7b6461a568e4faf90" name="a40d7cd94a93f81c7b6461a568e4faf90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d7cd94a93f81c7b6461a568e4faf90">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_EDGE_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad718102a9c628ff43fc5cc0ebbbc3e58" name="ad718102a9c628ff43fc5cc0ebbbc3e58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad718102a9c628ff43fc5cc0ebbbc3e58">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af3548d58444234e8d43668a5465736e4" name="af3548d58444234e8d43668a5465736e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3548d58444234e8d43668a5465736e4">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e04a83f0a38baefad88f271b84a1e66" name="a8e04a83f0a38baefad88f271b84a1e66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e04a83f0a38baefad88f271b84a1e66">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a992af0e7ca3afebb91bcb2e56e99a7" name="a4a992af0e7ca3afebb91bcb2e56e99a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a992af0e7ca3afebb91bcb2e56e99a7">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae14ca6ed78adf4d219674c3439f5ab99" name="ae14ca6ed78adf4d219674c3439f5ab99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae14ca6ed78adf4d219674c3439f5ab99">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_HIGH_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cbf3e0031bfc29afa779073ff8a818d" name="a5cbf3e0031bfc29afa779073ff8a818d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cbf3e0031bfc29afa779073ff8a818d">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a732588844fa7431ba917f8d62862490b" name="a732588844fa7431ba917f8d62862490b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a732588844fa7431ba917f8d62862490b">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa48d4b7512114fd91696d8cb6bd22baa" name="aa48d4b7512114fd91696d8cb6bd22baa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa48d4b7512114fd91696d8cb6bd22baa">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82ea609c07d3575e30717349870adbdd" name="a82ea609c07d3575e30717349870adbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82ea609c07d3575e30717349870adbdd">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a151cfa680caa9ff18a6dcca20d781203" name="a151cfa680caa9ff18a6dcca20d781203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a151cfa680caa9ff18a6dcca20d781203">&#9670;&#160;</a></span>IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_PROC1_INTS_USBPHY_DP_LEVEL_LOW_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a657e6a4036361771e4bbc414a84ecef3" name="a657e6a4036361771e4bbc414a84ecef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a657e6a4036361771e4bbc414a84ecef3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad399c82f757de678c17cbca7c762a45f" name="ad399c82f757de678c17cbca7c762a45f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad399c82f757de678c17cbca7c762a45f">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af88f41ee92adebff1c2e77b5959dc1d7" name="af88f41ee92adebff1c2e77b5959dc1d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af88f41ee92adebff1c2e77b5959dc1d7">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb0e87513e4cb505d602a5e2dc0d1df4" name="aeb0e87513e4cb505d602a5e2dc0d1df4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb0e87513e4cb505d602a5e2dc0d1df4">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad99b214fddfbbeecdff6ef4c18a6c9eb" name="ad99b214fddfbbeecdff6ef4c18a6c9eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad99b214fddfbbeecdff6ef4c18a6c9eb">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92e328b8b392489fa04b24304a649b38" name="a92e328b8b392489fa04b24304a649b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92e328b8b392489fa04b24304a649b38">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51664266ce9fa76e8464d9853976acd4" name="a51664266ce9fa76e8464d9853976acd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51664266ce9fa76e8464d9853976acd4">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_I2C0_SCL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_I2C0_SCL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a955509494971a85212d2af945fef2818" name="a955509494971a85212d2af945fef2818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955509494971a85212d2af945fef2818">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c9efdce35691992a9918a245feb2ce" name="a13c9efdce35691992a9918a245feb2ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c9efdce35691992a9918a245feb2ce">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_SIOB_PROC_57</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_SIOB_PROC_57&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cd4b5e74c7b98d11367dfdc79fd32a7" name="a2cd4b5e74c7b98d11367dfdc79fd32a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cd4b5e74c7b98d11367dfdc79fd32a7">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_FUNCSEL_VALUE_UART1_RX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8eeac3b927ea008a849c234dbe06696" name="aa8eeac3b927ea008a849c234dbe06696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8eeac3b927ea008a849c234dbe06696">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5018d25ff6d5a347a84f72975a1df099" name="a5018d25ff6d5a347a84f72975a1df099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5018d25ff6d5a347a84f72975a1df099">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab787ac90f41ec94c2cf3d721d7c0336b" name="ab787ac90f41ec94c2cf3d721d7c0336b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab787ac90f41ec94c2cf3d721d7c0336b">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a51df1669d0f5e1bea15fc4d2dd9c5b8e" name="a51df1669d0f5e1bea15fc4d2dd9c5b8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51df1669d0f5e1bea15fc4d2dd9c5b8e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40b502873834dbc5f3c638a2db31c2f5" name="a40b502873834dbc5f3c638a2db31c2f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40b502873834dbc5f3c638a2db31c2f5">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6016e21d7077592c1a18a48883ae493" name="ab6016e21d7077592c1a18a48883ae493"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6016e21d7077592c1a18a48883ae493">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac352a2b7730f292475fd96f4487a1b8b" name="ac352a2b7730f292475fd96f4487a1b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac352a2b7730f292475fd96f4487a1b8b">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3a8d039595619432d90dc6f5c976cbe5" name="a3a8d039595619432d90dc6f5c976cbe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a8d039595619432d90dc6f5c976cbe5">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1bdd3b91fd44442c3b36c862e10b0d08" name="a1bdd3b91fd44442c3b36c862e10b0d08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bdd3b91fd44442c3b36c862e10b0d08">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae284c1733aff1c6e78de60935757e350" name="ae284c1733aff1c6e78de60935757e350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae284c1733aff1c6e78de60935757e350">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d5b4fb4596f266d7b16723931fb340f" name="a2d5b4fb4596f266d7b16723931fb340f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d5b4fb4596f266d7b16723931fb340f">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f9bf1232812eb806d878544c07da2e3" name="a3f9bf1232812eb806d878544c07da2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f9bf1232812eb806d878544c07da2e3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7e168f8225197cfee758aa9acfa8c20e" name="a7e168f8225197cfee758aa9acfa8c20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e168f8225197cfee758aa9acfa8c20e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15d5ab2285cbd57e1db39c57f876f6b0" name="a15d5ab2285cbd57e1db39c57f876f6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15d5ab2285cbd57e1db39c57f876f6b0">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7715c521a28a910a734c89f413a0e0d8" name="a7715c521a28a910a734c89f413a0e0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7715c521a28a910a734c89f413a0e0d8">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a67c408d4491d264571ab93159b1b301d" name="a67c408d4491d264571ab93159b1b301d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c408d4491d264571ab93159b1b301d">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4f0deb9e176061d0c2a2bef06cd9411" name="aa4f0deb9e176061d0c2a2bef06cd9411"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4f0deb9e176061d0c2a2bef06cd9411">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a82c8c6b84abd5347e460ca84034f08f1" name="a82c8c6b84abd5347e460ca84034f08f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82c8c6b84abd5347e460ca84034f08f1">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a420088e5046ec5a76d8b4544f7eeec3d" name="a420088e5046ec5a76d8b4544f7eeec3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a420088e5046ec5a76d8b4544f7eeec3d">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a5fb3689c98f468a8747f5d719765fa" name="a9a5fb3689c98f468a8747f5d719765fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a5fb3689c98f468a8747f5d719765fa">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0be63ba0312d6b314ded7fc3ca60f3a3" name="a0be63ba0312d6b314ded7fc3ca60f3a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0be63ba0312d6b314ded7fc3ca60f3a3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1db38113a4465417de543d10fa2747f1" name="a1db38113a4465417de543d10fa2747f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1db38113a4465417de543d10fa2747f1">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d1f9c60fef7213116422bacc5264426" name="a8d1f9c60fef7213116422bacc5264426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d1f9c60fef7213116422bacc5264426">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb71e6fd99348b36b548a4ff3a821e51" name="abb71e6fd99348b36b548a4ff3a821e51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb71e6fd99348b36b548a4ff3a821e51">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1de8fe7aef0b7fb3d5bf124c841f0344" name="a1de8fe7aef0b7fb3d5bf124c841f0344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de8fe7aef0b7fb3d5bf124c841f0344">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa547d2820d0e68f8d96193c20d3a6718" name="aa547d2820d0e68f8d96193c20d3a6718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa547d2820d0e68f8d96193c20d3a6718">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a59780919922f34a54c1e055f2d4a3ee9" name="a59780919922f34a54c1e055f2d4a3ee9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59780919922f34a54c1e055f2d4a3ee9">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cf67b45224114d5fcd52f601558a58e" name="a2cf67b45224114d5fcd52f601558a58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf67b45224114d5fcd52f601558a58e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000000c)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fc0b81d95d7d1c2ec9788c2256bc89a" name="a1fc0b81d95d7d1c2ec9788c2256bc89a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fc0b81d95d7d1c2ec9788c2256bc89a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefca4518216d8cc135d9c1000a2fcfd6" name="aefca4518216d8cc135d9c1000a2fcfd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefca4518216d8cc135d9c1000a2fcfd6">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a00c4f1004fdde4d19b5489c30db270e3" name="a00c4f1004fdde4d19b5489c30db270e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00c4f1004fdde4d19b5489c30db270e3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c465fcb2db4282200a5e9bb2ca38781" name="a8c465fcb2db4282200a5e9bb2ca38781"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c465fcb2db4282200a5e9bb2ca38781">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43a457df017fd84f264327a079772ccd" name="a43a457df017fd84f264327a079772ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a457df017fd84f264327a079772ccd">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afdd52eb8f409ee1bb2b32af5c14d385e" name="afdd52eb8f409ee1bb2b32af5c14d385e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdd52eb8f409ee1bb2b32af5c14d385e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c7d23209fd9756ae3eaf852eff7be39" name="a6c7d23209fd9756ae3eaf852eff7be39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c7d23209fd9756ae3eaf852eff7be39">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb4ba1331261cc9dd41fb516f25b755e" name="abb4ba1331261cc9dd41fb516f25b755e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb4ba1331261cc9dd41fb516f25b755e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf7dcf77577a4f05544a41de160c8192" name="aaf7dcf77577a4f05544a41de160c8192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf7dcf77577a4f05544a41de160c8192">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa844c767e7ebde8956c258b8d9eba6fd" name="aa844c767e7ebde8956c258b8d9eba6fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa844c767e7ebde8956c258b8d9eba6fd">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adc2cc006885f047ece524d6996d99445" name="adc2cc006885f047ece524d6996d99445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc2cc006885f047ece524d6996d99445">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2f3b3b85203eae5c2ddd186c74d3656a" name="a2f3b3b85203eae5c2ddd186c74d3656a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f3b3b85203eae5c2ddd186c74d3656a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aed930b513b8fb176246045e105c1b203" name="aed930b513b8fb176246045e105c1b203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed930b513b8fb176246045e105c1b203">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c8897fee6d8af04f12a5769ada16382" name="a2c8897fee6d8af04f12a5769ada16382"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c8897fee6d8af04f12a5769ada16382">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af2aa3a317037fc839db5ceb6c9aa4ef5" name="af2aa3a317037fc839db5ceb6c9aa4ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2aa3a317037fc839db5ceb6c9aa4ef5">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3adc3b5b8c9e3f130eaeaecfc384afcf" name="a3adc3b5b8c9e3f130eaeaecfc384afcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adc3b5b8c9e3f130eaeaecfc384afcf">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad9185b0d095af57a8125fc2a5976d981" name="ad9185b0d095af57a8125fc2a5976d981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9185b0d095af57a8125fc2a5976d981">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b6bdb0a6ea6d26fadbadc7bee7e40c2" name="a5b6bdb0a6ea6d26fadbadc7bee7e40c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b6bdb0a6ea6d26fadbadc7bee7e40c2">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a76fc606f2187de174c2c7b57b6e94b4d" name="a76fc606f2187de174c2c7b57b6e94b4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fc606f2187de174c2c7b57b6e94b4d">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92875126be323acd63e6aeea1e2006d7" name="a92875126be323acd63e6aeea1e2006d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92875126be323acd63e6aeea1e2006d7">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b7fa0999142ad186ac790b3cac9901e" name="a5b7fa0999142ad186ac790b3cac9901e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7fa0999142ad186ac790b3cac9901e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abd63a8426f99cc4396a37c76e1c3feec" name="abd63a8426f99cc4396a37c76e1c3feec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd63a8426f99cc4396a37c76e1c3feec">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa5478d75d9feaf48befbd81afa1f8345" name="aa5478d75d9feaf48befbd81afa1f8345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5478d75d9feaf48befbd81afa1f8345">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abcc3df8f699d2891d54c4d88b7b3b98d" name="abcc3df8f699d2891d54c4d88b7b3b98d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc3df8f699d2891d54c4d88b7b3b98d">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ffe424b298a4649acf5d9199c018cb4" name="a2ffe424b298a4649acf5d9199c018cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ffe424b298a4649acf5d9199c018cb4">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5da9c2dbb269f59e6bf9d45cbd58e1ab" name="a5da9c2dbb269f59e6bf9d45cbd58e1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5da9c2dbb269f59e6bf9d45cbd58e1ab">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a506703542f53c073a476691bd537f5ab" name="a506703542f53c073a476691bd537f5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506703542f53c073a476691bd537f5ab">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1cf9273eb4fb1e965cd49a21144e8ea" name="ae1cf9273eb4fb1e965cd49a21144e8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1cf9273eb4fb1e965cd49a21144e8ea">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a864c8c53d8e0e76e04447aff21ee0c9e" name="a864c8c53d8e0e76e04447aff21ee0c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a864c8c53d8e0e76e04447aff21ee0c9e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bcf901ebb7e08cf20fdb18f96af29b8" name="a9bcf901ebb7e08cf20fdb18f96af29b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcf901ebb7e08cf20fdb18f96af29b8">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4738d0ab8944a12f201f133493a832b4" name="a4738d0ab8944a12f201f133493a832b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4738d0ab8944a12f201f133493a832b4">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24fd4d5107bb6c44856d555dd93fc012" name="a24fd4d5107bb6c44856d555dd93fc012"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24fd4d5107bb6c44856d555dd93fc012">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49ab1527191b07d016cd2e76a4c9a5b4" name="a49ab1527191b07d016cd2e76a4c9a5b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49ab1527191b07d016cd2e76a4c9a5b4">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DM_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DM_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7fe2c52c250a28d132d6a0b65733c16" name="ae7fe2c52c250a28d132d6a0b65733c16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7fe2c52c250a28d132d6a0b65733c16">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3003f01f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad94f7170f141c0bb086ad1d56c264e3b" name="ad94f7170f141c0bb086ad1d56c264e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad94f7170f141c0bb086ad1d56c264e3b">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fc2c7ebae83a2880801fa5e19cbd343" name="a2fc2c7ebae83a2880801fa5e19cbd343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fc2c7ebae83a2880801fa5e19cbd343">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740a033f2a178d84461da5093928f733" name="a740a033f2a178d84461da5093928f733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740a033f2a178d84461da5093928f733">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ca02e0630addc3a44ec5b6da908a3a" name="a04ca02e0630addc3a44ec5b6da908a3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ca02e0630addc3a44ec5b6da908a3a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a761f257f3004ee46f13fffbe5f304313" name="a761f257f3004ee46f13fffbe5f304313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761f257f3004ee46f13fffbe5f304313">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a90c9f287f98f633d939c2efc1adc3982" name="a90c9f287f98f633d939c2efc1adc3982"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c9f287f98f633d939c2efc1adc3982">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_I2C0_SDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_I2C0_SDA&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x03)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7e72a4d489ed7f17a593816486fda97" name="ae7e72a4d489ed7f17a593816486fda97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7e72a4d489ed7f17a593816486fda97">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_NULL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_NULL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b21706af07ce57551fd2354dab515b1" name="a1b21706af07ce57551fd2354dab515b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b21706af07ce57551fd2354dab515b1">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_SIOB_PROC_56</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_SIOB_PROC_56&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x05)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5db101239c908b5674789c46ac952d7a" name="a5db101239c908b5674789c46ac952d7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5db101239c908b5674789c46ac952d7a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_FUNCSEL_VALUE_UART1_TX&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x02)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24a6e73a2332f8cb6ef656390475deb7" name="a24a6e73a2332f8cb6ef656390475deb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a6e73a2332f8cb6ef656390475deb7">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b3c97a5cfe6a31eadfbcdc7e59c6c65" name="a1b3c97a5cfe6a31eadfbcdc7e59c6c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b3c97a5cfe6a31eadfbcdc7e59c6c65">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00030000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9f57db500e3c0691357ee44158102485" name="a9f57db500e3c0691357ee44158102485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f57db500e3c0691357ee44158102485">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a384f771f6e035f4732402b77e7f8ad22" name="a384f771f6e035f4732402b77e7f8ad22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384f771f6e035f4732402b77e7f8ad22">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac0a589f011fe046bb75f5a884d5f288e" name="ac0a589f011fe046bb75f5a884d5f288e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0a589f011fe046bb75f5a884d5f288e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b9ea0b490c7e31ff6c79c2ba2c8114" name="aa3b9ea0b490c7e31ff6c79c2ba2c8114"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b9ea0b490c7e31ff6c79c2ba2c8114">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4dae39827a2e803489afb012e56032b5" name="a4dae39827a2e803489afb012e56032b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4dae39827a2e803489afb012e56032b5">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34260167daea91c7f969c963de17119e" name="a34260167daea91c7f969c963de17119e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34260167daea91c7f969c963de17119e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf6796c2c860ba367b812d80e19a8eeb" name="abf6796c2c860ba367b812d80e19a8eeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6796c2c860ba367b812d80e19a8eeb">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_INOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa53b322920170b314d1a8a99d45e7b34" name="aa53b322920170b314d1a8a99d45e7b34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa53b322920170b314d1a8a99d45e7b34">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a99b40644a3eafcbb7da28b73297056e9" name="a99b40644a3eafcbb7da28b73297056e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b40644a3eafcbb7da28b73297056e9">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x30000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9212c2a9f5c452e4a61ce209d8eb8ab8" name="a9212c2a9f5c452e4a61ce209d8eb8ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9212c2a9f5c452e4a61ce209d8eb8ab8">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac56390d7429449f1a3ae990e39519cde" name="ac56390d7429449f1a3ae990e39519cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac56390d7429449f1a3ae990e39519cde">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4fdc0dac31c3ab9f1880d9f56e64277" name="ac4fdc0dac31c3ab9f1880d9f56e64277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4fdc0dac31c3ab9f1880d9f56e64277">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16b2fb537bfdbe01df1dc04e4b417c3a" name="a16b2fb537bfdbe01df1dc04e4b417c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16b2fb537bfdbe01df1dc04e4b417c3a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab681363a89f8b7051cb00b921ed59ed3" name="ab681363a89f8b7051cb00b921ed59ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab681363a89f8b7051cb00b921ed59ed3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af429b830c33aed17073ce96e594c2205" name="af429b830c33aed17073ce96e594c2205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af429b830c33aed17073ce96e594c2205">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f99e3270288dd9521ac5356bc3cd09b" name="a3f99e3270288dd9521ac5356bc3cd09b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f99e3270288dd9521ac5356bc3cd09b">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_IRQOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ff9c35d24afa032c3501e35201a1ef5" name="a2ff9c35d24afa032c3501e35201a1ef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ff9c35d24afa032c3501e35201a1ef5">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae8d8ad6acfcf500896f24d90e86e906" name="aae8d8ad6acfcf500896f24d90e86e906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8d8ad6acfcf500896f24d90e86e906">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000c000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e9da67d52b7d008bff4308a70c3fec9" name="a2e9da67d52b7d008bff4308a70c3fec9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9da67d52b7d008bff4308a70c3fec9">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9269817bd0a5b0f503898868d7aeec1" name="ab9269817bd0a5b0f503898868d7aeec1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9269817bd0a5b0f503898868d7aeec1">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d68561549a3ca8fc3983347fcf132d2" name="a1d68561549a3ca8fc3983347fcf132d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d68561549a3ca8fc3983347fcf132d2">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a090fa885ee59c6f5e90ba203908ed576" name="a090fa885ee59c6f5e90ba203908ed576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a090fa885ee59c6f5e90ba203908ed576">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_DISABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a24c04f700d21b44882ce3655e4897d4b" name="a24c04f700d21b44882ce3655e4897d4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c04f700d21b44882ce3655e4897d4b">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_ENABLE&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09c772e9ba2f287ebda89a236e6f5efe" name="a09c772e9ba2f287ebda89a236e6f5efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c772e9ba2f287ebda89a236e6f5efe">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c829177f7b866790c5a2fe2eb51a1b2" name="a9c829177f7b866790c5a2fe2eb51a1b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c829177f7b866790c5a2fe2eb51a1b2">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OEOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefda6550e8451adf35f2fe920f4987ce" name="aefda6550e8451adf35f2fe920f4987ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefda6550e8451adf35f2fe920f4987ce">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30d9491f09ff9054bc56b47bbe6cb564" name="a30d9491f09ff9054bc56b47bbe6cb564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d9491f09ff9054bc56b47bbe6cb564">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_ACCESS&#160;&#160;&#160;&quot;RW&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9570f5a52dea3b6b99b7f09a5f3398c3" name="a9570f5a52dea3b6b99b7f09a5f3398c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9570f5a52dea3b6b99b7f09a5f3398c3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00003000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af36fa3f361adc4c68869940bbee03c8f" name="af36fa3f361adc4c68869940bbee03c8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af36fa3f361adc4c68869940bbee03c8f">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad33fff8007a16ba2fa96cd75655f7b2f" name="ad33fff8007a16ba2fa96cd75655f7b2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad33fff8007a16ba2fa96cd75655f7b2f">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a49d072cef4b3ba9d4328c3c746b67a" name="a7a49d072cef4b3ba9d4328c3c746b67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a49d072cef4b3ba9d4328c3c746b67a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1d5821c4cf90234c65b10a9f07df9c8" name="ae1d5821c4cf90234c65b10a9f07df9c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1d5821c4cf90234c65b10a9f07df9c8">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_HIGH&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x3)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a115ecb945a4f5c7fad1f53c65e31d2d0" name="a115ecb945a4f5c7fad1f53c65e31d2d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115ecb945a4f5c7fad1f53c65e31d2d0">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_INVERT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_INVERT&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x1)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa70ef5a55da2a4746d2c4e9db6e1c3ad" name="aa70ef5a55da2a4746d2c4e9db6e1c3ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa70ef5a55da2a4746d2c4e9db6e1c3ad">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_LOW&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x2)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aceca3ce0e9cb19a9bda7d967ca2e8208" name="aceca3ce0e9cb19a9bda7d967ca2e8208"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceca3ce0e9cb19a9bda7d967ca2e8208">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_NORMAL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_OUTOVER_VALUE_NORMAL&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a85dceed457b9b4b1e2b232f213ba1f0f" name="a85dceed457b9b4b1e2b232f213ba1f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85dceed457b9b4b1e2b232f213ba1f0f">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_CTRL_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_CTRL_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0000001f)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ebfe56eaaaa08bf74fdba4e9a95a3fe" name="a0ebfe56eaaaa08bf74fdba4e9a95a3fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ebfe56eaaaa08bf74fdba4e9a95a3fe">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04022200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acc36c9c026fc77eda61b7545283add98" name="acc36c9c026fc77eda61b7545283add98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc36c9c026fc77eda61b7545283add98">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0adeb1a47cd995a133771ed3de02fdcd" name="a0adeb1a47cd995a133771ed3de02fdcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0adeb1a47cd995a133771ed3de02fdcd">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a94c5e5ac324523722ccfac3185e1ad39" name="a94c5e5ac324523722ccfac3185e1ad39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94c5e5ac324523722ccfac3185e1ad39">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa85b29f470b00fdb32d9835cfb6cc4f9" name="aa85b29f470b00fdb32d9835cfb6cc4f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85b29f470b00fdb32d9835cfb6cc4f9">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a21016d5bf90f5bde3f3b9af35d83ee40" name="a21016d5bf90f5bde3f3b9af35d83ee40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21016d5bf90f5bde3f3b9af35d83ee40">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_INFROMPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad544967c73ebfdcf08d2814505d671e8" name="ad544967c73ebfdcf08d2814505d671e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad544967c73ebfdcf08d2814505d671e8">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3b1f68d21b6d0bb0500745d7eb9509aa" name="a3b1f68d21b6d0bb0500745d7eb9509aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b1f68d21b6d0bb0500745d7eb9509aa">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x04000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a516073621fc1f9538ad3fd6bc995112a" name="a516073621fc1f9538ad3fd6bc995112a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a516073621fc1f9538ad3fd6bc995112a">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10caf493b70a36c561d5c98572f4e5b0" name="a10caf493b70a36c561d5c98572f4e5b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10caf493b70a36c561d5c98572f4e5b0">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb7df4133657104c52c6b9a8ffba3a17" name="afb7df4133657104c52c6b9a8ffba3a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb7df4133657104c52c6b9a8ffba3a17">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_IRQTOPROC_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a78993ec19458027d2599e5e70e1d724e" name="a78993ec19458027d2599e5e70e1d724e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78993ec19458027d2599e5e70e1d724e">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OETOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OETOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5337864861826e1ce3f7062df6af0a67" name="a5337864861826e1ce3f7062df6af0a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5337864861826e1ce3f7062df6af0a67">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OETOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OETOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a42c221e982cc6aa32a5a64b563cee6b0" name="a42c221e982cc6aa32a5a64b563cee6b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42c221e982cc6aa32a5a64b563cee6b0">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OETOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OETOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ada1ce0cf324e87c420ca9cbb816a47ba" name="ada1ce0cf324e87c420ca9cbb816a47ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada1ce0cf324e87c420ca9cbb816a47ba">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OETOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OETOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3df42e43d455b649d79b81c7ea613708" name="a3df42e43d455b649d79b81c7ea613708"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3df42e43d455b649d79b81c7ea613708">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OETOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OETOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7635f82706f465643cd78ea37744098" name="aa7635f82706f465643cd78ea37744098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7635f82706f465643cd78ea37744098">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OFFSET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Copyright (c) 2024 Raspberry Pi Ltd. </p>
<p>SPDX-License-Identifier: BSD-3-Clause </p>

</div>
</div>
<a id="ad86b99cdd126d651ec49814f09fe5e94" name="ad86b99cdd126d651ec49814f09fe5e94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86b99cdd126d651ec49814f09fe5e94">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_ACCESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_ACCESS&#160;&#160;&#160;&quot;RO&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fd5ad3b688d6608201edae1c4df9993" name="a2fd5ad3b688d6608201edae1c4df9993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd5ad3b688d6608201edae1c4df9993">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_BITS&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae24961ea504d77f1391e6aa94c8de9e6" name="ae24961ea504d77f1391e6aa94c8de9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae24961ea504d77f1391e6aa94c8de9e6">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_LSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23b8e23fc9a576791c06a0ea77d5c25d" name="a23b8e23fc9a576791c06a0ea77d5c25d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23b8e23fc9a576791c06a0ea77d5c25d">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_MSB&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69379b33a590885831fb75fd11e1e1f3" name="a69379b33a590885831fb75fd11e1e1f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69379b33a590885831fb75fd11e1e1f3">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_OUTTOPAD_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacf6c12e383e8d4d034d957a66dcf4ab" name="aacf6c12e383e8d4d034d957a66dcf4ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf6c12e383e8d4d034d957a66dcf4ab">&#9670;&#160;</a></span>IO_QSPI_USBPHY_DP_STATUS_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#<a class="el" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">define</a> IO_QSPI_USBPHY_DP_STATUS_RESET&#160;&#160;&#160;<a class="el" href="host_2pico__platform_2include_2hardware_2platform__defs_8h.html#a207037691ec423aa2b8d074958dfbc43">_u</a>(0x00000000)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2io__qspi_8h.html">io_qspi.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
