;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_Pin */
ADC_Pin__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
ADC_Pin__0__MASK EQU 0x80
ADC_Pin__0__PC EQU CYREG_PRT3_PC7
ADC_Pin__0__PORT EQU 3
ADC_Pin__0__SHIFT EQU 7
ADC_Pin__AG EQU CYREG_PRT3_AG
ADC_Pin__AMUX EQU CYREG_PRT3_AMUX
ADC_Pin__BIE EQU CYREG_PRT3_BIE
ADC_Pin__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ADC_Pin__BYP EQU CYREG_PRT3_BYP
ADC_Pin__CTL EQU CYREG_PRT3_CTL
ADC_Pin__DM0 EQU CYREG_PRT3_DM0
ADC_Pin__DM1 EQU CYREG_PRT3_DM1
ADC_Pin__DM2 EQU CYREG_PRT3_DM2
ADC_Pin__DR EQU CYREG_PRT3_DR
ADC_Pin__INP_DIS EQU CYREG_PRT3_INP_DIS
ADC_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ADC_Pin__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ADC_Pin__LCD_EN EQU CYREG_PRT3_LCD_EN
ADC_Pin__MASK EQU 0x80
ADC_Pin__PORT EQU 3
ADC_Pin__PRT EQU CYREG_PRT3_PRT
ADC_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ADC_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ADC_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ADC_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ADC_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ADC_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ADC_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ADC_Pin__PS EQU CYREG_PRT3_PS
ADC_Pin__SHIFT EQU 7
ADC_Pin__SLW EQU CYREG_PRT3_SLW

/* remlicht */
remlicht__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
remlicht__0__MASK EQU 0x02
remlicht__0__PC EQU CYREG_PRT2_PC1
remlicht__0__PORT EQU 2
remlicht__0__SHIFT EQU 1
remlicht__AG EQU CYREG_PRT2_AG
remlicht__AMUX EQU CYREG_PRT2_AMUX
remlicht__BIE EQU CYREG_PRT2_BIE
remlicht__BIT_MASK EQU CYREG_PRT2_BIT_MASK
remlicht__BYP EQU CYREG_PRT2_BYP
remlicht__CTL EQU CYREG_PRT2_CTL
remlicht__DM0 EQU CYREG_PRT2_DM0
remlicht__DM1 EQU CYREG_PRT2_DM1
remlicht__DM2 EQU CYREG_PRT2_DM2
remlicht__DR EQU CYREG_PRT2_DR
remlicht__INP_DIS EQU CYREG_PRT2_INP_DIS
remlicht__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
remlicht__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
remlicht__LCD_EN EQU CYREG_PRT2_LCD_EN
remlicht__MASK EQU 0x02
remlicht__PORT EQU 2
remlicht__PRT EQU CYREG_PRT2_PRT
remlicht__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
remlicht__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
remlicht__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
remlicht__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
remlicht__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
remlicht__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
remlicht__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
remlicht__PS EQU CYREG_PRT2_PS
remlicht__SHIFT EQU 1
remlicht__SLW EQU CYREG_PRT2_SLW

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* rempedaal */
rempedaal__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
rempedaal__0__MASK EQU 0x04
rempedaal__0__PC EQU CYREG_PRT2_PC2
rempedaal__0__PORT EQU 2
rempedaal__0__SHIFT EQU 2
rempedaal__AG EQU CYREG_PRT2_AG
rempedaal__AMUX EQU CYREG_PRT2_AMUX
rempedaal__BIE EQU CYREG_PRT2_BIE
rempedaal__BIT_MASK EQU CYREG_PRT2_BIT_MASK
rempedaal__BYP EQU CYREG_PRT2_BYP
rempedaal__CTL EQU CYREG_PRT2_CTL
rempedaal__DM0 EQU CYREG_PRT2_DM0
rempedaal__DM1 EQU CYREG_PRT2_DM1
rempedaal__DM2 EQU CYREG_PRT2_DM2
rempedaal__DR EQU CYREG_PRT2_DR
rempedaal__INP_DIS EQU CYREG_PRT2_INP_DIS
rempedaal__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
rempedaal__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
rempedaal__LCD_EN EQU CYREG_PRT2_LCD_EN
rempedaal__MASK EQU 0x04
rempedaal__PORT EQU 2
rempedaal__PRT EQU CYREG_PRT2_PRT
rempedaal__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
rempedaal__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
rempedaal__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
rempedaal__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
rempedaal__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
rempedaal__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
rempedaal__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
rempedaal__PS EQU CYREG_PRT2_PS
rempedaal__SHIFT EQU 2
rempedaal__SLW EQU CYREG_PRT2_SLW

/* achterlicht */
achterlicht__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
achterlicht__0__MASK EQU 0x80
achterlicht__0__PC EQU CYREG_PRT1_PC7
achterlicht__0__PORT EQU 1
achterlicht__0__SHIFT EQU 7
achterlicht__AG EQU CYREG_PRT1_AG
achterlicht__AMUX EQU CYREG_PRT1_AMUX
achterlicht__BIE EQU CYREG_PRT1_BIE
achterlicht__BIT_MASK EQU CYREG_PRT1_BIT_MASK
achterlicht__BYP EQU CYREG_PRT1_BYP
achterlicht__CTL EQU CYREG_PRT1_CTL
achterlicht__DM0 EQU CYREG_PRT1_DM0
achterlicht__DM1 EQU CYREG_PRT1_DM1
achterlicht__DM2 EQU CYREG_PRT1_DM2
achterlicht__DR EQU CYREG_PRT1_DR
achterlicht__INP_DIS EQU CYREG_PRT1_INP_DIS
achterlicht__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
achterlicht__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
achterlicht__LCD_EN EQU CYREG_PRT1_LCD_EN
achterlicht__MASK EQU 0x80
achterlicht__PORT EQU 1
achterlicht__PRT EQU CYREG_PRT1_PRT
achterlicht__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
achterlicht__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
achterlicht__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
achterlicht__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
achterlicht__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
achterlicht__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
achterlicht__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
achterlicht__PS EQU CYREG_PRT1_PS
achterlicht__SHIFT EQU 7
achterlicht__SLW EQU CYREG_PRT1_SLW

/* PWM_achterlicht */
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_achterlicht_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_achterlicht_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_achterlicht_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_achterlicht_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_achterlicht_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_achterlicht_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_achterlicht_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_achterlicht_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_achterlicht_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_achterlicht_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_achterlicht_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_achterlicht_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_achterlicht_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* Clock_achterlicht */
Clock_achterlicht__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_achterlicht__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_achterlicht__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_achterlicht__CFG2_SRC_SEL_MASK EQU 0x07
Clock_achterlicht__INDEX EQU 0x00
Clock_achterlicht__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_achterlicht__PM_ACT_MSK EQU 0x01
Clock_achterlicht__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_achterlicht__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
