Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Sep  6 15:17:09 2022
| Host         : DESKTOP-07VUEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_teclado_timing_summary_routed.rpt -pb top_module_teclado_timing_summary_routed.pb -rpx top_module_teclado_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_teclado
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 58 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.655        0.000                      0                   58        0.023        0.000                      0                   58        2.633        0.000                       0                    64  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK    {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK     {0.000 25.000}       50.000          20.000          
sys_clk_pin         {0.000 5.000}        10.000          100.000         
  CLK_10MHZ_WCLK_1  {0.000 50.000}       100.000         10.000          
  clkfbout_WCLK_1   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK         95.655        0.000                      0                   58        0.249        0.000                      0                   58       49.500        0.000                       0                    60  
  clkfbout_WCLK                                                                                                                                                       2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_10MHZ_WCLK_1       95.670        0.000                      0                   58        0.249        0.000                      0                   58       49.500        0.000                       0                    60  
  clkfbout_WCLK_1                                                                                                                                                     2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_10MHZ_WCLK_1  CLK_10MHZ_WCLK         95.655        0.000                      0                   58        0.023        0.000                      0                   58  
CLK_10MHZ_WCLK    CLK_10MHZ_WCLK_1       95.655        0.000                      0                   58        0.023        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.966ns (23.276%)  route 3.184ns (76.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.722 r  en10kHz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.722    en10kHz/counter_1[2]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.031    97.377    en10kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.377    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 95.655    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.996ns (23.827%)  route 3.184ns (76.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.154     1.752 r  en10kHz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    en10kHz/counter_1[4]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.966ns (23.368%)  route 3.168ns (76.632%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.706 r  en10kHz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    en10kHz/counter_1[1]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.029    97.375    en10kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.375    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.994ns (23.884%)  route 3.168ns (76.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.152     1.734 r  en10kHz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    en10kHz/counter_1[3]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.832ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.890ns (22.135%)  route 3.131ns (77.865%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.293     1.463    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.587    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                 95.832    

Slack (MET) :             95.851ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.890ns (22.240%)  route 3.112ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.274     1.444    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  en_kHz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.568    en_kHz/counter[23]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 95.851    

Slack (MET) :             95.932ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.966ns (25.113%)  route 2.881ns (74.887%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.419 r  en10kHz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.419    en10kHz/counter_1[7]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 95.932    

Slack (MET) :             95.946ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.996ns (25.692%)  route 2.881ns (74.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.154     1.449 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.449    en10kHz/counter_1[9]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 95.946    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.966ns (25.230%)  route 2.863ns (74.770%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.401 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_1[19]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.964ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.996ns (25.811%)  route 2.863ns (74.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.154     1.431 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.431    en10kHz/counter_1[22]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 95.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.557    -0.555    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  en_kHz/counter_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.230    en_kHz/counter_reg_n_0_[0]
    SLICE_X14Y123        LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  en_kHz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    en_kHz/counter[0]
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.825    -0.327    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
                         clock pessimism             -0.228    -0.555    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.121    -0.434    en_kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.170    -0.241    u1/leds_OBUF[1]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    ffc0/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091    -0.461    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe1/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe1/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.575    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe2/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe2/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.575    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.190    -0.196    u1/counter_o_OBUF[0]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    u1/conta_o[0]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.429    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.193    u1/counter_o_OBUF[1]
    SLICE_X12Y117        LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    u1/conta_o[1]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.120    -0.429    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.164    -0.260    u1/leds_OBUF[0]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.158    ffc1/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.107    -0.445    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.503%)  route 0.213ns (50.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.213    -0.176    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.228    -0.553    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.432    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.987%)  route 0.245ns (54.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[11]
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.824    -0.328    en_kHz/CLK
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/C
                         clock pessimism             -0.194    -0.522    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.091    -0.431    en_kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.992%)  route 0.245ns (54.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[22]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.553    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.432    en_kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y104   en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y104   en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y105   en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y105   en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y105   en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y105   en10kHz/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y106   en10kHz/counter_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y106   en10kHz/counter_reg[17]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y104   en10kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y104   en10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y104   en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y104   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK
  To Clock:  clkfbout_WCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.670ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.966ns (23.276%)  route 3.184ns (76.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.722 r  en10kHz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.722    en10kHz/counter_1[2]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.211    97.361    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.031    97.392    en10kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.392    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 95.670    

Slack (MET) :             95.684ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.996ns (23.827%)  route 3.184ns (76.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.154     1.752 r  en10kHz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    en10kHz/counter_1[4]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.211    97.361    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.436    en10kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 95.684    

Slack (MET) :             95.685ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.966ns (23.368%)  route 3.168ns (76.632%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.706 r  en10kHz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    en10kHz/counter_1[1]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.211    97.361    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.029    97.390    en10kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.390    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 95.685    

Slack (MET) :             95.703ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.994ns (23.884%)  route 3.168ns (76.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.152     1.734 r  en10kHz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    en10kHz/counter_1[3]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.211    97.361    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.436    en10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.436    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 95.703    

Slack (MET) :             95.848ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.890ns (22.135%)  route 3.131ns (77.865%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.293     1.463    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.587    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.211    97.355    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.434    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.434    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                 95.848    

Slack (MET) :             95.867ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.890ns (22.240%)  route 3.112ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.274     1.444    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  en_kHz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.568    en_kHz/counter[23]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.211    97.355    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.434    en_kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.434    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 95.867    

Slack (MET) :             95.948ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.966ns (25.113%)  route 2.881ns (74.887%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.419 r  en10kHz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.419    en10kHz/counter_1[7]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.211    97.335    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.031    97.366    en10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.366    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 95.948    

Slack (MET) :             95.962ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.996ns (25.692%)  route 2.881ns (74.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.154     1.449 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.449    en10kHz/counter_1[9]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.211    97.335    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.075    97.410    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 95.962    

Slack (MET) :             95.966ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.966ns (25.230%)  route 2.863ns (74.770%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.401 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_1[19]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.211    97.335    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    97.366    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.366    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 95.966    

Slack (MET) :             95.980ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.996ns (25.811%)  route 2.863ns (74.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.415ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.154     1.431 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.431    en10kHz/counter_1[22]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.211    97.335    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.075    97.410    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.410    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 95.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.557    -0.555    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  en_kHz/counter_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.230    en_kHz/counter_reg_n_0_[0]
    SLICE_X14Y123        LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  en_kHz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    en_kHz/counter[0]
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.825    -0.327    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
                         clock pessimism             -0.228    -0.555    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.121    -0.434    en_kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.170    -0.241    u1/leds_OBUF[1]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    ffc0/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091    -0.461    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe1/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe1/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.575    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe2/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe2/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.215    -0.536    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.575    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.190    -0.196    u1/counter_o_OBUF[0]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    u1/conta_o[0]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.429    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.193    u1/counter_o_OBUF[1]
    SLICE_X12Y117        LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    u1/conta_o[1]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.229    -0.549    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.120    -0.429    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.164    -0.260    u1/leds_OBUF[0]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.158    ffc1/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.231    -0.552    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.107    -0.445    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.503%)  route 0.213ns (50.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.213    -0.176    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.228    -0.553    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.432    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.987%)  route 0.245ns (54.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[11]
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.824    -0.328    en_kHz/CLK
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/C
                         clock pessimism             -0.194    -0.522    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.091    -0.431    en_kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.992%)  route 0.245ns (54.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[22]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.553    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.432    en_kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_10MHZ_WCLK_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  generate_clock_10Mhz/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X49Y104   en10kHz/clk_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y104   en10kHz/counter_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y105   en10kHz/counter_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y105   en10kHz/counter_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y105   en10kHz/counter_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X47Y105   en10kHz/counter_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y106   en10kHz/counter_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X48Y106   en10kHz/counter_reg[17]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y104   en10kHz/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y104   en10kHz/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X49Y104   en10kHz/clk_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y104   en10kHz/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X47Y105   en10kHz/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y105   en10kHz/counter_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X48Y106   en10kHz/counter_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_WCLK_1
  To Clock:  clkfbout_WCLK_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_WCLK_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  generate_clock_10Mhz/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  generate_clock_10Mhz/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK_1
  To Clock:  CLK_10MHZ_WCLK

Setup :            0  Failing Endpoints,  Worst Slack       95.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.966ns (23.276%)  route 3.184ns (76.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.722 r  en10kHz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.722    en10kHz/counter_1[2]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.031    97.377    en10kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.377    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 95.655    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.996ns (23.827%)  route 3.184ns (76.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.154     1.752 r  en10kHz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    en10kHz/counter_1[4]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.966ns (23.368%)  route 3.168ns (76.632%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.706 r  en10kHz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    en10kHz/counter_1[1]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.029    97.375    en10kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.375    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.994ns (23.884%)  route 3.168ns (76.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.152     1.734 r  en10kHz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    en10kHz/counter_1[3]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.832ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.890ns (22.135%)  route 3.131ns (77.865%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.293     1.463    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.587    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                 95.832    

Slack (MET) :             95.851ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.890ns (22.240%)  route 3.112ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.274     1.444    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  en_kHz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.568    en_kHz/counter[23]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 95.851    

Slack (MET) :             95.932ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.966ns (25.113%)  route 2.881ns (74.887%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.419 r  en10kHz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.419    en10kHz/counter_1[7]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 95.932    

Slack (MET) :             95.946ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.996ns (25.692%)  route 2.881ns (74.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.154     1.449 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.449    en10kHz/counter_1[9]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 95.946    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.966ns (25.230%)  route 2.863ns (74.770%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.401 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_1[19]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.964ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK rise@100.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.996ns (25.811%)  route 2.863ns (74.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.154     1.431 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.431    en10kHz/counter_1[22]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 95.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.557    -0.555    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  en_kHz/counter_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.230    en_kHz/counter_reg_n_0_[0]
    SLICE_X14Y123        LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  en_kHz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    en_kHz/counter[0]
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.825    -0.327    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
                         clock pessimism             -0.228    -0.555    
                         clock uncertainty            0.226    -0.329    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.121    -0.208    en_kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.170    -0.241    u1/leds_OBUF[1]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    ffc0/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091    -0.235    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe1/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe1/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.226    -0.310    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.349    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe2/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe2/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.226    -0.310    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.349    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.190    -0.196    u1/counter_o_OBUF[0]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    u1/conta_o[0]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.203    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.193    u1/counter_o_OBUF[1]
    SLICE_X12Y117        LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    u1/conta_o[1]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.120    -0.203    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.164    -0.260    u1/leds_OBUF[0]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.158    ffc1/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.107    -0.219    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.503%)  route 0.213ns (50.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.213    -0.176    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.228    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.206    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.987%)  route 0.245ns (54.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[11]
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.824    -0.328    en_kHz/CLK
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/C
                         clock pessimism             -0.194    -0.522    
                         clock uncertainty            0.226    -0.296    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.091    -0.205    en_kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK rise@0.000ns - CLK_10MHZ_WCLK_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.992%)  route 0.245ns (54.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[22]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.206    en_kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_10MHZ_WCLK
  To Clock:  CLK_10MHZ_WCLK_1

Setup :            0  Failing Endpoints,  Worst Slack       95.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.655ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.150ns  (logic 0.966ns (23.276%)  route 3.184ns (76.724%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.722 r  en10kHz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.722    en10kHz/counter_1[2]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[2]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.031    97.377    en10kHz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         97.377    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 95.655    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.996ns (23.827%)  route 3.184ns (76.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.416     1.598    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.154     1.752 r  en10kHz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.752    en10kHz/counter_1[4]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[4]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.752    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.669ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 0.966ns (23.368%)  route 3.168ns (76.632%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.124     1.706 r  en10kHz/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    en10kHz/counter_1[1]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[1]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.029    97.375    en10kHz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         97.375    
                         arrival time                          -1.706    
  -------------------------------------------------------------------
                         slack                                 95.669    

Slack (MET) :             95.687ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.994ns (23.884%)  route 3.168ns (76.116%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.041ns = ( 97.959 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.400     1.582    en10kHz/clk_out_0
    SLICE_X48Y102        LUT2 (Prop_lut2_I0_O)        0.152     1.734 r  en10kHz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.734    en10kHz/counter_1[3]
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.498    97.959    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
                         clock pessimism             -0.387    97.572    
                         clock uncertainty           -0.226    97.346    
    SLICE_X48Y102        FDRE (Setup_fdre_C_D)        0.075    97.421    en10kHz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         97.421    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 95.687    

Slack (MET) :             95.832ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.890ns (22.135%)  route 3.131ns (77.865%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.293     1.463    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.587 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.587    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                 95.832    

Slack (MET) :             95.851ns  (required time - arrival time)
  Source:                 en_kHz/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 0.890ns (22.240%)  route 3.112ns (77.760%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.045ns = ( 97.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.434ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.613    -2.434    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.518    -1.916 r  en_kHz/counter_reg[21]/Q
                         net (fo=2, routed)           0.842    -1.074    en_kHz/counter_reg_n_0_[21]
    SLICE_X14Y126        LUT4 (Prop_lut4_I1_O)        0.124    -0.950 r  en_kHz/counter[24]_i_6__0/O
                         net (fo=1, routed)           0.996     0.046    en_kHz/counter[24]_i_6__0_n_0
    SLICE_X14Y124        LUT6 (Prop_lut6_I4_O)        0.124     0.170 r  en_kHz/counter[24]_i_2__0/O
                         net (fo=25, routed)          1.274     1.444    en_kHz/counter[24]_i_2__0_n_0
    SLICE_X14Y127        LUT6 (Prop_lut6_I0_O)        0.124     1.568 r  en_kHz/counter[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.568    en_kHz/counter[23]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.494    97.955    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
                         clock pessimism             -0.389    97.566    
                         clock uncertainty           -0.226    97.340    
    SLICE_X14Y127        FDRE (Setup_fdre_C_D)        0.079    97.419    en_kHz/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         97.419    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 95.851    

Slack (MET) :             95.932ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.966ns (25.113%)  route 2.881ns (74.887%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.419 r  en10kHz/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.419    en10kHz/counter_1[7]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[7]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.419    
  -------------------------------------------------------------------
                         slack                                 95.932    

Slack (MET) :             95.946ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 0.996ns (25.692%)  route 2.881ns (74.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.113     1.295    en10kHz/clk_out_0
    SLICE_X48Y104        LUT2 (Prop_lut2_I0_O)        0.154     1.449 r  en10kHz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.449    en10kHz/counter_1[9]
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y104        FDRE                                         r  en10kHz/counter_reg[9]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.449    
  -------------------------------------------------------------------
                         slack                                 95.946    

Slack (MET) :             95.950ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.966ns (25.230%)  route 2.863ns (74.770%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.401 r  en10kHz/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.401    en10kHz/counter_1[19]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[19]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.031    97.351    en10kHz/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         97.351    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 95.950    

Slack (MET) :             95.964ns  (required time - arrival time)
  Source:                 en10kHz/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en10kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (CLK_10MHZ_WCLK_1 rise@100.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.996ns (25.811%)  route 2.863ns (74.189%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.042ns = ( 97.958 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.619    -2.428    en10kHz/CLK
    SLICE_X48Y102        FDRE                                         r  en10kHz/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.419    -2.009 r  en10kHz/counter_reg[3]/Q
                         net (fo=2, routed)           0.817    -1.192    en10kHz/counter[3]
    SLICE_X48Y103        LUT4 (Prop_lut4_I1_O)        0.299    -0.893 r  en10kHz/counter[24]_i_7/O
                         net (fo=1, routed)           0.952     0.058    en10kHz/counter[24]_i_7_n_0
    SLICE_X48Y105        LUT6 (Prop_lut6_I4_O)        0.124     0.182 f  en10kHz/counter[24]_i_2/O
                         net (fo=25, routed)          1.095     1.277    en10kHz/clk_out_0
    SLICE_X48Y106        LUT2 (Prop_lut2_I0_O)        0.154     1.431 r  en10kHz/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.431    en10kHz/counter_1[22]
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.592    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    94.736 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    96.370    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.461 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          1.497    97.958    en10kHz/CLK
    SLICE_X48Y106        FDRE                                         r  en10kHz/counter_reg[22]/C
                         clock pessimism             -0.412    97.546    
                         clock uncertainty           -0.226    97.320    
    SLICE_X48Y106        FDRE (Setup_fdre_C_D)        0.075    97.395    en10kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         97.395    
                         arrival time                          -1.431    
  -------------------------------------------------------------------
                         slack                                 95.964    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.327ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.557    -0.555    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y123        FDRE (Prop_fdre_C_Q)         0.164    -0.391 f  en_kHz/counter_reg[0]/Q
                         net (fo=3, routed)           0.161    -0.230    en_kHz/counter_reg_n_0_[0]
    SLICE_X14Y123        LUT1 (Prop_lut1_I0_O)        0.045    -0.185 r  en_kHz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    en_kHz/counter[0]
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.825    -0.327    en_kHz/CLK
    SLICE_X14Y123        FDRE                                         r  en_kHz/counter_reg[0]/C
                         clock pessimism             -0.228    -0.555    
                         clock uncertainty            0.226    -0.329    
    SLICE_X14Y123        FDRE (Hold_fdre_C_D)         0.121    -0.208    en_kHz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 ffc0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  ffc0/Q_reg/Q
                         net (fo=6, routed)           0.170    -0.241    u1/leds_OBUF[1]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.045    -0.196 r  u1/Q_i_1__0/O
                         net (fo=1, routed)           0.000    -0.196    ffc0/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc0/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc0/Q_reg/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.091    -0.235    ffc0/Q_reg
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe1/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe1/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe1/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe1/Q_reg/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.226    -0.310    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.349    ffe1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 en10kHz/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffe2/Q_reg/CE
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    en10kHz/CLK
    SLICE_X49Y104        FDRE                                         r  en10kHz/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  en10kHz/clk_out_reg/Q
                         net (fo=4, routed)           0.111    -0.300    ffe2/clk_out
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffe2/CLK_10MHZ
    SLICE_X47Y104        FDRE                                         r  ffe2/Q_reg/C
                         clock pessimism             -0.215    -0.536    
                         clock uncertainty            0.226    -0.310    
    SLICE_X47Y104        FDRE (Hold_fdre_C_CE)       -0.039    -0.349    ffe2/Q_reg
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.425%)  route 0.190ns (47.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y117         FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[0]/Q
                         net (fo=4, routed)           0.190    -0.196    u1/counter_o_OBUF[0]
    SLICE_X8Y117         LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  u1/conta_o[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    u1/conta_o[0]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X8Y117         FDRE                                         r  u1/conta_o_reg[0]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X8Y117         FDRE (Hold_fdre_C_D)         0.120    -0.203    u1/conta_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u1/conta_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u1/conta_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.141%)  route 0.192ns (47.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.563    -0.549    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.385 r  u1/conta_o_reg[1]/Q
                         net (fo=3, routed)           0.192    -0.193    u1/counter_o_OBUF[1]
    SLICE_X12Y117        LUT4 (Prop_lut4_I3_O)        0.045    -0.148 r  u1/conta_o[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.148    u1/conta_o[1]_i_1_n_0
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.320    u1/CLK_10MHZ
    SLICE_X12Y117        FDRE                                         r  u1/conta_o_reg[1]/C
                         clock pessimism             -0.229    -0.549    
                         clock uncertainty            0.226    -0.323    
    SLICE_X12Y117        FDRE (Hold_fdre_C_D)         0.120    -0.203    u1/conta_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.148    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ffc1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ffc1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.230ns (58.336%)  route 0.164ns (41.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.321ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.552    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128    -0.424 r  ffc1/Q_reg/Q
                         net (fo=6, routed)           0.164    -0.260    u1/leds_OBUF[0]
    SLICE_X47Y103        LUT3 (Prop_lut3_I2_O)        0.102    -0.158 r  u1/Q_i_1/O
                         net (fo=1, routed)           0.000    -0.158    ffc1/Q_reg_0
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.831    -0.321    ffc1/CLK_10MHZ
    SLICE_X47Y103        FDRE                                         r  ffc1/Q_reg/C
                         clock pessimism             -0.231    -0.552    
                         clock uncertainty            0.226    -0.326    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.107    -0.219    ffc1/Q_reg
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.503%)  route 0.213ns (50.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.213    -0.176    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.131 r  en_kHz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.131    en_kHz/counter[24]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[24]/C
                         clock pessimism             -0.228    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.206    en_kHz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.987%)  route 0.245ns (54.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.194ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X13Y124        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[11]
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.824    -0.328    en_kHz/CLK
    SLICE_X13Y124        FDRE                                         r  en_kHz/counter_reg[11]/C
                         clock pessimism             -0.194    -0.522    
                         clock uncertainty            0.226    -0.296    
    SLICE_X13Y124        FDRE (Hold_fdre_C_D)         0.091    -0.205    en_kHz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 en_kHz/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            en_kHz/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK_10MHZ_WCLK_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             CLK_10MHZ_WCLK_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_10MHZ_WCLK_1 rise@0.000ns - CLK_10MHZ_WCLK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.992%)  route 0.245ns (54.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_10MHZ_WCLK rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.553    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y127        FDRE (Prop_fdre_C_Q)         0.164    -0.389 r  en_kHz/counter_reg[23]/Q
                         net (fo=26, routed)          0.245    -0.144    en_kHz/counter_reg_n_0_[23]
    SLICE_X14Y127        LUT6 (Prop_lut6_I3_O)        0.045    -0.099 r  en_kHz/counter[22]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.099    en_kHz/counter[22]
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_10MHZ_WCLK_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generate_clock_10Mhz/inst/CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generate_clock_10Mhz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    generate_clock_10Mhz/inst/CLK_100MHZ_WCLK
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  generate_clock_10Mhz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    generate_clock_10Mhz/inst/CLK_10MHZ_WCLK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  generate_clock_10Mhz/inst/clkout1_buf/O
                         net (fo=58, routed)          0.827    -0.325    en_kHz/CLK
    SLICE_X14Y127        FDRE                                         r  en_kHz/counter_reg[22]/C
                         clock pessimism             -0.228    -0.553    
                         clock uncertainty            0.226    -0.327    
    SLICE_X14Y127        FDRE (Hold_fdre_C_D)         0.121    -0.206    en_kHz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.107    





