@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 
@N: BN115 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\component\work\tdr\tdr.v":760:13:760:26|Removing instance BunchCounter_0 of view:work.BunchCounter(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance threshold_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance threshold_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\controldecoder.v":80:4:80:9|Removing sequential instance bias_voltage[13:0] of view:PrimLib.dffe(prim) in hierarchy view:work.ControlDecoder_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance data_out[31:0] of view:PrimLib.dffe(prim) in hierarchy view:work.FIFO_0(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_3(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_2(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_1(verilog) because there are no references to its outputs 
@N: BN362 :"d:\dropali\dropbox\documents\projects\firmware\source\ctpps-firmware\hdl\fifo.v":89:4:89:9|Removing sequential instance fifo_ram[31:0] of view:PrimLib.ram1(prim) in hierarchy view:work.FIFO_0(verilog) because there are no references to its outputs 
@N: BN225 |Writing default property annotation file D:\DropAli\Dropbox\Documents\Projects\Firmware\Source\ctpps-firmware\synthesis\TDR.sap.
