0.6
2019.2
Nov  6 2019
21:57:16
D:/Verilog/Lab_01_full_adder/Lab_01.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sim_1/new/lab01_full_adder_test.v,1583896236,verilog,,,,lab01_full_adder_test,,,,,,,,
D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sources_1/new/lab01_full_adder.v,1583895231,verilog,,D:/Verilog/Lab_01_full_adder/Lab_01.srcs/sim_1/new/lab01_full_adder_test.v,,lab01_full_adder,,,,,,,,
