# VHDL Assignment

## Submitted by:
1. Anish Subedi
2. Ashish Basaula

## To:
Prashant Adhikari

## Notes:
- Simulation using gtkwave in Ubuntu and XILIT in Windows.
## Project Folder Structure 
├───Decoder
├───demux
├───d_flip_flop
├───full_adder
├───full_adder_using_half_adder_and
├───gcd
├───jk_flip_flop
├───lcm
├───sequence_101
└───two_bit_multiplexer
