+ define_corners nom_typ_1p20V_25C
Reading timing models for corner nom_typ_1p20V_25C…
Reading cell library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading top-level netlist at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/cons.sdc'…
Warning: cons.sdc line 34, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 35, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 38, set_input_delay relative to a clock defined on the same port/pin not allowed.
Warning: cons.sdc line 39, set_input_delay relative to a clock defined on the same port/pin not allowed.
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
Reading top-level design parasitics for the 'nom_typ_1p20V_25C' corner at '/home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031268    0.003927    0.400980 v _213_/A (sg13g2_nand3_1)
     2    0.009967    0.053465    0.056016    0.456995 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.053475    0.000573    0.457569 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001590    0.026721    0.055885    0.513454 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026721    0.000062    0.513516 v _300_/D (sg13g2_dfrbpq_1)
                                              0.513516   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275505   clock uncertainty
                                  0.000000    0.275505   clock reconvergence pessimism
                                 -0.035744    0.239761   library hold time
                                              0.239761   data required time
---------------------------------------------------------------------------------------------
                                              0.239761   data required time
                                             -0.513516   data arrival time
---------------------------------------------------------------------------------------------
                                              0.273755   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031252    0.003883    0.400935 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004707    0.048907    0.097432    0.498367 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.048908    0.000311    0.498678 ^ _219_/A (sg13g2_inv_1)
     1    0.001996    0.018696    0.030322    0.529000 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.018696    0.000136    0.529136 v _301_/D (sg13g2_dfrbpq_1)
                                              0.529136   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275483   clock uncertainty
                                  0.000000    0.275483   clock reconvergence pessimism
                                 -0.033201    0.242282   library hold time
                                              0.242282   data required time
---------------------------------------------------------------------------------------------
                                              0.242282   data required time
                                             -0.529136   data arrival time
---------------------------------------------------------------------------------------------
                                              0.286854   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.031203    0.003742    0.400794 v _191_/B (sg13g2_xnor2_1)
     2    0.009952    0.069302    0.084309    0.485103 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.069311    0.000625    0.485728 v _192_/B (sg13g2_xnor2_1)
     1    0.001651    0.026724    0.061459    0.547187 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026724    0.000064    0.547251 v _294_/D (sg13g2_dfrbpq_1)
                                              0.547251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274957   clock uncertainty
                                  0.000000    0.274957   clock reconvergence pessimism
                                 -0.035749    0.239207   library hold time
                                              0.239207   data required time
---------------------------------------------------------------------------------------------
                                              0.239207   data required time
                                             -0.547251   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308044   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037125    0.004995    0.393517 v _195_/A (sg13g2_xor2_1)
     2    0.010681    0.048512    0.092525    0.486042 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.048525    0.000757    0.486799 v _196_/B (sg13g2_xor2_1)
     1    0.003396    0.028949    0.060975    0.547774 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.028949    0.000127    0.547902 v _295_/D (sg13g2_dfrbpq_1)
                                              0.547902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275248   clock uncertainty
                                  0.000000    0.275248   clock reconvergence pessimism
                                 -0.036452    0.238796   library hold time
                                              0.238796   data required time
---------------------------------------------------------------------------------------------
                                              0.238796   data required time
                                             -0.547902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.309106   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044655    0.000417    0.308818 v fanout51/A (sg13g2_buf_8)
     8    0.040691    0.030407    0.088235    0.397052 v fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.030704    0.001966    0.399019 v _202_/B (sg13g2_xor2_1)
     2    0.011883    0.052041    0.090519    0.489538 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.052043    0.000394    0.489932 v _204_/A (sg13g2_xor2_1)
     1    0.001594    0.023922    0.059306    0.549238 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023922    0.000062    0.549300 v _297_/D (sg13g2_dfrbpq_1)
                                              0.549300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273678   clock uncertainty
                                  0.000000    0.273678   clock reconvergence pessimism
                                 -0.035083    0.238595   library hold time
                                              0.238595   data required time
---------------------------------------------------------------------------------------------
                                              0.238595   data required time
                                             -0.549300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002824    0.019335    0.160653    0.284286 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019335    0.000111    0.284397 v fanout56/A (sg13g2_buf_1)
     4    0.028545    0.094004    0.118574    0.402971 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.094073    0.001642    0.404612 v _210_/B (sg13g2_xnor2_1)
     1    0.006266    0.050383    0.091414    0.496026 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.050384    0.000258    0.496285 v _211_/B (sg13g2_xnor2_1)
     1    0.001849    0.027243    0.056003    0.552288 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027243    0.000069    0.552357 v _299_/D (sg13g2_dfrbpq_1)
                                              0.552357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273633   clock uncertainty
                                  0.000000    0.273633   clock reconvergence pessimism
                                 -0.036135    0.237497   library hold time
                                              0.237497   data required time
---------------------------------------------------------------------------------------------
                                              0.237497   data required time
                                             -0.552357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314859   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010168    0.039778    0.178864    0.304370 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039787    0.000593    0.304962 v output2/A (sg13g2_buf_2)
     1    0.080918    0.131933    0.168530    0.473493 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.132117    0.003611    0.477104 v sign (out)
                                              0.477104   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.477104   data arrival time
---------------------------------------------------------------------------------------------
                                              0.327104   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044653    0.000305    0.308706 v fanout52/A (sg13g2_buf_2)
     5    0.029661    0.058318    0.110098    0.418804 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.058448    0.002103    0.420907 v _199_/B (sg13g2_xnor2_1)
     2    0.009193    0.066170    0.091597    0.512505 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.066170    0.000296    0.512801 v _200_/B (sg13g2_xor2_1)
     1    0.002310    0.025689    0.062955    0.575756 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025689    0.000084    0.575840 v _296_/D (sg13g2_dfrbpq_1)
                                              0.575840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    0.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273900   clock uncertainty
                                  0.000000    0.273900   clock reconvergence pessimism
                                 -0.035643    0.238257   library hold time
                                              0.238257   data required time
---------------------------------------------------------------------------------------------
                                              0.238257   data required time
                                             -0.575840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337583   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    0.125483 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011799    0.044651    0.182918    0.308401 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.044653    0.000305    0.308706 v fanout52/A (sg13g2_buf_2)
     5    0.029661    0.058318    0.110098    0.418804 v fanout52/X (sg13g2_buf_2)
                                                         net52 (net)
                      0.058523    0.002704    0.421509 v _206_/B (sg13g2_xnor2_1)
     2    0.013179    0.087878    0.109447    0.530956 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.087878    0.000447    0.531402 v _208_/A (sg13g2_xor2_1)
     1    0.002526    0.026659    0.076995    0.608398 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.026659    0.000092    0.608490 v _298_/D (sg13g2_dfrbpq_1)
                                              0.608490   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.273642   clock uncertainty
                                  0.000000    0.273642   clock reconvergence pessimism
                                 -0.035950    0.237692   library hold time
                                              0.237692   data required time
---------------------------------------------------------------------------------------------
                                              0.237692   data required time
                                             -0.608490   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370798   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010321    0.051216    0.185631    0.311136 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051223    0.000593    0.311729 ^ _127_/A (sg13g2_inv_1)
     1    0.007509    0.034359    0.046349    0.358078 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.034366    0.000398    0.358476 v output3/A (sg13g2_buf_2)
     1    0.082415    0.134320    0.167270    0.525746 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.134490    0.003975    0.529721 v signB (out)
                                              0.529721   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.529721   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379721   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122829    0.001774    0.419792 ^ _275_/A (sg13g2_nor2_1)
     1    0.005784    0.034761    0.073207    0.492999 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.034770    0.000523    0.493521 v output30/A (sg13g2_buf_2)
     1    0.083636    0.135262    0.169738    0.663260 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.135391    0.002892    0.666151 v sine_out[3] (out)
                                              0.666151   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666151   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516151   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030603    0.002183    0.389580 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007755    0.042534    0.076772    0.466351 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042539    0.000470    0.466821 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003838    0.035771    0.058771    0.525592 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035772    0.000278    0.525870 v output23/A (sg13g2_buf_2)
     1    0.083684    0.137210    0.165410    0.691280 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138114    0.009114    0.700393 v sine_out[27] (out)
                                              0.700393   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700393   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550393   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122895    0.002917    0.420935 ^ _212_/A (sg13g2_nor2_1)
     2    0.011874    0.052231    0.094307    0.515242 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.052257    0.000615    0.515858 v output26/A (sg13g2_buf_2)
     1    0.085627    0.140351    0.174973    0.690830 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.141393    0.009882    0.700712 v sine_out[2] (out)
                                              0.700712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.700712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.550712   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031789    0.002393    0.466461 ^ _155_/A2 (sg13g2_a221oi_1)
     1    0.003952    0.034440    0.071831    0.538293 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034440    0.000260    0.538553 v output12/A (sg13g2_buf_2)
     1    0.081679    0.132902    0.167716    0.706269 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.133001    0.002360    0.708629 v sine_out[17] (out)
                                              0.708629   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708629   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558629   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030603    0.002183    0.389580 ^ _156_/A_N (sg13g2_nand2b_1)
     2    0.007755    0.042534    0.076772    0.466351 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.042539    0.000454    0.466805 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006121    0.036576    0.074650    0.541455 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.036580    0.000387    0.541842 v output13/A (sg13g2_buf_2)
     1    0.081757    0.132934    0.169238    0.711080 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133006    0.001810    0.712889 v sine_out[18] (out)
                                              0.712889   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.712889   data arrival time
---------------------------------------------------------------------------------------------
                                              0.562889   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031741    0.002130    0.466198 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.005392    0.050905    0.069686    0.535884 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.050906    0.000324    0.536208 v output29/A (sg13g2_buf_2)
     1    0.083790    0.137004    0.174751    0.710959 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.137488    0.006708    0.717667 v sine_out[32] (out)
                                              0.717667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717667   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567667   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042293    0.004859    0.400607 ^ fanout69/A (sg13g2_buf_8)
     8    0.035734    0.030979    0.080211    0.480818 ^ fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.031288    0.002544    0.483363 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.003552    0.041426    0.061622    0.544984 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.041427    0.000263    0.545247 v output28/A (sg13g2_buf_2)
     1    0.083502    0.137797    0.164848    0.710095 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.139662    0.012968    0.723063 v sine_out[31] (out)
                                              0.723063   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.723063   data arrival time
---------------------------------------------------------------------------------------------
                                              0.573063   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030580    0.002035    0.389432 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003808    0.022016    0.056009    0.445441 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022017    0.000288    0.445730 v _179_/B (sg13g2_nand2_1)
     2    0.010034    0.052332    0.053329    0.499059 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.052344    0.000626    0.499684 ^ _281_/B (sg13g2_nor2_1)
     1    0.009989    0.043339    0.055338    0.555023 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.043418    0.001504    0.556527 v output35/A (sg13g2_buf_2)
     1    0.082488    0.134837    0.170344    0.726871 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.135207    0.005831    0.732702 v sine_out[8] (out)
                                              0.732702   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.732702   data arrival time
---------------------------------------------------------------------------------------------
                                              0.582702   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045834    0.001131    0.824521 v _293_/D (sg13g2_dfrbpq_1)
                                              0.824521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.274993   clock uncertainty
                                  0.000000    0.274993   clock reconvergence pessimism
                                 -0.041806    0.233188   library hold time
                                              0.233188   data required time
---------------------------------------------------------------------------------------------
                                              0.233188   data required time
                                             -0.824521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.591334   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030580    0.002035    0.389432 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.003808    0.022016    0.056009    0.445441 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.022017    0.000288    0.445730 v _179_/B (sg13g2_nand2_1)
     2    0.010034    0.052332    0.053329    0.499059 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.052342    0.000577    0.499636 ^ _180_/B (sg13g2_nand2_1)
     1    0.005260    0.043551    0.064275    0.563911 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.043554    0.000389    0.564300 v output24/A (sg13g2_buf_2)
     1    0.084388    0.138340    0.169808    0.734108 v output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.139260    0.009235    0.743343 v sine_out[28] (out)
                                              0.743343   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.743343   data arrival time
---------------------------------------------------------------------------------------------
                                              0.593343   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049664    0.002669    0.463372 v _169_/A (sg13g2_nand2_1)
     1    0.004277    0.032799    0.041629    0.505001 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.032800    0.000301    0.505302 ^ _170_/B (sg13g2_nand2_1)
     1    0.006540    0.048316    0.062924    0.568226 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.048342    0.000459    0.568685 v output20/A (sg13g2_buf_2)
     1    0.082576    0.134966    0.172917    0.741602 v output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.135317    0.005691    0.747294 v sine_out[24] (out)
                                              0.747294   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.747294   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597294   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.037203    0.005170    0.393693 v _215_/C (sg13g2_nand3_1)
     2    0.007312    0.043312    0.057509    0.451201 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.043328    0.000620    0.451821 ^ _284_/B (sg13g2_and2_1)
     1    0.008894    0.047944    0.104692    0.556514 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.047959    0.000794    0.557307 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.174716    0.187125    0.744433 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174996    0.005755    0.750188 ^ sine_out[12] (out)
                                              0.750188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.750188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600188   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000155    0.294583 ^ fanout75/A (sg13g2_buf_2)
     6    0.031061    0.072840    0.106362    0.400945 ^ fanout75/X (sg13g2_buf_2)
                                                         net75 (net)
                      0.072922    0.002014    0.402959 ^ _153_/B (sg13g2_nor2_1)
     3    0.013233    0.051575    0.073855    0.476813 v _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.051593    0.000788    0.477601 v _159_/A1 (sg13g2_a21oi_1)
     1    0.003464    0.047001    0.072563    0.550164 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.047001    0.000137    0.550301 ^ _160_/B (sg13g2_nor2_1)
     1    0.004360    0.025730    0.038744    0.589045 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.025730    0.000171    0.589216 v output14/A (sg13g2_buf_2)
     1    0.081908    0.133857    0.161295    0.750511 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.134206    0.005645    0.756156 v sine_out[19] (out)
                                              0.756156   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.756156   data arrival time
---------------------------------------------------------------------------------------------
                                              0.606156   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000762    0.546788 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.002974    0.033745    0.052069    0.598857 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.033745    0.000117    0.598974 v output5/A (sg13g2_buf_2)
     1    0.083786    0.136781    0.167062    0.766036 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.137148    0.005854    0.771891 v sine_out[10] (out)
                                              0.771891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.771891   data arrival time
---------------------------------------------------------------------------------------------
                                              0.621891   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123527    0.001797    0.421262 ^ fanout53/A (sg13g2_buf_8)
     8    0.043308    0.037507    0.116325    0.537586 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.040464    0.007903    0.545489 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004704    0.044291    0.057342    0.602831 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.044292    0.000308    0.603138 v output15/A (sg13g2_buf_2)
     1    0.085316    0.139288    0.173251    0.776389 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.139769    0.006744    0.783134 v sine_out[1] (out)
                                              0.783134   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783134   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633134   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029578    0.001247    0.547274 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.005111    0.039164    0.061208    0.608482 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.039167    0.000355    0.608837 v output36/A (sg13g2_buf_2)
     1    0.082756    0.135205    0.168667    0.777504 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.135567    0.005783    0.783287 v sine_out[9] (out)
                                              0.783287   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.783287   data arrival time
---------------------------------------------------------------------------------------------
                                              0.633287   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031793    0.002416    0.466484 ^ _135_/B (sg13g2_nor2_1)
     1    0.006310    0.028339    0.038624    0.505108 v _135_/Y (sg13g2_nor2_1)
                                                         _105_ (net)
                      0.028350    0.000448    0.505556 v _174_/A (sg13g2_nand2_1)
     1    0.003622    0.026031    0.033075    0.538631 ^ _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.026032    0.000273    0.538904 ^ _175_/B (sg13g2_nand2_1)
     1    0.007831    0.054619    0.065895    0.604799 v _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.054628    0.000555    0.605354 v output22/A (sg13g2_buf_2)
     1    0.083859    0.137003    0.177087    0.782440 v output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.137404    0.006112    0.788553 v sine_out[26] (out)
                                              0.788553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.788553   data arrival time
---------------------------------------------------------------------------------------------
                                              0.638553   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079443    0.003590    0.574880 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004893    0.033273    0.050701    0.625581 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.033274    0.000301    0.625882 v output16/A (sg13g2_buf_2)
     1    0.082236    0.133137    0.167758    0.793640 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.133242    0.002490    0.796129 v sine_out[20] (out)
                                              0.796129   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.796129   data arrival time
---------------------------------------------------------------------------------------------
                                              0.646129   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079473    0.003796    0.575086 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.005498    0.034881    0.052605    0.627690 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.034885    0.000349    0.628039 v output11/A (sg13g2_buf_2)
     1    0.081744    0.133007    0.167983    0.796022 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.133107    0.002390    0.798411 v sine_out[16] (out)
                                              0.798411   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.798411   data arrival time
---------------------------------------------------------------------------------------------
                                              0.648411   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031552    0.000673    0.464741 ^ _183_/A (sg13g2_and2_1)
     2    0.008811    0.047540    0.095424    0.560165 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.047544    0.000496    0.560661 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004177    0.032249    0.068223    0.628884 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.032249    0.000163    0.629047 v output25/A (sg13g2_buf_2)
     1    0.084559    0.137218    0.169675    0.798721 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.137330    0.002613    0.801334 v sine_out[29] (out)
                                              0.801334   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.801334   data arrival time
---------------------------------------------------------------------------------------------
                                              0.651334   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123529    0.001859    0.421324 ^ fanout55/A (sg13g2_buf_2)
     8    0.033202    0.079161    0.149966    0.571290 ^ fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.079485    0.003874    0.575163 ^ _167_/A (sg13g2_nor2_1)
     1    0.004856    0.028752    0.057190    0.632353 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.028760    0.000300    0.632653 v output19/A (sg13g2_buf_2)
     1    0.083198    0.135847    0.164093    0.796746 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.136209    0.005792    0.802538 v sine_out[23] (out)
                                              0.802538   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.802538   data arrival time
---------------------------------------------------------------------------------------------
                                              0.652538   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031552    0.000673    0.464741 ^ _183_/A (sg13g2_and2_1)
     2    0.008811    0.047540    0.095424    0.560165 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.047546    0.000549    0.560714 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.005025    0.034393    0.068087    0.628800 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.034403    0.000355    0.629155 v output27/A (sg13g2_buf_2)
     1    0.084425    0.137845    0.167719    0.796875 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.138281    0.006398    0.803272 v sine_out[30] (out)
                                              0.803272   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803272   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653272   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049674    0.002728    0.463431 v _144_/A (sg13g2_nand2_1)
     2    0.013859    0.069142    0.072243    0.535674 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.069183    0.001384    0.537058 ^ _145_/B (sg13g2_nand2_1)
     1    0.008154    0.060526    0.082783    0.619842 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.060556    0.001082    0.620923 v output9/A (sg13g2_buf_2)
     1    0.081786    0.132558    0.180498    0.801421 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.132658    0.002398    0.803819 v sine_out[14] (out)
                                              0.803819   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.803819   data arrival time
---------------------------------------------------------------------------------------------
                                              0.653819   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031693    0.001835    0.465903 ^ _150_/B (sg13g2_and2_1)
     3    0.011064    0.056189    0.106755    0.572658 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056194    0.000588    0.573246 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.030030    0.065431    0.638677 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.030030    0.000247    0.638925 v output18/A (sg13g2_buf_2)
     1    0.082336    0.134538    0.163784    0.802708 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.134894    0.005717    0.808425 v sine_out[22] (out)
                                              0.808425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.808425   data arrival time
---------------------------------------------------------------------------------------------
                                              0.658425   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002824    0.019335    0.160653    0.284286 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.019335    0.000111    0.284397 v fanout56/A (sg13g2_buf_1)
     4    0.028545    0.094004    0.118574    0.402971 v fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.094075    0.001670    0.404641 v _239_/A (sg13g2_and3_1)
     1    0.007135    0.033295    0.109701    0.514342 v _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.033304    0.000523    0.514865 v _256_/A2 (sg13g2_a22oi_1)
     1    0.005595    0.071017    0.093829    0.608694 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071023    0.000698    0.609392 ^ output4/A (sg13g2_buf_2)
     1    0.083815    0.176830    0.199112    0.808504 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.177219    0.006815    0.815319 ^ sine_out[0] (out)
                                              0.815319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.815319   data arrival time
---------------------------------------------------------------------------------------------
                                              0.665319   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049729    0.003026    0.463729 v _152_/B (sg13g2_nor2_2)
     4    0.025759    0.119601    0.118933    0.582662 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119647    0.001904    0.584566 ^ _277_/B (sg13g2_nor2_1)
     1    0.005441    0.033094    0.063059    0.647625 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.033094    0.000186    0.647811 v output32/A (sg13g2_buf_2)
     1    0.082936    0.135485    0.165825    0.813636 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.135858    0.005876    0.819513 v sine_out[5] (out)
                                              0.819513   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.819513   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669513   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030470    0.001167    0.388564 ^ fanout65/A (sg13g2_buf_8)
     8    0.037923    0.031514    0.075504    0.464068 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.031693    0.001835    0.465903 ^ _150_/B (sg13g2_and2_1)
     3    0.011064    0.056189    0.106755    0.572658 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.056189    0.000302    0.572960 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.006311    0.037081    0.077277    0.650238 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.037113    0.000598    0.650836 v output17/A (sg13g2_buf_2)
     1    0.082378    0.134636    0.167230    0.818066 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.134991    0.005719    0.823785 v sine_out[21] (out)
                                              0.823785   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.823785   data arrival time
---------------------------------------------------------------------------------------------
                                              0.673785   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008893    0.045813    0.181574    0.306822 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.045815    0.000362    0.307185 ^ fanout70/A (sg13g2_buf_8)
     8    0.056902    0.041318    0.088564    0.395749 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.042010    0.004049    0.399797 ^ _140_/B (sg13g2_nor2_2)
     5    0.025800    0.049442    0.060906    0.460703 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.049729    0.003026    0.463729 v _152_/B (sg13g2_nor2_2)
     4    0.025759    0.119601    0.118933    0.582662 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.119629    0.001508    0.584170 ^ _283_/A2 (sg13g2_a21oi_1)
     1    0.003594    0.035325    0.090492    0.674662 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.035325    0.000258    0.674919 v output6/A (sg13g2_buf_2)
     1    0.083586    0.135184    0.170107    0.845026 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.135299    0.002672    0.847698 v sine_out[11] (out)
                                              0.847698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.847698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.697698   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    0.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.013301    0.049122    0.186017    0.309917 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.049126    0.000499    0.310415 v fanout67/A (sg13g2_buf_8)
     8    0.044019    0.031764    0.091378    0.401793 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.032289    0.002918    0.404711 v _125_/A (sg13g2_inv_2)
     3    0.016383    0.041535    0.043972    0.448683 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.041577    0.001073    0.449756 ^ fanout50/A (sg13g2_buf_8)
     8    0.039101    0.032428    0.080383    0.530139 ^ fanout50/X (sg13g2_buf_8)
                                                         net50 (net)
                      0.033469    0.004402    0.534541 ^ _185_/A (sg13g2_nor2_2)
     5    0.025157    0.049985    0.060113    0.594654 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.050011    0.000918    0.595572 v _278_/B (sg13g2_nor2_1)
     1    0.003984    0.055054    0.062887    0.658459 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.055054    0.000263    0.658722 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.174682    0.190780    0.849502 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174942    0.005553    0.855055 ^ sine_out[6] (out)
                                              0.855055   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.855055   data arrival time
---------------------------------------------------------------------------------------------
                                              0.705055   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000773    0.546799 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020028    0.052698    0.101363    0.648162 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052730    0.001062    0.649224 ^ _276_/A (sg13g2_nor2_1)
     1    0.003199    0.027226    0.042550    0.691774 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.027226    0.000128    0.691902 v output31/A (sg13g2_buf_2)
     1    0.083080    0.135630    0.163346    0.855247 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.135970    0.005609    0.860857 v sine_out[4] (out)
                                              0.860857   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.860857   data arrival time
---------------------------------------------------------------------------------------------
                                              0.710857   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.033610    0.002124    0.467856 ^ fanout63/A (sg13g2_buf_1)
     5    0.026461    0.113591    0.129481    0.597337 ^ fanout63/X (sg13g2_buf_1)
                                                         net63 (net)
                      0.113655    0.002215    0.599552 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006408    0.042776    0.099433    0.698986 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.042786    0.000617    0.699603 v output8/A (sg13g2_buf_2)
     1    0.082715    0.135147    0.170409    0.870012 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135498    0.005686    0.875698 v sine_out[13] (out)
                                              0.875698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.875698   data arrival time
---------------------------------------------------------------------------------------------
                                              0.725698   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.009089    0.046553    0.181621    0.305299 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.046555    0.000372    0.305671 ^ fanout66/A (sg13g2_buf_8)
     5    0.033937    0.030422    0.081726    0.387397 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.030589    0.002095    0.389492 ^ fanout64/A (sg13g2_buf_8)
     7    0.042158    0.033314    0.076240    0.465732 ^ fanout64/X (sg13g2_buf_8)
                                                         net64 (net)
                      0.034383    0.004600    0.470332 ^ fanout62/A (sg13g2_buf_8)
     8    0.033075    0.029561    0.075695    0.546026 ^ fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.029567    0.000773    0.546799 ^ _136_/A_N (sg13g2_nand2b_2)
     4    0.020028    0.052698    0.101363    0.648162 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.052747    0.001303    0.649465 ^ _279_/A (sg13g2_nor2_1)
     1    0.007049    0.037396    0.052726    0.702191 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.037431    0.000657    0.702848 v output34/A (sg13g2_buf_2)
     1    0.082845    0.135375    0.167782    0.870630 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135754    0.005919    0.876549 v sine_out[7] (out)
                                              0.876549   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.876549   data arrival time
---------------------------------------------------------------------------------------------
                                              0.726549   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028443    0.002409    0.478594 v _146_/B1 (sg13g2_o21ai_1)
     4    0.017187    0.093271    0.086623    0.565216 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.093274    0.000429    0.565646 ^ _171_/A (sg13g2_nand2_1)
     1    0.006318    0.051724    0.078367    0.644013 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.051726    0.000392    0.644404 v _172_/B (sg13g2_nand2_1)
     1    0.006434    0.043128    0.054533    0.698937 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.043151    0.000456    0.699394 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.176697    0.185924    0.885317 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176997    0.005985    0.891303 ^ sine_out[25] (out)
                                              0.891303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.891303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.741303   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    0.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.002883    0.023892    0.163699    0.287331 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.023892    0.000114    0.287445 ^ fanout56/A (sg13g2_buf_1)
     4    0.028947    0.123488    0.132020    0.419465 ^ fanout56/X (sg13g2_buf_1)
                                                         net56 (net)
                      0.123527    0.001797    0.421262 ^ fanout53/A (sg13g2_buf_8)
     8    0.043308    0.037507    0.116325    0.537586 ^ fanout53/X (sg13g2_buf_8)
                                                         net53 (net)
                      0.039706    0.006558    0.544145 ^ _143_/A (sg13g2_nor2_1)
     2    0.007004    0.034875    0.047444    0.591588 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.034876    0.000204    0.591792 v _147_/A (sg13g2_nand2_1)
     2    0.016108    0.075197    0.072528    0.664320 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.075246    0.001592    0.665912 ^ _149_/B (sg13g2_nand2_1)
     1    0.009792    0.070140    0.092270    0.758182 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.070175    0.001284    0.759467 v output10/A (sg13g2_buf_2)
     1    0.081743    0.132530    0.185102    0.944569 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.132629    0.002390    0.946958 v sine_out[15] (out)
                                              0.946958   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.946958   data arrival time
---------------------------------------------------------------------------------------------
                                              0.796958   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000226    1.089047 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007025    0.108325    0.125431    1.214478 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.108325    0.000419    1.214898 ^ _239_/B (sg13g2_and3_1)
     1    0.007237    0.048567    0.154299    1.369197 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048574    0.000533    1.369730 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005507    0.079647    0.079464    1.449194 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.079648    0.000683    1.449877 v output4/A (sg13g2_buf_2)
     1    0.083815    0.137166    0.188584    1.638461 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137663    0.006801    1.645262 v sine_out[0] (out)
                                              1.645262   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.645262   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204738   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000232    1.089054 v _267_/A1 (sg13g2_o21ai_1)
     1    0.005921    0.095512    0.124431    1.213484 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.095513    0.000369    1.213853 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004507    0.057900    0.084933    1.298787 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.057901    0.000461    1.299248 v _273_/A (sg13g2_nor2_1)
     1    0.004080    0.061108    0.072286    1.371534 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061108    0.000303    1.371837 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.004704    0.058497    0.069713    1.441550 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.058497    0.000308    1.441857 v output15/A (sg13g2_buf_2)
     1    0.085316    0.139338    0.180114    1.621972 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.139818    0.006744    1.628716 v sine_out[1] (out)
                                              1.628716   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.628716   data arrival time
---------------------------------------------------------------------------------------------
                                              2.221284   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197621    0.000855    0.958823 ^ _147_/B (sg13g2_nand2_1)
     2    0.015725    0.120921    0.159377    1.118200 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.120941    0.001481    1.119682 v _275_/B (sg13g2_nor2_1)
     1    0.005871    0.080990    0.094962    1.214644 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.080993    0.000534    1.215178 ^ output30/A (sg13g2_buf_2)
     1    0.083636    0.176071    0.206593    1.421772 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.176141    0.002894    1.424666 ^ sine_out[3] (out)
                                              1.424666   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.424666   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425334   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082036    0.001406    1.081613 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005480    0.095400    0.114903    1.196515 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.095400    0.000332    1.196847 ^ output29/A (sg13g2_buf_2)
     1    0.083790    0.176873    0.211206    1.408054 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.177252    0.006721    1.414775 ^ sine_out[32] (out)
                                              1.414775   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.414775   data arrival time
---------------------------------------------------------------------------------------------
                                              2.435225   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197621    0.000855    0.958823 ^ _147_/B (sg13g2_nand2_1)
     2    0.015725    0.120921    0.159377    1.118200 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.120943    0.001544    1.119744 v _149_/B (sg13g2_nand2_1)
     1    0.009879    0.068862    0.090768    1.210513 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.068902    0.001301    1.211814 ^ output10/A (sg13g2_buf_2)
     1    0.081743    0.171652    0.198418    1.410231 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.171701    0.002391    1.412622 ^ sine_out[15] (out)
                                              1.412622   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.412622   data arrival time
---------------------------------------------------------------------------------------------
                                              2.437378   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082037    0.001414    1.081621 v _186_/A2 (sg13g2_a21oi_1)
     1    0.005113    0.073596    0.102644    1.184265 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.073596    0.000363    1.184628 ^ output27/A (sg13g2_buf_2)
     1    0.084425    0.178007    0.201541    1.386170 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.178348    0.006410    1.392579 ^ sine_out[30] (out)
                                              1.392579   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.392579   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457421   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236948    0.002367    1.044898 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.006311    0.079859    0.132144    1.177042 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.079861    0.000599    1.177641 v output17/A (sg13g2_buf_2)
     1    0.082378    0.134792    0.187883    1.365524 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.135148    0.005719    1.371243 v sine_out[21] (out)
                                              1.371243   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.371243   data arrival time
---------------------------------------------------------------------------------------------
                                              2.478757   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236954    0.002547    1.045077 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004177    0.079807    0.116897    1.161974 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.079807    0.000163    1.162137 v output25/A (sg13g2_buf_2)
     1    0.084559    0.136809    0.192736    1.354872 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.136920    0.002613    1.357485 v sine_out[29] (out)
                                              1.357485   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.357485   data arrival time
---------------------------------------------------------------------------------------------
                                              2.492515   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197622    0.000904    0.958872 ^ _185_/B (sg13g2_nor2_2)
     5    0.025157    0.081964    0.121335    1.080207 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.082014    0.000918    1.081125 v _278_/B (sg13g2_nor2_1)
     1    0.003984    0.061639    0.072958    1.154083 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.061639    0.000263    1.154347 ^ output33/A (sg13g2_buf_2)
     1    0.082831    0.174690    0.194029    1.348375 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.174950    0.005553    1.353928 ^ sine_out[6] (out)
                                              1.353928   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.353928   data arrival time
---------------------------------------------------------------------------------------------
                                              2.496072   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236952    0.002498    1.045028 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002974    0.063985    0.113327    1.158355 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.063985    0.000117    1.158472 v output5/A (sg13g2_buf_2)
     1    0.083786    0.136889    0.181672    1.340144 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.137256    0.005854    1.345999 v sine_out[10] (out)
                                              1.345999   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.345999   data arrival time
---------------------------------------------------------------------------------------------
                                              2.504002   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197617    0.000430    0.958398 ^ _171_/A (sg13g2_nand2_1)
     1    0.006318    0.075210    0.101825    1.060223 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.075211    0.000392    1.060615 v _172_/B (sg13g2_nand2_1)
     1    0.006434    0.048336    0.063570    1.124186 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.048338    0.000456    1.124642 ^ output21/A (sg13g2_buf_2)
     1    0.083776    0.176630    0.188469    1.313111 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.176930    0.005985    1.319096 ^ sine_out[25] (out)
                                              1.319096   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.319096   data arrival time
---------------------------------------------------------------------------------------------
                                              2.530904   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045898    0.001807    0.825197 v _163_/A1 (sg13g2_o21ai_1)
     4    0.021115    0.236913    0.217333    1.042531 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.236948    0.002356    1.044887 ^ _276_/B (sg13g2_nor2_1)
     1    0.003199    0.052748    0.071572    1.116459 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.052748    0.000128    1.116586 v output31/A (sg13g2_buf_2)
     1    0.083080    0.135723    0.175676    1.292262 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.136062    0.005609    1.297872 v sine_out[4] (out)
                                              1.297872   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.297872   data arrival time
---------------------------------------------------------------------------------------------
                                              2.552128   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257339    0.002358    0.823462 v _138_/B (sg13g2_nor2_1)
     2    0.010575    0.138042    0.159717    0.983180 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.138046    0.000626    0.983805 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.006408    0.069804    0.109067    1.092873 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.069805    0.000618    1.093491 v output8/A (sg13g2_buf_2)
     1    0.082715    0.135246    0.183463    1.276954 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.135596    0.005686    1.282640 v sine_out[13] (out)
                                              1.282640   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.282640   data arrival time
---------------------------------------------------------------------------------------------
                                              2.567360   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059091    0.001667    0.544350 v fanout71/A (sg13g2_buf_8)
     8    0.039928    0.030628    0.095506    0.639856 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030689    0.000860    0.640716 v _141_/A (sg13g2_or2_1)
     3    0.016692    0.067934    0.142087    0.782803 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.067939    0.000636    0.783440 v _173_/A2 (sg13g2_o21ai_1)
     2    0.009517    0.128992    0.138343    0.921783 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.129037    0.000611    0.922394 ^ _174_/B (sg13g2_nand2_1)
     1    0.003386    0.043513    0.077584    0.999977 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043513    0.000254    1.000232 v _175_/B (sg13g2_nand2_1)
     1    0.007919    0.048589    0.055912    1.056143 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.048600    0.000564    1.056707 ^ output22/A (sg13g2_buf_2)
     1    0.083859    0.176808    0.188639    1.245345 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.177122    0.006123    1.251469 ^ sine_out[26] (out)
                                              1.251469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.251469   data arrival time
---------------------------------------------------------------------------------------------
                                              2.598531   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125135    0.000634    1.011202 ^ output26/A (sg13g2_buf_2)
     1    0.085627    0.181022    0.221572    1.232774 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.181837    0.009914    1.242688 ^ sine_out[2] (out)
                                              1.242688   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.242688   data arrival time
---------------------------------------------------------------------------------------------
                                              2.607311   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257339    0.002358    0.823462 v _138_/B (sg13g2_nor2_1)
     2    0.010575    0.138042    0.159717    0.983180 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.138046    0.000637    0.983817 ^ _279_/B (sg13g2_nor2_1)
     1    0.007049    0.049482    0.073000    1.056817 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.049516    0.000657    1.057474 v output34/A (sg13g2_buf_2)
     1    0.082845    0.135419    0.173621    1.231095 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.135798    0.005919    1.237014 v sine_out[7] (out)
                                              1.237014   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.237014   data arrival time
---------------------------------------------------------------------------------------------
                                              2.612986   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257333    0.002127    0.823232 v _156_/B (sg13g2_nand2b_1)
     2    0.007755    0.085426    0.112534    0.935766 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085428    0.000454    0.936220 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006121    0.059688    0.091563    1.027783 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.059689    0.000387    1.028170 v output13/A (sg13g2_buf_2)
     1    0.081757    0.133019    0.180398    1.208568 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.133045    0.001810    1.210378 v sine_out[18] (out)
                                              1.210378   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.210378   data arrival time
---------------------------------------------------------------------------------------------
                                              2.639622   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257333    0.002127    0.823232 v _156_/B (sg13g2_nand2b_1)
     2    0.007755    0.085426    0.112534    0.935766 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.085428    0.000470    0.936237 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003838    0.047801    0.072381    1.008618 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.047802    0.000278    1.008896 v output23/A (sg13g2_buf_2)
     1    0.083684    0.137253    0.171224    1.180120 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.138157    0.009114    1.189234 v sine_out[27] (out)
                                              1.189234   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.189234   data arrival time
---------------------------------------------------------------------------------------------
                                              2.660766   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028442    0.002404    0.478588 v _126_/A (sg13g2_inv_1)
     3    0.014037    0.064464    0.061812    0.540400 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064470    0.000517    0.540917 ^ _161_/B (sg13g2_nand2_1)
     3    0.017165    0.109407    0.121168    0.662084 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109444    0.000911    0.662996 v _177_/B (sg13g2_nand2_1)
     3    0.013300    0.079701    0.100627    0.763623 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079703    0.000365    0.763988 ^ _179_/A (sg13g2_nand2_1)
     2    0.009651    0.073521    0.089585    0.853573 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073553    0.000603    0.854176 v _281_/B (sg13g2_nor2_1)
     1    0.010077    0.104808    0.107991    0.962167 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.104843    0.001525    0.963691 ^ output35/A (sg13g2_buf_2)
     1    0.082488    0.174206    0.213354    1.177045 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.174496    0.005841    1.182886 ^ sine_out[8] (out)
                                              1.182886   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.182886   data arrival time
---------------------------------------------------------------------------------------------
                                              2.667114   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102710    0.001326    0.879033 v _145_/B (sg13g2_nand2_1)
     1    0.008241    0.059508    0.079688    0.958720 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.059566    0.001098    0.959819 ^ output9/A (sg13g2_buf_2)
     1    0.081786    0.172268    0.193784    1.153603 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.172316    0.002400    1.156003 ^ sine_out[14] (out)
                                              1.156003   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.156003   data arrival time
---------------------------------------------------------------------------------------------
                                              2.693998   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004949    0.031223    0.170158    0.295115 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031223    0.000331    0.295446 ^ fanout73/A (sg13g2_buf_1)
     5    0.027175    0.116845    0.129774    0.425219 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.116957    0.002952    0.428171 ^ fanout72/A (sg13g2_buf_2)
     5    0.030587    0.073326    0.145180    0.573351 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.073360    0.001483    0.574833 ^ _137_/B (sg13g2_nand3_1)
     5    0.029266    0.257308    0.246271    0.821105 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.257336    0.002268    0.823372 v _166_/A (sg13g2_nor2_1)
     1    0.003243    0.072305    0.103884    0.927257 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.072305    0.000129    0.927385 ^ _167_/B (sg13g2_nor2_1)
     1    0.004856    0.036653    0.048340    0.975725 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.036653    0.000300    0.976025 v output19/A (sg13g2_buf_2)
     1    0.083198    0.135876    0.167907    1.143932 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.136238    0.005792    1.149724 v sine_out[23] (out)
                                              1.149724   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.149724   data arrival time
---------------------------------------------------------------------------------------------
                                              2.700276   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059091    0.001667    0.544350 v fanout71/A (sg13g2_buf_8)
     8    0.039928    0.030628    0.095506    0.639856 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.030630    0.000118    0.639974 v _158_/B (sg13g2_nor2_1)
     3    0.017000    0.154467    0.133921    0.773895 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.154480    0.001163    0.775058 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003317    0.058420    0.098350    0.873408 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.058420    0.000131    0.873538 v _160_/B (sg13g2_nor2_1)
     1    0.004448    0.060456    0.068422    0.941960 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.060456    0.000175    0.942135 ^ output14/A (sg13g2_buf_2)
     1    0.081908    0.172843    0.192096    1.134231 ^ output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.173116    0.005654    1.139885 ^ sine_out[19] (out)
                                              1.139885   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.139885   data arrival time
---------------------------------------------------------------------------------------------
                                              2.710114   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059082    0.001542    0.544225 v _140_/A (sg13g2_nor2_2)
     5    0.026588    0.124537    0.130009    0.674234 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124658    0.003141    0.677376 ^ _152_/B (sg13g2_nor2_2)
     4    0.025443    0.066591    0.098764    0.776140 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066623    0.001185    0.777325 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004040    0.118980    0.139301    0.916626 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.118981    0.000267    0.916893 ^ output12/A (sg13g2_buf_2)
     1    0.081679    0.171642    0.219465    1.136358 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.171744    0.002362    1.138720 ^ sine_out[17] (out)
                                              1.138720   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.138720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.711280   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    0.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.008607    0.035290    0.175154    0.300402 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.035293    0.000350    0.300752 v fanout70/A (sg13g2_buf_8)
     8    0.055241    0.035949    0.087771    0.388523 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.036994    0.004688    0.393211 v fanout69/A (sg13g2_buf_8)
     8    0.034657    0.028212    0.082973    0.476184 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028442    0.002404    0.478588 v _126_/A (sg13g2_inv_1)
     3    0.014037    0.064464    0.061812    0.540400 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.064470    0.000517    0.540917 ^ _161_/B (sg13g2_nand2_1)
     3    0.017165    0.109407    0.121168    0.662084 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.109444    0.000911    0.662996 v _177_/B (sg13g2_nand2_1)
     3    0.013300    0.079701    0.100627    0.763623 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.079703    0.000365    0.763988 ^ _179_/A (sg13g2_nand2_1)
     2    0.009651    0.073521    0.089585    0.853573 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.073551    0.000552    0.854124 v _180_/B (sg13g2_nand2_1)
     1    0.005348    0.044347    0.059273    0.913397 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.044348    0.000396    0.913794 ^ output24/A (sg13g2_buf_2)
     1    0.084388    0.178242    0.184947    1.098741 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.178962    0.009263    1.108004 ^ sine_out[28] (out)
                                              1.108004   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.108004   data arrival time
---------------------------------------------------------------------------------------------
                                              2.741996   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081806    0.000550    0.720421 ^ _181_/A (sg13g2_and2_1)
     4    0.017926    0.083931    0.144158    0.864579 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.083941    0.000940    0.865520 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.003552    0.047931    0.060459    0.925979 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.047932    0.000263    0.926241 v output28/A (sg13g2_buf_2)
     1    0.083502    0.137821    0.167992    1.094233 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.139685    0.012969    1.107202 v sine_out[31] (out)
                                              1.107202   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.107202   data arrival time
---------------------------------------------------------------------------------------------
                                              2.742798   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081813    0.000898    0.720769 ^ _150_/A (sg13g2_and2_1)
     3    0.011064    0.057301    0.123359    0.844129 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057306    0.000576    0.844705 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004893    0.053846    0.071455    0.916160 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.053847    0.000301    0.916461 v output16/A (sg13g2_buf_2)
     1    0.082236    0.133213    0.177694    1.094155 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.133318    0.002490    1.096645 v sine_out[20] (out)
                                              1.096645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.096645   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753355   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002794    0.023574    0.163440    0.287082 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.023574    0.000111    0.287193 ^ fanout61/A (sg13g2_buf_1)
     5    0.028672    0.122792    0.130825    0.418018 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.122796    0.000639    0.418656 ^ fanout60/A (sg13g2_buf_1)
     4    0.026003    0.112161    0.162863    0.581520 ^ fanout60/X (sg13g2_buf_1)
                                                         net60 (net)
                      0.112179    0.001447    0.582966 ^ fanout59/A (sg13g2_buf_1)
     4    0.017921    0.081804    0.136905    0.719871 ^ fanout59/X (sg13g2_buf_1)
                                                         net59 (net)
                      0.081813    0.000898    0.720769 ^ _150_/A (sg13g2_and2_1)
     3    0.011064    0.057301    0.123359    0.844129 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.057306    0.000588    0.844717 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003651    0.052317    0.065868    0.910585 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.052319    0.000248    0.910833 v output18/A (sg13g2_buf_2)
     1    0.082336    0.134620    0.174552    1.085385 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.134976    0.005717    1.091102 v sine_out[22] (out)
                                              1.091102   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.091102   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758898   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124635    0.002947    0.656201 v _168_/B (sg13g2_nor2_1)
     2    0.007509    0.093202    0.106936    0.763138 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.093202    0.000377    0.763514 ^ _169_/B (sg13g2_nand2_1)
     1    0.004042    0.052806    0.072762    0.836276 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.052806    0.000281    0.836558 v _170_/B (sg13g2_nand2_1)
     1    0.006628    0.044881    0.055564    0.892121 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.044887    0.000467    0.892588 ^ output20/A (sg13g2_buf_2)
     1    0.082576    0.174256    0.185311    1.077899 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.174531    0.005701    1.083600 ^ sine_out[24] (out)
                                              1.083600   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.083600   data arrival time
---------------------------------------------------------------------------------------------
                                              2.766400   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    0.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.004891    0.024756    0.166145    0.291101 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024758    0.000326    0.291427 v fanout73/A (sg13g2_buf_1)
     5    0.026618    0.088290    0.116186    0.407613 v fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.088428    0.002878    0.410491 v fanout72/A (sg13g2_buf_2)
     5    0.030005    0.059032    0.132192    0.542683 v fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.059082    0.001542    0.544225 v _140_/A (sg13g2_nor2_2)
     5    0.026588    0.124537    0.130009    0.674234 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.124658    0.003141    0.677376 ^ _152_/B (sg13g2_nor2_2)
     4    0.025443    0.066591    0.098764    0.776140 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.066642    0.001485    0.777624 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003681    0.067411    0.088340    0.865964 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.067411    0.000265    0.866229 ^ output6/A (sg13g2_buf_2)
     1    0.083586    0.175916    0.199969    1.066198 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.175975    0.002673    1.068871 ^ sine_out[11] (out)
                                              1.068871   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.068871   data arrival time
---------------------------------------------------------------------------------------------
                                              2.781128   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068824    0.004064    0.550462 v _130_/A (sg13g2_nor2_1)
     2    0.010943    0.107890    0.116945    0.667407 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.107905    0.001034    0.668441 ^ _136_/B (sg13g2_nand2b_2)
     4    0.020256    0.083680    0.102243    0.770684 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.083702    0.001134    0.771817 v _277_/A (sg13g2_nor2_1)
     1    0.005528    0.069685    0.089370    0.861187 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.069685    0.000191    0.861378 ^ output32/A (sg13g2_buf_2)
     1    0.082936    0.175026    0.197927    1.059305 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.175319    0.005887    1.065191 ^ sine_out[5] (out)
                                              1.065191   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.065191   data arrival time
---------------------------------------------------------------------------------------------
                                              2.784808   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068518    0.002128    0.548526 v _131_/A (sg13g2_or2_1)
     6    0.024849    0.089330    0.179342    0.727868 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.089334    0.000707    0.728575 v _280_/B1 (sg13g2_a21oi_1)
     1    0.005199    0.078091    0.095242    0.823817 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.078091    0.000363    0.824181 ^ output36/A (sg13g2_buf_2)
     1    0.082756    0.174656    0.201925    1.026105 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.174941    0.005793    1.031898 ^ sine_out[9] (out)
                                              1.031898   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.031898   data arrival time
---------------------------------------------------------------------------------------------
                                              2.818102   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    0.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002735    0.019101    0.160436    0.284078 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019101    0.000108    0.284186 v fanout61/A (sg13g2_buf_1)
     5    0.028499    0.093896    0.118101    0.402287 v fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.094041    0.003040    0.405328 v fanout57/A (sg13g2_buf_2)
     8    0.035520    0.068439    0.141070    0.546398 v fanout57/X (sg13g2_buf_2)
                                                         net57 (net)
                      0.068824    0.004064    0.550462 v _130_/A (sg13g2_nor2_1)
     2    0.010943    0.107890    0.116945    0.667407 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.107894    0.000555    0.667961 ^ _284_/A (sg13g2_and2_1)
     1    0.008894    0.049707    0.125884    0.793845 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.049721    0.000794    0.794639 ^ output7/A (sg13g2_buf_2)
     1    0.082834    0.174718    0.187994    0.982633 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.174998    0.005755    0.988388 ^ sine_out[12] (out)
                                              0.988388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.988388   data arrival time
---------------------------------------------------------------------------------------------
                                              2.861611   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124735    0.003486    0.656740 v _148_/A2 (sg13g2_a21oi_1)
     1    0.005585    0.079407    0.117950    0.774690 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.079408    0.000356    0.775046 ^ output11/A (sg13g2_buf_2)
     1    0.081744    0.171667    0.203600    0.978646 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.171716    0.002391    0.981037 ^ sine_out[16] (out)
                                              0.981037   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.981037   data arrival time
---------------------------------------------------------------------------------------------
                                              2.868963   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000725    1.289255 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012443    0.102099    0.143221    1.432476 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.102145    0.000814    1.433290 v _209_/A2 (sg13g2_o21ai_1)
     1    0.007170    0.112248    0.134740    1.568030 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.112248    0.000299    1.568328 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001829    0.058169    0.110747    1.679075 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.058169    0.000068    1.679143 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.679143   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000199    5.123633 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973633   clock uncertainty
                                  0.000000    4.973633   clock reconvergence pessimism
                                 -0.124750    4.848883   library setup time
                                              4.848883   data required time
---------------------------------------------------------------------------------------------
                                              4.848883   data required time
                                             -1.679143   data arrival time
---------------------------------------------------------------------------------------------
                                              3.169740   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000725    1.289255 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012443    0.102099    0.143221    1.432476 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.102150    0.000990    1.433466 v _208_/B (sg13g2_xor2_1)
     1    0.002526    0.055891    0.117942    1.551408 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.055891    0.000092    1.551500 v _298_/D (sg13g2_dfrbpq_1)
                                              1.551500   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000208    5.123642 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973642   clock uncertainty
                                  0.000000    4.973642   clock reconvergence pessimism
                                 -0.124889    4.848753   library setup time
                                              4.848753   data required time
---------------------------------------------------------------------------------------------
                                              4.848753   data required time
                                             -1.551500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.297253   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010168    0.039778    0.178864    0.304370 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.039787    0.000581    0.304950 v _127_/A (sg13g2_inv_1)
     1    0.007596    0.041241    0.046459    0.351409 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.041247    0.000407    0.351816 ^ output3/A (sg13g2_buf_2)
     1    0.082415    0.173713    0.184505    0.536321 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.173847    0.003979    0.540300 ^ signB (out)
                                              0.540300   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.540300   data arrival time
---------------------------------------------------------------------------------------------
                                              3.309700   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    0.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010321    0.051216    0.185631    0.311136 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051223    0.000605    0.311741 ^ output2/A (sg13g2_buf_2)
     1    0.080918    0.170677    0.187587    0.499328 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.170790    0.003614    0.502942 ^ sign (out)
                                              0.502942   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.502942   data arrival time
---------------------------------------------------------------------------------------------
                                              3.347058   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098992    0.000624    1.113723 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012030    0.152486    0.174807    1.288530 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.152492    0.000771    1.289301 ^ _204_/B (sg13g2_xor2_1)
     1    0.001574    0.049607    0.124891    1.414192 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.049607    0.000061    1.414253 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.414253   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000245    5.123679 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973679   clock uncertainty
                                  0.000000    4.973679   clock reconvergence pessimism
                                 -0.121969    4.851710   library setup time
                                              4.851710   data required time
---------------------------------------------------------------------------------------------
                                              4.851710   data required time
                                             -1.414253   data arrival time
---------------------------------------------------------------------------------------------
                                              3.437457   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125141    0.000970    1.011538 ^ _213_/C (sg13g2_nand3_1)
     2    0.009744    0.105965    0.145258    1.156796 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105966    0.000566    1.157362 v _214_/B (sg13g2_xnor2_1)
     1    0.001590    0.033266    0.108936    1.266298 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.033266    0.000062    1.266359 v _300_/D (sg13g2_dfrbpq_1)
                                              1.266359   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023690    0.001278    5.125505 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975505   clock uncertainty
                                  0.000000    4.975505   clock reconvergence pessimism
                                 -0.116462    4.859044   library setup time
                                              4.859044   data required time
---------------------------------------------------------------------------------------------
                                              4.859044   data required time
                                             -1.266359   data arrival time
---------------------------------------------------------------------------------------------
                                              3.592685   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    0.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    0.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022608    0.000244    0.123678 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.008803    0.035860    0.175109    0.298787 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.035863    0.000360    0.299147 v fanout66/A (sg13g2_buf_8)
     5    0.033277    0.027731    0.082059    0.381206 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.027759    0.001142    0.382348 v fanout65/A (sg13g2_buf_8)
     8    0.037262    0.028765    0.079638    0.461986 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.028812    0.000856    0.462842 v _142_/A (sg13g2_or2_1)
     7    0.036789    0.124551    0.190412    0.653254 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.124619    0.002691    0.655945 v _143_/B (sg13g2_nor2_1)
     2    0.007323    0.091844    0.105709    0.761655 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.091844    0.000237    0.761891 ^ _144_/B (sg13g2_nand2_1)
     2    0.013475    0.102660    0.115816    0.877707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.102665    0.000772    0.878479 v _212_/B (sg13g2_nor2_1)
     2    0.012204    0.125130    0.132089    1.010568 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.125141    0.000970    1.011538 ^ _213_/C (sg13g2_nand3_1)
     2    0.009744    0.105965    0.145258    1.156796 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.105965    0.000290    1.157086 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004707    0.082948    0.067989    1.225075 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.082948    0.000311    1.225387 ^ _219_/A (sg13g2_inv_1)
     1    0.001996    0.025119    0.039470    1.264857 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.025120    0.000136    1.264993 v _301_/D (sg13g2_dfrbpq_1)
                                              1.264993   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023689    0.001256    5.125484 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975483   clock uncertainty
                                  0.000000    4.975483   clock reconvergence pessimism
                                 -0.113527    4.861956   library setup time
                                              4.861956   data required time
---------------------------------------------------------------------------------------------
                                              4.861956   data required time
                                             -1.264993   data arrival time
---------------------------------------------------------------------------------------------
                                              3.596964   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151619    0.000533    0.978549 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010876    0.098991    0.134550    1.113100 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.098993    0.000688    1.113788 v _200_/A (sg13g2_xor2_1)
     1    0.002310    0.051290    0.120832    1.234619 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.051290    0.000084    1.234703 v _296_/D (sg13g2_dfrbpq_1)
                                              1.234703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023460    0.001382    5.058442 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018454    0.022608    0.064992    5.123434 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022609    0.000466    5.123900 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.973900   clock uncertainty
                                  0.000000    4.973900   clock reconvergence pessimism
                                 -0.123231    4.850669   library setup time
                                              4.850669   data required time
---------------------------------------------------------------------------------------------
                                              4.850669   data required time
                                             -1.234703   data arrival time
---------------------------------------------------------------------------------------------
                                              3.615965   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037582    0.002600    0.772057 ^ _128_/A (sg13g2_inv_2)
     5    0.024197    0.045794    0.051334    0.823391 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.045841    0.001230    0.824621 v _193_/A1 (sg13g2_o21ai_1)
     2    0.011882    0.151616    0.153396    0.978017 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.151617    0.000397    0.978414 ^ _196_/A (sg13g2_xor2_1)
     1    0.003376    0.065864    0.140448    1.118862 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.065864    0.000126    1.118988 ^ _295_/D (sg13g2_dfrbpq_1)
                                              1.118988   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023682    0.001021    5.125248 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.975248   clock uncertainty
                                  0.000000    4.975248   clock reconvergence pessimism
                                 -0.127090    4.848158   library setup time
                                              4.848158   data required time
---------------------------------------------------------------------------------------------
                                              4.848158   data required time
                                             -1.118988   data arrival time
---------------------------------------------------------------------------------------------
                                              3.729170   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004683    0.030297    0.169435    0.294428 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.030297    0.000127    0.294555 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009777    0.058827    0.381282    0.675838 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058827    0.000760    0.676597 ^ fanout74/A (sg13g2_buf_8)
     8    0.047946    0.037264    0.092860    0.769457 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.037633    0.002836    0.772292 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001630    0.060808    0.082396    0.854688 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.060808    0.000063    0.854752 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.854752   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023672    0.000729    5.124957 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974957   clock uncertainty
                                  0.000000    4.974957   clock reconvergence pessimism
                                 -0.125450    4.849507   library setup time
                                              4.849507   data required time
---------------------------------------------------------------------------------------------
                                              4.849507   data required time
                                             -0.854752   data arrival time
---------------------------------------------------------------------------------------------
                                              3.994756   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033278    0.002525    0.781097 v _128_/A (sg13g2_inv_2)
     5    0.024433    0.057475    0.056396    0.837493 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.057507    0.001142    0.838634 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.838634   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019487    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    5.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    5.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    5.058504 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    5.124228 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    5.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.974993   clock uncertainty
                                  0.000000    4.974993   clock reconvergence pessimism
                                 -0.124378    4.850616   library setup time
                                              4.850616   data required time
---------------------------------------------------------------------------------------------
                                              4.850616   data required time
                                             -0.838634   data arrival time
---------------------------------------------------------------------------------------------
                                              4.011981   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019487    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002250    0.001125    0.001125 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022612    0.023433    0.055935    0.057060 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023463    0.001443    0.058503 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020846    0.023669    0.065724    0.124227 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023673    0.000766    0.124993 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.004633    0.024078    0.165568    0.290561 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024078    0.000127    0.290689 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009491    0.055739    0.391169    0.681857 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.055739    0.000736    0.682593 v fanout74/A (sg13g2_buf_8)
     8    0.046715    0.032931    0.095979    0.778572 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.033003    0.001005    0.779577 v _146_/A2 (sg13g2_o21ai_1)
     4    0.017187    0.197616    0.178391    0.957968 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.197618    0.000556    0.958524 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.007491    0.080375    0.130297    1.088822 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.080375    0.000226    1.089047 v _235_/A2 (sg13g2_o21ai_1)
     1    0.007025    0.108325    0.125431    1.214478 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.108325    0.000419    1.214898 ^ _239_/B (sg13g2_and3_1)
     1    0.007237    0.048567    0.154299    1.369197 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.048574    0.000533    1.369730 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005507    0.079647    0.079464    1.449194 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.079648    0.000683    1.449877 v output4/A (sg13g2_buf_2)
     1    0.083815    0.137166    0.188584    1.638461 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.137663    0.006801    1.645262 v sine_out[0] (out)
                                              1.645262   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.645262   data arrival time
---------------------------------------------------------------------------------------------
                                              2.204738   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_typ_1p20V_25C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_typ_1p20V_25C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_typ_1p20V_25C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.422623e-05 0.000000e+00 4.413533e-09 9.423065e-05  59.3%
Combinational        6.046686e-07 1.452021e-06 3.860977e-08 2.095300e-06   1.3%
Clock                4.463870e-05 1.783061e-05 1.717379e-08 6.248648e-05  39.3%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.394696e-04 1.928263e-05 6.019708e-08 1.588124e-04 100.0%
                            87.8%        12.1%         0.0%
%OL_METRIC_F power__internal__total 0.0001394696009811014
%OL_METRIC_F power__switching__total 1.9282633729744703e-5
%OL_METRIC_F power__leakage__total 6.019708109761268e-8
%OL_METRIC_F power__total 0.00015881242870818824

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_typ_1p20V_25C -0.1518726992708832
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.123633 source latency _299_/CLK ^
-0.125505 target latency _300_/CLK ^
-0.150000 clock uncertainty
0.000000 CRPR
--------------
-0.151873 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_typ_1p20V_25C 0.1518502727651515
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.125483 source latency _301_/CLK ^
-0.123633 target latency _299_/CLK ^
0.150000 clock uncertainty
0.000000 CRPR
--------------
0.151850 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_typ_1p20V_25C 0.27375480435149707
nom_typ_1p20V_25C: 0.27375480435149707
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_typ_1p20V_25C 2.2047377880737398
nom_typ_1p20V_25C: 2.2047377880737398
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_typ_1p20V_25C 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_typ_1p20V_25C 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_typ_1p20V_25C 0.273755
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_typ_1p20V_25C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_typ_1p20V_25C 3.169740
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.123633         network latency _299_/CLK
        0.125505 network latency _300_/CLK
---------------
0.123633 0.125505 latency
        0.001873 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.135425         network latency _299_/CLK
        0.137037 network latency _300_/CLK
---------------
0.135425 0.137037 latency
        0.001612 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.83 fmax = 546.37
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_typ_1p20V_25C corner to /home/designer/shared/BASIC/current_generator/digital/DigitalSine/runs/RUN_2026-02-26_20-45-44/55-openroad-stapostpnr/nom_typ_1p20V_25C/DigitalSine__nom_typ_1p20V_25C.lib…
