0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/and16_GATE/and16_GATE.sim/sim_1/impl/timing/st_and16_time_impl.v,1491611977,verilog,,,,and16_GATE;glbl,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/and16_GATE/and16_GATE.srcs/sim_1/new/st_and16.vhd,1491353511,vhdl,,,,st_and16,,,,,,,,
