INFO: [VRFC 10-163] Analyzing VHDL file "E:/Documents/GitHub/ENEL-489/Labs/Lab-1/Task-2/counter10.srcs/sources_1/new/Mod10Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Mod10Counter'
