#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  9 10:38:34 2018
# Process ID: 11732
# Current directory: C:/Users/YihengJ/Documents/GitHub/FPGA-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13540 C:\Users\YihengJ\Documents\GitHub\FPGA-Project\Sonic.xpr
# Log file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project/vivado.log
# Journal file: C:/Users/YihengJ/Documents/GitHub/FPGA-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/YihengJ/Documents/GitHub/FPGA-Project/Sonic' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 744.406 ; gain = 50.961
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  9 10:39:12 2018...
