**************************************************
Report         : passing_points

Reference      : Ref:/WORK/FIFO_TOP
Implementation : Imp:/WORK/FIFO_TOP
Version        : L-2016.03-SP1
Date           : Sat Feb 25 04:05:46 2023
**************************************************

180 Passing compare points:

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[0][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[10][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[11][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[12][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[13][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[14][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[15][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[1][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[2][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[3][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[4][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[5][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[6][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[7][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[8][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][0]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][1]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][2]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][3]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][4]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][5]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][5]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][6]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][6]

  Ref  DFF        Ref:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][7]
  Impl DFF        Imp:/WORK/FIFO_TOP/ASYNC_FIFO_RAM_F3/MEM_reg[9][7]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/Binary_R_ptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_empty_reg
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_empty_reg

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_R_Pointer_F2/R_ptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/Binary_W_ptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_Full_reg
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_Full_reg

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/FIFO_Write_Pointer_F1/W_ptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq1_rptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_R2W_F4/Wq2_rptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq1_wptr_reg[4]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[0]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[0]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[1]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[1]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[2]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[2]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[3]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[3]

  Ref  DFF        Ref:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[4]
  Impl DFF        Imp:/WORK/FIFO_TOP/Sync_W2R_F5/Rq2_wptr_reg[4]

  Ref  Port       Ref:/WORK/FIFO_TOP/Empty
  Impl Port       Imp:/WORK/FIFO_TOP/Empty

  Ref  Port       Ref:/WORK/FIFO_TOP/Full
  Impl Port       Imp:/WORK/FIFO_TOP/Full

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[0]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[0]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[1]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[1]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[2]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[2]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[3]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[3]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[4]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[4]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[5]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[5]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[6]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[6]

  Ref  Port       Ref:/WORK/FIFO_TOP/R_Data[7]
  Impl Port       Imp:/WORK/FIFO_TOP/R_Data[7]

 [BBNet: multiply-driven net
  BBPin: black-box pin
  Cut:   cut-point
  DFF:   non-constant DFF register
  DFF0:  constant 0 DFF register
  DFF1:  constant 1 DFF register
  DFFX:  constant X DFF register
  DFF0X: constrained 0X DFF register
  DFF1X: constrained 1X DFF register
  LAT:   non-constant latch register
  LAT0:  constant 0 latch register
  LAT1:  constant 1 latch register
  LATX:  constant X latch register
  LAT0X: constrained 0X latch register
  LAT1X: constrained 1X latch register
  LATCG: clock-gating latch register
  TLA:   transparent latch register
  TLA0X: transparent constrained 0X latch register
  TLA1X: transparent constrained 1X latch register
  Loop:  cycle break point
  Port:  primary (top-level) port
  Und:   undriven signal cut-point
  Unk:   unknown signal cut-point]

1
