[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Wed May 20 16:52:33 2020
[*]
[dumpfile] "/home/phung/Downloads/noc/spidergon_proof/engine_0/trace.vcd"
[dumpfile_mtime] "Wed May 20 16:04:30 2020"
[dumpfile_size] 338245
[savefile] "/home/phung/Downloads/noc/spidergon_bmc.gtkw"
[timestart] 0
[size] 960 995
[pos] -1 -1
*-5.614592 40 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[sst_width] 48
[signals_width] 608
[sst_expanded] 0
[sst_vpaned_height] 278
@28
smt_clock
@420
smt_step
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<0>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<0>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<0>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<0>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<0>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<0>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<0>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<0>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<0>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<0>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<0>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<0>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<0>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<0>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<0>.SPnode.clk
spidergon_top.NODES<0>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<0>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<0>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<0>.SPnode.data_input[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<0>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<0>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<0>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<0>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<0>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<0>.SPnode.direction<0>[1:0]
spidergon_top.NODES<0>.SPnode.direction<1>[1:0]
spidergon_top.NODES<0>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<0>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<0>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<0>.SPnode.flit_data_input_clockwise[9:0]
@23
spidergon_top.NODES<0>.SPnode.flit_data_output<0>[9:0]
@22
spidergon_top.NODES<0>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<0>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<0>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<0>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<0>.SPnode.granted_port[2:0]
spidergon_top.NODES<0>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<0>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<0>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<0>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<0>.SPnode.granted_vc_index<0>
spidergon_top.NODES<0>.SPnode.granted_vc_index<1>
spidergon_top.NODES<0>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<0>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<0>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<0>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<0>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<0>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<0>.SPnode.past_req_port[2:0]
spidergon_top.NODES<0>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<0>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<0>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<0>.SPnode.req<0>[1:0]
spidergon_top.NODES<0>.SPnode.req<1>[1:0]
spidergon_top.NODES<0>.SPnode.req<2>[1:0]
spidergon_top.NODES<0>.SPnode.req_port[2:0]
spidergon_top.NODES<0>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<0>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<0>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<0>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<0>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<0>.SPnode.reset
spidergon_top.NODES<0>.SPnode.reset_previously
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<0>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<0>.SPnode.valid_output[2:0]
spidergon_top.NODES<0>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<0>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<0>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<0>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<0>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<1>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<1>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<1>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<1>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<1>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<1>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<1>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<1>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<1>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<1>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<1>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<1>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<1>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<1>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<1>.SPnode.clk
spidergon_top.NODES<1>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<1>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<1>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<1>.SPnode.data_input[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<1>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<1>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<1>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<1>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<1>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<1>.SPnode.direction<0>[1:0]
spidergon_top.NODES<1>.SPnode.direction<1>[1:0]
spidergon_top.NODES<1>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<1>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<1>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<1>.SPnode.flit_data_input_clockwise[9:0]
@23
spidergon_top.NODES<1>.SPnode.flit_data_output<0>[9:0]
@22
spidergon_top.NODES<1>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<1>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<1>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<1>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<1>.SPnode.granted_port[2:0]
spidergon_top.NODES<1>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<1>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<1>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<1>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<1>.SPnode.granted_vc_index<0>
spidergon_top.NODES<1>.SPnode.granted_vc_index<1>
spidergon_top.NODES<1>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<1>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<1>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<1>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<1>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<1>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<1>.SPnode.past_req_port[2:0]
spidergon_top.NODES<1>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<1>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<1>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<1>.SPnode.req<0>[1:0]
spidergon_top.NODES<1>.SPnode.req<1>[1:0]
spidergon_top.NODES<1>.SPnode.req<2>[1:0]
spidergon_top.NODES<1>.SPnode.req_port[2:0]
spidergon_top.NODES<1>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<1>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<1>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<1>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<1>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<1>.SPnode.reset
spidergon_top.NODES<1>.SPnode.reset_previously
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<1>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<1>.SPnode.valid_output[2:0]
spidergon_top.NODES<1>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<1>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<1>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<1>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<1>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<2>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<2>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<2>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<2>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<2>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<2>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<2>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<2>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<2>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<2>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<2>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<2>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<2>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<2>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<2>.SPnode.clk
spidergon_top.NODES<2>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<2>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<2>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<2>.SPnode.data_input[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<2>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<2>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<2>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<2>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<2>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<2>.SPnode.direction<0>[1:0]
spidergon_top.NODES<2>.SPnode.direction<1>[1:0]
spidergon_top.NODES<2>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<2>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<2>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<2>.SPnode.flit_data_input_clockwise[9:0]
@23
spidergon_top.NODES<2>.SPnode.flit_data_output<0>[9:0]
@22
spidergon_top.NODES<2>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<2>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<2>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<2>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<2>.SPnode.granted_port[2:0]
spidergon_top.NODES<2>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<2>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<2>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<2>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<2>.SPnode.granted_vc_index<0>
spidergon_top.NODES<2>.SPnode.granted_vc_index<1>
spidergon_top.NODES<2>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<2>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<2>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<2>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<2>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<2>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<2>.SPnode.past_req_port[2:0]
spidergon_top.NODES<2>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<2>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<2>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<2>.SPnode.req<0>[1:0]
spidergon_top.NODES<2>.SPnode.req<1>[1:0]
spidergon_top.NODES<2>.SPnode.req<2>[1:0]
spidergon_top.NODES<2>.SPnode.req_port[2:0]
spidergon_top.NODES<2>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<2>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<2>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<2>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<2>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<2>.SPnode.reset
spidergon_top.NODES<2>.SPnode.reset_previously
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<2>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<2>.SPnode.valid_output[2:0]
spidergon_top.NODES<2>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<2>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<2>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<2>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<2>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<3>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<3>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<3>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<3>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<3>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<3>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<3>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<3>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<3>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<3>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<3>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<3>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<3>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<3>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<3>.SPnode.clk
spidergon_top.NODES<3>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<3>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<3>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<3>.SPnode.data_input[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<3>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<3>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<3>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<3>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<3>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<3>.SPnode.direction<0>[1:0]
spidergon_top.NODES<3>.SPnode.direction<1>[1:0]
spidergon_top.NODES<3>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<3>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<3>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<3>.SPnode.flit_data_input_clockwise[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_output<0>[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_output<1>[9:0]
@23
spidergon_top.NODES<3>.SPnode.flit_data_output<2>[9:0]
@22
spidergon_top.NODES<3>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<3>.SPnode.flit_data_output_anticlockwise[9:0]
@29
spidergon_top.NODES<3>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<3>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<3>.SPnode.granted_port[2:0]
spidergon_top.NODES<3>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<3>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<3>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<3>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<3>.SPnode.granted_vc_index<0>
spidergon_top.NODES<3>.SPnode.granted_vc_index<1>
spidergon_top.NODES<3>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<3>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<3>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<3>.SPnode.node_data_to_cpu[9:0]
@23
spidergon_top.NODES<3>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<3>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<3>.SPnode.past_req_port[2:0]
spidergon_top.NODES<3>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<3>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<3>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<3>.SPnode.req<0>[1:0]
spidergon_top.NODES<3>.SPnode.req<1>[1:0]
spidergon_top.NODES<3>.SPnode.req<2>[1:0]
spidergon_top.NODES<3>.SPnode.req_port[2:0]
spidergon_top.NODES<3>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<3>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<3>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<3>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<3>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<3>.SPnode.reset
spidergon_top.NODES<3>.SPnode.reset_previously
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<3>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<3>.SPnode.valid_output[2:0]
spidergon_top.NODES<3>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<3>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<3>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<3>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<3>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<4>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<4>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<4>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<4>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<4>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<4>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<4>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<4>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<4>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<4>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<4>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<4>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<4>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<4>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<4>.SPnode.clk
spidergon_top.NODES<4>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<4>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<4>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<4>.SPnode.data_input[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<4>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<4>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<4>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<4>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<4>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<4>.SPnode.direction<0>[1:0]
spidergon_top.NODES<4>.SPnode.direction<1>[1:0]
spidergon_top.NODES<4>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<4>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<4>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<4>.SPnode.flit_data_input_clockwise[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_output<0>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<4>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<4>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<4>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<4>.SPnode.granted_port[2:0]
spidergon_top.NODES<4>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<4>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<4>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<4>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<4>.SPnode.granted_vc_index<0>
spidergon_top.NODES<4>.SPnode.granted_vc_index<1>
spidergon_top.NODES<4>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<4>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<4>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<4>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<4>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<4>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<4>.SPnode.past_req_port[2:0]
spidergon_top.NODES<4>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<4>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<4>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<4>.SPnode.req<0>[1:0]
spidergon_top.NODES<4>.SPnode.req<1>[1:0]
spidergon_top.NODES<4>.SPnode.req<2>[1:0]
spidergon_top.NODES<4>.SPnode.req_port[2:0]
spidergon_top.NODES<4>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<4>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<4>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<4>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<4>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<4>.SPnode.reset
spidergon_top.NODES<4>.SPnode.reset_previously
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<4>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<4>.SPnode.valid_output[2:0]
spidergon_top.NODES<4>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<4>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<4>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<4>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<4>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<5>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<5>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<5>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<5>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<5>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<5>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<5>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<5>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<5>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<5>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<5>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<5>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<5>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<5>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<5>.SPnode.clk
spidergon_top.NODES<5>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<5>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<5>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<5>.SPnode.data_input[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<5>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<5>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<5>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<5>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<5>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<5>.SPnode.direction<0>[1:0]
spidergon_top.NODES<5>.SPnode.direction<1>[1:0]
spidergon_top.NODES<5>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<5>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<5>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<5>.SPnode.flit_data_input_clockwise[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_output<0>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<5>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<5>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<5>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<5>.SPnode.granted_port[2:0]
spidergon_top.NODES<5>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<5>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<5>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<5>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<5>.SPnode.granted_vc_index<0>
spidergon_top.NODES<5>.SPnode.granted_vc_index<1>
spidergon_top.NODES<5>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<5>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<5>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<5>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<5>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<5>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<5>.SPnode.past_req_port[2:0]
spidergon_top.NODES<5>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<5>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<5>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<5>.SPnode.req<0>[1:0]
spidergon_top.NODES<5>.SPnode.req<1>[1:0]
spidergon_top.NODES<5>.SPnode.req<2>[1:0]
spidergon_top.NODES<5>.SPnode.req_port[2:0]
spidergon_top.NODES<5>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<5>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<5>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<5>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<5>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<5>.SPnode.reset
spidergon_top.NODES<5>.SPnode.reset_previously
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<5>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<5>.SPnode.valid_output[2:0]
spidergon_top.NODES<5>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<5>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<5>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<5>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<5>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full
spidergon_top.NODES<6>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<6>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<6>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<6>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<6>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<6>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<6>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<6>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<6>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<6>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<6>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<6>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<6>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<6>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<6>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<6>.SPnode.clk
spidergon_top.NODES<6>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<6>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<6>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<6>.SPnode.data_input[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<6>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<6>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<6>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<6>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<6>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<6>.SPnode.direction<0>[1:0]
spidergon_top.NODES<6>.SPnode.direction<1>[1:0]
spidergon_top.NODES<6>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<6>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<6>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<6>.SPnode.flit_data_input_clockwise[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_output<0>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<6>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<6>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<6>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<6>.SPnode.granted_port[2:0]
spidergon_top.NODES<6>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<6>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<6>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<6>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<6>.SPnode.granted_vc_index<0>
spidergon_top.NODES<6>.SPnode.granted_vc_index<1>
spidergon_top.NODES<6>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<6>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<6>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<6>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<6>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<6>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<6>.SPnode.past_req_port[2:0]
spidergon_top.NODES<6>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<6>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<6>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<6>.SPnode.req<0>[1:0]
spidergon_top.NODES<6>.SPnode.req<1>[1:0]
spidergon_top.NODES<6>.SPnode.req<2>[1:0]
spidergon_top.NODES<6>.SPnode.req_port[2:0]
spidergon_top.NODES<6>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<6>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<6>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<6>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<6>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<6>.SPnode.reset
spidergon_top.NODES<6>.SPnode.reset_previously
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<6>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<6>.SPnode.valid_output[2:0]
spidergon_top.NODES<6>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<6>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<6>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<6>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<6>.SPnode.vc_is_to_be_deallocated<2>[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<0>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.granted_vc_enqueue[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.output_flit_type[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.prev_vc
spidergon_top.NODES<7>.SPnode.PORTS<0>.previous_vc[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.idle
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_data_to_vc.reset
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.RelAd[2:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.current_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.dest_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.diff[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.rt.direction[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<0>.stop_flow
spidergon_top.NODES<7>.SPnode.PORTS<0>.vc_index.index
@22
spidergon_top.NODES<7>.SPnode.PORTS<0>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<0>.vc_index.one_hot[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<1>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.granted_vc_enqueue[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.output_flit_type[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.prev_vc
spidergon_top.NODES<7>.SPnode.PORTS<1>.previous_vc[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.idle
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_data_to_vc.reset
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.RelAd[2:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.current_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.dest_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.diff[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.rt.direction[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<1>.stop_flow
spidergon_top.NODES<7>.SPnode.PORTS<1>.vc_index.index
@22
spidergon_top.NODES<7>.SPnode.PORTS<1>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<1>.vc_index.one_hot[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<0>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.dequeue_en
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.enqueue_en
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.clk
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.count[1:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<0>[9:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.data<1>[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.dequeue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.empty
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_en
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.enqueue_value[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_first[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_distance_to_second[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_first_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_second_addr_in_fifo
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.f_state[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_clock_had_passed
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.first_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.full
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.rd_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.reset
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.second_data[9:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr
spidergon_top.NODES<7>.SPnode.PORTS<2>.VIRTUAL_CHANNELS<1>.fifo.wr_addr[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.adjacent_nodes_vc_are_reserved_and_not_full[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.granted_vc_enqueue[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.output_flit_type[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.prev_vc
spidergon_top.NODES<7>.SPnode.PORTS<2>.previous_vc[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.idle
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_data_to_vc.reset
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.base[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.clk
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_grant[3:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.double_req[3:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.grant[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.idle
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.req_previous[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rr_arb_vc_to_cpu.reset
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.RelAd[2:0]
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.RelAd_2[4:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.current_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.dest_node[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.diff[2:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.rt.direction[1:0]
spidergon_top.NODES<7>.SPnode.PORTS<2>.stop_flow
spidergon_top.NODES<7>.SPnode.PORTS<2>.vc_index.index
@22
spidergon_top.NODES<7>.SPnode.PORTS<2>.vc_index.oh_index[31:0]
@28
spidergon_top.NODES<7>.SPnode.PORTS<2>.vc_index.one_hot[1:0]
@22
spidergon_top.NODES<7>.SPnode.adjacent_node_vc_are_full[5:0]
spidergon_top.NODES<7>.SPnode.adjacent_nodes_are_ready[5:0]
@28
spidergon_top.NODES<7>.SPnode.clk
spidergon_top.NODES<7>.SPnode.current_node[2:0]
@22
spidergon_top.NODES<7>.SPnode.current_node_is_ready[5:0]
spidergon_top.NODES<7>.SPnode.current_node_vc_are_full[5:0]
spidergon_top.NODES<7>.SPnode.data_input[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<0>[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<1>[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<2>[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<3>[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<4>[9:0]
spidergon_top.NODES<7>.SPnode.data_input_to_vc<5>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<0>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<1>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<2>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<3>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<4>[9:0]
spidergon_top.NODES<7>.SPnode.data_output_from_vc<5>[9:0]
@28
spidergon_top.NODES<7>.SPnode.dest_node<0>[2:0]
spidergon_top.NODES<7>.SPnode.dest_node<1>[2:0]
spidergon_top.NODES<7>.SPnode.dest_node<2>[2:0]
spidergon_top.NODES<7>.SPnode.direction<0>[1:0]
spidergon_top.NODES<7>.SPnode.direction<1>[1:0]
spidergon_top.NODES<7>.SPnode.direction<2>[1:0]
@22
spidergon_top.NODES<7>.SPnode.flit_data_input<0>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_input<1>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_input<2>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_input_across[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_input_anticlockwise[9:0]
@28
spidergon_top.NODES<7>.SPnode.flit_data_input_are_valid[2:0]
@22
spidergon_top.NODES<7>.SPnode.flit_data_input_clockwise[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_output<0>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_output<1>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_output<2>[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_output_across[9:0]
spidergon_top.NODES<7>.SPnode.flit_data_output_anticlockwise[9:0]
@28
spidergon_top.NODES<7>.SPnode.flit_data_output_are_valid[2:0]
@22
spidergon_top.NODES<7>.SPnode.flit_data_output_clockwise[9:0]
@28
spidergon_top.NODES<7>.SPnode.granted_port[2:0]
spidergon_top.NODES<7>.SPnode.granted_port_index[1:0]
spidergon_top.NODES<7>.SPnode.granted_vc<0>[1:0]
spidergon_top.NODES<7>.SPnode.granted_vc<1>[1:0]
spidergon_top.NODES<7>.SPnode.granted_vc<2>[1:0]
spidergon_top.NODES<7>.SPnode.granted_vc_index<0>
spidergon_top.NODES<7>.SPnode.granted_vc_index<1>
spidergon_top.NODES<7>.SPnode.granted_vc_index<2>
@22
spidergon_top.NODES<7>.SPnode.input_flit_type[5:0]
spidergon_top.NODES<7>.SPnode.node_data_from_cpu[9:0]
spidergon_top.NODES<7>.SPnode.node_data_to_cpu[9:0]
spidergon_top.NODES<7>.SPnode.out_port_num[5:0]
@28
spidergon_top.NODES<7>.SPnode.outstanding_requests_in_multiple_ports[2:0]
spidergon_top.NODES<7>.SPnode.past_req_port[2:0]
spidergon_top.NODES<7>.SPnode.port_index.index[1:0]
@22
spidergon_top.NODES<7>.SPnode.port_index.oh_index[31:0]
@28
spidergon_top.NODES<7>.SPnode.port_index.one_hot[2:0]
spidergon_top.NODES<7>.SPnode.req<0>[1:0]
spidergon_top.NODES<7>.SPnode.req<1>[1:0]
spidergon_top.NODES<7>.SPnode.req<2>[1:0]
spidergon_top.NODES<7>.SPnode.req_port[2:0]
spidergon_top.NODES<7>.SPnode.req_previous<0>[1:0]
spidergon_top.NODES<7>.SPnode.req_previous<1>[1:0]
spidergon_top.NODES<7>.SPnode.req_previous<2>[1:0]
spidergon_top.NODES<7>.SPnode.requests_from_multiple_ports
spidergon_top.NODES<7>.SPnode.requests_in_ports_have_been_served[2:0]
spidergon_top.NODES<7>.SPnode.reset
spidergon_top.NODES<7>.SPnode.reset_previously
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.base[2:0]
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.clk
@22
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.double_grant[5:0]
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.double_req[5:0]
@28
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.first_clock_had_passed
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.grant[2:0]
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.idle
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.req[2:0]
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.req_previous[2:0]
spidergon_top.NODES<7>.SPnode.rr_arb_port_to_cpu.reset
spidergon_top.NODES<7>.SPnode.valid_output[2:0]
spidergon_top.NODES<7>.SPnode.valid_output_previously[2:0]
spidergon_top.NODES<7>.SPnode.vc_buffer_is_empty<0>[1:0]
spidergon_top.NODES<7>.SPnode.vc_buffer_is_empty<1>[1:0]
spidergon_top.NODES<7>.SPnode.vc_buffer_is_empty<2>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_available<0>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_available<1>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_available<2>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_allocated<0>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_allocated<1>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_allocated<2>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_deallocated<0>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_deallocated<1>[1:0]
spidergon_top.NODES<7>.SPnode.vc_is_to_be_deallocated<2>[1:0]
@22
spidergon_top.adjacent_node_vc_are_full<0>[5:0]
spidergon_top.adjacent_node_vc_are_full<1>[5:0]
spidergon_top.adjacent_node_vc_are_full<2>[5:0]
spidergon_top.adjacent_node_vc_are_full<3>[5:0]
spidergon_top.adjacent_node_vc_are_full<4>[5:0]
spidergon_top.adjacent_node_vc_are_full<5>[5:0]
spidergon_top.adjacent_node_vc_are_full<6>[5:0]
spidergon_top.adjacent_node_vc_are_full<7>[5:0]
spidergon_top.adjacent_nodes_are_ready<0>[5:0]
spidergon_top.adjacent_nodes_are_ready<1>[5:0]
spidergon_top.adjacent_nodes_are_ready<2>[5:0]
spidergon_top.adjacent_nodes_are_ready<3>[5:0]
spidergon_top.adjacent_nodes_are_ready<4>[5:0]
spidergon_top.adjacent_nodes_are_ready<5>[5:0]
spidergon_top.adjacent_nodes_are_ready<6>[5:0]
spidergon_top.adjacent_nodes_are_ready<7>[5:0]
@28
spidergon_top.clk
@22
spidergon_top.current_node_is_ready<0>[5:0]
spidergon_top.current_node_is_ready<1>[5:0]
spidergon_top.current_node_is_ready<2>[5:0]
spidergon_top.current_node_is_ready<3>[5:0]
spidergon_top.current_node_is_ready<4>[5:0]
spidergon_top.current_node_is_ready<5>[5:0]
spidergon_top.current_node_is_ready<6>[5:0]
spidergon_top.current_node_is_ready<7>[5:0]
spidergon_top.current_node_vc_are_full<0>[5:0]
spidergon_top.current_node_vc_are_full<1>[5:0]
spidergon_top.current_node_vc_are_full<2>[5:0]
spidergon_top.current_node_vc_are_full<3>[5:0]
spidergon_top.current_node_vc_are_full<4>[5:0]
spidergon_top.current_node_vc_are_full<5>[5:0]
spidergon_top.current_node_vc_are_full<6>[5:0]
spidergon_top.current_node_vc_are_full<7>[5:0]
spidergon_top.data_input[79:0]
spidergon_top.data_output[7:0]
spidergon_top.data_packet_contains_header[7:0]
spidergon_top.destination_address_matches[7:0]
@28
spidergon_top.first_clock_had_passed
@22
spidergon_top.flit_data_input<0>[9:0]
spidergon_top.flit_data_input<1>[9:0]
spidergon_top.flit_data_input<2>[9:0]
spidergon_top.flit_data_input<3>[9:0]
spidergon_top.flit_data_input<4>[9:0]
spidergon_top.flit_data_input<5>[9:0]
spidergon_top.flit_data_input<6>[9:0]
spidergon_top.flit_data_input<7>[9:0]
spidergon_top.flit_data_input<8>[9:0]
spidergon_top.flit_data_input<9>[9:0]
spidergon_top.flit_data_input<10>[9:0]
spidergon_top.flit_data_input<11>[9:0]
spidergon_top.flit_data_input<12>[9:0]
spidergon_top.flit_data_input<13>[9:0]
spidergon_top.flit_data_input<14>[9:0]
spidergon_top.flit_data_input<15>[9:0]
spidergon_top.flit_data_input<16>[9:0]
spidergon_top.flit_data_input<17>[9:0]
spidergon_top.flit_data_input<18>[9:0]
spidergon_top.flit_data_input<19>[9:0]
spidergon_top.flit_data_input<20>[9:0]
spidergon_top.flit_data_input<21>[9:0]
spidergon_top.flit_data_input<22>[9:0]
spidergon_top.flit_data_input<23>[9:0]
@28
spidergon_top.flit_data_input_are_valid<0>[2:0]
spidergon_top.flit_data_input_are_valid<1>[2:0]
spidergon_top.flit_data_input_are_valid<2>[2:0]
spidergon_top.flit_data_input_are_valid<3>[2:0]
spidergon_top.flit_data_input_are_valid<4>[2:0]
spidergon_top.flit_data_input_are_valid<5>[2:0]
spidergon_top.flit_data_input_are_valid<6>[2:0]
spidergon_top.flit_data_input_are_valid<7>[2:0]
@22
spidergon_top.flit_data_output<0>[9:0]
spidergon_top.flit_data_output<1>[9:0]
spidergon_top.flit_data_output<2>[9:0]
spidergon_top.flit_data_output<3>[9:0]
spidergon_top.flit_data_output<4>[9:0]
spidergon_top.flit_data_output<5>[9:0]
spidergon_top.flit_data_output<6>[9:0]
spidergon_top.flit_data_output<7>[9:0]
spidergon_top.flit_data_output<8>[9:0]
spidergon_top.flit_data_output<9>[9:0]
spidergon_top.flit_data_output<10>[9:0]
spidergon_top.flit_data_output<11>[9:0]
spidergon_top.flit_data_output<12>[9:0]
spidergon_top.flit_data_output<13>[9:0]
spidergon_top.flit_data_output<14>[9:0]
spidergon_top.flit_data_output<15>[9:0]
spidergon_top.flit_data_output<16>[9:0]
spidergon_top.flit_data_output<17>[9:0]
spidergon_top.flit_data_output<18>[9:0]
spidergon_top.flit_data_output<19>[9:0]
spidergon_top.flit_data_output<20>[9:0]
spidergon_top.flit_data_output<21>[9:0]
spidergon_top.flit_data_output<22>[9:0]
spidergon_top.flit_data_output<23>[9:0]
@28
spidergon_top.flit_data_output_are_valid<0>[2:0]
spidergon_top.flit_data_output_are_valid<1>[2:0]
spidergon_top.flit_data_output_are_valid<2>[2:0]
spidergon_top.flit_data_output_are_valid<3>[2:0]
spidergon_top.flit_data_output_are_valid<4>[2:0]
spidergon_top.flit_data_output_are_valid<5>[2:0]
spidergon_top.flit_data_output_are_valid<6>[2:0]
spidergon_top.flit_data_output_are_valid<7>[2:0]
@22
spidergon_top.input_flit_type<0>[5:0]
spidergon_top.input_flit_type<1>[5:0]
spidergon_top.input_flit_type<2>[5:0]
spidergon_top.input_flit_type<3>[5:0]
spidergon_top.input_flit_type<4>[5:0]
spidergon_top.input_flit_type<5>[5:0]
spidergon_top.input_flit_type<6>[5:0]
spidergon_top.input_flit_type<7>[5:0]
spidergon_top.node_data_from_cpu<0>[9:0]
spidergon_top.node_data_from_cpu<1>[9:0]
spidergon_top.node_data_from_cpu<2>[9:0]
spidergon_top.node_data_from_cpu<3>[9:0]
spidergon_top.node_data_from_cpu<4>[9:0]
spidergon_top.node_data_from_cpu<5>[9:0]
spidergon_top.node_data_from_cpu<6>[9:0]
spidergon_top.node_data_from_cpu<7>[9:0]
spidergon_top.node_data_to_cpu<0>[9:0]
spidergon_top.node_data_to_cpu<1>[9:0]
spidergon_top.node_data_to_cpu<2>[9:0]
spidergon_top.node_data_to_cpu<3>[9:0]
spidergon_top.node_data_to_cpu<4>[9:0]
spidergon_top.node_data_to_cpu<5>[9:0]
spidergon_top.node_data_to_cpu<6>[9:0]
spidergon_top.node_data_to_cpu<7>[9:0]
spidergon_top.out_port_num<0>[5:0]
spidergon_top.out_port_num<1>[5:0]
spidergon_top.out_port_num<2>[5:0]
spidergon_top.out_port_num<3>[5:0]
spidergon_top.out_port_num<4>[5:0]
spidergon_top.out_port_num<5>[5:0]
spidergon_top.out_port_num<6>[5:0]
spidergon_top.out_port_num<7>[5:0]
spidergon_top.packet_arrived_at_dest[7:0]
@28
spidergon_top.reset
[pattern_trace] 1
[pattern_trace] 0
