Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec 12 00:12:49 2023
| Host         : O4K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_control_sets_placed.rpt
| Design       : system
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    41 |
| Unused register locations in slices containing registers |   228 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           29 |
|      6 |            1 |
|      7 |            1 |
|      8 |            4 |
|     10 |            2 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           55 |
| No           | No                    | Yes                    |              62 |           16 |
| No           | Yes                   | No                     |              48 |           13 |
| Yes          | No                    | No                     |              44 |           21 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|             Clock Signal            |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+-------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+
|  game/genblk1[11].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[0].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[10].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[13].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[15].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[12].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[14].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[16].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[18].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[2].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[17].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[19].fDiv/clkDiv_reg_0 |                                  |                                      |                1 |              1 |
|  game/genblk1[1].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[3].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[8].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[9].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[5].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[4].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[7].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  game/genblk1[6].fDiv/clkDiv_reg_0  |                                  |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[0]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[1]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[2]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[3]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[4]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[5]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[6]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/receiver/data_out[7]        |                                      |                1 |              1 |
|  baud_BUFG                          | uart/transmitter/bit_out_i_2_n_0 | uart/transmitter/bit_out0            |                1 |              1 |
|  clk_IBUF_BUFG                      |                                  |                                      |                5 |              6 |
|  baud_BUFG                          |                                  |                                      |                3 |              7 |
|  baud_BUFG                          |                                  | uart/receiver/count[7]_i_1_n_0       |                3 |              8 |
|  baud_BUFG                          |                                  | uart/transmitter/count[7]_i_1__0_n_0 |                2 |              8 |
|  baud_BUFG                          | uart/receiver/E[0]               |                                      |                2 |              8 |
|  baud_BUFG                          | uart/transmitter/temp[7]_i_1_n_0 |                                      |                2 |              8 |
|  clk_IBUF_BUFG                      | game/vga_sync_unit/CLK           |                                      |                5 |             10 |
|  clk_IBUF_BUFG                      | game/vga_sync_unit/v_count_reg0  |                                      |                4 |             10 |
|  game/vga_sync_unit/CLK             |                                  |                                      |               15 |             19 |
|  clk_IBUF_BUFG                      |                                  | uart/baudrate_gen/clear              |                8 |             32 |
|  gClk                               |                                  |                                      |               12 |             37 |
|  gClk                               |                                  | game/ball_unit/dx[15]_i_3_n_0        |               16 |             62 |
+-------------------------------------+----------------------------------+--------------------------------------+------------------+----------------+


