#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007BA988 .scope module, "InterlockSystem_testbench" "InterlockSystem_testbench" 2 4;
 .timescale 0 0;
v0080F228_0 .net "Clock", 0 0, v0080EF68_0; 1 drivers
v0080F280_0 .net "HEX0", 6 0, v0080C6A0_0; 1 drivers
v0080F2D8_0 .net "HEX1", 6 0, v0080C6F8_0; 1 drivers
v0080F330_0 .net "HEX2", 6 0, v0080C750_0; 1 drivers
v0080F388_0 .net "HEX3", 6 0, v0080C7A8_0; 1 drivers
v0080F3E0_0 .net "HEX4", 6 0, v0080C800_0; 1 drivers
v0080F438_0 .net "HEX5", 6 0, v0080C858_0; 1 drivers
RS_007D9D4C .resolv tri, L_0080F960, L_0080F9B8, L_0080FA10, C4<zzzz>;
v0080F490_0 .net8 "KEY", 3 0, RS_007D9D4C; 3 drivers
RS_007D9D64 .resolv tri, L_0080FDB0, L_0080FE08, C4<zzzzzzzzzz>, C4<zzzzzzzzzz>;
v0080F4E8_0 .net8 "LEDR", 9 0, RS_007D9D64; 2 drivers
RS_007D9D7C .resolv tri, L_0080F800, L_0080F858, L_0080F8B0, L_0080F908;
v0080F540_0 .net8 "SW", 9 0, RS_007D9D7C; 4 drivers
L_0080F800 .part/pv v0080F0C8_0, 0, 1, 10;
L_0080F858 .part/pv v0080F120_0, 1, 1, 10;
L_0080F8B0 .part/pv v0080F178_0, 2, 1, 10;
L_0080F908 .part/pv v0080F1D0_0, 3, 1, 10;
L_0080F960 .part/pv v0080EFC0_0, 0, 1, 4;
L_0080F9B8 .part/pv v0080F018_0, 1, 1, 4;
L_0080FA10 .part/pv v0080F070_0, 2, 1, 4;
S_0080CDB8 .scope module, "t" "InterlockSystem_tester" 2 14, 3 1, S_007BA988;
 .timescale 0 0;
P_007D7DAC .param/l "CLOCK_PERIOD" 3 7, +C4<010>;
v0080EF68_0 .var "Clock", 0 0;
v0080EFC0_0 .var "Key0", 0 0;
v0080F018_0 .var "Key1", 0 0;
v0080F070_0 .var "Key2", 0 0;
v0080F0C8_0 .var "SW0", 0 0;
v0080F120_0 .var "SW1", 0 0;
v0080F178_0 .var "SW2", 0 0;
v0080F1D0_0 .var "SW3", 0 0;
S_007BA878 .scope module, "dut" "InterlockSystem" 2 18, 4 7, S_007BA988;
 .timescale 0 0;
L_007BE748 .functor BUFZ 1, v007D6B00_0, C4<0>, C4<0>, C4<0>;
L_007BE9B0 .functor BUFZ 1, v007D66E0_0, C4<0>, C4<0>, C4<0>;
v0080C648_0 .alias "CLOCK_50", 0 0, v0080F228_0;
v0080C6A0_0 .var "HEX0", 6 0;
v0080C6F8_0 .var "HEX1", 6 0;
v0080C750_0 .var "HEX2", 6 0;
v0080C7A8_0 .var "HEX3", 6 0;
v0080C800_0 .var "HEX4", 6 0;
v0080C858_0 .var "HEX5", 6 0;
v0080C8B0_0 .net "IPOpenClose", 0 0, v007D6790_0; 1 drivers
v0080C908_0 .net "IPState", 0 0, v007D66E0_0; 1 drivers
v0080C960_0 .alias "KEY", 3 0, v0080F490_0;
v0080C9B8_0 .alias "LEDR", 9 0, v0080F4E8_0;
v0080CA10_0 .net "OPOpenClose", 0 0, v007D6BB0_0; 1 drivers
v0080CA68_0 .net "OPState", 0 0, v007D6B00_0; 1 drivers
v0080CAC0_0 .alias "SW", 9 0, v0080F540_0;
v0080CB18_0 .net *"_s15", 0 0, L_0080FD00; 1 drivers
v0080CB70_0 .net *"_s21", 0 0, L_007BE748; 1 drivers
v0080CBC8_0 .net *"_s25", 0 0, L_007BE9B0; 1 drivers
v0080CC20_0 .net "clock", 0 0, L_0080FA68; 1 drivers
v0080ECA8_0 .net "divided_clocks", 31 0, v0080C5F0_0; 1 drivers
v0080ED00_0 .net "key1", 0 0, v007D7340_0; 1 drivers
v0080ED58_0 .net "key2", 0 0, v007D6E18_0; 1 drivers
v0080EDB0_0 .net "resetInputSignal", 0 0, L_0080FD58; 1 drivers
v0080EE08_0 .net "sw0", 0 0, v0080C120_0; 1 drivers
v0080EE60_0 .net "sw1", 0 0, v0080BBC8_0; 1 drivers
v0080EEB8_0 .net "sw2", 0 0, v0080B6A0_0; 1 drivers
v0080EF10_0 .net "sw3", 0 0, v0080B178_0; 1 drivers
L_0080FA68 .part v0080C5F0_0, 25, 1;
L_0080FAC0 .part RS_007D9D7C, 0, 1;
L_0080FB18 .part RS_007D9D7C, 1, 1;
L_0080FB70 .part RS_007D9D7C, 2, 1;
L_0080FBC8 .part RS_007D9D7C, 3, 1;
L_0080FC20 .part RS_007D9D4C, 1, 1;
L_0080FCA8 .part RS_007D9D4C, 2, 1;
L_0080FD00 .part RS_007D9D4C, 0, 1;
L_0080FD58 .reduce/nor L_0080FD00;
L_0080FDB0 .part/pv L_007BE748, 2, 1, 10;
L_0080FE08 .part/pv L_007BE9B0, 3, 1, 10;
S_0080CD30 .scope module, "dividclock" "clock_divider" 4 19, 5 1, S_007BA878;
 .timescale 0 0;
v0080C598_0 .alias "clock", 0 0, v0080F228_0;
v0080C5F0_0 .var "divided_clocks", 31 0;
S_007BB758 .scope module, "sw0m" "Metastability" 4 23, 6 3, S_007BA878;
 .timescale 0 0;
v0080C3E0_0 .alias "clk", 0 0, v0080F228_0;
v0080C438_0 .net "d1_Out", 0 0, v0080C2D8_0; 1 drivers
v0080C490_0 .alias "metaFree", 0 0, v0080EE08_0;
v0080C4E8_0 .net "press", 0 0, L_0080FAC0; 1 drivers
v0080C540_0 .alias "rst", 0 0, v0080EDB0_0;
S_0080CCA8 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BB758;
 .timescale 0 0;
L_007CE658 .functor NOT 1, v0080C2D8_0, C4<0>, C4<0>, C4<0>;
v0080C228_0 .alias "D", 0 0, v0080C4E8_0;
v0080C280_0 .alias "clk", 0 0, v0080F228_0;
v0080C2D8_0 .var "q", 0 0;
v0080C330_0 .net "qBar", 0 0, L_007CE658; 1 drivers
v0080C388_0 .alias "rst", 0 0, v0080EDB0_0;
S_007B5218 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BB758;
 .timescale 0 0;
L_007CE690 .functor NOT 1, v0080C120_0, C4<0>, C4<0>, C4<0>;
v0080C070_0 .alias "D", 0 0, v0080C438_0;
v0080C0C8_0 .alias "clk", 0 0, v0080F228_0;
v0080C120_0 .var "q", 0 0;
v0080C178_0 .net "qBar", 0 0, L_007CE690; 1 drivers
v0080C1D0_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB5C0 .scope module, "sw1m" "Metastability" 4 24, 6 3, S_007BA878;
 .timescale 0 0;
v0080BEB8_0 .alias "clk", 0 0, v0080F228_0;
v0080BF10_0 .net "d1_Out", 0 0, v0080BDB0_0; 1 drivers
v0080BF68_0 .alias "metaFree", 0 0, v0080EE60_0;
v0080BFC0_0 .net "press", 0 0, L_0080FB18; 1 drivers
v0080C018_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB6D0 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BB5C0;
 .timescale 0 0;
L_007CE700 .functor NOT 1, v0080BDB0_0, C4<0>, C4<0>, C4<0>;
v0080BD00_0 .alias "D", 0 0, v0080BFC0_0;
v0080BD58_0 .alias "clk", 0 0, v0080F228_0;
v0080BDB0_0 .var "q", 0 0;
v0080BE08_0 .net "qBar", 0 0, L_007CE700; 1 drivers
v0080BE60_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB648 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BB5C0;
 .timescale 0 0;
L_007CE738 .functor NOT 1, v0080BBC8_0, C4<0>, C4<0>, C4<0>;
v0080BB18_0 .alias "D", 0 0, v0080BF10_0;
v0080BB70_0 .alias "clk", 0 0, v0080F228_0;
v0080BBC8_0 .var "q", 0 0;
v0080BC20_0 .net "qBar", 0 0, L_007CE738; 1 drivers
v0080BCA8_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB0F8 .scope module, "sw2m" "Metastability" 4 25, 6 3, S_007BA878;
 .timescale 0 0;
v0080B960_0 .alias "clk", 0 0, v0080F228_0;
v0080B9B8_0 .net "d1_Out", 0 0, v0080B858_0; 1 drivers
v0080BA10_0 .alias "metaFree", 0 0, v0080EEB8_0;
v0080BA68_0 .net "press", 0 0, L_0080FB70; 1 drivers
v0080BAC0_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB538 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BB0F8;
 .timescale 0 0;
L_007CE7A8 .functor NOT 1, v0080B858_0, C4<0>, C4<0>, C4<0>;
v0080B7A8_0 .alias "D", 0 0, v0080BA68_0;
v0080B800_0 .alias "clk", 0 0, v0080F228_0;
v0080B858_0 .var "q", 0 0;
v0080B8B0_0 .net "qBar", 0 0, L_007CE7A8; 1 drivers
v0080B908_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB4B0 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BB0F8;
 .timescale 0 0;
L_007BE400 .functor NOT 1, v0080B6A0_0, C4<0>, C4<0>, C4<0>;
v0080B5F0_0 .alias "D", 0 0, v0080B9B8_0;
v0080B648_0 .alias "clk", 0 0, v0080F228_0;
v0080B6A0_0 .var "q", 0 0;
v0080B6F8_0 .net "qBar", 0 0, L_007BE400; 1 drivers
v0080B750_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAE50 .scope module, "sw3m" "Metastability" 4 26, 6 3, S_007BA878;
 .timescale 0 0;
v0080B438_0 .alias "clk", 0 0, v0080F228_0;
v0080B490_0 .net "d1_Out", 0 0, v0080B330_0; 1 drivers
v0080B4E8_0 .alias "metaFree", 0 0, v0080EF10_0;
v0080B540_0 .net "press", 0 0, L_0080FBC8; 1 drivers
v0080B598_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BB070 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BAE50;
 .timescale 0 0;
L_007BE438 .functor NOT 1, v0080B330_0, C4<0>, C4<0>, C4<0>;
v0080B280_0 .alias "D", 0 0, v0080B540_0;
v0080B2D8_0 .alias "clk", 0 0, v0080F228_0;
v0080B330_0 .var "q", 0 0;
v0080B388_0 .net "qBar", 0 0, L_007BE438; 1 drivers
v0080B3E0_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAC30 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BAE50;
 .timescale 0 0;
L_007BE470 .functor NOT 1, v0080B178_0, C4<0>, C4<0>, C4<0>;
v0080B0C8_0 .alias "D", 0 0, v0080B490_0;
v0080B120_0 .alias "clk", 0 0, v0080F228_0;
v0080B178_0 .var "q", 0 0;
v0080B1D0_0 .net "qBar", 0 0, L_007BE470; 1 drivers
v0080B228_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAB20 .scope module, "key1m" "Metastability" 4 28, 6 3, S_007BA878;
 .timescale 0 0;
v0080AF10_0 .alias "clk", 0 0, v0080F228_0;
v0080AF68_0 .net "d1_Out", 0 0, v0080AE08_0; 1 drivers
v0080AFC0_0 .alias "metaFree", 0 0, v0080ED00_0;
v0080B018_0 .net "press", 0 0, L_0080FC20; 1 drivers
v0080B070_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAED8 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BAB20;
 .timescale 0 0;
L_007BE4A8 .functor NOT 1, v0080AE08_0, C4<0>, C4<0>, C4<0>;
v0080AD58_0 .alias "D", 0 0, v0080B018_0;
v0080ADB0_0 .alias "clk", 0 0, v0080F228_0;
v0080AE08_0 .var "q", 0 0;
v0080AE60_0 .net "qBar", 0 0, L_007BE4A8; 1 drivers
v0080AEB8_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAFE8 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BAB20;
 .timescale 0 0;
L_007BE4E0 .functor NOT 1, v007D7340_0, C4<0>, C4<0>, C4<0>;
v007D7290_0 .alias "D", 0 0, v0080AF68_0;
v007D72E8_0 .alias "clk", 0 0, v0080F228_0;
v007D7340_0 .var "q", 0 0;
v0080ACA8_0 .net "qBar", 0 0, L_007BE4E0; 1 drivers
v0080AD00_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BADC8 .scope module, "key2m" "Metastability" 4 29, 6 3, S_007BA878;
 .timescale 0 0;
v007D70D8_0 .alias "clk", 0 0, v0080F228_0;
v007D7130_0 .net "d1_Out", 0 0, v007D6FD0_0; 1 drivers
v007D7188_0 .alias "metaFree", 0 0, v0080ED58_0;
v007D71E0_0 .net "press", 0 0, L_0080FCA8; 1 drivers
v007D7238_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BACB8 .scope module, "d1" "DFlipFlop" 6 10, 7 1, S_007BADC8;
 .timescale 0 0;
L_007BE550 .functor NOT 1, v007D6FD0_0, C4<0>, C4<0>, C4<0>;
v007D6F20_0 .alias "D", 0 0, v007D71E0_0;
v007D6F78_0 .alias "clk", 0 0, v0080F228_0;
v007D6FD0_0 .var "q", 0 0;
v007D7028_0 .net "qBar", 0 0, L_007BE550; 1 drivers
v007D7080_0 .alias "rst", 0 0, v0080EDB0_0;
S_007BAD40 .scope module, "d2" "DFlipFlop" 6 11, 7 1, S_007BADC8;
 .timescale 0 0;
L_007BE588 .functor NOT 1, v007D6E18_0, C4<0>, C4<0>, C4<0>;
v007D6D68_0 .alias "D", 0 0, v007D7130_0;
v007D6DC0_0 .alias "clk", 0 0, v0080F228_0;
v007D6E18_0 .var "q", 0 0;
v007D6E70_0 .net "qBar", 0 0, L_007BE588; 1 drivers
v007D6EC8_0 .alias "rst", 0 0, v0080EDB0_0;
E_007D7F28/0 .event negedge, v007D6630_0;
E_007D7F28/1 .event posedge, v007D6528_0;
E_007D7F28 .event/or E_007D7F28/0, E_007D7F28/1;
S_007BA768 .scope module, "OP" "OCPort" 4 63, 8 1, S_007BA878;
 .timescale 0 0;
P_007BD464 .param/l "A" 8 31, C4<00>;
P_007BD478 .param/l "B" 8 31, C4<01>;
P_007BD48C .param/l "C" 8 31, C4<10>;
P_007BD4A0 .param/l "D" 8 31, C4<11>;
v007D6B58_0 .alias "Clock", 0 0, v0080F228_0;
v007D6BB0_0 .var "OpenClose", 0 0;
v007D6C08_0 .alias "Reset", 0 0, v0080EDB0_0;
v007D6C60_0 .alias "SwitchFlip", 0 0, v0080EEB8_0;
v007D6CB8_0 .var "ns", 1 0;
v007D6D10_0 .var "ps", 1 0;
E_007BBF00 .event edge, v007D6D10_0, v007D6C60_0;
S_007BAA10 .scope module, "OuterPort" "Counter_1bit" 4 64, 9 1, S_007BA878;
 .timescale 0 0;
P_007C11EC .param/l "A" 9 12, +C4<0>;
P_007C1200 .param/l "B" 9 12, +C4<01>;
P_007C1214 .param/l "C" 9 12, +C4<0>;
v007D6948_0 .alias "Clock", 0 0, v0080F228_0;
v007D69A0_0 .alias "Count", 0 0, v0080CA68_0;
v007D69F8_0 .alias "Increase", 0 0, v0080CA10_0;
v007D6A50_0 .alias "Reset", 0 0, v0080EDB0_0;
v007D6AA8_0 .var "ns", 0 0;
v007D6B00_0 .var "ps", 0 0;
E_007BBF40 .event edge, v007D69F8_0, v007D6B00_0;
S_007BAA98 .scope module, "IP" "OCPort" 4 69, 8 1, S_007BA878;
 .timescale 0 0;
P_007BD404 .param/l "A" 8 31, C4<00>;
P_007BD418 .param/l "B" 8 31, C4<01>;
P_007BD42C .param/l "C" 8 31, C4<10>;
P_007BD440 .param/l "D" 8 31, C4<11>;
v007D6738_0 .alias "Clock", 0 0, v0080F228_0;
v007D6790_0 .var "OpenClose", 0 0;
v007D67E8_0 .alias "Reset", 0 0, v0080EDB0_0;
v007D6840_0 .alias "SwitchFlip", 0 0, v0080EF10_0;
v007D6898_0 .var "ns", 1 0;
v007D68F0_0 .var "ps", 1 0;
E_007BBE40 .event edge, v007D68F0_0, v007D6840_0;
S_007BA7F0 .scope module, "InnerPort" "Counter_1bit" 4 70, 9 1, S_007BA878;
 .timescale 0 0;
P_007C11A4 .param/l "A" 9 12, +C4<0>;
P_007C11B8 .param/l "B" 9 12, +C4<01>;
P_007C11CC .param/l "C" 9 12, +C4<0>;
v007D6528_0 .alias "Clock", 0 0, v0080F228_0;
v007D6580_0 .alias "Count", 0 0, v0080C908_0;
v007D65D8_0 .alias "Increase", 0 0, v0080C8B0_0;
v007D6630_0 .alias "Reset", 0 0, v0080EDB0_0;
v007D6688_0 .var "ns", 0 0;
v007D66E0_0 .var "ps", 0 0;
E_007BBDE0 .event posedge, v007D6528_0;
E_007BBE20 .event edge, v007D65D8_0, v007D66E0_0;
S_007BA900 .scope module, "UserInput_High2Low" "UserInput_High2Low" 10 1;
 .timescale 0 0;
P_007CE2DC .param/l "A" 10 10, +C4<0>;
P_007CE2F0 .param/l "B" 10 10, +C4<01>;
L_007BEA20 .functor NOT 1, v0080F7A8_0, C4<0>, C4<0>, C4<0>;
L_007BEA58 .functor AND 1, L_007BEA20, v0080F6F8_0, C4<1>, C4<1>;
v0080F598_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0080F5F0_0 .net "Reset", 0 0, C4<z>; 0 drivers
v0080F648_0 .net *"_s0", 0 0, L_007BEA20; 1 drivers
v0080F6A0_0 .net "in", 0 0, C4<z>; 0 drivers
v0080F6F8_0 .var "ns", 0 0;
v0080F750_0 .net "out", 0 0, L_007BEA58; 1 drivers
v0080F7A8_0 .var "ps", 0 0;
E_007BC920 .event posedge, v0080F598_0;
E_007BC940 .event edge, v0080F6A0_0, v0080F7A8_0;
    .scope S_0080CDB8;
T_0 ;
    %set/v v0080EF68_0, 1, 1;
    %end;
    .thread T_0;
    .scope S_0080CDB8;
T_1 ;
    %delay 1, 0;
    %load/v 8, v0080EF68_0, 1;
    %inv 8, 1;
    %set/v v0080EF68_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0080CDB8;
T_2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F0C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F120_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F178_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080EFC0_0, 0, 1;
    %set/v v0080F018_0, 1, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F070_0, 0, 1;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080EFC0_0, 0, 0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080EFC0_0, 0, 1;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F178_0, 0, 0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F178_0, 0, 1;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F178_0, 0, 0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F178_0, 0, 1;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1D0_0, 0, 0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1D0_0, 0, 1;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1D0_0, 0, 0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %wait E_007BBDE0;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F1D0_0, 0, 0;
    %wait E_007BBDE0;
    %end;
    .thread T_2;
    .scope S_0080CD30;
T_3 ;
    %set/v v0080C5F0_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0080CD30;
T_4 ;
    %wait E_007BBDE0;
    %load/v 8, v0080C5F0_0, 32;
    %mov 40, 0, 1;
    %addi 8, 1, 33;
    %set/v v0080C5F0_0, 8, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0080CCA8;
T_5 ;
    %wait E_007D7F28;
    %load/v 8, v0080C388_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v0080C2D8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v0080C228_0, 1;
    %set/v v0080C2D8_0, 8, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_007B5218;
T_6 ;
    %wait E_007D7F28;
    %load/v 8, v0080C1D0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v0080C120_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0080C070_0, 1;
    %set/v v0080C120_0, 8, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_007BB6D0;
T_7 ;
    %wait E_007D7F28;
    %load/v 8, v0080BE60_0, 1;
    %jmp/0xz  T_7.0, 8;
    %set/v v0080BDB0_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v0080BD00_0, 1;
    %set/v v0080BDB0_0, 8, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_007BB648;
T_8 ;
    %wait E_007D7F28;
    %load/v 8, v0080BCA8_0, 1;
    %jmp/0xz  T_8.0, 8;
    %set/v v0080BBC8_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v0080BB18_0, 1;
    %set/v v0080BBC8_0, 8, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_007BB538;
T_9 ;
    %wait E_007D7F28;
    %load/v 8, v0080B908_0, 1;
    %jmp/0xz  T_9.0, 8;
    %set/v v0080B858_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v0080B7A8_0, 1;
    %set/v v0080B858_0, 8, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_007BB4B0;
T_10 ;
    %wait E_007D7F28;
    %load/v 8, v0080B750_0, 1;
    %jmp/0xz  T_10.0, 8;
    %set/v v0080B6A0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0080B5F0_0, 1;
    %set/v v0080B6A0_0, 8, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_007BB070;
T_11 ;
    %wait E_007D7F28;
    %load/v 8, v0080B3E0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %set/v v0080B330_0, 0, 1;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v0080B280_0, 1;
    %set/v v0080B330_0, 8, 1;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_007BAC30;
T_12 ;
    %wait E_007D7F28;
    %load/v 8, v0080B228_0, 1;
    %jmp/0xz  T_12.0, 8;
    %set/v v0080B178_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0080B0C8_0, 1;
    %set/v v0080B178_0, 8, 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_007BAED8;
T_13 ;
    %wait E_007D7F28;
    %load/v 8, v0080AEB8_0, 1;
    %jmp/0xz  T_13.0, 8;
    %set/v v0080AE08_0, 0, 1;
    %jmp T_13.1;
T_13.0 ;
    %load/v 8, v0080AD58_0, 1;
    %set/v v0080AE08_0, 8, 1;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_007BAFE8;
T_14 ;
    %wait E_007D7F28;
    %load/v 8, v0080AD00_0, 1;
    %jmp/0xz  T_14.0, 8;
    %set/v v007D7340_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/v 8, v007D7290_0, 1;
    %set/v v007D7340_0, 8, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_007BACB8;
T_15 ;
    %wait E_007D7F28;
    %load/v 8, v007D7080_0, 1;
    %jmp/0xz  T_15.0, 8;
    %set/v v007D6FD0_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v007D6F20_0, 1;
    %set/v v007D6FD0_0, 8, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_007BAD40;
T_16 ;
    %wait E_007D7F28;
    %load/v 8, v007D6EC8_0, 1;
    %jmp/0xz  T_16.0, 8;
    %set/v v007D6E18_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/v 8, v007D6D68_0, 1;
    %set/v v007D6E18_0, 8, 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_007BA768;
T_17 ;
    %wait E_007BBF00;
    %load/v 8, v007D6D10_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_17.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_17.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_17.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/v 8, v007D6C60_0, 1;
    %jmp/0xz  T_17.5, 8;
    %movi 8, 1, 2;
    %set/v v007D6CB8_0, 8, 2;
    %set/v v007D6BB0_0, 1, 1;
    %jmp T_17.6;
T_17.5 ;
    %set/v v007D6CB8_0, 0, 2;
    %set/v v007D6BB0_0, 0, 1;
T_17.6 ;
    %jmp T_17.4;
T_17.1 ;
    %load/v 8, v007D6C60_0, 1;
    %jmp/0xz  T_17.7, 8;
    %movi 8, 2, 2;
    %set/v v007D6CB8_0, 8, 2;
    %set/v v007D6BB0_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %set/v v007D6CB8_0, 1, 2;
    %set/v v007D6BB0_0, 1, 1;
T_17.8 ;
    %jmp T_17.4;
T_17.2 ;
    %load/v 8, v007D6C60_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_17.9, 8;
    %set/v v007D6CB8_0, 1, 2;
    %set/v v007D6BB0_0, 1, 1;
T_17.9 ;
    %jmp T_17.4;
T_17.3 ;
    %load/v 8, v007D6C60_0, 1;
    %jmp/0xz  T_17.11, 8;
    %movi 8, 1, 2;
    %set/v v007D6CB8_0, 8, 2;
    %set/v v007D6BB0_0, 1, 1;
    %jmp T_17.12;
T_17.11 ;
    %set/v v007D6CB8_0, 0, 2;
    %set/v v007D6BB0_0, 0, 1;
T_17.12 ;
    %jmp T_17.4;
T_17.4 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_007BA768;
T_18 ;
    %wait E_007BBDE0;
    %load/v 8, v007D6C08_0, 1;
    %jmp/0xz  T_18.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v007D6D10_0, 0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/v 8, v007D6CB8_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v007D6D10_0, 0, 8;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_007BAA10;
T_19 ;
    %set/v v007D6B00_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_007BAA10;
T_20 ;
    %wait E_007BBF40;
    %load/v 8, v007D69F8_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_20.0, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_20.1, 6;
    %jmp T_20.2;
T_20.0 ;
    %load/v 8, v007D6B00_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v007D6AA8_0, 8, 1;
    %jmp T_20.2;
T_20.1 ;
    %load/v 8, v007D6B00_0, 1;
    %set/v v007D6AA8_0, 8, 1;
    %jmp T_20.2;
T_20.2 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_007BAA10;
T_21 ;
    %wait E_007BBDE0;
    %load/v 8, v007D6A50_0, 1;
    %jmp/0xz  T_21.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D6B00_0, 0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/v 8, v007D6AA8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D6B00_0, 0, 8;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_007BAA98;
T_22 ;
    %wait E_007BBE40;
    %load/v 8, v007D68F0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_22.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_22.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_22.2, 6;
    %cmpi/u 8, 3, 2;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/v 8, v007D6840_0, 1;
    %jmp/0xz  T_22.5, 8;
    %movi 8, 1, 2;
    %set/v v007D6898_0, 8, 2;
    %set/v v007D6790_0, 1, 1;
    %jmp T_22.6;
T_22.5 ;
    %set/v v007D6898_0, 0, 2;
    %set/v v007D6790_0, 0, 1;
T_22.6 ;
    %jmp T_22.4;
T_22.1 ;
    %load/v 8, v007D6840_0, 1;
    %jmp/0xz  T_22.7, 8;
    %movi 8, 2, 2;
    %set/v v007D6898_0, 8, 2;
    %set/v v007D6790_0, 0, 1;
    %jmp T_22.8;
T_22.7 ;
    %set/v v007D6898_0, 1, 2;
    %set/v v007D6790_0, 1, 1;
T_22.8 ;
    %jmp T_22.4;
T_22.2 ;
    %load/v 8, v007D6840_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_22.9, 8;
    %set/v v007D6898_0, 1, 2;
    %set/v v007D6790_0, 1, 1;
T_22.9 ;
    %jmp T_22.4;
T_22.3 ;
    %load/v 8, v007D6840_0, 1;
    %jmp/0xz  T_22.11, 8;
    %movi 8, 1, 2;
    %set/v v007D6898_0, 8, 2;
    %set/v v007D6790_0, 1, 1;
    %jmp T_22.12;
T_22.11 ;
    %set/v v007D6898_0, 0, 2;
    %set/v v007D6790_0, 0, 1;
T_22.12 ;
    %jmp T_22.4;
T_22.4 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_007BAA98;
T_23 ;
    %wait E_007BBDE0;
    %load/v 8, v007D67E8_0, 1;
    %jmp/0xz  T_23.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v007D68F0_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 8, v007D6898_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v007D68F0_0, 0, 8;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_007BA7F0;
T_24 ;
    %set/v v007D66E0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_007BA7F0;
T_25 ;
    %wait E_007BBE20;
    %load/v 8, v007D65D8_0, 1;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_25.0, 6;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_25.1, 6;
    %jmp T_25.2;
T_25.0 ;
    %load/v 8, v007D66E0_0, 1;
    %mov 9, 0, 31;
    %addi 8, 1, 32;
    %set/v v007D6688_0, 8, 1;
    %jmp T_25.2;
T_25.1 ;
    %load/v 8, v007D66E0_0, 1;
    %set/v v007D6688_0, 8, 1;
    %jmp T_25.2;
T_25.2 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_007BA7F0;
T_26 ;
    %wait E_007BBDE0;
    %load/v 8, v007D6630_0, 1;
    %jmp/0xz  T_26.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007D66E0_0, 0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/v 8, v007D6688_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007D66E0_0, 0, 8;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_007BA988;
T_27 ;
    %vpi_call 2 22 "$dumpfile", "InterlockSystem.vcd";
    %vpi_call 2 23 "$dumpvars", 1'sb0, S_007BA988;
    %delay 150, 0;
    %vpi_call 2 25 "$finish";
    %end;
    .thread T_27;
    .scope S_007BA900;
T_28 ;
    %wait E_007BC940;
    %load/v 8, v0080F6A0_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/1 T_28.0, 6;
    %cmpi/u 8, 1, 1;
    %jmp/1 T_28.1, 6;
    %set/v v0080F6F8_0, 2, 1;
    %jmp T_28.3;
T_28.0 ;
    %load/v 8, v0080F7A8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_28.4, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F6F8_0, 0, 1;
    %jmp T_28.5;
T_28.4 ;
    %load/v 8, v0080F7A8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_28.6, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F6F8_0, 0, 1;
T_28.6 ;
T_28.5 ;
    %jmp T_28.3;
T_28.1 ;
    %load/v 8, v0080F7A8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_28.8, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F6F8_0, 0, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/v 8, v0080F7A8_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_28.10, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F6F8_0, 0, 0;
T_28.10 ;
T_28.9 ;
    %jmp T_28.3;
T_28.3 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_007BA900;
T_29 ;
    %wait E_007BC920;
    %load/v 8, v0080F5F0_0, 1;
    %jmp/0xz  T_29.0, 8;
    %movi 8, 1, 2;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F7A8_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %load/v 8, v0080F6F8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0080F7A8_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "InterlockSystem_testbench.v";
    "./InterlockSystem_tester.v";
    "./InterlockSystem.v";
    "./clock_divider.v";
    "./Metastability.v";
    "./DFlipFlop.v";
    "./OCPort.v";
    "./Counter_1bit.v";
    "./UserInput_High2Low.v";
