;redcode
;assert 1
	SPL 0, <-402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 12, @10
	JMP -7, @-20
	SUB @121, 106
	SPL -1, @-20
	CMP @121, 106
	CMP @121, 106
	CMP 12, @10
	SPL -1, @-20
	SLT 20, @12
	SUB @121, 106
	SUB #42, @200
	SLT 20, @12
	JMP -1, @-20
	JMP -1, @-20
	DJN -1, 20
	DJN -1, 20
	SUB @-127, @100
	SLT #270, <1
	JMP -1, @-20
	MOV -1, <-20
	SUB @121, 106
	SUB 12, @10
	SUB 12, @10
	SUB @0, @2
	SLT 130, 9
	ADD -7, <-20
	SUB @121, 109
	SUB @0, @2
	SPL @72, #200
	SUB @121, 106
	SUB @121, 106
	SUB #42, @200
	SLT 270, 60
	SUB -247, <-120
	SLT 421, 0
	MOV -1, <-20
	SUB #42, @200
	CMP -207, <-120
	SUB #42, @200
	SPL @300, 90
	CMP -207, <-120
	SPL 0, <-402
	SPL 0, <-402
	SPL @300, 90
	SPL 0, <-402
	CMP @-127, @100
	MOV -1, <-20
	SUB @121, 106
