/*
 * Copyright 1997-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2022 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

/*!
 * @file S32Z2_SRAMCTL.h
 * @version 1.8
 * @date 2022-07-13
 * @brief Peripheral Access Layer for S32Z2_SRAMCTL
 *
 * This file contains register definitions and macros for easy access to their
 * bit fields.
 *
 * This file assumes LITTLE endian system.
 */

/**
* @page misra_violations MISRA-C:2012 violations
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.3, local typedef not referenced
* The SoC header defines typedef for all modules.
*
* @section [global]
* Violates MISRA 2012 Advisory Rule 2.5, local macro not referenced
* The SoC header defines macros for all modules and registers.
*
* @section [global]
* Violates MISRA 2012 Advisory Directive 4.9, Function-like macro
* These are generated macros used for accessing the bit-fields from registers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.1, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.2, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.4, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 5.5, identifier clash
* The supported compilers use more than 31 significant characters for identifiers.
*
* @section [global]
* Violates MISRA 2012 Required Rule 21.1, defined macro '__I' is reserved to the compiler
* This type qualifier is needed to ensure correct I/O access and addressing.
*/

/* Prevention from multiple including the same memory map */
#if !defined(S32Z2_SRAMCTL_H_)  /* Check if memory map has not been already included */
#define S32Z2_SRAMCTL_H_

#include "S32Z2_COMMON.h"

/* ----------------------------------------------------------------------------
   -- SRAMCTL Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRAMCTL_Peripheral_Access_Layer SRAMCTL Peripheral Access Layer
 * @{
 */

/** SRAMCTL - Register Layout Typedef */
typedef struct {
  __IO uint32_t RAMCR;                             /**< RAM Control, offset: 0x0 */
  __IO uint32_t RAMIAS;                            /**< RAM Initialization Address Start, offset: 0x4 */
  __IO uint32_t RAMIAE;                            /**< RAM Initialization Address End, offset: 0x8 */
  __IO uint32_t RAMSR;                             /**< RAM Status, offset: 0xC */
  __I  uint32_t RAMMEMA;                           /**< RAM ECC Address, offset: 0x10 */
  uint8_t RESERVED_0[4];
  __I  uint32_t RAMSYSA;                           /**< RAM System Address, offset: 0x18 */
  __IO uint32_t RAMECCNT;                          /**< RAM Correctable Error Count, offset: 0x1C */
  __IO uint32_t RAMEID0;                           /**< RAM Error Injection Data 0, offset: 0x20 */
  __IO uint32_t RAMEID1;                           /**< RAM Error Injection Data 1, offset: 0x24 */
  __IO uint32_t RAMEIDC;                           /**< RAM Error Injection Data Control, offset: 0x28 */
  uint8_t RESERVED_1[4];
  __IO uint32_t RAMEIA;                            /**< RAM Error Injection Base Address, offset: 0x30 */
  __IO uint32_t RAMEIAM;                           /**< RAM Error Injection Address Mask, offset: 0x34 */
  uint8_t RESERVED_2[8];
  __IO uint32_t RAMMAXA;                           /**< RAM Maximum-Value Address, offset: 0x40 */
  uint8_t RESERVED_3[60];
  __IO uint32_t RAMCR2;                            /**< RAM Control 2, offset: 0x80 */
  uint8_t RESERVED_4[124];
  __IO uint32_t RAMPC;                             /**< RAM Power Control, offset: 0x100 */
} SRAMCTL_Type, *SRAMCTL_MemMapPtr;

/** Number of instances of the SRAMCTL module. */
#define SRAMCTL_INSTANCE_COUNT                   (27u)

/* SRAMCTL - Peripheral instance base addresses */
/** Peripheral CE_SRAMCTL_0 base address */
#define IP_CE_SRAMCTL_0_BASE                     (0x44A60000u)
/** Peripheral CE_SRAMCTL_0 base pointer */
#define IP_CE_SRAMCTL_0                          ((SRAMCTL_Type *)IP_CE_SRAMCTL_0_BASE)
/** Peripheral CE_SRAMCTL_1 base address */
#define IP_CE_SRAMCTL_1_BASE                     (0x44A64000u)
/** Peripheral CE_SRAMCTL_1 base pointer */
#define IP_CE_SRAMCTL_1                          ((SRAMCTL_Type *)IP_CE_SRAMCTL_1_BASE)
/** Peripheral CE_SRAMCTL_2 base address */
#define IP_CE_SRAMCTL_2_BASE                     (0x44A68000u)
/** Peripheral CE_SRAMCTL_2 base pointer */
#define IP_CE_SRAMCTL_2                          ((SRAMCTL_Type *)IP_CE_SRAMCTL_2_BASE)
/** Peripheral RTU0__SRAMCTL_C0 base address */
#define IP_RTU0__SRAMCTL_C0_BASE                 (0x760C0000u)
/** Peripheral RTU0__SRAMCTL_C0 base pointer */
#define IP_RTU0__SRAMCTL_C0                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C0_BASE)
/** Peripheral RTU0__SRAMCTL_C1 base address */
#define IP_RTU0__SRAMCTL_C1_BASE                 (0x760D0000u)
/** Peripheral RTU0__SRAMCTL_C1 base pointer */
#define IP_RTU0__SRAMCTL_C1                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C1_BASE)
/** Peripheral RTU0__SRAMCTL_C2 base address */
#define IP_RTU0__SRAMCTL_C2_BASE                 (0x760E0000u)
/** Peripheral RTU0__SRAMCTL_C2 base pointer */
#define IP_RTU0__SRAMCTL_C2                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C2_BASE)
/** Peripheral RTU0__SRAMCTL_C3 base address */
#define IP_RTU0__SRAMCTL_C3_BASE                 (0x760F0000u)
/** Peripheral RTU0__SRAMCTL_C3 base pointer */
#define IP_RTU0__SRAMCTL_C3                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C3_BASE)
/** Peripheral RTU0__SRAMCTL_C4 base address */
#define IP_RTU0__SRAMCTL_C4_BASE                 (0x76240000u)
/** Peripheral RTU0__SRAMCTL_C4 base pointer */
#define IP_RTU0__SRAMCTL_C4                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C4_BASE)
/** Peripheral RTU0__SRAMCTL_C5 base address */
#define IP_RTU0__SRAMCTL_C5_BASE                 (0x76250000u)
/** Peripheral RTU0__SRAMCTL_C5 base pointer */
#define IP_RTU0__SRAMCTL_C5                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C5_BASE)
/** Peripheral RTU0__SRAMCTL_C6 base address */
#define IP_RTU0__SRAMCTL_C6_BASE                 (0x76260000u)
/** Peripheral RTU0__SRAMCTL_C6 base pointer */
#define IP_RTU0__SRAMCTL_C6                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_C6_BASE)
/** Peripheral RTU0__SRAMCTL_D0 base address */
#define IP_RTU0__SRAMCTL_D0_BASE                 (0x761D0000u)
/** Peripheral RTU0__SRAMCTL_D0 base pointer */
#define IP_RTU0__SRAMCTL_D0                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_D0_BASE)
/** Peripheral RTU0__SRAMCTL_D1 base address */
#define IP_RTU0__SRAMCTL_D1_BASE                 (0x761E0000u)
/** Peripheral RTU0__SRAMCTL_D1 base pointer */
#define IP_RTU0__SRAMCTL_D1                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_D1_BASE)
/** Peripheral RTU0__SRAMCTL_D2 base address */
#define IP_RTU0__SRAMCTL_D2_BASE                 (0x761F0000u)
/** Peripheral RTU0__SRAMCTL_D2 base pointer */
#define IP_RTU0__SRAMCTL_D2                      ((SRAMCTL_Type *)IP_RTU0__SRAMCTL_D2_BASE)
/** Peripheral RTU1__SRAMCTL_C0 base address */
#define IP_RTU1__SRAMCTL_C0_BASE                 (0x768C0000u)
/** Peripheral RTU1__SRAMCTL_C0 base pointer */
#define IP_RTU1__SRAMCTL_C0                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C0_BASE)
/** Peripheral RTU1__SRAMCTL_C1 base address */
#define IP_RTU1__SRAMCTL_C1_BASE                 (0x768D0000u)
/** Peripheral RTU1__SRAMCTL_C1 base pointer */
#define IP_RTU1__SRAMCTL_C1                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C1_BASE)
/** Peripheral RTU1__SRAMCTL_C2 base address */
#define IP_RTU1__SRAMCTL_C2_BASE                 (0x768E0000u)
/** Peripheral RTU1__SRAMCTL_C2 base pointer */
#define IP_RTU1__SRAMCTL_C2                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C2_BASE)
/** Peripheral RTU1__SRAMCTL_C3 base address */
#define IP_RTU1__SRAMCTL_C3_BASE                 (0x768F0000u)
/** Peripheral RTU1__SRAMCTL_C3 base pointer */
#define IP_RTU1__SRAMCTL_C3                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C3_BASE)
/** Peripheral RTU1__SRAMCTL_C4 base address */
#define IP_RTU1__SRAMCTL_C4_BASE                 (0x76A40000u)
/** Peripheral RTU1__SRAMCTL_C4 base pointer */
#define IP_RTU1__SRAMCTL_C4                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C4_BASE)
/** Peripheral RTU1__SRAMCTL_C5 base address */
#define IP_RTU1__SRAMCTL_C5_BASE                 (0x76A50000u)
/** Peripheral RTU1__SRAMCTL_C5 base pointer */
#define IP_RTU1__SRAMCTL_C5                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C5_BASE)
/** Peripheral RTU1__SRAMCTL_C6 base address */
#define IP_RTU1__SRAMCTL_C6_BASE                 (0x76A60000u)
/** Peripheral RTU1__SRAMCTL_C6 base pointer */
#define IP_RTU1__SRAMCTL_C6                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_C6_BASE)
/** Peripheral RTU1__SRAMCTL_D0 base address */
#define IP_RTU1__SRAMCTL_D0_BASE                 (0x769D0000u)
/** Peripheral RTU1__SRAMCTL_D0 base pointer */
#define IP_RTU1__SRAMCTL_D0                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_D0_BASE)
/** Peripheral RTU1__SRAMCTL_D1 base address */
#define IP_RTU1__SRAMCTL_D1_BASE                 (0x769E0000u)
/** Peripheral RTU1__SRAMCTL_D1 base pointer */
#define IP_RTU1__SRAMCTL_D1                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_D1_BASE)
/** Peripheral RTU1__SRAMCTL_D2 base address */
#define IP_RTU1__SRAMCTL_D2_BASE                 (0x769F0000u)
/** Peripheral RTU1__SRAMCTL_D2 base pointer */
#define IP_RTU1__SRAMCTL_D2                      ((SRAMCTL_Type *)IP_RTU1__SRAMCTL_D2_BASE)
/** Peripheral SMU__SRAMCTL_0 base address */
#define IP_SMU__SRAMCTL_0_BASE                   (0x45260000u)
/** Peripheral SMU__SRAMCTL_0 base pointer */
#define IP_SMU__SRAMCTL_0                        ((SRAMCTL_Type *)IP_SMU__SRAMCTL_0_BASE)
/** Peripheral SMU__SRAMCTL_1 base address */
#define IP_SMU__SRAMCTL_1_BASE                   (0x45264000u)
/** Peripheral SMU__SRAMCTL_1 base pointer */
#define IP_SMU__SRAMCTL_1                        ((SRAMCTL_Type *)IP_SMU__SRAMCTL_1_BASE)
/** Peripheral SMU__SRAMCTL_2 base address */
#define IP_SMU__SRAMCTL_2_BASE                   (0x45268000u)
/** Peripheral SMU__SRAMCTL_2 base pointer */
#define IP_SMU__SRAMCTL_2                        ((SRAMCTL_Type *)IP_SMU__SRAMCTL_2_BASE)
/** Peripheral SMU__SRAMCTL_3 base address */
#define IP_SMU__SRAMCTL_3_BASE                   (0x4526C000u)
/** Peripheral SMU__SRAMCTL_3 base pointer */
#define IP_SMU__SRAMCTL_3                        ((SRAMCTL_Type *)IP_SMU__SRAMCTL_3_BASE)
/** Array initializer of SRAMCTL peripheral base addresses */
#define IP_SRAMCTL_BASE_ADDRS                    { IP_CE_SRAMCTL_0_BASE, IP_CE_SRAMCTL_1_BASE, IP_CE_SRAMCTL_2_BASE, IP_RTU0__SRAMCTL_C0_BASE, IP_RTU0__SRAMCTL_C1_BASE, IP_RTU0__SRAMCTL_C2_BASE, IP_RTU0__SRAMCTL_C3_BASE, IP_RTU0__SRAMCTL_C4_BASE, IP_RTU0__SRAMCTL_C5_BASE, IP_RTU0__SRAMCTL_C6_BASE, IP_RTU0__SRAMCTL_D0_BASE, IP_RTU0__SRAMCTL_D1_BASE, IP_RTU0__SRAMCTL_D2_BASE, IP_RTU1__SRAMCTL_C0_BASE, IP_RTU1__SRAMCTL_C1_BASE, IP_RTU1__SRAMCTL_C2_BASE, IP_RTU1__SRAMCTL_C3_BASE, IP_RTU1__SRAMCTL_C4_BASE, IP_RTU1__SRAMCTL_C5_BASE, IP_RTU1__SRAMCTL_C6_BASE, IP_RTU1__SRAMCTL_D0_BASE, IP_RTU1__SRAMCTL_D1_BASE, IP_RTU1__SRAMCTL_D2_BASE, IP_SMU__SRAMCTL_0_BASE, IP_SMU__SRAMCTL_1_BASE, IP_SMU__SRAMCTL_2_BASE, IP_SMU__SRAMCTL_3_BASE }
/** Array initializer of SRAMCTL peripheral base pointers */
#define IP_SRAMCTL_BASE_PTRS                     { IP_CE_SRAMCTL_0, IP_CE_SRAMCTL_1, IP_CE_SRAMCTL_2, IP_RTU0__SRAMCTL_C0, IP_RTU0__SRAMCTL_C1, IP_RTU0__SRAMCTL_C2, IP_RTU0__SRAMCTL_C3, IP_RTU0__SRAMCTL_C4, IP_RTU0__SRAMCTL_C5, IP_RTU0__SRAMCTL_C6, IP_RTU0__SRAMCTL_D0, IP_RTU0__SRAMCTL_D1, IP_RTU0__SRAMCTL_D2, IP_RTU1__SRAMCTL_C0, IP_RTU1__SRAMCTL_C1, IP_RTU1__SRAMCTL_C2, IP_RTU1__SRAMCTL_C3, IP_RTU1__SRAMCTL_C4, IP_RTU1__SRAMCTL_C5, IP_RTU1__SRAMCTL_C6, IP_RTU1__SRAMCTL_D0, IP_RTU1__SRAMCTL_D1, IP_RTU1__SRAMCTL_D2, IP_SMU__SRAMCTL_0, IP_SMU__SRAMCTL_1, IP_SMU__SRAMCTL_2, IP_SMU__SRAMCTL_3 }

/* ----------------------------------------------------------------------------
   -- SRAMCTL Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SRAMCTL_Register_Masks SRAMCTL Register Masks
 * @{
 */

/*! @name RAMCR - RAM Control */
/*! @{ */

#define SRAMCTL_RAMCR_INIT_MASK                  (0x1U)
#define SRAMCTL_RAMCR_INIT_SHIFT                 (0U)
#define SRAMCTL_RAMCR_INIT_WIDTH                 (1U)
#define SRAMCTL_RAMCR_INIT(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR_INIT_SHIFT)) & SRAMCTL_RAMCR_INIT_MASK)

#define SRAMCTL_RAMCR_IWS_MASK                   (0x6U)
#define SRAMCTL_RAMCR_IWS_SHIFT                  (1U)
#define SRAMCTL_RAMCR_IWS_WIDTH                  (2U)
#define SRAMCTL_RAMCR_IWS(x)                     (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR_IWS_SHIFT)) & SRAMCTL_RAMCR_IWS_MASK)

#define SRAMCTL_RAMCR_INIT_SYSA_MASK             (0x100U)
#define SRAMCTL_RAMCR_INIT_SYSA_SHIFT            (8U)
#define SRAMCTL_RAMCR_INIT_SYSA_WIDTH            (1U)
#define SRAMCTL_RAMCR_INIT_SYSA(x)               (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR_INIT_SYSA_SHIFT)) & SRAMCTL_RAMCR_INIT_SYSA_MASK)
/*! @} */

/*! @name RAMIAS - RAM Initialization Address Start */
/*! @{ */

#define SRAMCTL_RAMIAS_IAS_MASK                  (0xFFFFFFFFU)
#define SRAMCTL_RAMIAS_IAS_SHIFT                 (0U)
#define SRAMCTL_RAMIAS_IAS_WIDTH                 (32U)
#define SRAMCTL_RAMIAS_IAS(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMIAS_IAS_SHIFT)) & SRAMCTL_RAMIAS_IAS_MASK)
/*! @} */

/*! @name RAMIAE - RAM Initialization Address End */
/*! @{ */

#define SRAMCTL_RAMIAE_IAE_MASK                  (0xFFFFFFFFU)
#define SRAMCTL_RAMIAE_IAE_SHIFT                 (0U)
#define SRAMCTL_RAMIAE_IAE_WIDTH                 (32U)
#define SRAMCTL_RAMIAE_IAE(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMIAE_IAE_SHIFT)) & SRAMCTL_RAMIAE_IAE_MASK)
/*! @} */

/*! @name RAMSR - RAM Status */
/*! @{ */

#define SRAMCTL_RAMSR_IDONE_MASK                 (0x1U)
#define SRAMCTL_RAMSR_IDONE_SHIFT                (0U)
#define SRAMCTL_RAMSR_IDONE_WIDTH                (1U)
#define SRAMCTL_RAMSR_IDONE(x)                   (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_IDONE_SHIFT)) & SRAMCTL_RAMSR_IDONE_MASK)

#define SRAMCTL_RAMSR_BUSERR_MASK                (0x2U)
#define SRAMCTL_RAMSR_BUSERR_SHIFT               (1U)
#define SRAMCTL_RAMSR_BUSERR_WIDTH               (1U)
#define SRAMCTL_RAMSR_BUSERR(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_BUSERR_SHIFT)) & SRAMCTL_RAMSR_BUSERR_MASK)

#define SRAMCTL_RAMSR_IPEND_MASK                 (0x4U)
#define SRAMCTL_RAMSR_IPEND_SHIFT                (2U)
#define SRAMCTL_RAMSR_IPEND_WIDTH                (1U)
#define SRAMCTL_RAMSR_IPEND(x)                   (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_IPEND_SHIFT)) & SRAMCTL_RAMSR_IPEND_MASK)

#define SRAMCTL_RAMSR_AVALID_MASK                (0x8U)
#define SRAMCTL_RAMSR_AVALID_SHIFT               (3U)
#define SRAMCTL_RAMSR_AVALID_WIDTH               (1U)
#define SRAMCTL_RAMSR_AVALID(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_AVALID_SHIFT)) & SRAMCTL_RAMSR_AVALID_MASK)

#define SRAMCTL_RAMSR_AERR_MASK                  (0x20U)
#define SRAMCTL_RAMSR_AERR_SHIFT                 (5U)
#define SRAMCTL_RAMSR_AERR_WIDTH                 (1U)
#define SRAMCTL_RAMSR_AERR(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_AERR_SHIFT)) & SRAMCTL_RAMSR_AERR_MASK)

#define SRAMCTL_RAMSR_MLTERR_MASK                (0x40U)
#define SRAMCTL_RAMSR_MLTERR_SHIFT               (6U)
#define SRAMCTL_RAMSR_MLTERR_WIDTH               (1U)
#define SRAMCTL_RAMSR_MLTERR(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_MLTERR_SHIFT)) & SRAMCTL_RAMSR_MLTERR_MASK)

#define SRAMCTL_RAMSR_SGLERR_MASK                (0x80U)
#define SRAMCTL_RAMSR_SGLERR_SHIFT               (7U)
#define SRAMCTL_RAMSR_SGLERR_WIDTH               (1U)
#define SRAMCTL_RAMSR_SGLERR(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_SGLERR_SHIFT)) & SRAMCTL_RAMSR_SGLERR_MASK)

#define SRAMCTL_RAMSR_SYND_MASK                  (0xFF00U)
#define SRAMCTL_RAMSR_SYND_SHIFT                 (8U)
#define SRAMCTL_RAMSR_SYND_WIDTH                 (8U)
#define SRAMCTL_RAMSR_SYND(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_SYND_SHIFT)) & SRAMCTL_RAMSR_SYND_MASK)

#define SRAMCTL_RAMSR_EINFO_MASK                 (0xFF0000U)
#define SRAMCTL_RAMSR_EINFO_SHIFT                (16U)
#define SRAMCTL_RAMSR_EINFO_WIDTH                (8U)
#define SRAMCTL_RAMSR_EINFO(x)                   (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSR_EINFO_SHIFT)) & SRAMCTL_RAMSR_EINFO_MASK)
/*! @} */

/*! @name RAMMEMA - RAM ECC Address */
/*! @{ */

#define SRAMCTL_RAMMEMA_MEMA_MASK                (0x1FFFFU)
#define SRAMCTL_RAMMEMA_MEMA_SHIFT               (0U)
#define SRAMCTL_RAMMEMA_MEMA_WIDTH               (17U)
#define SRAMCTL_RAMMEMA_MEMA(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMMEMA_MEMA_SHIFT)) & SRAMCTL_RAMMEMA_MEMA_MASK)

#define SRAMCTL_RAMMEMA_BANK_MASK                (0x1F00000U)
#define SRAMCTL_RAMMEMA_BANK_SHIFT               (20U)
#define SRAMCTL_RAMMEMA_BANK_WIDTH               (5U)
#define SRAMCTL_RAMMEMA_BANK(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMMEMA_BANK_SHIFT)) & SRAMCTL_RAMMEMA_BANK_MASK)
/*! @} */

/*! @name RAMSYSA - RAM System Address */
/*! @{ */

#define SRAMCTL_RAMSYSA_SYSA_MASK                (0xFFFFFFFFU)
#define SRAMCTL_RAMSYSA_SYSA_SHIFT               (0U)
#define SRAMCTL_RAMSYSA_SYSA_WIDTH               (32U)
#define SRAMCTL_RAMSYSA_SYSA(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMSYSA_SYSA_SHIFT)) & SRAMCTL_RAMSYSA_SYSA_MASK)
/*! @} */

/*! @name RAMECCNT - RAM Correctable Error Count */
/*! @{ */

#define SRAMCTL_RAMECCNT_ECCNT_MASK              (0xFFU)
#define SRAMCTL_RAMECCNT_ECCNT_SHIFT             (0U)
#define SRAMCTL_RAMECCNT_ECCNT_WIDTH             (8U)
#define SRAMCTL_RAMECCNT_ECCNT(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMECCNT_ECCNT_SHIFT)) & SRAMCTL_RAMECCNT_ECCNT_MASK)
/*! @} */

/*! @name RAMEID0 - RAM Error Injection Data 0 */
/*! @{ */

#define SRAMCTL_RAMEID0_EID_W0_MASK              (0xFFFFFFFFU)
#define SRAMCTL_RAMEID0_EID_W0_SHIFT             (0U)
#define SRAMCTL_RAMEID0_EID_W0_WIDTH             (32U)
#define SRAMCTL_RAMEID0_EID_W0(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEID0_EID_W0_SHIFT)) & SRAMCTL_RAMEID0_EID_W0_MASK)
/*! @} */

/*! @name RAMEID1 - RAM Error Injection Data 1 */
/*! @{ */

#define SRAMCTL_RAMEID1_EID_W1_MASK              (0xFFFFFFFFU)
#define SRAMCTL_RAMEID1_EID_W1_SHIFT             (0U)
#define SRAMCTL_RAMEID1_EID_W1_WIDTH             (32U)
#define SRAMCTL_RAMEID1_EID_W1(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEID1_EID_W1_SHIFT)) & SRAMCTL_RAMEID1_EID_W1_MASK)
/*! @} */

/*! @name RAMEIDC - RAM Error Injection Data Control */
/*! @{ */

#define SRAMCTL_RAMEIDC_EID_CKB_MASK             (0xFFU)
#define SRAMCTL_RAMEIDC_EID_CKB_SHIFT            (0U)
#define SRAMCTL_RAMEIDC_EID_CKB_WIDTH            (8U)
#define SRAMCTL_RAMEIDC_EID_CKB(x)               (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIDC_EID_CKB_SHIFT)) & SRAMCTL_RAMEIDC_EID_CKB_MASK)

#define SRAMCTL_RAMEIDC_EIP_EN_MASK              (0x1000000U)
#define SRAMCTL_RAMEIDC_EIP_EN_SHIFT             (24U)
#define SRAMCTL_RAMEIDC_EIP_EN_WIDTH             (1U)
#define SRAMCTL_RAMEIDC_EIP_EN(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIDC_EIP_EN_SHIFT)) & SRAMCTL_RAMEIDC_EIP_EN_MASK)

#define SRAMCTL_RAMEIDC_EIA_EN_MASK              (0x40000000U)
#define SRAMCTL_RAMEIDC_EIA_EN_SHIFT             (30U)
#define SRAMCTL_RAMEIDC_EIA_EN_WIDTH             (1U)
#define SRAMCTL_RAMEIDC_EIA_EN(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIDC_EIA_EN_SHIFT)) & SRAMCTL_RAMEIDC_EIA_EN_MASK)

#define SRAMCTL_RAMEIDC_EID_EN_MASK              (0x80000000U)
#define SRAMCTL_RAMEIDC_EID_EN_SHIFT             (31U)
#define SRAMCTL_RAMEIDC_EID_EN_WIDTH             (1U)
#define SRAMCTL_RAMEIDC_EID_EN(x)                (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIDC_EID_EN_SHIFT)) & SRAMCTL_RAMEIDC_EID_EN_MASK)
/*! @} */

/*! @name RAMEIA - RAM Error Injection Base Address */
/*! @{ */

#define SRAMCTL_RAMEIA_EIA_MASK                  (0xFFFFFFFFU)
#define SRAMCTL_RAMEIA_EIA_SHIFT                 (0U)
#define SRAMCTL_RAMEIA_EIA_WIDTH                 (32U)
#define SRAMCTL_RAMEIA_EIA(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIA_EIA_SHIFT)) & SRAMCTL_RAMEIA_EIA_MASK)
/*! @} */

/*! @name RAMEIAM - RAM Error Injection Address Mask */
/*! @{ */

#define SRAMCTL_RAMEIAM_EIAM_MASK                (0xFFFFFFFFU)
#define SRAMCTL_RAMEIAM_EIAM_SHIFT               (0U)
#define SRAMCTL_RAMEIAM_EIAM_WIDTH               (32U)
#define SRAMCTL_RAMEIAM_EIAM(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMEIAM_EIAM_SHIFT)) & SRAMCTL_RAMEIAM_EIAM_MASK)
/*! @} */

/*! @name RAMMAXA - RAM Maximum-Value Address */
/*! @{ */

#define SRAMCTL_RAMMAXA_MAXA_MASK                (0xFFFFFFFFU)
#define SRAMCTL_RAMMAXA_MAXA_SHIFT               (0U)
#define SRAMCTL_RAMMAXA_MAXA_WIDTH               (32U)
#define SRAMCTL_RAMMAXA_MAXA(x)                  (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMMAXA_MAXA_SHIFT)) & SRAMCTL_RAMMAXA_MAXA_MASK)
/*! @} */

/*! @name RAMCR2 - RAM Control 2 */
/*! @{ */

#define SRAMCTL_RAMCR2_PREF_MASK                 (0x1U)
#define SRAMCTL_RAMCR2_PREF_SHIFT                (0U)
#define SRAMCTL_RAMCR2_PREF_WIDTH                (1U)
#define SRAMCTL_RAMCR2_PREF(x)                   (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR2_PREF_SHIFT)) & SRAMCTL_RAMCR2_PREF_MASK)

#define SRAMCTL_RAMCR2_WBUF_MASK                 (0x6U)
#define SRAMCTL_RAMCR2_WBUF_SHIFT                (1U)
#define SRAMCTL_RAMCR2_WBUF_WIDTH                (2U)
#define SRAMCTL_RAMCR2_WBUF(x)                   (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR2_WBUF_SHIFT)) & SRAMCTL_RAMCR2_WBUF_MASK)

#define SRAMCTL_RAMCR2_DEM_MASK                  (0x8U)
#define SRAMCTL_RAMCR2_DEM_SHIFT                 (3U)
#define SRAMCTL_RAMCR2_DEM_WIDTH                 (1U)
#define SRAMCTL_RAMCR2_DEM(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMCR2_DEM_SHIFT)) & SRAMCTL_RAMCR2_DEM_MASK)
/*! @} */

/*! @name RAMPC - RAM Power Control */
/*! @{ */

#define SRAMCTL_RAMPC_PCUT_MASK                  (0xFFFFU)
#define SRAMCTL_RAMPC_PCUT_SHIFT                 (0U)
#define SRAMCTL_RAMPC_PCUT_WIDTH                 (16U)
#define SRAMCTL_RAMPC_PCUT(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMPC_PCUT_SHIFT)) & SRAMCTL_RAMPC_PCUT_MASK)

#define SRAMCTL_RAMPC_PCNT_MASK                  (0xF0000U)
#define SRAMCTL_RAMPC_PCNT_SHIFT                 (16U)
#define SRAMCTL_RAMPC_PCNT_WIDTH                 (4U)
#define SRAMCTL_RAMPC_PCNT(x)                    (((uint32_t)(((uint32_t)(x)) << SRAMCTL_RAMPC_PCNT_SHIFT)) & SRAMCTL_RAMPC_PCNT_MASK)
/*! @} */

/*!
 * @}
 */ /* end of group SRAMCTL_Register_Masks */

/*!
 * @}
 */ /* end of group SRAMCTL_Peripheral_Access_Layer */

#endif  /* #if !defined(S32Z2_SRAMCTL_H_) */
