

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Wed Jan 24 17:22:06 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       S5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    37.236|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33813|  33813|  33813|  33813|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  33620|  33620|      3362|          -|          -|    10|    no    |
        | + Flat_Loop          |   3360|   3360|        63|          -|          -|    53|    no    |
        |- Sum_Loop            |     70|     70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop     |    110|    110|        11|          -|          -|    10|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1389|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     717|   2549|    -|
|Memory           |       32|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    796|    -|
|Register         |        -|      -|     274|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     12|    1055|   4739|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      5|   ~0   |      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  385|    0|
    |dense_fdiv_32ns_3dEe_U3  |dense_fdiv_32ns_3dEe  |        0|      0|  268|  978|    0|
    |dense_fexp_32ns_3eOg_U4  |dense_fexp_32ns_3eOg  |        0|      7|  144|  866|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  717| 2549|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  64|   5|    0|  16010|   64|     2|       512320|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_10_fu_1452_p2  |     +    |      0|  0|  13|          11|           4|
    |add_ln17_11_fu_1503_p2  |     +    |      0|  0|  13|          11|           4|
    |add_ln17_12_fu_1554_p2  |     +    |      0|  0|  13|          11|           4|
    |add_ln17_13_fu_1605_p2  |     +    |      0|  0|  13|          11|           4|
    |add_ln17_14_fu_1656_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_15_fu_1707_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_16_fu_1758_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_17_fu_1809_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_18_fu_1860_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_19_fu_1911_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_1_fu_987_p2    |     +    |      0|  0|  13|          11|           2|
    |add_ln17_20_fu_1962_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_21_fu_2013_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_22_fu_2064_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_23_fu_2115_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_24_fu_2166_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_25_fu_2217_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_26_fu_2268_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_27_fu_2319_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_28_fu_2370_p2  |     +    |      0|  0|  13|          11|           5|
    |add_ln17_2_fu_1038_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln17_3_fu_1089_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln17_4_fu_1140_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln17_5_fu_1191_p2   |     +    |      0|  0|  13|          11|           3|
    |add_ln17_6_fu_1242_p2   |     +    |      0|  0|  13|          11|           4|
    |add_ln17_7_fu_1293_p2   |     +    |      0|  0|  13|          11|           4|
    |add_ln17_8_fu_1344_p2   |     +    |      0|  0|  13|          11|           4|
    |add_ln17_9_fu_1401_p2   |     +    |      0|  0|  13|          11|           4|
    |add_ln17_fu_936_p2      |     +    |      0|  0|  13|          11|           2|
    |add_ln19_10_fu_1124_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_11_fu_1130_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_12_fu_1175_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_13_fu_1181_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_14_fu_1226_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_15_fu_1232_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_16_fu_1277_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_17_fu_1283_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_18_fu_1328_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_19_fu_1334_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_1_fu_875_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln19_20_fu_1385_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_21_fu_1391_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_22_fu_1436_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_23_fu_1442_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_24_fu_1487_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_25_fu_1493_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_26_fu_1538_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_27_fu_1544_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_28_fu_1589_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_29_fu_1595_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_2_fu_920_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln19_30_fu_1640_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_31_fu_1646_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_32_fu_1691_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_33_fu_1697_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_34_fu_1742_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_35_fu_1748_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_36_fu_1793_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_37_fu_1799_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_38_fu_1844_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_39_fu_1850_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_3_fu_926_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln19_40_fu_1895_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_41_fu_1901_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_42_fu_1946_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_43_fu_1952_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_44_fu_1997_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_45_fu_2003_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_46_fu_2048_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_47_fu_2054_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_48_fu_2099_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_49_fu_2105_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_4_fu_971_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln19_50_fu_2150_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_51_fu_2156_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_52_fu_2201_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_53_fu_2207_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_54_fu_2252_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_55_fu_2258_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_56_fu_2303_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_57_fu_2309_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_58_fu_2354_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_59_fu_2360_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln19_5_fu_977_p2    |     +    |      0|  0|  15|          15|          15|
    |add_ln19_6_fu_1022_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln19_7_fu_1028_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln19_8_fu_1073_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln19_9_fu_1079_p2   |     +    |      0|  0|  15|          15|          15|
    |add_ln19_fu_869_p2      |     +    |      0|  0|  15|          15|          15|
    |add_ln8_fu_803_p2       |     +    |      0|  0|  13|           4|           1|
    |d_fu_826_p2             |     +    |      0|  0|  13|           4|           1|
    |i_fu_2382_p2            |     +    |      0|  0|  13|           4|           1|
    |j_fu_2399_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln12_fu_820_p2     |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln17_fu_1350_p2    |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln36_fu_2376_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln42_fu_2393_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln8_fu_814_p2      |   icmp   |      0|  0|   9|           4|           4|
    |or_ln17_fu_885_p2       |    or    |      0|  0|  11|          11|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0|1389|        1273|        1054|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  373|         85|    1|         85|
    |d_0_reg_676             |    9|          2|    4|          8|
    |dense_array_address0    |   27|          5|    4|         20|
    |dense_array_d0          |   15|          3|   32|         96|
    |dense_weights_address0  |  141|         31|   14|        434|
    |f_0_0_reg_687           |    9|          2|   11|         22|
    |flat_array_address0     |  141|         31|   11|        341|
    |grp_fu_745_p0           |   21|          4|   32|        128|
    |grp_fu_745_p1           |   15|          3|   32|         96|
    |i_0_reg_723             |    9|          2|    4|          8|
    |j_0_reg_734             |    9|          2|    4|          8|
    |phi_ln8_reg_665         |    9|          2|    4|          8|
    |sum_0_reg_711           |    9|          2|   32|         64|
    |w_sum_0_0_reg_699       |    9|          2|   32|         64|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  796|        176|  217|       1382|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln17_28_reg_2768  |  11|   0|   11|          0|
    |ap_CS_fsm             |  84|   0|   84|          0|
    |d_0_reg_676           |   4|   0|    4|          0|
    |d_reg_2421            |   4|   0|    4|          0|
    |f_0_0_reg_687         |  11|   0|   11|          0|
    |i_0_reg_723           |   4|   0|    4|          0|
    |i_reg_2781            |   4|   0|    4|          0|
    |j_0_reg_734           |   4|   0|    4|          0|
    |j_reg_2794            |   4|   0|    4|          0|
    |phi_ln8_reg_665       |   4|   0|    4|          0|
    |reg_786               |  32|   0|   32|          0|
    |reg_797               |  32|   0|   32|          0|
    |sum_0_reg_711         |  32|   0|   32|          0|
    |w_sum_0_0_reg_699     |  32|   0|   32|          0|
    |zext_ln17_reg_2431    |   4|   0|   15|         11|
    |zext_ln19_reg_2426    |   4|   0|   64|         60|
    |zext_ln44_reg_2799    |   4|   0|   64|         60|
    +----------------------+----+----+-----+-----------+
    |Total                 | 274|   0|  405|        131|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

