
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Running command `read_verilog riscv_top.v; hierarchy -check;' --

1. Executing Verilog-2005 frontend: riscv_top.v
Parsing Verilog input from `riscv_top.v' to AST representation.
Generating RTLIL representation for module `\riscv_imem'.
Generating RTLIL representation for module `\riscv_dmem'.
Generating RTLIL representation for module `\riscv_dmem_interface'.
Generating RTLIL representation for module `\riscv_ctrl'.
Generating RTLIL representation for module `\riscv_adder'.
Generating RTLIL representation for module `\riscv_alu'.
Generating RTLIL representation for module `\riscv_immext'.
Generating RTLIL representation for module `\riscv_mux'.
Generating RTLIL representation for module `\riscv_regfile'.
Generating RTLIL representation for module `\riscv_register'.
Generating RTLIL representation for module `\riscv_datapath'.
Generating RTLIL representation for module `\riscv_cpu'.
Generating RTLIL representation for module `\riscv_top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 4
Generating RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=4'.

2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 2
Generating RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=2'.

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 2
Found cached RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=2'.

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_register'.
Parameter \REGISTER_INIT = 0
Generating RTLIL representation for module `$paramod\riscv_register\REGISTER_INIT=0'.

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 3
Generating RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=3'.

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_datapath'.
Parameter \REGISTER_INIT = 0
Generating RTLIL representation for module `$paramod\riscv_datapath\REGISTER_INIT=0'.

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_cpu'.
Parameter \REGISTER_INIT = 0
Generating RTLIL representation for module `$paramod\riscv_cpu\REGISTER_INIT=0'.

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 4
Found cached RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=4'.

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 2
Found cached RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=2'.

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 2
Found cached RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=2'.

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_register'.
Parameter \REGISTER_INIT = 0
Found cached RTLIL representation for module `$paramod\riscv_register\REGISTER_INIT=0'.

2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_mux'.
Parameter \N_MUX_IN = 3
Found cached RTLIL representation for module `$paramod\riscv_mux\N_MUX_IN=3'.

2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_datapath'.
Parameter \REGISTER_INIT = 0
Found cached RTLIL representation for module `$paramod\riscv_datapath\REGISTER_INIT=0'.
Warning: Resizing cell port $paramod\riscv_cpu\REGISTER_INIT=0.u_riscv_ctrl.o_ctrl_src_pc from 2 bits to 3 bits.
Warning: Resizing cell port riscv_cpu.u_riscv_ctrl.o_ctrl_src_pc from 2 bits to 3 bits.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 87c247ae61
CPU: user 0.01s system 0.00s, MEM: 17.40 MB total, 11.20 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 77% 2x read_verilog (0 sec), 22% 1x hierarchy (0 sec)
