# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab\ 6 {C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab 6/StateMachine.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:03:36 on May 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab 6" C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab 6/StateMachine.sv 
# -- Compiling module StateMachine
# 
# Top level modules:
# 	StateMachine
# End time: 18:03:36 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlib lab8_soc
# ** Warning: (vlib-34) Library already exists at "lab8_soc".
# 
# vmap lab8_soc lab8_soc
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet lab8_soc lab8_soc 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab8Copy {C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab8Copy/testbench.sv}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 18:03:37 on May 02,2017
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab8Copy" C:/Users/Hershel/College/Sophomore/Semester2/ECE385/Lab8Copy/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 18:03:37 on May 02,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -L lab8_soc -voptargs="+acc"  testbench
# vsim -gui "+altera" -l msim_transcript -do "lab8_run_msim_rtl_systemverilog.do" 
# Start time: 18:03:37 on May 02,2017
# Loading sv_std.std
# Loading work.testbench
# Loading work.StateMachine
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
add wave -position insertpoint  \
sim:/testbench/state/State
add wave -position insertpoint  \
sim:/testbench/state/Next_state
restart -f
# Loading sv_std.std
# Loading work.testbench
# Loading work.StateMachine
run 1000ns
# End time: 19:10:34 on May 02,2017, Elapsed time: 1:06:57
# Errors: 0, Warnings: 0
