PPA Report for EDAC_Stats_Decoder.v (Module: EDAC_Stats_Decoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 106
IO Count: 96
Cell Count: 290

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 821.69 MHz
Reg-to-Reg Critical Path Delay: 1.001 ns

POWER METRICS:
-------------
Total Power Consumption: 0.479 W
