Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto aa429414c4cf43869f53064022eb3ec6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot testbench_func_synth xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.ctrl
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ex
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.id
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id
Compiling module unisims_ver.LDCE(IS_G_INVERTED=1'b1)
Compiling module xil_defaultlib.mem
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_1
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.cpu
Compiling module unisims_ver.RAM64M
Compiling module unisims_ver.RAM64X1D
Compiling module xil_defaultlib.fifo
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.uart_baud_clk
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.uart_rx
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.fifo__parameterized0
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.fifo_0
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hci
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="LOWER"...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_EXTENSION...
Compiling module unisims_ver.RAMB36E1(RAM_EXTENSION_A="UPPER"...
Compiling module xil_defaultlib.single_port_ram_sync
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.riscv_top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_func_synth
