{
  "Top": "AES_Full",
  "RtlTop": "AES_Full_AES_Full",
  "RtlPrefix": "AES_Full_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Config": [
      "config_sdx -optimization_level=0",
      "config_sdx -target=xocc",
      "config_schedule -effort=medium",
      "config_schedule -enable_dsp_full_reg=1",
      "config_export -vivado_phys_opt=none",
      "config_compile -name_max_length=256",
      "config_compile -pipeline_loops=64",
      "config_bind -effort=medium",
      "config_rtl -register_reset_num=3",
      "config_rtl -auto_prefix=1",
      "config_rtl -enable_maxiConservative=1",
      "config_interface -m_axi_addr64=1"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "8",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "0.4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 8.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "AES_Full_AES_Full",
    "Version": "1.0",
    "DisplayName": "Aes_full_aes_full",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/source\/AESfunctions.cpp"],
    "Vhdl": [
      "impl\/vhdl\/AES_Full_AddRoundKey.vhd",
      "impl\/vhdl\/AES_Full_AES_Full_CRTLS_s_axi.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns.vhd",
      "impl\/vhdl\/AES_Full_InvMixColumns_inverse_cipher.vhd",
      "impl\/vhdl\/AES_Full_InvShiftRows.vhd",
      "impl\/vhdl\/AES_Full_InvSubBytes.vhd",
      "impl\/vhdl\/AES_Full_InvSubBytes_inverse_cipher.vhd",
      "impl\/vhdl\/AES_Full_MixColumns.vhd",
      "impl\/vhdl\/AES_Full_MixColumns_cipher.vhd",
      "impl\/vhdl\/AES_Full_ShiftRows.vhd",
      "impl\/vhdl\/AES_Full_SubBytes.vhd",
      "impl\/vhdl\/AES_Full_SubBytes_cipher.vhd",
      "impl\/vhdl\/AES_Full_AES_Full.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/AES_Full_AddRoundKey.v",
      "impl\/verilog\/AES_Full_AES_Full_CRTLS_s_axi.v",
      "impl\/verilog\/AES_Full_InvMixColumns.v",
      "impl\/verilog\/AES_Full_InvMixColumns_inverse_cipher.v",
      "impl\/verilog\/AES_Full_InvMixColumns_inverse_cipher_rom.dat",
      "impl\/verilog\/AES_Full_InvShiftRows.v",
      "impl\/verilog\/AES_Full_InvSubBytes.v",
      "impl\/verilog\/AES_Full_InvSubBytes_inverse_cipher.v",
      "impl\/verilog\/AES_Full_InvSubBytes_inverse_cipher_rom.dat",
      "impl\/verilog\/AES_Full_MixColumns.v",
      "impl\/verilog\/AES_Full_MixColumns_cipher.v",
      "impl\/verilog\/AES_Full_MixColumns_cipher_rom.dat",
      "impl\/verilog\/AES_Full_ShiftRows.v",
      "impl\/verilog\/AES_Full_SubBytes.v",
      "impl\/verilog\/AES_Full_SubBytes_cipher.v",
      "impl\/verilog\/AES_Full_SubBytes_cipher_rom.dat",
      "impl\/verilog\/AES_Full_AES_Full.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/data\/AES_Full_AES_Full.mdd",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/data\/AES_Full_AES_Full.tcl",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/xaes_full_aes_full.c",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/xaes_full_aes_full.h",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/xaes_full_aes_full_hw.h",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/xaes_full_aes_full_linux.c",
      "impl\/misc\/drivers\/AES_Full_AES_Full_v1_0\/src\/xaes_full_aes_full_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "D:\/OneDrive\/UVA\/crypto\/AES_implementations\/VivadoHLS\/aes_full\/solution1\/.autopilot\/db\/AES_Full.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CRTLS",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_CRTLS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CRTLS",
      "param_prefix": "C_S_AXI_CRTLS",
      "addr_bits": "10",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "mode_cipher",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode_cipher",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_cipher",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of mode_cipher"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "mode_inverse_cipher",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mode_inverse_cipher",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "mode_inverse_cipher",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 0 to 0 Data signal of mode_inverse_cipher"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x200",
          "name": "Nr",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of Nr",
          "fields": [
            {
              "offset": "0",
              "width": "16",
              "name": "Nr",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 15 to 0 Data signal of Nr"
            },
            {
              "offset": "16",
              "width": "16",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "data_in {base_address 32 range 16} expandedKey {base_address 256 range 256} data_out {base_address 528 range 16}",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "10"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "10",
        "AWADDR": "10",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CRTLS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_AWADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_CRTLS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CRTLS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CRTLS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_ARADDR": {
      "dir": "in",
      "width": "10"
    },
    "s_axi_CRTLS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CRTLS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CRTLS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CRTLS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CRTLS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "mode_cipher": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTLS"
    },
    "mode_inverse_cipher": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTLS"
    },
    "data_in": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "Object": "CRTLS"
    },
    "expandedKey": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "256",
      "statusOffset": "NA",
      "Object": "CRTLS"
    },
    "Nr": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "512",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CRTLS"
    },
    "data_out": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "out",
      "offset": "528",
      "statusOffset": "NA",
      "Object": "CRTLS",
      "firstOutLatency": "18"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CRTLS",
      "dir": "in",
      "offset": "0"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "AES_Full",
      "Instances": [
        {
          "ModuleName": "AddRoundKey",
          "InstanceName": "grp_AddRoundKey_fu_1757"
        },
        {
          "ModuleName": "InvMixColumns",
          "InstanceName": "grp_InvMixColumns_fu_1877"
        },
        {
          "ModuleName": "MixColumns",
          "InstanceName": "grp_MixColumns_fu_1899"
        },
        {
          "ModuleName": "InvSubBytes",
          "InstanceName": "grp_InvSubBytes_fu_1921"
        },
        {
          "ModuleName": "SubBytes",
          "InstanceName": "grp_SubBytes_fu_1943"
        },
        {
          "ModuleName": "ShiftRows",
          "InstanceName": "call_ret3_ShiftRows_fu_1981"
        },
        {
          "ModuleName": "InvShiftRows",
          "InstanceName": "call_ret7_InvShiftRows_fu_2001"
        }
      ]
    },
    "Metrics": {
      "AddRoundKey": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "0.990"
        },
        "Area": {
          "FF": "0",
          "LUT": "128",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "SubBytes": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "3.254"
        },
        "Area": {
          "BRAM_18K": "8",
          "FF": "2",
          "LUT": "4",
          "DSP48E": "0"
        }
      },
      "ShiftRows": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "MixColumns": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "4.244"
        },
        "Area": {
          "BRAM_18K": "16",
          "FF": "130",
          "LUT": "388",
          "DSP48E": "0"
        }
      },
      "InvShiftRows": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "0.000"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "0",
          "FF": "0",
          "LUT": "0"
        }
      },
      "InvSubBytes": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "3.254"
        },
        "Area": {
          "BRAM_18K": "8",
          "FF": "2",
          "LUT": "4",
          "DSP48E": "0"
        }
      },
      "InvMixColumns": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "4.244"
        },
        "Area": {
          "BRAM_18K": "32",
          "FF": "2",
          "LUT": "388",
          "DSP48E": "0"
        }
      },
      "AES_Full": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "8.00",
          "Uncertainty": "0.40",
          "Estimate": "6.987"
        },
        "Loops": [
          {
            "Name": "L_rounds",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "16",
            "PipelineDepth": "17"
          },
          {
            "Name": "L_rounds",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "16",
            "PipelineDepth": "19"
          }
        ],
        "Area": {
          "BRAM_18K": "70",
          "FF": "1734",
          "LUT": "4716",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "xocc",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "AES_Full",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-02-11 19:33:45 -0500",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
