Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 23 11:11:20 2024
| Host         : xxhh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_control_sets_placed.rpt
| Design       : hdmi
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              54 |           22 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            3 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |              Enable Signal             |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | encode_par_inst/par_to_ser_inst2/cnt[3]_i_1__4_n_0 |                1 |              4 |         4.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | encode_par_inst/par_to_ser_inst1/cnt[3]_i_1__3_n_0 |                1 |              4 |         4.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | encode_par_inst/par_to_ser_inst3/cnt[3]_i_1__5_n_0 |                1 |              4 |         4.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | encode_par_inst/par_to_ser_inst0/cnt[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        |                                                    |                4 |              8 |         2.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 | tft_colorbar_inst/tft_ctrl_inst/cnt_v0 | tft_colorbar_inst/tft_ctrl_inst/rst                |                3 |             12 |         4.00 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | tft_colorbar_inst/tft_ctrl_inst/rst                |                6 |             15 |         2.50 |
|  tft_colorbar_inst/clk_wiz_0_inst/inst/clk_out1 |                                        | encode_par_inst/encode_inst0/rst                   |               16 |             39 |         2.44 |
+-------------------------------------------------+----------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


