// Seed: 425736637
module module_0;
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input wor id_6,
    input uwire id_7,
    input wor id_8
);
  assign id_3 = 1;
  wire id_10;
  wire id_11;
  parameter id_12 = 1;
  wire id_13;
  assign id_4 = (-1);
  wire id_14;
  tri0 id_15 = id_1, id_16, id_17;
  and primCall (
      id_0,
      id_1,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_2,
      id_5,
      id_6,
      id_7,
      id_8
  );
  wire id_18;
  module_0 modCall_1 ();
endmodule
