
fafbox1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000a  00800100  00000e04  00000e98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e04  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000070e  0080010a  0080010a  00000ea2  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000ea4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000097  00000000  00000000  00001570  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      0000002f  00000000  00000000  00001607  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000020  00000000  00000000  00001638  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00000081  00000000  00000000  00001658  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000014  00000000  00000000  000016d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000029b  00000000  00000000  000016ed  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 8e 00 	jmp	0x11c	; 0x11c <__ctors_end>
   4:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
   8:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
   c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  10:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  14:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  18:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  1c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  20:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  24:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  28:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  2c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  30:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  34:	0c 94 ad 00 	jmp	0x15a	; 0x15a <__vector_13>
  38:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  3c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  40:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  44:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  48:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  4c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  50:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  54:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  58:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  5c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  60:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  64:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  68:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  6c:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  70:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  74:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>
  78:	0c 94 ab 00 	jmp	0x156	; 0x156 <__bad_interrupt>

0000007c <food>:
  7c:	1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c     ................
  8c:	1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c 1c     ................

0000009c <back>:
	...

000000bc <part>:
  bc:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................
  cc:	ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff     ................

000000dc <tile_black>:
	...

0000011c <__ctors_end>:
 11c:	11 24       	eor	r1, r1
 11e:	1f be       	out	0x3f, r1	; 63
 120:	cf ef       	ldi	r28, 0xFF	; 255
 122:	d0 e1       	ldi	r29, 0x10	; 16
 124:	de bf       	out	0x3e, r29	; 62
 126:	cd bf       	out	0x3d, r28	; 61

00000128 <__do_copy_data>:
 128:	11 e0       	ldi	r17, 0x01	; 1
 12a:	a0 e0       	ldi	r26, 0x00	; 0
 12c:	b1 e0       	ldi	r27, 0x01	; 1
 12e:	e4 e0       	ldi	r30, 0x04	; 4
 130:	fe e0       	ldi	r31, 0x0E	; 14
 132:	02 c0       	rjmp	.+4      	; 0x138 <__do_copy_data+0x10>
 134:	05 90       	lpm	r0, Z+
 136:	0d 92       	st	X+, r0
 138:	aa 30       	cpi	r26, 0x0A	; 10
 13a:	b1 07       	cpc	r27, r17
 13c:	d9 f7       	brne	.-10     	; 0x134 <__do_copy_data+0xc>

0000013e <__do_clear_bss>:
 13e:	28 e0       	ldi	r18, 0x08	; 8
 140:	aa e0       	ldi	r26, 0x0A	; 10
 142:	b1 e0       	ldi	r27, 0x01	; 1
 144:	01 c0       	rjmp	.+2      	; 0x148 <.do_clear_bss_start>

00000146 <.do_clear_bss_loop>:
 146:	1d 92       	st	X+, r1

00000148 <.do_clear_bss_start>:
 148:	a8 31       	cpi	r26, 0x18	; 24
 14a:	b2 07       	cpc	r27, r18
 14c:	e1 f7       	brne	.-8      	; 0x146 <.do_clear_bss_loop>
 14e:	0e 94 28 03 	call	0x650	; 0x650 <main>
 152:	0c 94 00 07 	jmp	0xe00	; 0xe00 <_exit>

00000156 <__bad_interrupt>:
 156:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000015a <__vector_13>:
.global TIMER1_COMPA_vect
TIMER1_COMPA_vect:

	// horizontal sync porch - 76 cykli

	push r16 ;2
 15a:	0f 93       	push	r16

	in r16, SREG ;1
 15c:	0f b7       	in	r16, 0x3f	; 63
	push r16 ;2
 15e:	0f 93       	push	r16

	lds r16, TCNT1L ;2
 160:	00 91 84 00 	lds	r16, 0x0084
	cpi r16, 16 ;1
 164:	00 31       	cpi	r16, 0x10	; 16
	breq szesnascie ;1/2
 166:	41 f0       	breq	.+16     	; 0x178 <szesnascie>
	cpi r16, 15 ;1
 168:	0f 30       	cpi	r16, 0x0F	; 15
	breq pietnascie ;1/2
 16a:	39 f0       	breq	.+14     	; 0x17a <pietnascie>
	cpi r16, 14 ;1
 16c:	0e 30       	cpi	r16, 0x0E	; 14
	breq czternascie ;1/2
 16e:	31 f0       	breq	.+12     	; 0x17c <czternascie>
	cpi r16, 13 ;1
 170:	0d 30       	cpi	r16, 0x0D	; 13
	breq trzynascie ;1/2
 172:	29 f0       	breq	.+10     	; 0x17e <trzynascie>
	cpi r16, 12 ;1
 174:	0c 30       	cpi	r16, 0x0C	; 12
	breq dwanascie ;1/2
 176:	21 f0       	breq	.+8      	; 0x180 <dwanascie>

00000178 <szesnascie>:
	...

0000017a <pietnascie>:
	...

0000017c <czternascie>:
	...

0000017e <trzynascie>:
	...

00000180 <dwanascie>:
dwanascie:


	// tutaj po 24 cyklach od rozpoczêcia przerwania i od pocz¹tku HSP

	cbi SYNC_PORT, HSYNC_PIN ;2
 180:	58 98       	cbi	0x0b, 0	; 11

	push r17 ;2
 182:	1f 93       	push	r17
	push licznik_linii_reg_1 ;2
 184:	cf 93       	push	r28
	push licznik_linii_reg_2 ;2
 186:	df 93       	push	r29
	lds licznik_linii_reg_1, licznik_linii_sram_1 ;2
 188:	c0 91 93 04 	lds	r28, 0x0493
	lds licznik_linii_reg_2, licznik_linii_sram_2 ;2
 18c:	d0 91 92 04 	lds	r29, 0x0492

	// tutaj po 36 cyklach od HSP

	//ldi r16, low(525 ;1
	ldi r17, high(491) ;1
 190:	11 e0       	ldi	r17, 0x01	; 1
	cpi licznik_linii_reg_1, low(491) ;1
 192:	cb 3e       	cpi	r28, 0xEB	; 235
	cpc r17, licznik_linii_reg_2 ;1
 194:	1d 07       	cpc	r17, r29
	breq wlacz_vsync ;1/2
 196:	11 f0       	breq	.+4      	; 0x19c <wlacz_vsync>
	nop ;1
 198:	00 00       	nop
	rjmp dalej_wlacz_vsync ;2
 19a:	01 c0       	rjmp	.+2      	; 0x19e <dalej_wlacz_vsync>

0000019c <wlacz_vsync>:

wlacz_vsync:
	cbi SYNC_PORT, VSYNC_PIN ;2
 19c:	59 98       	cbi	0x0b, 1	; 11

0000019e <dalej_wlacz_vsync>:
dalej_wlacz_vsync:

	// tutaj po 43 cyklach od HSP

	//ldi r16, low(2 ;1
	ldi r17, high(493) ;1
 19e:	11 e0       	ldi	r17, 0x01	; 1
	cpi licznik_linii_reg_1, low(493) ;1
 1a0:	cd 3e       	cpi	r28, 0xED	; 237
	cpc r17, licznik_linii_reg_2 ;1
 1a2:	1d 07       	cpc	r17, r29
	breq wylacz_vsync ;1/2
 1a4:	11 f0       	breq	.+4      	; 0x1aa <wylacz_vsync>
	nop ;1
 1a6:	00 00       	nop
	rjmp dalej_wylacz_vsync ;2
 1a8:	01 c0       	rjmp	.+2      	; 0x1ac <dalej_wylacz_vsync>

000001aa <wylacz_vsync>:

wylacz_vsync:
	sbi SYNC_PORT, VSYNC_PIN ;2
 1aa:	59 9a       	sbi	0x0b, 1	; 11

000001ac <dalej_wylacz_vsync>:
dalej_wylacz_vsync:

	// tutaj po 50 cyklach od HSP

	//ldi r16, low(34 ;1
	ldi r17, high(524) ;1
 1ac:	12 e0       	ldi	r17, 0x02	; 2
	cpi licznik_linii_reg_1, low(524) ;1
 1ae:	cc 30       	cpi	r28, 0x0C	; 12
	cpc r17, licznik_linii_reg_2 ;1
 1b0:	1d 07       	cpc	r17, r29
	breq wlacz_piksele ;1/2
 1b2:	21 f0       	breq	.+8      	; 0x1bc <wlacz_piksele>
	nop ;1
 1b4:	00 00       	nop
	nop ;1
 1b6:	00 00       	nop
	nop
 1b8:	00 00       	nop
	rjmp dalej_wlacz_piksele ;2
 1ba:	03 c0       	rjmp	.+6      	; 0x1c2 <dalej_wlacz_piksele>

000001bc <wlacz_piksele>:

wlacz_piksele:
	//ldi piksele_reg, 1 ;1
	sbi VIDEO_REGISTER, ACTIVE_PIXELS_BIT ;2
 1bc:	f0 9a       	sbi	0x1e, 0	; 30
	clr licznik_linii_reg_1 ;1
 1be:	cc 27       	eor	r28, r28
	clr licznik_linii_reg_2 ;1
 1c0:	dd 27       	eor	r29, r29

000001c2 <dalej_wlacz_piksele>:
	

	// tutaj po 59 cyklach od HSP

	//ldi r16, low(514 ;1
	ldi r17, high(480) ;1
 1c2:	11 e0       	ldi	r17, 0x01	; 1
	cpi licznik_linii_reg_1, low(480) ;1
 1c4:	c0 3e       	cpi	r28, 0xE0	; 224
	cpc r17, licznik_linii_reg_2 ;1
 1c6:	1d 07       	cpc	r17, r29
	breq wylacz_piksele ;1/2
 1c8:	21 f0       	breq	.+8      	; 0x1d2 <wylacz_piksele>
	nop ;1
 1ca:	00 00       	nop
	nop ;1
 1cc:	00 00       	nop
	nop ;1
 1ce:	00 00       	nop
	rjmp nie_wylaczaj_pikseli ;2
 1d0:	02 c0       	rjmp	.+4      	; 0x1d6 <nie_wylaczaj_pikseli>

000001d2 <wylacz_piksele>:
wylacz_piksele:
	cbi VIDEO_REGISTER, ACTIVE_PIXELS_BIT ;2
 1d2:	f0 98       	cbi	0x1e, 0	; 30
	sbi VIDEO_REGISTER, VBLANK_BIT ;2
 1d4:	f2 9a       	sbi	0x1e, 2	; 30

000001d6 <nie_wylaczaj_pikseli>:
nie_wylaczaj_pikseli:


	// tutaj po 68 cyklach od HSP

	nop
 1d6:	00 00       	nop
	nop
 1d8:	00 00       	nop
	//nop
	//nop
	
	
	
	sbi SYNC_PORT, HSYNC_PIN ;2
 1da:	58 9a       	sbi	0x0b, 0	; 11
	// tutaj koñczy siê horizontal sync porch, trwa³ 76 cykli

	// tutaj zaczyna siê horizontal back porch - 36 cykli


	sbis VIDEO_REGISTER, ACTIVE_PIXELS_BIT ;1/2
 1dc:	f0 9b       	sbis	0x1e, 0	; 30
	rjmp nie_ma_obrazu ;2
 1de:	0c c2       	rjmp	.+1048   	; 0x5f8 <nie_ma_obrazu>

000001e0 <jest_obraz>:


jest_obraz:


	in r16, DATA_PORT ;1
 1e0:	08 b1       	in	r16, 0x08	; 8
	push r16 ;2
 1e2:	0f 93       	push	r16
	in r16, LOWER_ADDRESS_PORT ;1
 1e4:	02 b1       	in	r16, 0x02	; 2
	push r16 ;2
 1e6:	0f 93       	push	r16
	in r16, LOWER_ADDRESS_DDR ;1
 1e8:	01 b1       	in	r16, 0x01	; 1
	push r16 ;2
 1ea:	0f 93       	push	r16
	in r16, HIGHER_ADDRESS_PORT ;1
 1ec:	05 b1       	in	r16, 0x05	; 5
	push r16 ;2
 1ee:	0f 93       	push	r16
	in r16, CONTROL_PORT ;1
 1f0:	0b b1       	in	r16, 0x0b	; 11
	push r16 ;2
 1f2:	0f 93       	push	r16


	ori r16, (1<<HSYNC_PIN | 1<<VSYNC_PIN | 1<<WRITE_ENABLE_PIN | 1<<READ_ENABLE_PIN | 1<<BUFFER_ENABLE_PIN | 1<<PERIPHERAL_ENABLE_PIN | 1<<BANK_SWITCH_PIN) ;1
 1f4:	0f 67       	ori	r16, 0x7F	; 127

	sbic VIDEO_REGISTER, BANK_SELECT_BIT ;1/2 
 1f6:	f1 99       	sbic	0x1e, 1	; 30
	andi r16, ~(1<<BANK_SWITCH_PIN) ;1
 1f8:	0f 7d       	andi	r16, 0xDF	; 223


	out CONTROL_PORT, r16 ;1
 1fa:	0b b9       	out	0x0b, r16	; 11

	ldi r16, 0x00 ;1
 1fc:	00 e0       	ldi	r16, 0x00	; 0
	out DATA_PORT, r16 ;1
 1fe:	08 b9       	out	0x08, r16	; 8
	out DATA_DDR, r16 ;1 
 200:	07 b9       	out	0x07, r16	; 7
	ldi r16, 0xFF ;1
 202:	0f ef       	ldi	r16, 0xFF	; 255
	out LOWER_ADDRESS_DDR, r16 ;1
 204:	01 b9       	out	0x01, r16	; 1

	//26

	mov r16, licznik_linii_reg_1 ;1
 206:	0c 2f       	mov	r16, r28
	lsr r16 ;1
 208:	06 95       	lsr	r16
	cpi licznik_linii_reg_2, 0x01 ;1
 20a:	d1 30       	cpi	r29, 0x01	; 1
	brne nie_dodawaj ;1/2
 20c:	09 f4       	brne	.+2      	; 0x210 <nie_dodawaj>
	ori r16, 0b10000000 ;1
 20e:	00 68       	ori	r16, 0x80	; 128

00000210 <nie_dodawaj>:


nie_dodawaj:

	
	lsr r16 ;1
 210:	06 95       	lsr	r16
	lsl r16 ;1
 212:	00 0f       	add	r16, r16


	out HIGHER_ADDRESS_PORT, r16 ;1
 214:	05 b9       	out	0x05, r16	; 5
	ldi r16, 0 ;1
 216:	00 e0       	ldi	r16, 0x00	; 0
	out LOWER_ADDRESS_PORT, r16 ;1
 218:	02 b9       	out	0x02, r16	; 2

	//36

	in r16, CONTROL_PORT ;1
 21a:	0b b1       	in	r16, 0x0b	; 11
	andi r16, ~(1<<BUFFER_ENABLE_PIN | 1<<READ_ENABLE_PIN) ;1
 21c:	07 7e       	andi	r16, 0xE7	; 231
	out CONTROL_PORT, r16 ;1
 21e:	0b b9       	out	0x0b, r16	; 11
	
	//39
	ldi r16, 1 ;1
 220:	01 e0       	ldi	r16, 0x01	; 1
	out LOWER_ADDRESS_PORT, r16 ;1
 222:	02 b9       	out	0x02, r16	; 2
	inc r16
 224:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 226:	02 b9       	out	0x02, r16	; 2
	inc r16
 228:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 22a:	02 b9       	out	0x02, r16	; 2
	inc r16
 22c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 22e:	02 b9       	out	0x02, r16	; 2
	inc r16
 230:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 232:	02 b9       	out	0x02, r16	; 2
	inc r16
 234:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 236:	02 b9       	out	0x02, r16	; 2
	inc r16
 238:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 23a:	02 b9       	out	0x02, r16	; 2
	inc r16
 23c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 23e:	02 b9       	out	0x02, r16	; 2
	inc r16
 240:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 242:	02 b9       	out	0x02, r16	; 2
	inc r16
 244:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 246:	02 b9       	out	0x02, r16	; 2
	inc r16
 248:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 24a:	02 b9       	out	0x02, r16	; 2
	inc r16
 24c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 24e:	02 b9       	out	0x02, r16	; 2
	inc r16
 250:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 252:	02 b9       	out	0x02, r16	; 2
	inc r16
 254:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 256:	02 b9       	out	0x02, r16	; 2
	inc r16
 258:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 25a:	02 b9       	out	0x02, r16	; 2
	inc r16
 25c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 25e:	02 b9       	out	0x02, r16	; 2
	inc r16
 260:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 262:	02 b9       	out	0x02, r16	; 2
	inc r16
 264:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 266:	02 b9       	out	0x02, r16	; 2
	inc r16
 268:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 26a:	02 b9       	out	0x02, r16	; 2
	inc r16
 26c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 26e:	02 b9       	out	0x02, r16	; 2
	inc r16
 270:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 272:	02 b9       	out	0x02, r16	; 2
	inc r16
 274:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 276:	02 b9       	out	0x02, r16	; 2
	inc r16
 278:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 27a:	02 b9       	out	0x02, r16	; 2
	inc r16
 27c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 27e:	02 b9       	out	0x02, r16	; 2
	inc r16
 280:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 282:	02 b9       	out	0x02, r16	; 2
	inc r16
 284:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 286:	02 b9       	out	0x02, r16	; 2
	inc r16
 288:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 28a:	02 b9       	out	0x02, r16	; 2
	inc r16
 28c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 28e:	02 b9       	out	0x02, r16	; 2
	inc r16
 290:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 292:	02 b9       	out	0x02, r16	; 2
	inc r16
 294:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 296:	02 b9       	out	0x02, r16	; 2
	inc r16
 298:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 29a:	02 b9       	out	0x02, r16	; 2
	inc r16
 29c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 29e:	02 b9       	out	0x02, r16	; 2
	inc r16
 2a0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2a2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2a4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2a6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2a8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2aa:	02 b9       	out	0x02, r16	; 2
	inc r16
 2ac:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ae:	02 b9       	out	0x02, r16	; 2
	inc r16
 2b0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2b2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2b4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2b6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2b8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ba:	02 b9       	out	0x02, r16	; 2
	inc r16
 2bc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2be:	02 b9       	out	0x02, r16	; 2
	inc r16
 2c0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2c2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2c4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2c6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2c8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ca:	02 b9       	out	0x02, r16	; 2
	inc r16
 2cc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ce:	02 b9       	out	0x02, r16	; 2
	inc r16
 2d0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2d2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2d4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2d6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2d8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2da:	02 b9       	out	0x02, r16	; 2
	inc r16
 2dc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2de:	02 b9       	out	0x02, r16	; 2
	inc r16
 2e0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2e2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2e4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2e6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2e8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ea:	02 b9       	out	0x02, r16	; 2
	inc r16
 2ec:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2ee:	02 b9       	out	0x02, r16	; 2
	inc r16
 2f0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2f2:	02 b9       	out	0x02, r16	; 2
	inc r16
 2f4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2f6:	02 b9       	out	0x02, r16	; 2
	inc r16
 2f8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2fa:	02 b9       	out	0x02, r16	; 2
	inc r16
 2fc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 2fe:	02 b9       	out	0x02, r16	; 2
	inc r16
 300:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 302:	02 b9       	out	0x02, r16	; 2
	inc r16
 304:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 306:	02 b9       	out	0x02, r16	; 2
	inc r16
 308:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 30a:	02 b9       	out	0x02, r16	; 2
	inc r16
 30c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 30e:	02 b9       	out	0x02, r16	; 2
	inc r16
 310:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 312:	02 b9       	out	0x02, r16	; 2
	inc r16
 314:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 316:	02 b9       	out	0x02, r16	; 2
	inc r16
 318:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 31a:	02 b9       	out	0x02, r16	; 2
	inc r16
 31c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 31e:	02 b9       	out	0x02, r16	; 2
	inc r16
 320:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 322:	02 b9       	out	0x02, r16	; 2
	inc r16
 324:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 326:	02 b9       	out	0x02, r16	; 2
	inc r16
 328:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 32a:	02 b9       	out	0x02, r16	; 2
	inc r16
 32c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 32e:	02 b9       	out	0x02, r16	; 2
	inc r16
 330:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 332:	02 b9       	out	0x02, r16	; 2
	inc r16
 334:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 336:	02 b9       	out	0x02, r16	; 2
	inc r16
 338:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 33a:	02 b9       	out	0x02, r16	; 2
	inc r16
 33c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 33e:	02 b9       	out	0x02, r16	; 2
	inc r16
 340:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 342:	02 b9       	out	0x02, r16	; 2
	inc r16
 344:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 346:	02 b9       	out	0x02, r16	; 2
	inc r16
 348:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 34a:	02 b9       	out	0x02, r16	; 2
	inc r16
 34c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 34e:	02 b9       	out	0x02, r16	; 2
	inc r16
 350:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 352:	02 b9       	out	0x02, r16	; 2
	inc r16
 354:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 356:	02 b9       	out	0x02, r16	; 2
	inc r16
 358:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 35a:	02 b9       	out	0x02, r16	; 2
	inc r16
 35c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 35e:	02 b9       	out	0x02, r16	; 2
	inc r16
 360:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 362:	02 b9       	out	0x02, r16	; 2
	inc r16
 364:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 366:	02 b9       	out	0x02, r16	; 2
	inc r16
 368:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 36a:	02 b9       	out	0x02, r16	; 2
	inc r16
 36c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 36e:	02 b9       	out	0x02, r16	; 2
	inc r16
 370:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 372:	02 b9       	out	0x02, r16	; 2
	inc r16
 374:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 376:	02 b9       	out	0x02, r16	; 2
	inc r16
 378:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 37a:	02 b9       	out	0x02, r16	; 2
	inc r16
 37c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 37e:	02 b9       	out	0x02, r16	; 2
	inc r16
 380:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 382:	02 b9       	out	0x02, r16	; 2
	inc r16
 384:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 386:	02 b9       	out	0x02, r16	; 2
	inc r16
 388:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 38a:	02 b9       	out	0x02, r16	; 2
	inc r16
 38c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 38e:	02 b9       	out	0x02, r16	; 2
	inc r16
 390:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 392:	02 b9       	out	0x02, r16	; 2
	inc r16
 394:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 396:	02 b9       	out	0x02, r16	; 2
	inc r16
 398:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 39a:	02 b9       	out	0x02, r16	; 2
	inc r16
 39c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 39e:	02 b9       	out	0x02, r16	; 2
	inc r16
 3a0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3a2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3a4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3a6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3a8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3aa:	02 b9       	out	0x02, r16	; 2

	inc r16
 3ac:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ae:	02 b9       	out	0x02, r16	; 2
	inc r16
 3b0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3b2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3b4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3b6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3b8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ba:	02 b9       	out	0x02, r16	; 2
	inc r16
 3bc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3be:	02 b9       	out	0x02, r16	; 2
	inc r16
 3c0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3c2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3c4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3c6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3c8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ca:	02 b9       	out	0x02, r16	; 2
	inc r16
 3cc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ce:	02 b9       	out	0x02, r16	; 2
	inc r16
 3d0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3d2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3d4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3d6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3d8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3da:	02 b9       	out	0x02, r16	; 2
	inc r16
 3dc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3de:	02 b9       	out	0x02, r16	; 2
	inc r16
 3e0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3e2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3e4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3e6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3e8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ea:	02 b9       	out	0x02, r16	; 2
	inc r16
 3ec:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3ee:	02 b9       	out	0x02, r16	; 2
	inc r16
 3f0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3f2:	02 b9       	out	0x02, r16	; 2
	inc r16
 3f4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3f6:	02 b9       	out	0x02, r16	; 2
	inc r16
 3f8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3fa:	02 b9       	out	0x02, r16	; 2
	inc r16
 3fc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 3fe:	02 b9       	out	0x02, r16	; 2
	inc r16
 400:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 402:	02 b9       	out	0x02, r16	; 2
	inc r16
 404:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 406:	02 b9       	out	0x02, r16	; 2
	inc r16
 408:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 40a:	02 b9       	out	0x02, r16	; 2
	inc r16
 40c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 40e:	02 b9       	out	0x02, r16	; 2
	inc r16
 410:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 412:	02 b9       	out	0x02, r16	; 2
	inc r16
 414:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 416:	02 b9       	out	0x02, r16	; 2
	inc r16
 418:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 41a:	02 b9       	out	0x02, r16	; 2
	inc r16
 41c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 41e:	02 b9       	out	0x02, r16	; 2
	inc r16
 420:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 422:	02 b9       	out	0x02, r16	; 2
	inc r16
 424:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 426:	02 b9       	out	0x02, r16	; 2
	inc r16
 428:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 42a:	02 b9       	out	0x02, r16	; 2
	inc r16
 42c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 42e:	02 b9       	out	0x02, r16	; 2
	inc r16
 430:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 432:	02 b9       	out	0x02, r16	; 2
	inc r16
 434:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 436:	02 b9       	out	0x02, r16	; 2
	inc r16
 438:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 43a:	02 b9       	out	0x02, r16	; 2
	inc r16
 43c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 43e:	02 b9       	out	0x02, r16	; 2
	inc r16
 440:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 442:	02 b9       	out	0x02, r16	; 2
	inc r16
 444:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 446:	02 b9       	out	0x02, r16	; 2
	inc r16
 448:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 44a:	02 b9       	out	0x02, r16	; 2
	inc r16
 44c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 44e:	02 b9       	out	0x02, r16	; 2
	inc r16
 450:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 452:	02 b9       	out	0x02, r16	; 2
	inc r16
 454:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 456:	02 b9       	out	0x02, r16	; 2
	inc r16
 458:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 45a:	02 b9       	out	0x02, r16	; 2
	inc r16
 45c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 45e:	02 b9       	out	0x02, r16	; 2
	inc r16
 460:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 462:	02 b9       	out	0x02, r16	; 2
	inc r16
 464:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 466:	02 b9       	out	0x02, r16	; 2
	inc r16
 468:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 46a:	02 b9       	out	0x02, r16	; 2
	inc r16
 46c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 46e:	02 b9       	out	0x02, r16	; 2
	inc r16
 470:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 472:	02 b9       	out	0x02, r16	; 2
	inc r16
 474:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 476:	02 b9       	out	0x02, r16	; 2
	inc r16
 478:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 47a:	02 b9       	out	0x02, r16	; 2
	inc r16
 47c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 47e:	02 b9       	out	0x02, r16	; 2
	inc r16
 480:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 482:	02 b9       	out	0x02, r16	; 2
	inc r16
 484:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 486:	02 b9       	out	0x02, r16	; 2
	inc r16
 488:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 48a:	02 b9       	out	0x02, r16	; 2
	inc r16
 48c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 48e:	02 b9       	out	0x02, r16	; 2
	inc r16
 490:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 492:	02 b9       	out	0x02, r16	; 2
	inc r16
 494:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 496:	02 b9       	out	0x02, r16	; 2
	inc r16
 498:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 49a:	02 b9       	out	0x02, r16	; 2
	inc r16
 49c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 49e:	02 b9       	out	0x02, r16	; 2
	inc r16
 4a0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4a2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4a4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4a6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4a8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4aa:	02 b9       	out	0x02, r16	; 2
	inc r16
 4ac:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ae:	02 b9       	out	0x02, r16	; 2
	inc r16
 4b0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4b2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4b4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4b6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4b8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ba:	02 b9       	out	0x02, r16	; 2
	inc r16
 4bc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4be:	02 b9       	out	0x02, r16	; 2
	inc r16
 4c0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4c2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4c4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4c6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4c8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ca:	02 b9       	out	0x02, r16	; 2
	inc r16
 4cc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ce:	02 b9       	out	0x02, r16	; 2
	inc r16
 4d0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4d2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4d4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4d6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4d8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4da:	02 b9       	out	0x02, r16	; 2
	inc r16
 4dc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4de:	02 b9       	out	0x02, r16	; 2
	inc r16
 4e0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4e2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4e4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4e6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4e8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ea:	02 b9       	out	0x02, r16	; 2
	inc r16
 4ec:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4ee:	02 b9       	out	0x02, r16	; 2
	inc r16
 4f0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4f2:	02 b9       	out	0x02, r16	; 2
	inc r16
 4f4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4f6:	02 b9       	out	0x02, r16	; 2
	inc r16
 4f8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4fa:	02 b9       	out	0x02, r16	; 2
	inc r16
 4fc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 4fe:	02 b9       	out	0x02, r16	; 2
	inc r16
 500:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 502:	02 b9       	out	0x02, r16	; 2
	inc r16
 504:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 506:	02 b9       	out	0x02, r16	; 2
	inc r16
 508:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 50a:	02 b9       	out	0x02, r16	; 2
	inc r16
 50c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 50e:	02 b9       	out	0x02, r16	; 2
	inc r16
 510:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 512:	02 b9       	out	0x02, r16	; 2
	inc r16
 514:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 516:	02 b9       	out	0x02, r16	; 2
	inc r16
 518:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 51a:	02 b9       	out	0x02, r16	; 2
	inc r16
 51c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 51e:	02 b9       	out	0x02, r16	; 2
	inc r16
 520:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 522:	02 b9       	out	0x02, r16	; 2
	inc r16
 524:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 526:	02 b9       	out	0x02, r16	; 2
	inc r16
 528:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 52a:	02 b9       	out	0x02, r16	; 2
	inc r16
 52c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 52e:	02 b9       	out	0x02, r16	; 2
	inc r16
 530:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 532:	02 b9       	out	0x02, r16	; 2
	inc r16
 534:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 536:	02 b9       	out	0x02, r16	; 2
	inc r16
 538:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 53a:	02 b9       	out	0x02, r16	; 2

	inc r16
 53c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 53e:	02 b9       	out	0x02, r16	; 2
	inc r16
 540:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 542:	02 b9       	out	0x02, r16	; 2
	inc r16
 544:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 546:	02 b9       	out	0x02, r16	; 2
	inc r16
 548:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 54a:	02 b9       	out	0x02, r16	; 2
	inc r16
 54c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 54e:	02 b9       	out	0x02, r16	; 2
	inc r16
 550:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 552:	02 b9       	out	0x02, r16	; 2
	inc r16
 554:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 556:	02 b9       	out	0x02, r16	; 2
	inc r16
 558:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 55a:	02 b9       	out	0x02, r16	; 2
	inc r16
 55c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 55e:	02 b9       	out	0x02, r16	; 2
	inc r16
 560:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 562:	02 b9       	out	0x02, r16	; 2
	inc r16
 564:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 566:	02 b9       	out	0x02, r16	; 2
	inc r16
 568:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 56a:	02 b9       	out	0x02, r16	; 2
	inc r16
 56c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 56e:	02 b9       	out	0x02, r16	; 2
	inc r16
 570:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 572:	02 b9       	out	0x02, r16	; 2
	inc r16
 574:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 576:	02 b9       	out	0x02, r16	; 2
	inc r16
 578:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 57a:	02 b9       	out	0x02, r16	; 2
	inc r16
 57c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 57e:	02 b9       	out	0x02, r16	; 2
	inc r16
 580:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 582:	02 b9       	out	0x02, r16	; 2
	inc r16
 584:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 586:	02 b9       	out	0x02, r16	; 2
	inc r16
 588:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 58a:	02 b9       	out	0x02, r16	; 2
	inc r16
 58c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 58e:	02 b9       	out	0x02, r16	; 2
	inc r16
 590:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 592:	02 b9       	out	0x02, r16	; 2
	inc r16
 594:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 596:	02 b9       	out	0x02, r16	; 2
	inc r16
 598:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 59a:	02 b9       	out	0x02, r16	; 2
	inc r16
 59c:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 59e:	02 b9       	out	0x02, r16	; 2
	inc r16
 5a0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5a2:	02 b9       	out	0x02, r16	; 2
	inc r16
 5a4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5a6:	02 b9       	out	0x02, r16	; 2
	inc r16
 5a8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5aa:	02 b9       	out	0x02, r16	; 2
	inc r16
 5ac:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5ae:	02 b9       	out	0x02, r16	; 2
	inc r16
 5b0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5b2:	02 b9       	out	0x02, r16	; 2
	inc r16
 5b4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5b6:	02 b9       	out	0x02, r16	; 2
	inc r16
 5b8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5ba:	02 b9       	out	0x02, r16	; 2
	inc r16
 5bc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5be:	02 b9       	out	0x02, r16	; 2
	inc r16
 5c0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5c2:	02 b9       	out	0x02, r16	; 2
	inc r16
 5c4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5c6:	02 b9       	out	0x02, r16	; 2
	inc r16
 5c8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5ca:	02 b9       	out	0x02, r16	; 2
	inc r16
 5cc:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5ce:	02 b9       	out	0x02, r16	; 2
	inc r16
 5d0:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5d2:	02 b9       	out	0x02, r16	; 2
	inc r16
 5d4:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5d6:	02 b9       	out	0x02, r16	; 2
	inc r16
 5d8:	03 95       	inc	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5da:	02 b9       	out	0x02, r16	; 2
	
	
	


	sbi CONTROL_PORT, BUFFER_ENABLE_PIN ;2
 5dc:	5c 9a       	sbi	0x0b, 4	; 11
	sbi CONTROL_PORT, READ_ENABLE_PIN ;2
 5de:	5b 9a       	sbi	0x0b, 3	; 11
	

	pop r16 ;2
 5e0:	0f 91       	pop	r16
	out CONTROL_PORT, r16 ;1
 5e2:	0b b9       	out	0x0b, r16	; 11
	pop r16 ;2
 5e4:	0f 91       	pop	r16
	out HIGHER_ADDRESS_PORT, r16 ;1
 5e6:	05 b9       	out	0x05, r16	; 5
	pop r16 ;2
 5e8:	0f 91       	pop	r16
	out LOWER_ADDRESS_DDR, r16 ;1
 5ea:	01 b9       	out	0x01, r16	; 1
	pop r16 ;2
 5ec:	0f 91       	pop	r16
	out LOWER_ADDRESS_PORT, r16 ;1
 5ee:	02 b9       	out	0x02, r16	; 2
	pop r16 ;2
 5f0:	0f 91       	pop	r16
	out DATA_PORT, r16 ;1	
 5f2:	08 b9       	out	0x08, r16	; 8
	ldi r16, 0xFF
 5f4:	0f ef       	ldi	r16, 0xFF	; 255
	out DATA_DDR, r16
 5f6:	07 b9       	out	0x07, r16	; 7

000005f8 <nie_ma_obrazu>:
	

nie_ma_obrazu:

	adiw licznik_linii_reg_1, 1 ;2
 5f8:	21 96       	adiw	r28, 0x01	; 1
	sts licznik_linii_sram_1, licznik_linii_reg_1 ;2
 5fa:	c0 93 93 04 	sts	0x0493, r28
	sts licznik_linii_sram_2, licznik_linii_reg_2 ;2
 5fe:	d0 93 92 04 	sts	0x0492, r29
	pop licznik_linii_reg_2 ;2
 602:	df 91       	pop	r29
	pop licznik_linii_reg_1 ;2
 604:	cf 91       	pop	r28
	pop r17 ;2
 606:	1f 91       	pop	r17
	pop r16 ;2
 608:	0f 91       	pop	r16
	out SREG, r16 ;1
 60a:	0f bf       	out	0x3f, r16	; 63
	pop r16 ;2
 60c:	0f 91       	pop	r16

 60e:	18 95       	reti

00000610 <ButtonPushed>:
 610:	20 b1       	in	r18, 0x00	; 0
 612:	30 e0       	ldi	r19, 0x00	; 0
 614:	02 c0       	rjmp	.+4      	; 0x61a <ButtonPushed+0xa>
 616:	35 95       	asr	r19
 618:	27 95       	ror	r18
 61a:	8a 95       	dec	r24
 61c:	e2 f7       	brpl	.-8      	; 0x616 <ButtonPushed+0x6>
 61e:	82 2f       	mov	r24, r18
 620:	80 95       	com	r24
 622:	81 70       	andi	r24, 0x01	; 1
 624:	08 95       	ret

00000626 <initPorts>:
 626:	11 b8       	out	0x01, r1	; 1
 628:	8f ef       	ldi	r24, 0xFF	; 255
 62a:	82 b9       	out	0x02, r24	; 2
 62c:	84 b9       	out	0x04, r24	; 4
 62e:	15 b8       	out	0x05, r1	; 5
 630:	87 b9       	out	0x07, r24	; 7
 632:	18 b8       	out	0x08, r1	; 8
 634:	8a b9       	out	0x0a, r24	; 10
 636:	8f e1       	ldi	r24, 0x1F	; 31
 638:	8b b9       	out	0x0b, r24	; 11
 63a:	82 e8       	ldi	r24, 0x82	; 130
 63c:	80 93 b0 00 	sts	0x00B0, r24
 640:	86 e0       	ldi	r24, 0x06	; 6
 642:	80 93 b1 00 	sts	0x00B1, r24
 646:	85 e9       	ldi	r24, 0x95	; 149
 648:	80 93 b3 00 	sts	0x00B3, r24
 64c:	f1 9a       	sbi	0x1e, 1	; 30
 64e:	08 95       	ret

00000650 <main>:
 650:	0e 94 13 03 	call	0x626	; 0x626 <initPorts>
 654:	c0 e0       	ldi	r28, 0x00	; 0
 656:	0c c0       	rjmp	.+24     	; 0x670 <main+0x20>
 658:	4d 2f       	mov	r20, r29
 65a:	6c 2f       	mov	r22, r28
 65c:	8c ed       	ldi	r24, 0xDC	; 220
 65e:	90 e0       	ldi	r25, 0x00	; 0
 660:	0e 94 c4 06 	call	0xd88	; 0xd88 <setTile>
 664:	df 5f       	subi	r29, 0xFF	; 255
 666:	df 30       	cpi	r29, 0x0F	; 15
 668:	b9 f7       	brne	.-18     	; 0x658 <main+0x8>
 66a:	cf 5f       	subi	r28, 0xFF	; 255
 66c:	ce 31       	cpi	r28, 0x1E	; 30
 66e:	11 f0       	breq	.+4      	; 0x674 <main+0x24>
 670:	d0 e0       	ldi	r29, 0x00	; 0
 672:	f2 cf       	rjmp	.-28     	; 0x658 <main+0x8>
 674:	a0 91 08 01 	lds	r26, 0x0108
 678:	80 91 09 01 	lds	r24, 0x0109
 67c:	ca 9f       	mul	r28, r26
 67e:	d0 01       	movw	r26, r0
 680:	11 24       	eor	r1, r1
 682:	a8 0f       	add	r26, r24
 684:	b1 1d       	adc	r27, r1
 686:	a3 5f       	subi	r26, 0xF3	; 243
 688:	be 4f       	sbci	r27, 0xFE	; 254
 68a:	80 91 01 01 	lds	r24, 0x0101
 68e:	8c 93       	st	X, r24
 690:	a0 91 06 01 	lds	r26, 0x0106
 694:	80 91 07 01 	lds	r24, 0x0107
 698:	ca 9f       	mul	r28, r26
 69a:	d0 01       	movw	r26, r0
 69c:	11 24       	eor	r1, r1
 69e:	a8 0f       	add	r26, r24
 6a0:	b1 1d       	adc	r27, r1
 6a2:	a3 5f       	subi	r26, 0xF3	; 243
 6a4:	be 4f       	sbci	r27, 0xFE	; 254
 6a6:	80 91 00 01 	lds	r24, 0x0100
 6aa:	8c 93       	st	X, r24
 6ac:	e0 91 04 01 	lds	r30, 0x0104
 6b0:	80 91 05 01 	lds	r24, 0x0105
 6b4:	ce 9f       	mul	r28, r30
 6b6:	f0 01       	movw	r30, r0
 6b8:	11 24       	eor	r1, r1
 6ba:	e8 0f       	add	r30, r24
 6bc:	f1 1d       	adc	r31, r1
 6be:	e3 5f       	subi	r30, 0xF3	; 243
 6c0:	fe 4f       	sbci	r31, 0xFE	; 254
 6c2:	8f ef       	ldi	r24, 0xFF	; 255
 6c4:	80 83       	st	Z, r24
 6c6:	00 91 08 01 	lds	r16, 0x0108
 6ca:	20 91 09 01 	lds	r18, 0x0109
 6ce:	00 0f       	add	r16, r16
 6d0:	00 0f       	add	r16, r16
 6d2:	22 0f       	add	r18, r18
 6d4:	22 0f       	add	r18, r18
 6d6:	22 0f       	add	r18, r18
 6d8:	44 e0       	ldi	r20, 0x04	; 4
 6da:	68 e0       	ldi	r22, 0x08	; 8
 6dc:	8c eb       	ldi	r24, 0xBC	; 188
 6de:	90 e0       	ldi	r25, 0x00	; 0
 6e0:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 6e4:	00 91 06 01 	lds	r16, 0x0106
 6e8:	20 91 07 01 	lds	r18, 0x0107
 6ec:	00 0f       	add	r16, r16
 6ee:	00 0f       	add	r16, r16
 6f0:	22 0f       	add	r18, r18
 6f2:	22 0f       	add	r18, r18
 6f4:	22 0f       	add	r18, r18
 6f6:	44 e0       	ldi	r20, 0x04	; 4
 6f8:	68 e0       	ldi	r22, 0x08	; 8
 6fa:	8c eb       	ldi	r24, 0xBC	; 188
 6fc:	90 e0       	ldi	r25, 0x00	; 0
 6fe:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 702:	00 91 04 01 	lds	r16, 0x0104
 706:	20 91 05 01 	lds	r18, 0x0105
 70a:	00 0f       	add	r16, r16
 70c:	00 0f       	add	r16, r16
 70e:	22 0f       	add	r18, r18
 710:	22 0f       	add	r18, r18
 712:	22 0f       	add	r18, r18
 714:	44 e0       	ldi	r20, 0x04	; 4
 716:	68 e0       	ldi	r22, 0x08	; 8
 718:	8c e7       	ldi	r24, 0x7C	; 124
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 720:	0e 94 55 06 	call	0xcaa	; 0xcaa <initVideo>
 724:	78 94       	sei
 726:	1e e1       	ldi	r17, 0x1E	; 30
 728:	ee 24       	eor	r14, r14
 72a:	ea 94       	dec	r14
 72c:	f1 2c       	mov	r15, r1
 72e:	ce e1       	ldi	r28, 0x1E	; 30
 730:	d0 e0       	ldi	r29, 0x00	; 0
 732:	80 91 0b 01 	lds	r24, 0x010B
 736:	81 11       	cpse	r24, r1
 738:	b5 c2       	rjmp	.+1386   	; 0xca4 <main+0x654>
 73a:	80 91 03 01 	lds	r24, 0x0103
 73e:	8f 5f       	subi	r24, 0xFF	; 255
 740:	80 93 03 01 	sts	0x0103, r24
 744:	87 70       	andi	r24, 0x07	; 7
 746:	09 f0       	breq	.+2      	; 0x74a <main+0xfa>
 748:	94 c2       	rjmp	.+1320   	; 0xc72 <main+0x622>
 74a:	e0 91 06 01 	lds	r30, 0x0106
 74e:	80 91 07 01 	lds	r24, 0x0107
 752:	1e 9f       	mul	r17, r30
 754:	f0 01       	movw	r30, r0
 756:	11 24       	eor	r1, r1
 758:	e8 0f       	add	r30, r24
 75a:	f1 1d       	adc	r31, r1
 75c:	e3 5f       	subi	r30, 0xF3	; 243
 75e:	fe 4f       	sbci	r31, 0xFE	; 254
 760:	10 82       	st	Z, r1
 762:	80 91 02 01 	lds	r24, 0x0102
 766:	88 23       	and	r24, r24
 768:	09 f4       	brne	.+2      	; 0x76c <main+0x11c>
 76a:	9d c0       	rjmp	.+314    	; 0x8a6 <main+0x256>
 76c:	20 91 08 01 	lds	r18, 0x0108
 770:	80 91 09 01 	lds	r24, 0x0109
 774:	90 e0       	ldi	r25, 0x00	; 0
 776:	01 96       	adiw	r24, 0x01	; 1
 778:	be 01       	movw	r22, r28
 77a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 77e:	12 9f       	mul	r17, r18
 780:	80 0d       	add	r24, r0
 782:	91 1d       	adc	r25, r1
 784:	11 24       	eor	r1, r1
 786:	83 5f       	subi	r24, 0xF3	; 243
 788:	9e 4f       	sbci	r25, 0xFE	; 254
 78a:	fc 01       	movw	r30, r24
 78c:	80 81       	ld	r24, Z
 78e:	88 23       	and	r24, r24
 790:	a1 f0       	breq	.+40     	; 0x7ba <main+0x16a>
 792:	20 91 08 01 	lds	r18, 0x0108
 796:	80 91 09 01 	lds	r24, 0x0109
 79a:	90 e0       	ldi	r25, 0x00	; 0
 79c:	01 96       	adiw	r24, 0x01	; 1
 79e:	be 01       	movw	r22, r28
 7a0:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 7a4:	12 9f       	mul	r17, r18
 7a6:	80 0d       	add	r24, r0
 7a8:	91 1d       	adc	r25, r1
 7aa:	11 24       	eor	r1, r1
 7ac:	83 5f       	subi	r24, 0xF3	; 243
 7ae:	9e 4f       	sbci	r25, 0xFE	; 254
 7b0:	fc 01       	movw	r30, r24
 7b2:	80 81       	ld	r24, Z
 7b4:	8f 3f       	cpi	r24, 0xFF	; 255
 7b6:	09 f0       	breq	.+2      	; 0x7ba <main+0x16a>
 7b8:	a5 c0       	rjmp	.+330    	; 0x904 <main+0x2b4>
 7ba:	20 91 08 01 	lds	r18, 0x0108
 7be:	80 91 09 01 	lds	r24, 0x0109
 7c2:	90 e0       	ldi	r25, 0x00	; 0
 7c4:	01 96       	adiw	r24, 0x01	; 1
 7c6:	be 01       	movw	r22, r28
 7c8:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 7cc:	12 9f       	mul	r17, r18
 7ce:	80 0d       	add	r24, r0
 7d0:	91 1d       	adc	r25, r1
 7d2:	11 24       	eor	r1, r1
 7d4:	83 5f       	subi	r24, 0xF3	; 243
 7d6:	9e 4f       	sbci	r25, 0xFE	; 254
 7d8:	fc 01       	movw	r30, r24
 7da:	40 81       	ld	r20, Z
 7dc:	4f 3f       	cpi	r20, 0xFF	; 255
 7de:	c9 f5       	brne	.+114    	; 0x852 <main+0x202>
 7e0:	81 e0       	ldi	r24, 0x01	; 1
 7e2:	80 93 0a 01 	sts	0x010A, r24
 7e6:	e0 91 08 01 	lds	r30, 0x0108
 7ea:	80 91 09 01 	lds	r24, 0x0109
 7ee:	90 e0       	ldi	r25, 0x00	; 0
 7f0:	0b 96       	adiw	r24, 0x0b	; 11
 7f2:	be 01       	movw	r22, r28
 7f4:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 7f8:	9c 01       	movw	r18, r24
 7fa:	8e 2f       	mov	r24, r30
 7fc:	90 e0       	ldi	r25, 0x00	; 0
 7fe:	0a 96       	adiw	r24, 0x0a	; 10
 800:	be 01       	movw	r22, r28
 802:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 806:	18 9f       	mul	r17, r24
 808:	f0 01       	movw	r30, r0
 80a:	19 9f       	mul	r17, r25
 80c:	f0 0d       	add	r31, r0
 80e:	11 24       	eor	r1, r1
 810:	e2 0f       	add	r30, r18
 812:	f3 1f       	adc	r31, r19
 814:	e3 5f       	subi	r30, 0xF3	; 243
 816:	fe 4f       	sbci	r31, 0xFE	; 254
 818:	40 83       	st	Z, r20
 81a:	80 91 08 01 	lds	r24, 0x0108
 81e:	20 91 09 01 	lds	r18, 0x0109
 822:	90 e0       	ldi	r25, 0x00	; 0
 824:	0a 96       	adiw	r24, 0x0a	; 10
 826:	be 01       	movw	r22, r28
 828:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 82c:	08 2f       	mov	r16, r24
 82e:	00 0f       	add	r16, r16
 830:	00 0f       	add	r16, r16
 832:	82 2f       	mov	r24, r18
 834:	90 e0       	ldi	r25, 0x00	; 0
 836:	0b 96       	adiw	r24, 0x0b	; 11
 838:	be 01       	movw	r22, r28
 83a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 83e:	28 2f       	mov	r18, r24
 840:	22 0f       	add	r18, r18
 842:	22 0f       	add	r18, r18
 844:	22 0f       	add	r18, r18
 846:	44 e0       	ldi	r20, 0x04	; 4
 848:	68 e0       	ldi	r22, 0x08	; 8
 84a:	8c e7       	ldi	r24, 0x7C	; 124
 84c:	90 e0       	ldi	r25, 0x00	; 0
 84e:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 852:	80 91 01 01 	lds	r24, 0x0101
 856:	90 e0       	ldi	r25, 0x00	; 0
 858:	01 96       	adiw	r24, 0x01	; 1
 85a:	b7 01       	movw	r22, r14
 85c:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 860:	00 97       	sbiw	r24, 0x00	; 0
 862:	09 f0       	breq	.+2      	; 0x866 <main+0x216>
 864:	01 c0       	rjmp	.+2      	; 0x868 <main+0x218>
 866:	81 e0       	ldi	r24, 0x01	; 1
 868:	80 93 01 01 	sts	0x0101, r24
 86c:	20 91 08 01 	lds	r18, 0x0108
 870:	80 91 09 01 	lds	r24, 0x0109
 874:	90 e0       	ldi	r25, 0x00	; 0
 876:	01 96       	adiw	r24, 0x01	; 1
 878:	be 01       	movw	r22, r28
 87a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 87e:	12 9f       	mul	r17, r18
 880:	80 0d       	add	r24, r0
 882:	91 1d       	adc	r25, r1
 884:	11 24       	eor	r1, r1
 886:	83 5f       	subi	r24, 0xF3	; 243
 888:	9e 4f       	sbci	r25, 0xFE	; 254
 88a:	20 91 01 01 	lds	r18, 0x0101
 88e:	fc 01       	movw	r30, r24
 890:	20 83       	st	Z, r18
 892:	80 91 09 01 	lds	r24, 0x0109
 896:	90 e0       	ldi	r25, 0x00	; 0
 898:	01 96       	adiw	r24, 0x01	; 1
 89a:	be 01       	movw	r22, r28
 89c:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 8a0:	80 93 09 01 	sts	0x0109, r24
 8a4:	ac c0       	rjmp	.+344    	; 0x9fe <main+0x3ae>
 8a6:	80 91 0c 01 	lds	r24, 0x010C
 8aa:	88 23       	and	r24, r24
 8ac:	09 f4       	brne	.+2      	; 0x8b0 <main+0x260>
 8ae:	b6 c0       	rjmp	.+364    	; 0xa1c <main+0x3cc>
 8b0:	80 91 08 01 	lds	r24, 0x0108
 8b4:	20 91 09 01 	lds	r18, 0x0109
 8b8:	90 e0       	ldi	r25, 0x00	; 0
 8ba:	01 96       	adiw	r24, 0x01	; 1
 8bc:	be 01       	movw	r22, r28
 8be:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 8c2:	18 9f       	mul	r17, r24
 8c4:	f0 01       	movw	r30, r0
 8c6:	19 9f       	mul	r17, r25
 8c8:	f0 0d       	add	r31, r0
 8ca:	11 24       	eor	r1, r1
 8cc:	e2 0f       	add	r30, r18
 8ce:	f1 1d       	adc	r31, r1
 8d0:	e3 5f       	subi	r30, 0xF3	; 243
 8d2:	fe 4f       	sbci	r31, 0xFE	; 254
 8d4:	80 81       	ld	r24, Z
 8d6:	88 23       	and	r24, r24
 8d8:	c9 f0       	breq	.+50     	; 0x90c <main+0x2bc>
 8da:	80 91 08 01 	lds	r24, 0x0108
 8de:	20 91 09 01 	lds	r18, 0x0109
 8e2:	90 e0       	ldi	r25, 0x00	; 0
 8e4:	01 96       	adiw	r24, 0x01	; 1
 8e6:	be 01       	movw	r22, r28
 8e8:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 8ec:	18 9f       	mul	r17, r24
 8ee:	f0 01       	movw	r30, r0
 8f0:	19 9f       	mul	r17, r25
 8f2:	f0 0d       	add	r31, r0
 8f4:	11 24       	eor	r1, r1
 8f6:	e2 0f       	add	r30, r18
 8f8:	f1 1d       	adc	r31, r1
 8fa:	e3 5f       	subi	r30, 0xF3	; 243
 8fc:	fe 4f       	sbci	r31, 0xFE	; 254
 8fe:	80 81       	ld	r24, Z
 900:	8f 3f       	cpi	r24, 0xFF	; 255
 902:	21 f0       	breq	.+8      	; 0x90c <main+0x2bc>
 904:	81 e0       	ldi	r24, 0x01	; 1
 906:	80 93 0b 01 	sts	0x010B, r24
 90a:	13 cf       	rjmp	.-474    	; 0x732 <main+0xe2>
 90c:	80 91 08 01 	lds	r24, 0x0108
 910:	20 91 09 01 	lds	r18, 0x0109
 914:	90 e0       	ldi	r25, 0x00	; 0
 916:	01 96       	adiw	r24, 0x01	; 1
 918:	be 01       	movw	r22, r28
 91a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 91e:	18 9f       	mul	r17, r24
 920:	f0 01       	movw	r30, r0
 922:	19 9f       	mul	r17, r25
 924:	f0 0d       	add	r31, r0
 926:	11 24       	eor	r1, r1
 928:	e2 0f       	add	r30, r18
 92a:	f1 1d       	adc	r31, r1
 92c:	e3 5f       	subi	r30, 0xF3	; 243
 92e:	fe 4f       	sbci	r31, 0xFE	; 254
 930:	40 81       	ld	r20, Z
 932:	4f 3f       	cpi	r20, 0xFF	; 255
 934:	c9 f5       	brne	.+114    	; 0x9a8 <main+0x358>
 936:	81 e0       	ldi	r24, 0x01	; 1
 938:	80 93 0a 01 	sts	0x010A, r24
 93c:	e0 91 08 01 	lds	r30, 0x0108
 940:	80 91 09 01 	lds	r24, 0x0109
 944:	90 e0       	ldi	r25, 0x00	; 0
 946:	0a 96       	adiw	r24, 0x0a	; 10
 948:	be 01       	movw	r22, r28
 94a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 94e:	9c 01       	movw	r18, r24
 950:	8e 2f       	mov	r24, r30
 952:	90 e0       	ldi	r25, 0x00	; 0
 954:	0b 96       	adiw	r24, 0x0b	; 11
 956:	be 01       	movw	r22, r28
 958:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 95c:	18 9f       	mul	r17, r24
 95e:	f0 01       	movw	r30, r0
 960:	19 9f       	mul	r17, r25
 962:	f0 0d       	add	r31, r0
 964:	11 24       	eor	r1, r1
 966:	e2 0f       	add	r30, r18
 968:	f3 1f       	adc	r31, r19
 96a:	e3 5f       	subi	r30, 0xF3	; 243
 96c:	fe 4f       	sbci	r31, 0xFE	; 254
 96e:	40 83       	st	Z, r20
 970:	80 91 08 01 	lds	r24, 0x0108
 974:	20 91 09 01 	lds	r18, 0x0109
 978:	90 e0       	ldi	r25, 0x00	; 0
 97a:	0b 96       	adiw	r24, 0x0b	; 11
 97c:	be 01       	movw	r22, r28
 97e:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 982:	08 2f       	mov	r16, r24
 984:	00 0f       	add	r16, r16
 986:	00 0f       	add	r16, r16
 988:	82 2f       	mov	r24, r18
 98a:	90 e0       	ldi	r25, 0x00	; 0
 98c:	0a 96       	adiw	r24, 0x0a	; 10
 98e:	be 01       	movw	r22, r28
 990:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 994:	28 2f       	mov	r18, r24
 996:	22 0f       	add	r18, r18
 998:	22 0f       	add	r18, r18
 99a:	22 0f       	add	r18, r18
 99c:	44 e0       	ldi	r20, 0x04	; 4
 99e:	68 e0       	ldi	r22, 0x08	; 8
 9a0:	8c e7       	ldi	r24, 0x7C	; 124
 9a2:	90 e0       	ldi	r25, 0x00	; 0
 9a4:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 9a8:	80 91 01 01 	lds	r24, 0x0101
 9ac:	90 e0       	ldi	r25, 0x00	; 0
 9ae:	01 96       	adiw	r24, 0x01	; 1
 9b0:	b7 01       	movw	r22, r14
 9b2:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 9b6:	00 97       	sbiw	r24, 0x00	; 0
 9b8:	09 f0       	breq	.+2      	; 0x9bc <main+0x36c>
 9ba:	01 c0       	rjmp	.+2      	; 0x9be <main+0x36e>
 9bc:	81 e0       	ldi	r24, 0x01	; 1
 9be:	80 93 01 01 	sts	0x0101, r24
 9c2:	80 91 08 01 	lds	r24, 0x0108
 9c6:	20 91 09 01 	lds	r18, 0x0109
 9ca:	90 e0       	ldi	r25, 0x00	; 0
 9cc:	01 96       	adiw	r24, 0x01	; 1
 9ce:	be 01       	movw	r22, r28
 9d0:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 9d4:	18 9f       	mul	r17, r24
 9d6:	f0 01       	movw	r30, r0
 9d8:	19 9f       	mul	r17, r25
 9da:	f0 0d       	add	r31, r0
 9dc:	11 24       	eor	r1, r1
 9de:	e2 0f       	add	r30, r18
 9e0:	f1 1d       	adc	r31, r1
 9e2:	e3 5f       	subi	r30, 0xF3	; 243
 9e4:	fe 4f       	sbci	r31, 0xFE	; 254
 9e6:	80 91 01 01 	lds	r24, 0x0101
 9ea:	80 83       	st	Z, r24
 9ec:	80 91 08 01 	lds	r24, 0x0108
 9f0:	90 e0       	ldi	r25, 0x00	; 0
 9f2:	01 96       	adiw	r24, 0x01	; 1
 9f4:	be 01       	movw	r22, r28
 9f6:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 9fa:	80 93 08 01 	sts	0x0108, r24
 9fe:	00 91 08 01 	lds	r16, 0x0108
 a02:	20 91 09 01 	lds	r18, 0x0109
 a06:	00 0f       	add	r16, r16
 a08:	00 0f       	add	r16, r16
 a0a:	22 0f       	add	r18, r18
 a0c:	22 0f       	add	r18, r18
 a0e:	22 0f       	add	r18, r18
 a10:	44 e0       	ldi	r20, 0x04	; 4
 a12:	68 e0       	ldi	r22, 0x08	; 8
 a14:	8c eb       	ldi	r24, 0xBC	; 188
 a16:	90 e0       	ldi	r25, 0x00	; 0
 a18:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 a1c:	80 91 0a 01 	lds	r24, 0x010A
 a20:	81 11       	cpse	r24, r1
 a22:	25 c1       	rjmp	.+586    	; 0xc6e <main+0x61e>
 a24:	e0 91 06 01 	lds	r30, 0x0106
 a28:	80 91 07 01 	lds	r24, 0x0107
 a2c:	1e 9f       	mul	r17, r30
 a2e:	f0 01       	movw	r30, r0
 a30:	11 24       	eor	r1, r1
 a32:	e8 0f       	add	r30, r24
 a34:	f1 1d       	adc	r31, r1
 a36:	e3 5f       	subi	r30, 0xF3	; 243
 a38:	fe 4f       	sbci	r31, 0xFE	; 254
 a3a:	10 82       	st	Z, r1
 a3c:	00 91 06 01 	lds	r16, 0x0106
 a40:	20 91 07 01 	lds	r18, 0x0107
 a44:	00 0f       	add	r16, r16
 a46:	00 0f       	add	r16, r16
 a48:	22 0f       	add	r18, r18
 a4a:	22 0f       	add	r18, r18
 a4c:	22 0f       	add	r18, r18
 a4e:	44 e0       	ldi	r20, 0x04	; 4
 a50:	68 e0       	ldi	r22, 0x08	; 8
 a52:	8c e9       	ldi	r24, 0x9C	; 156
 a54:	90 e0       	ldi	r25, 0x00	; 0
 a56:	0e 94 63 06 	call	0xcc6	; 0xcc6 <drawCustomSpriteFromFlash>
 a5a:	80 91 00 01 	lds	r24, 0x0100
 a5e:	90 e0       	ldi	r25, 0x00	; 0
 a60:	01 96       	adiw	r24, 0x01	; 1
 a62:	b7 01       	movw	r22, r14
 a64:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 a68:	00 97       	sbiw	r24, 0x00	; 0
 a6a:	09 f0       	breq	.+2      	; 0xa6e <main+0x41e>
 a6c:	01 c0       	rjmp	.+2      	; 0xa70 <main+0x420>
 a6e:	81 e0       	ldi	r24, 0x01	; 1
 a70:	80 93 00 01 	sts	0x0100, r24
 a74:	80 91 06 01 	lds	r24, 0x0106
 a78:	30 91 07 01 	lds	r19, 0x0107
 a7c:	20 91 00 01 	lds	r18, 0x0100
 a80:	90 e0       	ldi	r25, 0x00	; 0
 a82:	01 96       	adiw	r24, 0x01	; 1
 a84:	be 01       	movw	r22, r28
 a86:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 a8a:	18 9f       	mul	r17, r24
 a8c:	f0 01       	movw	r30, r0
 a8e:	19 9f       	mul	r17, r25
 a90:	f0 0d       	add	r31, r0
 a92:	11 24       	eor	r1, r1
 a94:	e3 0f       	add	r30, r19
 a96:	f1 1d       	adc	r31, r1
 a98:	e3 5f       	subi	r30, 0xF3	; 243
 a9a:	fe 4f       	sbci	r31, 0xFE	; 254
 a9c:	80 81       	ld	r24, Z
 a9e:	82 13       	cpse	r24, r18
 aa0:	05 c0       	rjmp	.+10     	; 0xaac <main+0x45c>
 aa2:	80 91 06 01 	lds	r24, 0x0106
 aa6:	90 e0       	ldi	r25, 0x00	; 0
 aa8:	01 96       	adiw	r24, 0x01	; 1
 aaa:	2d c0       	rjmp	.+90     	; 0xb06 <main+0x4b6>
 aac:	30 91 06 01 	lds	r19, 0x0106
 ab0:	80 91 07 01 	lds	r24, 0x0107
 ab4:	90 e0       	ldi	r25, 0x00	; 0
 ab6:	01 96       	adiw	r24, 0x01	; 1
 ab8:	be 01       	movw	r22, r28
 aba:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 abe:	13 9f       	mul	r17, r19
 ac0:	80 0d       	add	r24, r0
 ac2:	91 1d       	adc	r25, r1
 ac4:	11 24       	eor	r1, r1
 ac6:	83 5f       	subi	r24, 0xF3	; 243
 ac8:	9e 4f       	sbci	r25, 0xFE	; 254
 aca:	fc 01       	movw	r30, r24
 acc:	80 81       	ld	r24, Z
 ace:	82 13       	cpse	r24, r18
 ad0:	01 c0       	rjmp	.+2      	; 0xad4 <main+0x484>
 ad2:	c4 c0       	rjmp	.+392    	; 0xc5c <main+0x60c>
 ad4:	80 91 06 01 	lds	r24, 0x0106
 ad8:	30 91 07 01 	lds	r19, 0x0107
 adc:	90 e0       	ldi	r25, 0x00	; 0
 ade:	01 97       	sbiw	r24, 0x01	; 1
 ae0:	be 01       	movw	r22, r28
 ae2:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 ae6:	18 9f       	mul	r17, r24
 ae8:	f0 01       	movw	r30, r0
 aea:	19 9f       	mul	r17, r25
 aec:	f0 0d       	add	r31, r0
 aee:	11 24       	eor	r1, r1
 af0:	e3 0f       	add	r30, r19
 af2:	f1 1d       	adc	r31, r1
 af4:	e3 5f       	subi	r30, 0xF3	; 243
 af6:	fe 4f       	sbci	r31, 0xFE	; 254
 af8:	80 81       	ld	r24, Z
 afa:	82 13       	cpse	r24, r18
 afc:	0a c0       	rjmp	.+20     	; 0xb12 <main+0x4c2>
 afe:	80 91 06 01 	lds	r24, 0x0106
 b02:	90 e0       	ldi	r25, 0x00	; 0
 b04:	01 97       	sbiw	r24, 0x01	; 1
 b06:	be 01       	movw	r22, r28
 b08:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b0c:	80 93 06 01 	sts	0x0106, r24
 b10:	ae c0       	rjmp	.+348    	; 0xc6e <main+0x61e>
 b12:	30 91 06 01 	lds	r19, 0x0106
 b16:	80 91 07 01 	lds	r24, 0x0107
 b1a:	90 e0       	ldi	r25, 0x00	; 0
 b1c:	01 97       	sbiw	r24, 0x01	; 1
 b1e:	be 01       	movw	r22, r28
 b20:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b24:	13 9f       	mul	r17, r19
 b26:	80 0d       	add	r24, r0
 b28:	91 1d       	adc	r25, r1
 b2a:	11 24       	eor	r1, r1
 b2c:	83 5f       	subi	r24, 0xF3	; 243
 b2e:	9e 4f       	sbci	r25, 0xFE	; 254
 b30:	fc 01       	movw	r30, r24
 b32:	80 81       	ld	r24, Z
 b34:	82 13       	cpse	r24, r18
 b36:	01 c0       	rjmp	.+2      	; 0xb3a <main+0x4ea>
 b38:	67 c0       	rjmp	.+206    	; 0xc08 <main+0x5b8>
 b3a:	30 91 06 01 	lds	r19, 0x0106
 b3e:	80 91 07 01 	lds	r24, 0x0107
 b42:	90 e0       	ldi	r25, 0x00	; 0
 b44:	01 96       	adiw	r24, 0x01	; 1
 b46:	be 01       	movw	r22, r28
 b48:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b4c:	6c 01       	movw	r12, r24
 b4e:	83 2f       	mov	r24, r19
 b50:	90 e0       	ldi	r25, 0x00	; 0
 b52:	01 96       	adiw	r24, 0x01	; 1
 b54:	be 01       	movw	r22, r28
 b56:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b5a:	18 9f       	mul	r17, r24
 b5c:	f0 01       	movw	r30, r0
 b5e:	19 9f       	mul	r17, r25
 b60:	f0 0d       	add	r31, r0
 b62:	11 24       	eor	r1, r1
 b64:	ec 0d       	add	r30, r12
 b66:	fd 1d       	adc	r31, r13
 b68:	e3 5f       	subi	r30, 0xF3	; 243
 b6a:	fe 4f       	sbci	r31, 0xFE	; 254
 b6c:	80 81       	ld	r24, Z
 b6e:	82 13       	cpse	r24, r18
 b70:	05 c0       	rjmp	.+10     	; 0xb7c <main+0x52c>
 b72:	80 91 06 01 	lds	r24, 0x0106
 b76:	90 e0       	ldi	r25, 0x00	; 0
 b78:	01 96       	adiw	r24, 0x01	; 1
 b7a:	6b c0       	rjmp	.+214    	; 0xc52 <main+0x602>
 b7c:	30 91 06 01 	lds	r19, 0x0106
 b80:	80 91 07 01 	lds	r24, 0x0107
 b84:	90 e0       	ldi	r25, 0x00	; 0
 b86:	01 97       	sbiw	r24, 0x01	; 1
 b88:	be 01       	movw	r22, r28
 b8a:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b8e:	6c 01       	movw	r12, r24
 b90:	83 2f       	mov	r24, r19
 b92:	90 e0       	ldi	r25, 0x00	; 0
 b94:	01 97       	sbiw	r24, 0x01	; 1
 b96:	be 01       	movw	r22, r28
 b98:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 b9c:	18 9f       	mul	r17, r24
 b9e:	f0 01       	movw	r30, r0
 ba0:	19 9f       	mul	r17, r25
 ba2:	f0 0d       	add	r31, r0
 ba4:	11 24       	eor	r1, r1
 ba6:	ec 0d       	add	r30, r12
 ba8:	fd 1d       	adc	r31, r13
 baa:	e3 5f       	subi	r30, 0xF3	; 243
 bac:	fe 4f       	sbci	r31, 0xFE	; 254
 bae:	80 81       	ld	r24, Z
 bb0:	82 13       	cpse	r24, r18
 bb2:	05 c0       	rjmp	.+10     	; 0xbbe <main+0x56e>
 bb4:	80 91 06 01 	lds	r24, 0x0106
 bb8:	90 e0       	ldi	r25, 0x00	; 0
 bba:	01 97       	sbiw	r24, 0x01	; 1
 bbc:	20 c0       	rjmp	.+64     	; 0xbfe <main+0x5ae>
 bbe:	30 91 06 01 	lds	r19, 0x0106
 bc2:	80 91 07 01 	lds	r24, 0x0107
 bc6:	90 e0       	ldi	r25, 0x00	; 0
 bc8:	01 97       	sbiw	r24, 0x01	; 1
 bca:	be 01       	movw	r22, r28
 bcc:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 bd0:	6c 01       	movw	r12, r24
 bd2:	83 2f       	mov	r24, r19
 bd4:	90 e0       	ldi	r25, 0x00	; 0
 bd6:	01 96       	adiw	r24, 0x01	; 1
 bd8:	be 01       	movw	r22, r28
 bda:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 bde:	18 9f       	mul	r17, r24
 be0:	f0 01       	movw	r30, r0
 be2:	19 9f       	mul	r17, r25
 be4:	f0 0d       	add	r31, r0
 be6:	11 24       	eor	r1, r1
 be8:	ec 0d       	add	r30, r12
 bea:	fd 1d       	adc	r31, r13
 bec:	e3 5f       	subi	r30, 0xF3	; 243
 bee:	fe 4f       	sbci	r31, 0xFE	; 254
 bf0:	80 81       	ld	r24, Z
 bf2:	82 13       	cpse	r24, r18
 bf4:	0e c0       	rjmp	.+28     	; 0xc12 <main+0x5c2>
 bf6:	80 91 06 01 	lds	r24, 0x0106
 bfa:	90 e0       	ldi	r25, 0x00	; 0
 bfc:	01 96       	adiw	r24, 0x01	; 1
 bfe:	be 01       	movw	r22, r28
 c00:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 c04:	80 93 06 01 	sts	0x0106, r24
 c08:	80 91 07 01 	lds	r24, 0x0107
 c0c:	90 e0       	ldi	r25, 0x00	; 0
 c0e:	01 97       	sbiw	r24, 0x01	; 1
 c10:	29 c0       	rjmp	.+82     	; 0xc64 <main+0x614>
 c12:	30 91 06 01 	lds	r19, 0x0106
 c16:	80 91 07 01 	lds	r24, 0x0107
 c1a:	90 e0       	ldi	r25, 0x00	; 0
 c1c:	01 96       	adiw	r24, 0x01	; 1
 c1e:	be 01       	movw	r22, r28
 c20:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 c24:	6c 01       	movw	r12, r24
 c26:	83 2f       	mov	r24, r19
 c28:	90 e0       	ldi	r25, 0x00	; 0
 c2a:	01 97       	sbiw	r24, 0x01	; 1
 c2c:	be 01       	movw	r22, r28
 c2e:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 c32:	18 9f       	mul	r17, r24
 c34:	f0 01       	movw	r30, r0
 c36:	19 9f       	mul	r17, r25
 c38:	f0 0d       	add	r31, r0
 c3a:	11 24       	eor	r1, r1
 c3c:	ec 0d       	add	r30, r12
 c3e:	fd 1d       	adc	r31, r13
 c40:	e3 5f       	subi	r30, 0xF3	; 243
 c42:	fe 4f       	sbci	r31, 0xFE	; 254
 c44:	80 81       	ld	r24, Z
 c46:	82 13       	cpse	r24, r18
 c48:	12 c0       	rjmp	.+36     	; 0xc6e <main+0x61e>
 c4a:	80 91 06 01 	lds	r24, 0x0106
 c4e:	90 e0       	ldi	r25, 0x00	; 0
 c50:	01 97       	sbiw	r24, 0x01	; 1
 c52:	be 01       	movw	r22, r28
 c54:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 c58:	80 93 06 01 	sts	0x0106, r24
 c5c:	80 91 07 01 	lds	r24, 0x0107
 c60:	90 e0       	ldi	r25, 0x00	; 0
 c62:	01 96       	adiw	r24, 0x01	; 1
 c64:	be 01       	movw	r22, r28
 c66:	0e 94 d8 06 	call	0xdb0	; 0xdb0 <__divmodhi4>
 c6a:	80 93 07 01 	sts	0x0107, r24
 c6e:	10 92 0a 01 	sts	0x010A, r1
 c72:	80 e0       	ldi	r24, 0x00	; 0
 c74:	0e 94 08 03 	call	0x610	; 0x610 <ButtonPushed>
 c78:	88 23       	and	r24, r24
 c7a:	29 f0       	breq	.+10     	; 0xc86 <main+0x636>
 c7c:	81 e0       	ldi	r24, 0x01	; 1
 c7e:	80 93 02 01 	sts	0x0102, r24
 c82:	10 92 0c 01 	sts	0x010C, r1
 c86:	81 e0       	ldi	r24, 0x01	; 1
 c88:	0e 94 08 03 	call	0x610	; 0x610 <ButtonPushed>
 c8c:	88 23       	and	r24, r24
 c8e:	29 f0       	breq	.+10     	; 0xc9a <main+0x64a>
 c90:	10 92 02 01 	sts	0x0102, r1
 c94:	81 e0       	ldi	r24, 0x01	; 1
 c96:	80 93 0c 01 	sts	0x010C, r24
 c9a:	80 91 b3 00 	lds	r24, 0x00B3
 c9e:	8f 5f       	subi	r24, 0xFF	; 255
 ca0:	80 93 b3 00 	sts	0x00B3, r24
 ca4:	0e 94 be 06 	call	0xd7c	; 0xd7c <waitForVBlank>
 ca8:	44 cd       	rjmp	.-1400   	; 0x732 <main+0xe2>

00000caa <initVideo>:
 caa:	10 92 80 00 	sts	0x0080, r1
 cae:	89 e0       	ldi	r24, 0x09	; 9
 cb0:	80 93 81 00 	sts	0x0081, r24
 cb4:	82 e0       	ldi	r24, 0x02	; 2
 cb6:	80 93 89 00 	sts	0x0089, r24
 cba:	9c e7       	ldi	r25, 0x7C	; 124
 cbc:	90 93 88 00 	sts	0x0088, r25
 cc0:	80 93 6f 00 	sts	0x006F, r24
 cc4:	08 95       	ret

00000cc6 <drawCustomSpriteFromFlash>:
 cc6:	0f 93       	push	r16
 cc8:	1f 93       	push	r17
 cca:	cf 93       	push	r28
 ccc:	df 93       	push	r29
 cce:	3b b1       	in	r19, 0x0b	; 11
 cd0:	3c 65       	ori	r19, 0x5C	; 92
 cd2:	3b b9       	out	0x0b, r19	; 11
 cd4:	3f ef       	ldi	r19, 0xFF	; 255
 cd6:	31 b9       	out	0x01, r19	; 1
 cd8:	30 e0       	ldi	r19, 0x00	; 0
 cda:	c6 2f       	mov	r28, r22
 cdc:	d0 e0       	ldi	r29, 0x00	; 0
 cde:	19 c0       	rjmp	.+50     	; 0xd12 <drawCustomSpriteFromFlash+0x4c>
 ce0:	53 2f       	mov	r21, r19
 ce2:	50 0f       	add	r21, r16
 ce4:	55 0f       	add	r21, r21
 ce6:	55 b9       	out	0x05, r21	; 5
 ce8:	dc 01       	movw	r26, r24
 cea:	58 2f       	mov	r21, r24
 cec:	12 2f       	mov	r17, r18
 cee:	18 1b       	sub	r17, r24
 cf0:	08 c0       	rjmp	.+16     	; 0xd02 <drawCustomSpriteFromFlash+0x3c>
 cf2:	71 0f       	add	r23, r17
 cf4:	72 b9       	out	0x02, r23	; 2
 cf6:	fd 01       	movw	r30, r26
 cf8:	11 96       	adiw	r26, 0x01	; 1
 cfa:	e4 91       	lpm	r30, Z
 cfc:	e8 b9       	out	0x08, r30	; 8
 cfe:	5a 98       	cbi	0x0b, 2	; 11
 d00:	5a 9a       	sbi	0x0b, 2	; 11
 d02:	7a 2f       	mov	r23, r26
 d04:	ea 2f       	mov	r30, r26
 d06:	e5 1b       	sub	r30, r21
 d08:	e6 17       	cp	r30, r22
 d0a:	98 f3       	brcs	.-26     	; 0xcf2 <drawCustomSpriteFromFlash+0x2c>
 d0c:	8c 0f       	add	r24, r28
 d0e:	9d 1f       	adc	r25, r29
 d10:	3f 5f       	subi	r19, 0xFF	; 255
 d12:	34 13       	cpse	r19, r20
 d14:	e5 cf       	rjmp	.-54     	; 0xce0 <drawCustomSpriteFromFlash+0x1a>
 d16:	11 b8       	out	0x01, r1	; 1
 d18:	8f ef       	ldi	r24, 0xFF	; 255
 d1a:	82 b9       	out	0x02, r24	; 2
 d1c:	5e 98       	cbi	0x0b, 6	; 11
 d1e:	df 91       	pop	r29
 d20:	cf 91       	pop	r28
 d22:	1f 91       	pop	r17
 d24:	0f 91       	pop	r16
 d26:	08 95       	ret

00000d28 <drawTileFromFlash>:
 d28:	2b b1       	in	r18, 0x0b	; 11
 d2a:	2c 65       	ori	r18, 0x5C	; 92
 d2c:	2b b9       	out	0x0b, r18	; 11
 d2e:	2f ef       	ldi	r18, 0xFF	; 255
 d30:	21 b9       	out	0x01, r18	; 1
 d32:	50 e0       	ldi	r21, 0x00	; 0
 d34:	25 2f       	mov	r18, r21
 d36:	24 0f       	add	r18, r20
 d38:	22 0f       	add	r18, r18
 d3a:	25 b9       	out	0x05, r18	; 5
 d3c:	9c 01       	movw	r18, r24
 d3e:	70 e0       	ldi	r23, 0x00	; 0
 d40:	e7 2f       	mov	r30, r23
 d42:	e6 0f       	add	r30, r22
 d44:	e2 b9       	out	0x02, r30	; 2
 d46:	f9 01       	movw	r30, r18
 d48:	2f 5f       	subi	r18, 0xFF	; 255
 d4a:	3f 4f       	sbci	r19, 0xFF	; 255
 d4c:	e4 91       	lpm	r30, Z
 d4e:	e8 b9       	out	0x08, r30	; 8
 d50:	5a 98       	cbi	0x0b, 2	; 11
 d52:	5a 9a       	sbi	0x0b, 2	; 11
 d54:	7f 5f       	subi	r23, 0xFF	; 255
 d56:	78 30       	cpi	r23, 0x08	; 8
 d58:	99 f7       	brne	.-26     	; 0xd40 <drawTileFromFlash+0x18>
 d5a:	08 96       	adiw	r24, 0x08	; 8
 d5c:	5f 5f       	subi	r21, 0xFF	; 255
 d5e:	58 30       	cpi	r21, 0x08	; 8
 d60:	49 f7       	brne	.-46     	; 0xd34 <drawTileFromFlash+0xc>
 d62:	11 b8       	out	0x01, r1	; 1
 d64:	8f ef       	ldi	r24, 0xFF	; 255
 d66:	82 b9       	out	0x02, r24	; 2
 d68:	5e 98       	cbi	0x0b, 6	; 11
 d6a:	08 95       	ret

00000d6c <endFrame>:
 d6c:	f1 9b       	sbis	0x1e, 1	; 30
 d6e:	03 c0       	rjmp	.+6      	; 0xd76 <endFrame+0xa>
 d70:	f1 98       	cbi	0x1e, 1	; 30
 d72:	5d 9a       	sbi	0x0b, 5	; 11
 d74:	08 95       	ret
 d76:	f1 9a       	sbi	0x1e, 1	; 30
 d78:	5d 98       	cbi	0x0b, 5	; 11
 d7a:	08 95       	ret

00000d7c <waitForVBlank>:
 d7c:	0e 94 b6 06 	call	0xd6c	; 0xd6c <endFrame>
 d80:	f2 9b       	sbis	0x1e, 2	; 30
 d82:	fe cf       	rjmp	.-4      	; 0xd80 <waitForVBlank+0x4>
 d84:	f2 98       	cbi	0x1e, 2	; 30
 d86:	08 95       	ret

00000d88 <setTile>:
 d88:	2e e1       	ldi	r18, 0x1E	; 30
 d8a:	42 9f       	mul	r20, r18
 d8c:	f0 01       	movw	r30, r0
 d8e:	11 24       	eor	r1, r1
 d90:	e6 0f       	add	r30, r22
 d92:	f1 1d       	adc	r31, r1
 d94:	ee 0f       	add	r30, r30
 d96:	ff 1f       	adc	r31, r31
 d98:	ec 56       	subi	r30, 0x6C	; 108
 d9a:	fb 4f       	sbci	r31, 0xFB	; 251
 d9c:	91 83       	std	Z+1, r25	; 0x01
 d9e:	80 83       	st	Z, r24
 da0:	44 0f       	add	r20, r20
 da2:	44 0f       	add	r20, r20
 da4:	44 0f       	add	r20, r20
 da6:	66 0f       	add	r22, r22
 da8:	66 0f       	add	r22, r22
 daa:	66 0f       	add	r22, r22
 dac:	0c 94 94 06 	jmp	0xd28	; 0xd28 <drawTileFromFlash>

00000db0 <__divmodhi4>:
 db0:	97 fb       	bst	r25, 7
 db2:	07 2e       	mov	r0, r23
 db4:	16 f4       	brtc	.+4      	; 0xdba <__divmodhi4+0xa>
 db6:	00 94       	com	r0
 db8:	07 d0       	rcall	.+14     	; 0xdc8 <__divmodhi4_neg1>
 dba:	77 fd       	sbrc	r23, 7
 dbc:	09 d0       	rcall	.+18     	; 0xdd0 <__divmodhi4_neg2>
 dbe:	0e 94 ec 06 	call	0xdd8	; 0xdd8 <__udivmodhi4>
 dc2:	07 fc       	sbrc	r0, 7
 dc4:	05 d0       	rcall	.+10     	; 0xdd0 <__divmodhi4_neg2>
 dc6:	3e f4       	brtc	.+14     	; 0xdd6 <__divmodhi4_exit>

00000dc8 <__divmodhi4_neg1>:
 dc8:	90 95       	com	r25
 dca:	81 95       	neg	r24
 dcc:	9f 4f       	sbci	r25, 0xFF	; 255
 dce:	08 95       	ret

00000dd0 <__divmodhi4_neg2>:
 dd0:	70 95       	com	r23
 dd2:	61 95       	neg	r22
 dd4:	7f 4f       	sbci	r23, 0xFF	; 255

00000dd6 <__divmodhi4_exit>:
 dd6:	08 95       	ret

00000dd8 <__udivmodhi4>:
 dd8:	aa 1b       	sub	r26, r26
 dda:	bb 1b       	sub	r27, r27
 ddc:	51 e1       	ldi	r21, 0x11	; 17
 dde:	07 c0       	rjmp	.+14     	; 0xdee <__udivmodhi4_ep>

00000de0 <__udivmodhi4_loop>:
 de0:	aa 1f       	adc	r26, r26
 de2:	bb 1f       	adc	r27, r27
 de4:	a6 17       	cp	r26, r22
 de6:	b7 07       	cpc	r27, r23
 de8:	10 f0       	brcs	.+4      	; 0xdee <__udivmodhi4_ep>
 dea:	a6 1b       	sub	r26, r22
 dec:	b7 0b       	sbc	r27, r23

00000dee <__udivmodhi4_ep>:
 dee:	88 1f       	adc	r24, r24
 df0:	99 1f       	adc	r25, r25
 df2:	5a 95       	dec	r21
 df4:	a9 f7       	brne	.-22     	; 0xde0 <__udivmodhi4_loop>
 df6:	80 95       	com	r24
 df8:	90 95       	com	r25
 dfa:	bc 01       	movw	r22, r24
 dfc:	cd 01       	movw	r24, r26
 dfe:	08 95       	ret

00000e00 <_exit>:
 e00:	f8 94       	cli

00000e02 <__stop_program>:
 e02:	ff cf       	rjmp	.-2      	; 0xe02 <__stop_program>
