
proylocal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e08  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004ac  08008f18  08008f18  00009f18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093c4  080093c4  0000b1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080093c4  080093c4  0000a3c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093cc  080093cc  0000b1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093cc  080093cc  0000a3cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093d0  080093d0  0000a3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  080093d4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026c0  200001e0  080095b4  0000b1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200028a0  080095b4  0000b8a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000b1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016ab3  00000000  00000000  0000b209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035b6  00000000  00000000  00021cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001390  00000000  00000000  00025278  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f21  00000000  00000000  00026608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b0e5  00000000  00000000  00027529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000159cf  00000000  00000000  0004260e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009812b  00000000  00000000  00057fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f0108  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006214  00000000  00000000  000f014c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000063  00000000  00000000  000f6360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	08008f00 	.word	0x08008f00

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	08008f00 	.word	0x08008f00

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_f2iz>:
 8000a88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000a8c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000a90:	d30f      	bcc.n	8000ab2 <__aeabi_f2iz+0x2a>
 8000a92:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000a96:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_f2iz+0x30>
 8000a9c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000aa0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000aa8:	fa23 f002 	lsr.w	r0, r3, r2
 8000aac:	bf18      	it	ne
 8000aae:	4240      	negne	r0, r0
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr
 8000ab8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000abc:	d101      	bne.n	8000ac2 <__aeabi_f2iz+0x3a>
 8000abe:	0242      	lsls	r2, r0, #9
 8000ac0:	d105      	bne.n	8000ace <__aeabi_f2iz+0x46>
 8000ac2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000ac6:	bf08      	it	eq
 8000ac8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f04f 0000 	mov.w	r0, #0
 8000ad2:	4770      	bx	lr

08000ad4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000ad4:	b480      	push	{r7}
 8000ad6:	b085      	sub	sp, #20
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	60f8      	str	r0, [r7, #12]
 8000adc:	60b9      	str	r1, [r7, #8]
 8000ade:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000ae0:	68fb      	ldr	r3, [r7, #12]
 8000ae2:	4a06      	ldr	r2, [pc, #24]	@ (8000afc <vApplicationGetIdleTaskMemory+0x28>)
 8000ae4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000ae6:	68bb      	ldr	r3, [r7, #8]
 8000ae8:	4a05      	ldr	r2, [pc, #20]	@ (8000b00 <vApplicationGetIdleTaskMemory+0x2c>)
 8000aea:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2280      	movs	r2, #128	@ 0x80
 8000af0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000af2:	bf00      	nop
 8000af4:	3714      	adds	r7, #20
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bc80      	pop	{r7}
 8000afa:	4770      	bx	lr
 8000afc:	200001fc 	.word	0x200001fc
 8000b00:	2000029c 	.word	0x2000029c

08000b04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b04:	b5b0      	push	{r4, r5, r7, lr}
 8000b06:	b09e      	sub	sp, #120	@ 0x78
 8000b08:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b0a:	f000 fdc1 	bl	8001690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b0e:	f000 f883 	bl	8000c18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b12:	f000 f97d 	bl	8000e10 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b16:	f000 f951 	bl	8000dbc <MX_USART2_UART_Init>
  MX_CAN_Init();
 8000b1a:	f000 f8bf 	bl	8000c9c <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 8000b1e:	4832      	ldr	r0, [pc, #200]	@ (8000be8 <main+0xe4>)
 8000b20:	f000 fb20 	bl	8001164 <RetargetInit>
  /* USER CODE END 2 */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  osMutexDef(canMutex);
 8000b24:	2300      	movs	r3, #0
 8000b26:	673b      	str	r3, [r7, #112]	@ 0x70
 8000b28:	2300      	movs	r3, #0
 8000b2a:	677b      	str	r3, [r7, #116]	@ 0x74
  canMutexHandle = osMutexCreate(osMutex(canMutex));
 8000b2c:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000b30:	4618      	mov	r0, r3
 8000b32:	f003 f804 	bl	8003b3e <osMutexCreate>
 8000b36:	4603      	mov	r3, r0
 8000b38:	4a2c      	ldr	r2, [pc, #176]	@ (8000bec <main+0xe8>)
 8000b3a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_SEMAPHORES */
  /* add semaphores, ... */


   // Crear sem√°foro binario con contador inicial = 0
  mySemHandle = osSemaphoreCreate(osSemaphore(mySem), 1);
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	482c      	ldr	r0, [pc, #176]	@ (8000bf0 <main+0xec>)
 8000b40:	f003 f89a 	bl	8003c78 <osSemaphoreCreate>
 8000b44:	4603      	mov	r3, r0
 8000b46:	4a2b      	ldr	r2, [pc, #172]	@ (8000bf4 <main+0xf0>)
 8000b48:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000b4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000bf8 <main+0xf4>)
 8000b4c:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 8000b50:	461d      	mov	r5, r3
 8000b52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000b5e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000b62:	2100      	movs	r1, #0
 8000b64:	4618      	mov	r0, r3
 8000b66:	f002 ff8a 	bl	8003a7e <osThreadCreate>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4a23      	ldr	r2, [pc, #140]	@ (8000bfc <main+0xf8>)
 8000b6e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadDef(SpeedTask, StartSpeedTask, osPriorityNormal, 0, 512);
 8000b70:	4b23      	ldr	r3, [pc, #140]	@ (8000c00 <main+0xfc>)
 8000b72:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000b76:	461d      	mov	r5, r3
 8000b78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadDef(TempTask, StartTempTask, osPriorityNormal, 0, 512);
 8000b84:	4b1f      	ldr	r3, [pc, #124]	@ (8000c04 <main+0x100>)
 8000b86:	f107 041c 	add.w	r4, r7, #28
 8000b8a:	461d      	mov	r5, r3
 8000b8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadDef(RxTask, StartRxTask, osPriorityHigh, 0, 512);
 8000b98:	4b1b      	ldr	r3, [pc, #108]	@ (8000c08 <main+0x104>)
 8000b9a:	463c      	mov	r4, r7
 8000b9c:	461d      	mov	r5, r3
 8000b9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ba0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ba2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000ba6:	e884 0007 	stmia.w	r4, {r0, r1, r2}

  SpeedTaskHandle = osThreadCreate(osThread(SpeedTask), NULL);
 8000baa:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000bae:	2100      	movs	r1, #0
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f002 ff64 	bl	8003a7e <osThreadCreate>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4a14      	ldr	r2, [pc, #80]	@ (8000c0c <main+0x108>)
 8000bba:	6013      	str	r3, [r2, #0]
  TempTaskHandle = osThreadCreate(osThread(TempTask), NULL);
 8000bbc:	f107 031c 	add.w	r3, r7, #28
 8000bc0:	2100      	movs	r1, #0
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 ff5b 	bl	8003a7e <osThreadCreate>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	4a11      	ldr	r2, [pc, #68]	@ (8000c10 <main+0x10c>)
 8000bcc:	6013      	str	r3, [r2, #0]
  RxTaskHandle = osThreadCreate(osThread(RxTask), NULL);
 8000bce:	463b      	mov	r3, r7
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f002 ff53 	bl	8003a7e <osThreadCreate>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	4a0e      	ldr	r2, [pc, #56]	@ (8000c14 <main+0x110>)
 8000bdc:	6013      	str	r3, [r2, #0]
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000bde:	f002 ff37 	bl	8003a50 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000be2:	bf00      	nop
 8000be4:	e7fd      	b.n	8000be2 <main+0xde>
 8000be6:	bf00      	nop
 8000be8:	200004d4 	.word	0x200004d4
 8000bec:	200005a8 	.word	0x200005a8
 8000bf0:	0800901c 	.word	0x0800901c
 8000bf4:	200004a8 	.word	0x200004a8
 8000bf8:	08008f24 	.word	0x08008f24
 8000bfc:	2000051c 	.word	0x2000051c
 8000c00:	08008f4c 	.word	0x08008f4c
 8000c04:	08008f74 	.word	0x08008f74
 8000c08:	08008f98 	.word	0x08008f98
 8000c0c:	200004a0 	.word	0x200004a0
 8000c10:	2000049c 	.word	0x2000049c
 8000c14:	200004a4 	.word	0x200004a4

08000c18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b090      	sub	sp, #64	@ 0x40
 8000c1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c1e:	f107 0318 	add.w	r3, r7, #24
 8000c22:	2228      	movs	r2, #40	@ 0x28
 8000c24:	2100      	movs	r1, #0
 8000c26:	4618      	mov	r0, r3
 8000c28:	f006 fa6e 	bl	8007108 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c2c:	1d3b      	adds	r3, r7, #4
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
 8000c36:	60da      	str	r2, [r3, #12]
 8000c38:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c42:	2310      	movs	r3, #16
 8000c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c46:	2302      	movs	r3, #2
 8000c48:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000c4e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c54:	f107 0318 	add.w	r3, r7, #24
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f001 fe2f 	bl	80028bc <HAL_RCC_OscConfig>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000c64:	f000 fa78 	bl	8001158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c68:	230f      	movs	r3, #15
 8000c6a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000c78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2102      	movs	r1, #2
 8000c82:	4618      	mov	r0, r3
 8000c84:	f002 f89c 	bl	8002dc0 <HAL_RCC_ClockConfig>
 8000c88:	4603      	mov	r3, r0
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d001      	beq.n	8000c92 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000c8e:	f000 fa63 	bl	8001158 <Error_Handler>
  }
}
 8000c92:	bf00      	nop
 8000c94:	3740      	adds	r7, #64	@ 0x40
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000ca0:	4b41      	ldr	r3, [pc, #260]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ca2:	4a42      	ldr	r2, [pc, #264]	@ (8000dac <MX_CAN_Init+0x110>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000ca6:	4b40      	ldr	r3, [pc, #256]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ca8:	2208      	movs	r2, #8
 8000caa:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000cac:	4b3e      	ldr	r3, [pc, #248]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000cb2:	4b3d      	ldr	r3, [pc, #244]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_3TQ;
 8000cb8:	4b3b      	ldr	r3, [pc, #236]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cba:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000cbe:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_4TQ;
 8000cc0:	4b39      	ldr	r3, [pc, #228]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cc2:	f44f 1240 	mov.w	r2, #3145728	@ 0x300000
 8000cc6:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000cc8:	4b37      	ldr	r3, [pc, #220]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000cce:	4b36      	ldr	r3, [pc, #216]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000cd4:	4b34      	ldr	r3, [pc, #208]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000cda:	4b33      	ldr	r3, [pc, #204]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000ce0:	4b31      	ldr	r3, [pc, #196]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000ce6:	4b30      	ldr	r3, [pc, #192]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000cec:	482e      	ldr	r0, [pc, #184]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cee:	f000 fd01 	bl	80016f4 <HAL_CAN_Init>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000cf8:	f000 fa2e 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */
  if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000cfc:	482a      	ldr	r0, [pc, #168]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000cfe:	f000 febd 	bl	8001a7c <HAL_CAN_Start>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d001      	beq.n	8000d0c <MX_CAN_Init+0x70>
    Error_Handler();
 8000d08:	f000 fa26 	bl	8001158 <Error_Handler>
  }
  sf.FilterBank = 0;
 8000d0c:	4b28      	ldr	r3, [pc, #160]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d0e:	2200      	movs	r2, #0
 8000d10:	615a      	str	r2, [r3, #20]
  sf.FilterMode = CAN_FILTERMODE_IDMASK;
 8000d12:	4b27      	ldr	r3, [pc, #156]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	619a      	str	r2, [r3, #24]
  sf.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000d18:	4b25      	ldr	r3, [pc, #148]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	611a      	str	r2, [r3, #16]
  sf.FilterIdHigh = 0x0000;
 8000d1e:	4b24      	ldr	r3, [pc, #144]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	601a      	str	r2, [r3, #0]
  sf.FilterIdLow = 0x0000;
 8000d24:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	605a      	str	r2, [r3, #4]
  sf.FilterMaskIdHigh = 0x0000;
 8000d2a:	4b21      	ldr	r3, [pc, #132]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	609a      	str	r2, [r3, #8]
  sf.FilterMaskIdLow = 0x0000;
 8000d30:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	60da      	str	r2, [r3, #12]
  sf.FilterScale = CAN_FILTERSCALE_32BIT;
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	61da      	str	r2, [r3, #28]
  sf.FilterActivation = CAN_FILTER_ENABLE;
 8000d3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d3e:	2201      	movs	r2, #1
 8000d40:	621a      	str	r2, [r3, #32]
  sf.SlaveStartFilterBank = 15;
 8000d42:	4b1b      	ldr	r3, [pc, #108]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d44:	220f      	movs	r2, #15
 8000d46:	625a      	str	r2, [r3, #36]	@ 0x24

  if (HAL_CAN_ConfigFilter(&hcan, &sf) != HAL_OK) {
 8000d48:	4919      	ldr	r1, [pc, #100]	@ (8000db0 <MX_CAN_Init+0x114>)
 8000d4a:	4817      	ldr	r0, [pc, #92]	@ (8000da8 <MX_CAN_Init+0x10c>)
 8000d4c:	f000 fdcd 	bl	80018ea <HAL_CAN_ConfigFilter>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <MX_CAN_Init+0xbe>
     Error_Handler();
 8000d56:	f000 f9ff 	bl	8001158 <Error_Handler>
   }
  TxHeader.StdId = 0x10; // Este ID activa la respuesta del ESP8266
 8000d5a:	4b16      	ldr	r3, [pc, #88]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d5c:	2210      	movs	r2, #16
 8000d5e:	601a      	str	r2, [r3, #0]
  TxHeader.DLC = 8;
 8000d60:	4b14      	ldr	r3, [pc, #80]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d62:	2208      	movs	r2, #8
 8000d64:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8000d66:	4b13      	ldr	r3, [pc, #76]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	60da      	str	r2, [r3, #12]
  TxHeader.ExtId = 0x00;
 8000d72:	4b10      	ldr	r3, [pc, #64]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
  TxHeader.TransmitGlobalTime = DISABLE;
 8000d78:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <MX_CAN_Init+0x118>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	751a      	strb	r2, [r3, #20]

  TempTxHeader.DLC = 8;
 8000d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d80:	2208      	movs	r2, #8
 8000d82:	611a      	str	r2, [r3, #16]
  TempTxHeader.IDE = CAN_ID_STD;
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  TempTxHeader.RTR = CAN_RTR_DATA;
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	60da      	str	r2, [r3, #12]
  TempTxHeader.StdId = 0x11;
 8000d90:	4b09      	ldr	r3, [pc, #36]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d92:	2211      	movs	r2, #17
 8000d94:	601a      	str	r2, [r3, #0]
  TempTxHeader.ExtId = 0x00;
 8000d96:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	605a      	str	r2, [r3, #4]
  TempTxHeader.TransmitGlobalTime = DISABLE;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <MX_CAN_Init+0x11c>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN_Init 2 */

}
 8000da2:	bf00      	nop
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	200004ac 	.word	0x200004ac
 8000dac:	40006400 	.word	0x40006400
 8000db0:	20000580 	.word	0x20000580
 8000db4:	20000520 	.word	0x20000520
 8000db8:	20000538 	.word	0x20000538

08000dbc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dc0:	4b11      	ldr	r3, [pc, #68]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dc2:	4a12      	ldr	r2, [pc, #72]	@ (8000e0c <MX_USART2_UART_Init+0x50>)
 8000dc4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000dc6:	4b10      	ldr	r3, [pc, #64]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dc8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dcc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dce:	4b0e      	ldr	r3, [pc, #56]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000dda:	4b0b      	ldr	r3, [pc, #44]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000de0:	4b09      	ldr	r3, [pc, #36]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000de2:	220c      	movs	r2, #12
 8000de4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de6:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000df2:	4805      	ldr	r0, [pc, #20]	@ (8000e08 <MX_USART2_UART_Init+0x4c>)
 8000df4:	f002 fbe0 	bl	80035b8 <HAL_UART_Init>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000dfe:	f000 f9ab 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e02:	bf00      	nop
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	200004d4 	.word	0x200004d4
 8000e0c:	40004400 	.word	0x40004400

08000e10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	f107 0308 	add.w	r3, r7, #8
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	601a      	str	r2, [r3, #0]
 8000e1e:	605a      	str	r2, [r3, #4]
 8000e20:	609a      	str	r2, [r3, #8]
 8000e22:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e24:	4b17      	ldr	r3, [pc, #92]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e26:	699b      	ldr	r3, [r3, #24]
 8000e28:	4a16      	ldr	r2, [pc, #88]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e2a:	f043 0304 	orr.w	r3, r3, #4
 8000e2e:	6193      	str	r3, [r2, #24]
 8000e30:	4b14      	ldr	r3, [pc, #80]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	f003 0304 	and.w	r3, r3, #4
 8000e38:	607b      	str	r3, [r7, #4]
 8000e3a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3c:	4b11      	ldr	r3, [pc, #68]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	4a10      	ldr	r2, [pc, #64]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	6193      	str	r3, [r2, #24]
 8000e48:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <MX_GPIO_Init+0x74>)
 8000e4a:	699b      	ldr	r3, [r3, #24]
 8000e4c:	f003 0308 	and.w	r3, r3, #8
 8000e50:	603b      	str	r3, [r7, #0]
 8000e52:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000e54:	2200      	movs	r2, #0
 8000e56:	2120      	movs	r1, #32
 8000e58:	480b      	ldr	r0, [pc, #44]	@ (8000e88 <MX_GPIO_Init+0x78>)
 8000e5a:	f001 fd17 	bl	800288c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8000e5e:	2320      	movs	r3, #32
 8000e60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e62:	2301      	movs	r3, #1
 8000e64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6a:	2302      	movs	r3, #2
 8000e6c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8000e6e:	f107 0308 	add.w	r3, r7, #8
 8000e72:	4619      	mov	r1, r3
 8000e74:	4804      	ldr	r0, [pc, #16]	@ (8000e88 <MX_GPIO_Init+0x78>)
 8000e76:	f001 fb85 	bl	8002584 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	bf00      	nop
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010800 	.word	0x40010800

08000e8c <StartTempTask>:

/* USER CODE BEGIN 4 */
void StartTempTask(void const * argument)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b088      	sub	sp, #32
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
	uint32_t PERIOD_MS = 2000;
 8000e94:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000e98:	617b      	str	r3, [r7, #20]
	uint32_t lastWakeTime = osKernelSysTick();
 8000e9a:	f002 fde0 	bl	8003a5e <osKernelSysTick>
 8000e9e:	61f8      	str	r0, [r7, #28]
	uint32_t periodTicks = PERIOD_MS * TICKS_PER_MS;
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	613b      	str	r3, [r7, #16]
	for(;;)
	{
		osMutexWait(canMutexHandle, osWaitForever);
 8000ea4:	4b1a      	ldr	r3, [pc, #104]	@ (8000f10 <StartTempTask+0x84>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	f04f 31ff 	mov.w	r1, #4294967295
 8000eac:	4618      	mov	r0, r3
 8000eae:	f002 fe5f 	bl	8003b70 <osMutexWait>


		// Enviar mensaje CAN con ID 0x10

	   if (HAL_CAN_AddTxMessage(&hcan, &TempTxHeader, TxData, &txMailbox) == HAL_OK) {
 8000eb2:	4b18      	ldr	r3, [pc, #96]	@ (8000f14 <StartTempTask+0x88>)
 8000eb4:	4a18      	ldr	r2, [pc, #96]	@ (8000f18 <StartTempTask+0x8c>)
 8000eb6:	4919      	ldr	r1, [pc, #100]	@ (8000f1c <StartTempTask+0x90>)
 8000eb8:	4819      	ldr	r0, [pc, #100]	@ (8000f20 <StartTempTask+0x94>)
 8000eba:	f000 fe23 	bl	8001b04 <HAL_CAN_AddTxMessage>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d10d      	bne.n	8000ee0 <StartTempTask+0x54>

		  // printf("CAN TX: ID=0x%03lX Data:", TempTxHeader.StdId);
		   for (int i = 0; i < TempTxHeader.DLC; i++) {
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	61bb      	str	r3, [r7, #24]
 8000ec8:	e002      	b.n	8000ed0 <StartTempTask+0x44>
 8000eca:	69bb      	ldr	r3, [r7, #24]
 8000ecc:	3301      	adds	r3, #1
 8000ece:	61bb      	str	r3, [r7, #24]
 8000ed0:	4b12      	ldr	r3, [pc, #72]	@ (8000f1c <StartTempTask+0x90>)
 8000ed2:	691a      	ldr	r2, [r3, #16]
 8000ed4:	69bb      	ldr	r3, [r7, #24]
 8000ed6:	429a      	cmp	r2, r3
 8000ed8:	d8f7      	bhi.n	8000eca <StartTempTask+0x3e>
			  // printf(" %02X", TxData[i]);
		   }
		   printf("Temperature request...\r\n");
 8000eda:	4812      	ldr	r0, [pc, #72]	@ (8000f24 <StartTempTask+0x98>)
 8000edc:	f005 ff80 	bl	8006de0 <puts>
		  // printf("\r\n");
	   } else {
		   //printf("Error al enviar CAN\r\n");
	   }
		osMutexRelease(canMutexHandle);
 8000ee0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <StartTempTask+0x84>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f002 fe91 	bl	8003c0c <osMutexRelease>
	   // --- Calcular siguiente tick absoluto ---
		 lastWakeTime += periodTicks;
 8000eea:	69fa      	ldr	r2, [r7, #28]
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	4413      	add	r3, r2
 8000ef0:	61fb      	str	r3, [r7, #28]

		 // --- Esperar hasta ese tick ---
		 uint32_t now = osKernelSysTick();
 8000ef2:	f002 fdb4 	bl	8003a5e <osKernelSysTick>
 8000ef6:	60f8      	str	r0, [r7, #12]
		 if ((int32_t)(lastWakeTime - now) > 0) {
 8000ef8:	69fa      	ldr	r2, [r7, #28]
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	1ad3      	subs	r3, r2, r3
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	ddd0      	ble.n	8000ea4 <StartTempTask+0x18>
			 osDelay((lastWakeTime - now) / TICKS_PER_MS);
 8000f02:	69fa      	ldr	r2, [r7, #28]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	4618      	mov	r0, r3
 8000f0a:	f002 fe04 	bl	8003b16 <osDelay>
	{
 8000f0e:	e7c9      	b.n	8000ea4 <StartTempTask+0x18>
 8000f10:	200005a8 	.word	0x200005a8
 8000f14:	2000057c 	.word	0x2000057c
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000538 	.word	0x20000538
 8000f20:	200004ac 	.word	0x200004ac
 8000f24:	08008fb4 	.word	0x08008fb4

08000f28 <StartSpeedTask>:
	}

}

void StartSpeedTask(void const * argument)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	uint32_t PERIOD_MS = 1000;
 8000f30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f34:	617b      	str	r3, [r7, #20]
	uint32_t lastWakeTime = osKernelSysTick();
 8000f36:	f002 fd92 	bl	8003a5e <osKernelSysTick>
 8000f3a:	61f8      	str	r0, [r7, #28]
	uint32_t periodTicks = PERIOD_MS * TICKS_PER_MS;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]
	for(;;)
	{
		osMutexWait(canMutexHandle, osWaitForever);
 8000f40:	4b1a      	ldr	r3, [pc, #104]	@ (8000fac <StartSpeedTask+0x84>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f04f 31ff 	mov.w	r1, #4294967295
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f002 fe11 	bl	8003b70 <osMutexWait>


	   // Enviar mensaje CAN con ID 0x10
	   if (HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &txMailbox) == HAL_OK) {
 8000f4e:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <StartSpeedTask+0x88>)
 8000f50:	4a18      	ldr	r2, [pc, #96]	@ (8000fb4 <StartSpeedTask+0x8c>)
 8000f52:	4919      	ldr	r1, [pc, #100]	@ (8000fb8 <StartSpeedTask+0x90>)
 8000f54:	4819      	ldr	r0, [pc, #100]	@ (8000fbc <StartSpeedTask+0x94>)
 8000f56:	f000 fdd5 	bl	8001b04 <HAL_CAN_AddTxMessage>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d10d      	bne.n	8000f7c <StartSpeedTask+0x54>

		   //printf("CAN TX: ID=0x%03lX Data:", TxHeader.StdId);
		   for (int i = 0; i < TxHeader.DLC; i++) {
 8000f60:	2300      	movs	r3, #0
 8000f62:	61bb      	str	r3, [r7, #24]
 8000f64:	e002      	b.n	8000f6c <StartSpeedTask+0x44>
 8000f66:	69bb      	ldr	r3, [r7, #24]
 8000f68:	3301      	adds	r3, #1
 8000f6a:	61bb      	str	r3, [r7, #24]
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <StartSpeedTask+0x90>)
 8000f6e:	691a      	ldr	r2, [r3, #16]
 8000f70:	69bb      	ldr	r3, [r7, #24]
 8000f72:	429a      	cmp	r2, r3
 8000f74:	d8f7      	bhi.n	8000f66 <StartSpeedTask+0x3e>
			   //printf(" %02X", TxData[i]);
		   }
			printf("Speed request...\r\n");
 8000f76:	4812      	ldr	r0, [pc, #72]	@ (8000fc0 <StartSpeedTask+0x98>)
 8000f78:	f005 ff32 	bl	8006de0 <puts>
		   //printf("\r\n");
	   } else {
		   //printf("Error al enviar CAN\r\n");
	   }
		 osMutexRelease(canMutexHandle);
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <StartSpeedTask+0x84>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4618      	mov	r0, r3
 8000f82:	f002 fe43 	bl	8003c0c <osMutexRelease>
	   // --- Calcular siguiente tick absoluto ---
		 lastWakeTime += periodTicks;
 8000f86:	69fa      	ldr	r2, [r7, #28]
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	4413      	add	r3, r2
 8000f8c:	61fb      	str	r3, [r7, #28]

		 // --- Esperar hasta ese tick ---

		 uint32_t now = osKernelSysTick();
 8000f8e:	f002 fd66 	bl	8003a5e <osKernelSysTick>
 8000f92:	60f8      	str	r0, [r7, #12]
		 if ((int32_t)(lastWakeTime - now) > 0) {
 8000f94:	69fa      	ldr	r2, [r7, #28]
 8000f96:	68fb      	ldr	r3, [r7, #12]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	ddd0      	ble.n	8000f40 <StartSpeedTask+0x18>
			 osDelay((lastWakeTime - now) / TICKS_PER_MS);
 8000f9e:	69fa      	ldr	r2, [r7, #28]
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	1ad3      	subs	r3, r2, r3
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 fdb6 	bl	8003b16 <osDelay>
	{
 8000faa:	e7c9      	b.n	8000f40 <StartSpeedTask+0x18>
 8000fac:	200005a8 	.word	0x200005a8
 8000fb0:	2000057c 	.word	0x2000057c
 8000fb4:	20000000 	.word	0x20000000
 8000fb8:	20000520 	.word	0x20000520
 8000fbc:	200004ac 	.word	0x200004ac
 8000fc0:	08008fcc 	.word	0x08008fcc

08000fc4 <StartRxTask>:
	}

}

void StartRxTask(void const * argument)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
	for(;;)
	{
	   // Esperar a que la ISR libere el sem√°foro
	osStatus statusSem = osSemaphoreWait(mySemHandle, osWaitForever);
 8000fcc:	4b2a      	ldr	r3, [pc, #168]	@ (8001078 <StartRxTask+0xb4>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fd4:	4618      	mov	r0, r3
 8000fd6:	f002 fe81 	bl	8003cdc <osSemaphoreWait>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	617b      	str	r3, [r7, #20]
	  if (statusSem == osOK) {
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d1f3      	bne.n	8000fcc <StartRxTask+0x8>

		  // Intentar tomar el mutex (bloquea si otra tarea lo est√° usando)

		 osStatus statusMutex = osMutexWait(canMutexHandle, osWaitForever);
 8000fe4:	4b25      	ldr	r3, [pc, #148]	@ (800107c <StartRxTask+0xb8>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fec:	4618      	mov	r0, r3
 8000fee:	f002 fdbf 	bl	8003b70 <osMutexWait>
 8000ff2:	6138      	str	r0, [r7, #16]
		  printf("entra a rx");
 8000ff4:	4822      	ldr	r0, [pc, #136]	@ (8001080 <StartRxTask+0xbc>)
 8000ff6:	f005 fe8b 	bl	8006d10 <iprintf>
						  printf("\r\n");
 8000ffa:	4822      	ldr	r0, [pc, #136]	@ (8001084 <StartRxTask+0xc0>)
 8000ffc:	f005 fef0 	bl	8006de0 <puts>
		 // if (statusMutex == osOK) {

						 // printf("CAN ID: 0x%03lX  Data:", RxHeader.StdId);
						  printf("toma mensaje exitoso");
 8001000:	4821      	ldr	r0, [pc, #132]	@ (8001088 <StartRxTask+0xc4>)
 8001002:	f005 fe85 	bl	8006d10 <iprintf>
						  printf("\r\n");
 8001006:	481f      	ldr	r0, [pc, #124]	@ (8001084 <StartRxTask+0xc0>)
 8001008:	f005 feea 	bl	8006de0 <puts>

						  button_status = (0x01 & RxData[0]);
 800100c:	4b1f      	ldr	r3, [pc, #124]	@ (800108c <StartRxTask+0xc8>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	f003 0301 	and.w	r3, r3, #1
 8001014:	b2da      	uxtb	r2, r3
 8001016:	4b1e      	ldr	r3, [pc, #120]	@ (8001090 <StartRxTask+0xcc>)
 8001018:	701a      	strb	r2, [r3, #0]
						  speed = (0xFF & RxData[1]);
 800101a:	4b1c      	ldr	r3, [pc, #112]	@ (800108c <StartRxTask+0xc8>)
 800101c:	785a      	ldrb	r2, [r3, #1]
 800101e:	4b1d      	ldr	r3, [pc, #116]	@ (8001094 <StartRxTask+0xd0>)
 8001020:	701a      	strb	r2, [r3, #0]
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 8001022:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <StartRxTask+0xc8>)
 8001024:	789b      	ldrb	r3, [r3, #2]
 8001026:	461a      	mov	r2, r3
											  ((uint32_t)RxData[3] << 8) |
 8001028:	4b18      	ldr	r3, [pc, #96]	@ (800108c <StartRxTask+0xc8>)
 800102a:	78db      	ldrb	r3, [r3, #3]
 800102c:	021b      	lsls	r3, r3, #8
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 800102e:	431a      	orrs	r2, r3
											  ((uint32_t)RxData[4] << 16) |
 8001030:	4b16      	ldr	r3, [pc, #88]	@ (800108c <StartRxTask+0xc8>)
 8001032:	791b      	ldrb	r3, [r3, #4]
 8001034:	041b      	lsls	r3, r3, #16
											  ((uint32_t)RxData[3] << 8) |
 8001036:	431a      	orrs	r2, r3
											  ((uint32_t)RxData[5] << 24);
 8001038:	4b14      	ldr	r3, [pc, #80]	@ (800108c <StartRxTask+0xc8>)
 800103a:	795b      	ldrb	r3, [r3, #5]
 800103c:	061b      	lsls	r3, r3, #24
											  ((uint32_t)RxData[4] << 16) |
 800103e:	4313      	orrs	r3, r2
						  uint32_t tempBits = ((uint32_t)RxData[2]) |
 8001040:	60bb      	str	r3, [r7, #8]
						  memcpy(&temp, &tempBits, sizeof(float));
 8001042:	68bb      	ldr	r3, [r7, #8]
 8001044:	4a14      	ldr	r2, [pc, #80]	@ (8001098 <StartRxTask+0xd4>)
 8001046:	6013      	str	r3, [r2, #0]
						  int tempamdanr = (int)temp;  // si 'temperatura' es float
 8001048:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <StartRxTask+0xd4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff fd1b 	bl	8000a88 <__aeabi_f2iz>
 8001052:	4603      	mov	r3, r0
 8001054:	60fb      	str	r3, [r7, #12]

						  printf("%d,%d,%d\n", speed, button_status, tempamdanr);
 8001056:	4b0f      	ldr	r3, [pc, #60]	@ (8001094 <StartRxTask+0xd0>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	4619      	mov	r1, r3
 800105c:	4b0c      	ldr	r3, [pc, #48]	@ (8001090 <StartRxTask+0xcc>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	461a      	mov	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	480d      	ldr	r0, [pc, #52]	@ (800109c <StartRxTask+0xd8>)
 8001066:	f005 fe53 	bl	8006d10 <iprintf>

			 osMutexRelease(canMutexHandle);
 800106a:	4b04      	ldr	r3, [pc, #16]	@ (800107c <StartRxTask+0xb8>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	4618      	mov	r0, r3
 8001070:	f002 fdcc 	bl	8003c0c <osMutexRelease>
	{
 8001074:	e7aa      	b.n	8000fcc <StartRxTask+0x8>
 8001076:	bf00      	nop
 8001078:	200004a8 	.word	0x200004a8
 800107c:	200005a8 	.word	0x200005a8
 8001080:	08008fe0 	.word	0x08008fe0
 8001084:	08008fec 	.word	0x08008fec
 8001088:	08008ff0 	.word	0x08008ff0
 800108c:	2000056c 	.word	0x2000056c
 8001090:	20000579 	.word	0x20000579
 8001094:	20000578 	.word	0x20000578
 8001098:	20000574 	.word	0x20000574
 800109c:	08009008 	.word	0x08009008

080010a0 <HAL_CAN_RxFifo0MsgPendingCallback>:

	}
	osMutexRelease(canMutexHandle);
}
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]

	 BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80010a8:	2300      	movs	r3, #0
 80010aa:	60fb      	str	r3, [r7, #12]

	    while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 80010ac:	e010      	b.n	80010d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
	    {
	        if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK)
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>)
 80010b0:	4a13      	ldr	r2, [pc, #76]	@ (8001100 <HAL_CAN_RxFifo0MsgPendingCallback+0x60>)
 80010b2:	2100      	movs	r1, #0
 80010b4:	6878      	ldr	r0, [r7, #4]
 80010b6:	f000 fdf4 	bl	8001ca2 <HAL_CAN_GetRxMessage>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d107      	bne.n	80010d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>
	        {
	            // Libera el sem√°foro desde ISR
	        	//printf("semaforo");
	            xSemaphoreGiveFromISR(mySemHandle, &xHigherPriorityTaskWoken);
 80010c0:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <HAL_CAN_RxFifo0MsgPendingCallback+0x64>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f107 020c 	add.w	r2, r7, #12
 80010c8:	4611      	mov	r1, r2
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 f994 	bl	80043f8 <xQueueGiveFromISR>
	    while (HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0)
 80010d0:	2100      	movs	r1, #0
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f000 ff06 	bl	8001ee4 <HAL_CAN_GetRxFifoFillLevel>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d1e7      	bne.n	80010ae <HAL_CAN_RxFifo0MsgPendingCallback+0xe>
	        }



	    }
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d007      	beq.n	80010f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
 80010e4:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>)
 80010e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80010ea:	601a      	str	r2, [r3, #0]
 80010ec:	f3bf 8f4f 	dsb	sy
 80010f0:	f3bf 8f6f 	isb	sy
}
 80010f4:	bf00      	nop
 80010f6:	3710      	adds	r7, #16
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	2000056c 	.word	0x2000056c
 8001100:	20000550 	.word	0x20000550
 8001104:	200004a8 	.word	0x200004a8
 8001108:	e000ed04 	.word	0xe000ed04

0800110c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  if(HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001114:	2102      	movs	r1, #2
 8001116:	4806      	ldr	r0, [pc, #24]	@ (8001130 <StartDefaultTask+0x24>)
 8001118:	f000 ff0b 	bl	8001f32 <HAL_CAN_ActivateNotification>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <StartDefaultTask+0x1a>
  {
	  Error_Handler();
 8001122:	f000 f819 	bl	8001158 <Error_Handler>
  }
  for(;;)
  {
	osDelay(1);
 8001126:	2001      	movs	r0, #1
 8001128:	f002 fcf5 	bl	8003b16 <osDelay>
 800112c:	e7fb      	b.n	8001126 <StartDefaultTask+0x1a>
 800112e:	bf00      	nop
 8001130:	200004ac 	.word	0x200004ac

08001134 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d101      	bne.n	800114a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001146:	f000 fab9 	bl	80016bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40000800 	.word	0x40000800

08001158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <Error_Handler+0x8>

08001164 <RetargetInit>:
//  return ch;
//}

UART_HandleTypeDef* gHuart;

void RetargetInit(UART_HandleTypeDef *huart2) {
 8001164:	b580      	push	{r7, lr}
 8001166:	b082      	sub	sp, #8
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
  gHuart = huart2;
 800116c:	4a07      	ldr	r2, [pc, #28]	@ (800118c <RetargetInit+0x28>)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8001172:	4b07      	ldr	r3, [pc, #28]	@ (8001190 <RetargetInit+0x2c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	6898      	ldr	r0, [r3, #8]
 8001178:	2300      	movs	r3, #0
 800117a:	2202      	movs	r2, #2
 800117c:	2100      	movs	r1, #0
 800117e:	f005 fe37 	bl	8006df0 <setvbuf>
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	200005ac 	.word	0x200005ac
 8001190:	20000024 	.word	0x20000024

08001194 <_write>:

int _write(int fd, char* ptr, int len) {
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	60f8      	str	r0, [r7, #12]
 800119c:	60b9      	str	r1, [r7, #8]
 800119e:	607a      	str	r2, [r7, #4]

  HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80011a0:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <_write+0x28>)
 80011a2:	6818      	ldr	r0, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	f04f 33ff 	mov.w	r3, #4294967295
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	f002 fa53 	bl	8003658 <HAL_UART_Transmit>
  return len;
 80011b2:	687b      	ldr	r3, [r7, #4]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200005ac 	.word	0x200005ac

080011c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <HAL_MspInit+0x68>)
 80011c8:	699b      	ldr	r3, [r3, #24]
 80011ca:	4a17      	ldr	r2, [pc, #92]	@ (8001228 <HAL_MspInit+0x68>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	6193      	str	r3, [r2, #24]
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <HAL_MspInit+0x68>)
 80011d4:	699b      	ldr	r3, [r3, #24]
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	4b12      	ldr	r3, [pc, #72]	@ (8001228 <HAL_MspInit+0x68>)
 80011e0:	69db      	ldr	r3, [r3, #28]
 80011e2:	4a11      	ldr	r2, [pc, #68]	@ (8001228 <HAL_MspInit+0x68>)
 80011e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011e8:	61d3      	str	r3, [r2, #28]
 80011ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001228 <HAL_MspInit+0x68>)
 80011ec:	69db      	ldr	r3, [r3, #28]
 80011ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	210f      	movs	r1, #15
 80011fa:	f06f 0001 	mvn.w	r0, #1
 80011fe:	f001 f996 	bl	800252e <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001202:	4b0a      	ldr	r3, [pc, #40]	@ (800122c <HAL_MspInit+0x6c>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	4a04      	ldr	r2, [pc, #16]	@ (800122c <HAL_MspInit+0x6c>)
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40021000 	.word	0x40021000
 800122c:	40010000 	.word	0x40010000

08001230 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08a      	sub	sp, #40	@ 0x28
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001238:	f107 0314 	add.w	r3, r7, #20
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
 8001240:	605a      	str	r2, [r3, #4]
 8001242:	609a      	str	r2, [r3, #8]
 8001244:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4a29      	ldr	r2, [pc, #164]	@ (80012f0 <HAL_CAN_MspInit+0xc0>)
 800124c:	4293      	cmp	r3, r2
 800124e:	d14b      	bne.n	80012e8 <HAL_CAN_MspInit+0xb8>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001250:	4b28      	ldr	r3, [pc, #160]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 8001252:	69db      	ldr	r3, [r3, #28]
 8001254:	4a27      	ldr	r2, [pc, #156]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 8001256:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800125a:	61d3      	str	r3, [r2, #28]
 800125c:	4b25      	ldr	r3, [pc, #148]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 800125e:	69db      	ldr	r3, [r3, #28]
 8001260:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001268:	4b22      	ldr	r3, [pc, #136]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a21      	ldr	r2, [pc, #132]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 800126e:	f043 0308 	orr.w	r3, r3, #8
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b1f      	ldr	r3, [pc, #124]	@ (80012f4 <HAL_CAN_MspInit+0xc4>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001280:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001284:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001286:	2300      	movs	r3, #0
 8001288:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800128e:	f107 0314 	add.w	r3, r7, #20
 8001292:	4619      	mov	r1, r3
 8001294:	4818      	ldr	r0, [pc, #96]	@ (80012f8 <HAL_CAN_MspInit+0xc8>)
 8001296:	f001 f975 	bl	8002584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800129a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800129e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012a4:	2303      	movs	r3, #3
 80012a6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	4619      	mov	r1, r3
 80012ae:	4812      	ldr	r0, [pc, #72]	@ (80012f8 <HAL_CAN_MspInit+0xc8>)
 80012b0:	f001 f968 	bl	8002584 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <HAL_CAN_MspInit+0xcc>)
 80012b6:	685b      	ldr	r3, [r3, #4]
 80012b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012bc:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 80012c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80012c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80012ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80012d2:	4a0a      	ldr	r2, [pc, #40]	@ (80012fc <HAL_CAN_MspInit+0xcc>)
 80012d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012d6:	6053      	str	r3, [r2, #4]

    /* USER CODE BEGIN CAN1_MspInit 1 */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 80012d8:	2200      	movs	r2, #0
 80012da:	2105      	movs	r1, #5
 80012dc:	2014      	movs	r0, #20
 80012de:	f001 f926 	bl	800252e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80012e2:	2014      	movs	r0, #20
 80012e4:	f001 f93f 	bl	8002566 <HAL_NVIC_EnableIRQ>
    /* USER CODE END CAN1_MspInit 1 */

  }

}
 80012e8:	bf00      	nop
 80012ea:	3728      	adds	r7, #40	@ 0x28
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40006400 	.word	0x40006400
 80012f4:	40021000 	.word	0x40021000
 80012f8:	40010c00 	.word	0x40010c00
 80012fc:	40010000 	.word	0x40010000

08001300 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b088      	sub	sp, #32
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001308:	f107 0310 	add.w	r3, r7, #16
 800130c:	2200      	movs	r2, #0
 800130e:	601a      	str	r2, [r3, #0]
 8001310:	605a      	str	r2, [r3, #4]
 8001312:	609a      	str	r2, [r3, #8]
 8001314:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a1b      	ldr	r2, [pc, #108]	@ (8001388 <HAL_UART_MspInit+0x88>)
 800131c:	4293      	cmp	r3, r2
 800131e:	d12f      	bne.n	8001380 <HAL_UART_MspInit+0x80>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <HAL_UART_MspInit+0x8c>)
 8001322:	69db      	ldr	r3, [r3, #28]
 8001324:	4a19      	ldr	r2, [pc, #100]	@ (800138c <HAL_UART_MspInit+0x8c>)
 8001326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800132a:	61d3      	str	r3, [r2, #28]
 800132c:	4b17      	ldr	r3, [pc, #92]	@ (800138c <HAL_UART_MspInit+0x8c>)
 800132e:	69db      	ldr	r3, [r3, #28]
 8001330:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001334:	60fb      	str	r3, [r7, #12]
 8001336:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001338:	4b14      	ldr	r3, [pc, #80]	@ (800138c <HAL_UART_MspInit+0x8c>)
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	4a13      	ldr	r2, [pc, #76]	@ (800138c <HAL_UART_MspInit+0x8c>)
 800133e:	f043 0304 	orr.w	r3, r3, #4
 8001342:	6193      	str	r3, [r2, #24]
 8001344:	4b11      	ldr	r3, [pc, #68]	@ (800138c <HAL_UART_MspInit+0x8c>)
 8001346:	699b      	ldr	r3, [r3, #24]
 8001348:	f003 0304 	and.w	r3, r3, #4
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = STLinkTX_Pin;
 8001350:	2304      	movs	r3, #4
 8001352:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001358:	2303      	movs	r3, #3
 800135a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(STLinkTX_GPIO_Port, &GPIO_InitStruct);
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	4619      	mov	r1, r3
 8001362:	480b      	ldr	r0, [pc, #44]	@ (8001390 <HAL_UART_MspInit+0x90>)
 8001364:	f001 f90e 	bl	8002584 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLinkRX_Pin;
 8001368:	2308      	movs	r3, #8
 800136a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136c:	2300      	movs	r3, #0
 800136e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001370:	2300      	movs	r3, #0
 8001372:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(STLinkRX_GPIO_Port, &GPIO_InitStruct);
 8001374:	f107 0310 	add.w	r3, r7, #16
 8001378:	4619      	mov	r1, r3
 800137a:	4805      	ldr	r0, [pc, #20]	@ (8001390 <HAL_UART_MspInit+0x90>)
 800137c:	f001 f902 	bl	8002584 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001380:	bf00      	nop
 8001382:	3720      	adds	r7, #32
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40004400 	.word	0x40004400
 800138c:	40021000 	.word	0x40021000
 8001390:	40010800 	.word	0x40010800

08001394 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b08e      	sub	sp, #56	@ 0x38
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800139c:	2300      	movs	r3, #0
 800139e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80013a0:	2300      	movs	r3, #0
 80013a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80013a4:	2300      	movs	r3, #0
 80013a6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 80013aa:	4b34      	ldr	r3, [pc, #208]	@ (800147c <HAL_InitTick+0xe8>)
 80013ac:	69db      	ldr	r3, [r3, #28]
 80013ae:	4a33      	ldr	r2, [pc, #204]	@ (800147c <HAL_InitTick+0xe8>)
 80013b0:	f043 0304 	orr.w	r3, r3, #4
 80013b4:	61d3      	str	r3, [r2, #28]
 80013b6:	4b31      	ldr	r3, [pc, #196]	@ (800147c <HAL_InitTick+0xe8>)
 80013b8:	69db      	ldr	r3, [r3, #28]
 80013ba:	f003 0304 	and.w	r3, r3, #4
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80013c2:	f107 0210 	add.w	r2, r7, #16
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4611      	mov	r1, r2
 80013cc:	4618      	mov	r0, r3
 80013ce:	f001 fe67 	bl	80030a0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80013d2:	6a3b      	ldr	r3, [r7, #32]
 80013d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80013d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d103      	bne.n	80013e4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80013dc:	f001 fe38 	bl	8003050 <HAL_RCC_GetPCLK1Freq>
 80013e0:	6378      	str	r0, [r7, #52]	@ 0x34
 80013e2:	e004      	b.n	80013ee <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80013e4:	f001 fe34 	bl	8003050 <HAL_RCC_GetPCLK1Freq>
 80013e8:	4603      	mov	r3, r0
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80013ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013f0:	4a23      	ldr	r2, [pc, #140]	@ (8001480 <HAL_InitTick+0xec>)
 80013f2:	fba2 2303 	umull	r2, r3, r2, r3
 80013f6:	0c9b      	lsrs	r3, r3, #18
 80013f8:	3b01      	subs	r3, #1
 80013fa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80013fc:	4b21      	ldr	r3, [pc, #132]	@ (8001484 <HAL_InitTick+0xf0>)
 80013fe:	4a22      	ldr	r2, [pc, #136]	@ (8001488 <HAL_InitTick+0xf4>)
 8001400:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001402:	4b20      	ldr	r3, [pc, #128]	@ (8001484 <HAL_InitTick+0xf0>)
 8001404:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001408:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 800140a:	4a1e      	ldr	r2, [pc, #120]	@ (8001484 <HAL_InitTick+0xf0>)
 800140c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800140e:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <HAL_InitTick+0xf0>)
 8001412:	2200      	movs	r2, #0
 8001414:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001416:	4b1b      	ldr	r3, [pc, #108]	@ (8001484 <HAL_InitTick+0xf0>)
 8001418:	2200      	movs	r2, #0
 800141a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800141c:	4b19      	ldr	r3, [pc, #100]	@ (8001484 <HAL_InitTick+0xf0>)
 800141e:	2200      	movs	r2, #0
 8001420:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8001422:	4818      	ldr	r0, [pc, #96]	@ (8001484 <HAL_InitTick+0xf0>)
 8001424:	f001 fe8a 	bl	800313c <HAL_TIM_Base_Init>
 8001428:	4603      	mov	r3, r0
 800142a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800142e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001432:	2b00      	cmp	r3, #0
 8001434:	d11b      	bne.n	800146e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8001436:	4813      	ldr	r0, [pc, #76]	@ (8001484 <HAL_InitTick+0xf0>)
 8001438:	f001 fed8 	bl	80031ec <HAL_TIM_Base_Start_IT>
 800143c:	4603      	mov	r3, r0
 800143e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001442:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001446:	2b00      	cmp	r3, #0
 8001448:	d111      	bne.n	800146e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800144a:	201e      	movs	r0, #30
 800144c:	f001 f88b 	bl	8002566 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b0f      	cmp	r3, #15
 8001454:	d808      	bhi.n	8001468 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8001456:	2200      	movs	r2, #0
 8001458:	6879      	ldr	r1, [r7, #4]
 800145a:	201e      	movs	r0, #30
 800145c:	f001 f867 	bl	800252e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001460:	4a0a      	ldr	r2, [pc, #40]	@ (800148c <HAL_InitTick+0xf8>)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e002      	b.n	800146e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800146e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001472:	4618      	mov	r0, r3
 8001474:	3738      	adds	r7, #56	@ 0x38
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40021000 	.word	0x40021000
 8001480:	431bde83 	.word	0x431bde83
 8001484:	200005b0 	.word	0x200005b0
 8001488:	40000800 	.word	0x40000800
 800148c:	2000000c 	.word	0x2000000c

08001490 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001490:	b480      	push	{r7}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001494:	bf00      	nop
 8001496:	e7fd      	b.n	8001494 <NMI_Handler+0x4>

08001498 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800149c:	bf00      	nop
 800149e:	e7fd      	b.n	800149c <HardFault_Handler+0x4>

080014a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a4:	bf00      	nop
 80014a6:	e7fd      	b.n	80014a4 <MemManage_Handler+0x4>

080014a8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014ac:	bf00      	nop
 80014ae:	e7fd      	b.n	80014ac <BusFault_Handler+0x4>

080014b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b0:	b480      	push	{r7}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b4:	bf00      	nop
 80014b6:	e7fd      	b.n	80014b4 <UsageFault_Handler+0x4>

080014b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014b8:	b480      	push	{r7}
 80014ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014bc:	bf00      	nop
 80014be:	46bd      	mov	sp, r7
 80014c0:	bc80      	pop	{r7}
 80014c2:	4770      	bx	lr

080014c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80014c8:	4802      	ldr	r0, [pc, #8]	@ (80014d4 <TIM4_IRQHandler+0x10>)
 80014ca:	f001 fee1 	bl	8003290 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	200005b0 	.word	0x200005b0

080014d8 <USB_LP_CAN1_RX0_IRQHandler>:

/* USER CODE BEGIN 1 */
void CAN1_RX0_IRQHandler(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
	HAL_CAN_IRQHandler(&hcan);
 80014dc:	4802      	ldr	r0, [pc, #8]	@ (80014e8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 80014de:	f000 fd4d 	bl	8001f7c <HAL_CAN_IRQHandler>
}
 80014e2:	bf00      	nop
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	200004ac 	.word	0x200004ac

080014ec <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
  return 1;
 80014f0:	2301      	movs	r3, #1
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bc80      	pop	{r7}
 80014f8:	4770      	bx	lr

080014fa <_kill>:

int _kill(int pid, int sig)
{
 80014fa:	b580      	push	{r7, lr}
 80014fc:	b082      	sub	sp, #8
 80014fe:	af00      	add	r7, sp, #0
 8001500:	6078      	str	r0, [r7, #4]
 8001502:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001504:	f005 feb0 	bl	8007268 <__errno>
 8001508:	4603      	mov	r3, r0
 800150a:	2216      	movs	r2, #22
 800150c:	601a      	str	r2, [r3, #0]
  return -1;
 800150e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001512:	4618      	mov	r0, r3
 8001514:	3708      	adds	r7, #8
 8001516:	46bd      	mov	sp, r7
 8001518:	bd80      	pop	{r7, pc}

0800151a <_exit>:

void _exit (int status)
{
 800151a:	b580      	push	{r7, lr}
 800151c:	b082      	sub	sp, #8
 800151e:	af00      	add	r7, sp, #0
 8001520:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001522:	f04f 31ff 	mov.w	r1, #4294967295
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff ffe7 	bl	80014fa <_kill>
  while (1) {}    /* Make sure we hang here */
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <_exit+0x12>

08001530 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800153c:	2300      	movs	r3, #0
 800153e:	617b      	str	r3, [r7, #20]
 8001540:	e00a      	b.n	8001558 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001542:	f3af 8000 	nop.w
 8001546:	4601      	mov	r1, r0
 8001548:	68bb      	ldr	r3, [r7, #8]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	60ba      	str	r2, [r7, #8]
 800154e:	b2ca      	uxtb	r2, r1
 8001550:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	3301      	adds	r3, #1
 8001556:	617b      	str	r3, [r7, #20]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	429a      	cmp	r2, r3
 800155e:	dbf0      	blt.n	8001542 <_read+0x12>
  }

  return len;
 8001560:	687b      	ldr	r3, [r7, #4]
}
 8001562:	4618      	mov	r0, r3
 8001564:	3718      	adds	r7, #24
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <_close>:
  }
  return len;
}

int _close(int file)
{
 800156a:	b480      	push	{r7}
 800156c:	b083      	sub	sp, #12
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001572:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001576:	4618      	mov	r0, r3
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr

08001580 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001590:	605a      	str	r2, [r3, #4]
  return 0;
 8001592:	2300      	movs	r3, #0
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	bc80      	pop	{r7}
 800159c:	4770      	bx	lr

0800159e <_isatty>:

int _isatty(int file)
{
 800159e:	b480      	push	{r7}
 80015a0:	b083      	sub	sp, #12
 80015a2:	af00      	add	r7, sp, #0
 80015a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015a6:	2301      	movs	r3, #1
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	370c      	adds	r7, #12
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80015be:	2300      	movs	r3, #0
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3714      	adds	r7, #20
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bc80      	pop	{r7}
 80015c8:	4770      	bx	lr
	...

080015cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015d4:	4a14      	ldr	r2, [pc, #80]	@ (8001628 <_sbrk+0x5c>)
 80015d6:	4b15      	ldr	r3, [pc, #84]	@ (800162c <_sbrk+0x60>)
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015e0:	4b13      	ldr	r3, [pc, #76]	@ (8001630 <_sbrk+0x64>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d102      	bne.n	80015ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <_sbrk+0x64>)
 80015ea:	4a12      	ldr	r2, [pc, #72]	@ (8001634 <_sbrk+0x68>)
 80015ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015ee:	4b10      	ldr	r3, [pc, #64]	@ (8001630 <_sbrk+0x64>)
 80015f0:	681a      	ldr	r2, [r3, #0]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4413      	add	r3, r2
 80015f6:	693a      	ldr	r2, [r7, #16]
 80015f8:	429a      	cmp	r2, r3
 80015fa:	d207      	bcs.n	800160c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80015fc:	f005 fe34 	bl	8007268 <__errno>
 8001600:	4603      	mov	r3, r0
 8001602:	220c      	movs	r2, #12
 8001604:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001606:	f04f 33ff 	mov.w	r3, #4294967295
 800160a:	e009      	b.n	8001620 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800160c:	4b08      	ldr	r3, [pc, #32]	@ (8001630 <_sbrk+0x64>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001612:	4b07      	ldr	r3, [pc, #28]	@ (8001630 <_sbrk+0x64>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	4a05      	ldr	r2, [pc, #20]	@ (8001630 <_sbrk+0x64>)
 800161c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800161e:	68fb      	ldr	r3, [r7, #12]
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	20005000 	.word	0x20005000
 800162c:	00000400 	.word	0x00000400
 8001630:	200005f8 	.word	0x200005f8
 8001634:	200028a0 	.word	0x200028a0

08001638 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001638:	b480      	push	{r7}
 800163a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800163c:	bf00      	nop
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr

08001644 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001644:	f7ff fff8 	bl	8001638 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001648:	480b      	ldr	r0, [pc, #44]	@ (8001678 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800164a:	490c      	ldr	r1, [pc, #48]	@ (800167c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800164c:	4a0c      	ldr	r2, [pc, #48]	@ (8001680 <LoopFillZerobss+0x16>)
  movs r3, #0
 800164e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001650:	e002      	b.n	8001658 <LoopCopyDataInit>

08001652 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001652:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001654:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001656:	3304      	adds	r3, #4

08001658 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001658:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800165a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800165c:	d3f9      	bcc.n	8001652 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800165e:	4a09      	ldr	r2, [pc, #36]	@ (8001684 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001660:	4c09      	ldr	r4, [pc, #36]	@ (8001688 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001662:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001664:	e001      	b.n	800166a <LoopFillZerobss>

08001666 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001666:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001668:	3204      	adds	r2, #4

0800166a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800166a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800166c:	d3fb      	bcc.n	8001666 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800166e:	f005 fe01 	bl	8007274 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001672:	f7ff fa47 	bl	8000b04 <main>
  bx lr
 8001676:	4770      	bx	lr
  ldr r0, =_sdata
 8001678:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800167c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001680:	080093d4 	.word	0x080093d4
  ldr r2, =_sbss
 8001684:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001688:	200028a0 	.word	0x200028a0

0800168c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800168c:	e7fe      	b.n	800168c <ADC1_2_IRQHandler>
	...

08001690 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001694:	4b08      	ldr	r3, [pc, #32]	@ (80016b8 <HAL_Init+0x28>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a07      	ldr	r2, [pc, #28]	@ (80016b8 <HAL_Init+0x28>)
 800169a:	f043 0310 	orr.w	r3, r3, #16
 800169e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a0:	2003      	movs	r0, #3
 80016a2:	f000 ff39 	bl	8002518 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016a6:	200f      	movs	r0, #15
 80016a8:	f7ff fe74 	bl	8001394 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ac:	f7ff fd88 	bl	80011c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016b0:	2300      	movs	r3, #0
}
 80016b2:	4618      	mov	r0, r3
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40022000 	.word	0x40022000

080016bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016c0:	4b05      	ldr	r3, [pc, #20]	@ (80016d8 <HAL_IncTick+0x1c>)
 80016c2:	781b      	ldrb	r3, [r3, #0]
 80016c4:	461a      	mov	r2, r3
 80016c6:	4b05      	ldr	r3, [pc, #20]	@ (80016dc <HAL_IncTick+0x20>)
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	4a03      	ldr	r2, [pc, #12]	@ (80016dc <HAL_IncTick+0x20>)
 80016ce:	6013      	str	r3, [r2, #0]
}
 80016d0:	bf00      	nop
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bc80      	pop	{r7}
 80016d6:	4770      	bx	lr
 80016d8:	20000010 	.word	0x20000010
 80016dc:	200005fc 	.word	0x200005fc

080016e0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  return uwTick;
 80016e4:	4b02      	ldr	r3, [pc, #8]	@ (80016f0 <HAL_GetTick+0x10>)
 80016e6:	681b      	ldr	r3, [r3, #0]
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	200005fc 	.word	0x200005fc

080016f4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d101      	bne.n	8001706 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e0ed      	b.n	80018e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	f893 3020 	ldrb.w	r3, [r3, #32]
 800170c:	b2db      	uxtb	r3, r3
 800170e:	2b00      	cmp	r3, #0
 8001710:	d102      	bne.n	8001718 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f7ff fd8c 	bl	8001230 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f042 0201 	orr.w	r2, r2, #1
 8001726:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001728:	f7ff ffda 	bl	80016e0 <HAL_GetTick>
 800172c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800172e:	e012      	b.n	8001756 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001730:	f7ff ffd6 	bl	80016e0 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b0a      	cmp	r3, #10
 800173c:	d90b      	bls.n	8001756 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001742:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2205      	movs	r2, #5
 800174e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001752:	2301      	movs	r3, #1
 8001754:	e0c5      	b.n	80018e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b00      	cmp	r3, #0
 8001762:	d0e5      	beq.n	8001730 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f022 0202 	bic.w	r2, r2, #2
 8001772:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001774:	f7ff ffb4 	bl	80016e0 <HAL_GetTick>
 8001778:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800177a:	e012      	b.n	80017a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800177c:	f7ff ffb0 	bl	80016e0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b0a      	cmp	r3, #10
 8001788:	d90b      	bls.n	80017a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800178e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2205      	movs	r2, #5
 800179a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	e09f      	b.n	80018e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d1e5      	bne.n	800177c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	7e1b      	ldrb	r3, [r3, #24]
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d108      	bne.n	80017ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	e007      	b.n	80017da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80017d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7e5b      	ldrb	r3, [r3, #25]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d108      	bne.n	80017f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80017f0:	601a      	str	r2, [r3, #0]
 80017f2:	e007      	b.n	8001804 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001802:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	7e9b      	ldrb	r3, [r3, #26]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d108      	bne.n	800181e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0220 	orr.w	r2, r2, #32
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	e007      	b.n	800182e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0220 	bic.w	r2, r2, #32
 800182c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	7edb      	ldrb	r3, [r3, #27]
 8001832:	2b01      	cmp	r3, #1
 8001834:	d108      	bne.n	8001848 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f022 0210 	bic.w	r2, r2, #16
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	e007      	b.n	8001858 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	681a      	ldr	r2, [r3, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 0210 	orr.w	r2, r2, #16
 8001856:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	7f1b      	ldrb	r3, [r3, #28]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d108      	bne.n	8001872 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	681a      	ldr	r2, [r3, #0]
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f042 0208 	orr.w	r2, r2, #8
 800186e:	601a      	str	r2, [r3, #0]
 8001870:	e007      	b.n	8001882 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681a      	ldr	r2, [r3, #0]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f022 0208 	bic.w	r2, r2, #8
 8001880:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7f5b      	ldrb	r3, [r3, #29]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d108      	bne.n	800189c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f042 0204 	orr.w	r2, r2, #4
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	e007      	b.n	80018ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f022 0204 	bic.w	r2, r2, #4
 80018aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	689a      	ldr	r2, [r3, #8]
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	431a      	orrs	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	691b      	ldr	r3, [r3, #16]
 80018ba:	431a      	orrs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	695b      	ldr	r3, [r3, #20]
 80018c0:	ea42 0103 	orr.w	r1, r2, r3
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	1e5a      	subs	r2, r3, #1
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	430a      	orrs	r2, r1
 80018d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2201      	movs	r2, #1
 80018dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80018e0:	2300      	movs	r3, #0
}
 80018e2:	4618      	mov	r0, r3
 80018e4:	3710      	adds	r7, #16
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b087      	sub	sp, #28
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
 80018f2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001900:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8001902:	7cfb      	ldrb	r3, [r7, #19]
 8001904:	2b01      	cmp	r3, #1
 8001906:	d003      	beq.n	8001910 <HAL_CAN_ConfigFilter+0x26>
 8001908:	7cfb      	ldrb	r3, [r7, #19]
 800190a:	2b02      	cmp	r3, #2
 800190c:	f040 80aa 	bne.w	8001a64 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001916:	f043 0201 	orr.w	r2, r3, #1
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	695b      	ldr	r3, [r3, #20]
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	2201      	movs	r2, #1
 800192a:	fa02 f303 	lsl.w	r3, r2, r3
 800192e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	43db      	mvns	r3, r3
 800193a:	401a      	ands	r2, r3
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	69db      	ldr	r3, [r3, #28]
 8001946:	2b00      	cmp	r3, #0
 8001948:	d123      	bne.n	8001992 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	43db      	mvns	r3, r3
 8001954:	401a      	ands	r2, r3
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001968:	683a      	ldr	r2, [r7, #0]
 800196a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800196c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	3248      	adds	r2, #72	@ 0x48
 8001972:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001986:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001988:	6979      	ldr	r1, [r7, #20]
 800198a:	3348      	adds	r3, #72	@ 0x48
 800198c:	00db      	lsls	r3, r3, #3
 800198e:	440b      	add	r3, r1
 8001990:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	2b01      	cmp	r3, #1
 8001998:	d122      	bne.n	80019e0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019aa:	683b      	ldr	r3, [r7, #0]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019b6:	683a      	ldr	r2, [r7, #0]
 80019b8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80019ba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3248      	adds	r2, #72	@ 0x48
 80019c0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80019ca:	683b      	ldr	r3, [r7, #0]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80019d4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80019d6:	6979      	ldr	r1, [r7, #20]
 80019d8:	3348      	adds	r3, #72	@ 0x48
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	440b      	add	r3, r1
 80019de:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	699b      	ldr	r3, [r3, #24]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d109      	bne.n	80019fc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	43db      	mvns	r3, r3
 80019f2:	401a      	ands	r2, r3
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80019fa:	e007      	b.n	8001a0c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d109      	bne.n	8001a28 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	43db      	mvns	r3, r3
 8001a1e:	401a      	ands	r2, r3
 8001a20:	697b      	ldr	r3, [r7, #20]
 8001a22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8001a26:	e007      	b.n	8001a38 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	431a      	orrs	r2, r3
 8001a32:	697b      	ldr	r3, [r7, #20]
 8001a34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	6a1b      	ldr	r3, [r3, #32]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d107      	bne.n	8001a50 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8001a40:	697b      	ldr	r3, [r7, #20]
 8001a42:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	431a      	orrs	r2, r3
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001a50:	697b      	ldr	r3, [r7, #20]
 8001a52:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001a56:	f023 0201 	bic.w	r2, r3, #1
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	e006      	b.n	8001a72 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a68:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a70:	2301      	movs	r3, #1
  }
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	371c      	adds	r7, #28
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b084      	sub	sp, #16
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d12e      	bne.n	8001aee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0201 	bic.w	r2, r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001aa8:	f7ff fe1a 	bl	80016e0 <HAL_GetTick>
 8001aac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001aae:	e012      	b.n	8001ad6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ab0:	f7ff fe16 	bl	80016e0 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b0a      	cmp	r3, #10
 8001abc:	d90b      	bls.n	8001ad6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ac2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2205      	movs	r2, #5
 8001ace:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	e012      	b.n	8001afc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	f003 0301 	and.w	r3, r3, #1
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d1e5      	bne.n	8001ab0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001aea:	2300      	movs	r3, #0
 8001aec:	e006      	b.n	8001afc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001af2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
  }
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	3710      	adds	r7, #16
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	@ 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
 8001b10:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001b18:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001b22:	7ffb      	ldrb	r3, [r7, #31]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	d003      	beq.n	8001b30 <HAL_CAN_AddTxMessage+0x2c>
 8001b28:	7ffb      	ldrb	r3, [r7, #31]
 8001b2a:	2b02      	cmp	r3, #2
 8001b2c:	f040 80ad 	bne.w	8001c8a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d10a      	bne.n	8001b50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d105      	bne.n	8001b50 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001b44:	69bb      	ldr	r3, [r7, #24]
 8001b46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	f000 8095 	beq.w	8001c7a <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001b50:	69bb      	ldr	r3, [r7, #24]
 8001b52:	0e1b      	lsrs	r3, r3, #24
 8001b54:	f003 0303 	and.w	r3, r3, #3
 8001b58:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	409a      	lsls	r2, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d10d      	bne.n	8001b88 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001b6c:	68bb      	ldr	r3, [r7, #8]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001b76:	68f9      	ldr	r1, [r7, #12]
 8001b78:	6809      	ldr	r1, [r1, #0]
 8001b7a:	431a      	orrs	r2, r3
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	3318      	adds	r3, #24
 8001b80:	011b      	lsls	r3, r3, #4
 8001b82:	440b      	add	r3, r1
 8001b84:	601a      	str	r2, [r3, #0]
 8001b86:	e00f      	b.n	8001ba8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b92:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8001b94:	68bb      	ldr	r3, [r7, #8]
 8001b96:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b98:	68f9      	ldr	r1, [r7, #12]
 8001b9a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001b9c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	3318      	adds	r3, #24
 8001ba2:	011b      	lsls	r3, r3, #4
 8001ba4:	440b      	add	r3, r1
 8001ba6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	6819      	ldr	r1, [r3, #0]
 8001bac:	68bb      	ldr	r3, [r7, #8]
 8001bae:	691a      	ldr	r2, [r3, #16]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	3318      	adds	r3, #24
 8001bb4:	011b      	lsls	r3, r3, #4
 8001bb6:	440b      	add	r3, r1
 8001bb8:	3304      	adds	r3, #4
 8001bba:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	7d1b      	ldrb	r3, [r3, #20]
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d111      	bne.n	8001be8 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	3318      	adds	r3, #24
 8001bcc:	011b      	lsls	r3, r3, #4
 8001bce:	4413      	add	r3, r2
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	68fa      	ldr	r2, [r7, #12]
 8001bd6:	6811      	ldr	r1, [r2, #0]
 8001bd8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	3318      	adds	r3, #24
 8001be0:	011b      	lsls	r3, r3, #4
 8001be2:	440b      	add	r3, r1
 8001be4:	3304      	adds	r3, #4
 8001be6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3307      	adds	r3, #7
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	061a      	lsls	r2, r3, #24
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	3306      	adds	r3, #6
 8001bf4:	781b      	ldrb	r3, [r3, #0]
 8001bf6:	041b      	lsls	r3, r3, #16
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3305      	adds	r3, #5
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	021b      	lsls	r3, r3, #8
 8001c02:	4313      	orrs	r3, r2
 8001c04:	687a      	ldr	r2, [r7, #4]
 8001c06:	3204      	adds	r2, #4
 8001c08:	7812      	ldrb	r2, [r2, #0]
 8001c0a:	4610      	mov	r0, r2
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	6811      	ldr	r1, [r2, #0]
 8001c10:	ea43 0200 	orr.w	r2, r3, r0
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	011b      	lsls	r3, r3, #4
 8001c18:	440b      	add	r3, r1
 8001c1a:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001c1e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3303      	adds	r3, #3
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	061a      	lsls	r2, r3, #24
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3302      	adds	r3, #2
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	041b      	lsls	r3, r3, #16
 8001c30:	431a      	orrs	r2, r3
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3301      	adds	r3, #1
 8001c36:	781b      	ldrb	r3, [r3, #0]
 8001c38:	021b      	lsls	r3, r3, #8
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	7812      	ldrb	r2, [r2, #0]
 8001c40:	4610      	mov	r0, r2
 8001c42:	68fa      	ldr	r2, [r7, #12]
 8001c44:	6811      	ldr	r1, [r2, #0]
 8001c46:	ea43 0200 	orr.w	r2, r3, r0
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	440b      	add	r3, r1
 8001c50:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8001c54:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	3318      	adds	r3, #24
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	4413      	add	r3, r2
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	68fa      	ldr	r2, [r7, #12]
 8001c66:	6811      	ldr	r1, [r2, #0]
 8001c68:	f043 0201 	orr.w	r2, r3, #1
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	3318      	adds	r3, #24
 8001c70:	011b      	lsls	r3, r3, #4
 8001c72:	440b      	add	r3, r1
 8001c74:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001c76:	2300      	movs	r3, #0
 8001c78:	e00e      	b.n	8001c98 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	e006      	b.n	8001c98 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c8e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
  }
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3724      	adds	r7, #36	@ 0x24
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr

08001ca2 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b087      	sub	sp, #28
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	60f8      	str	r0, [r7, #12]
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001cb6:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001cb8:	7dfb      	ldrb	r3, [r7, #23]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d003      	beq.n	8001cc6 <HAL_CAN_GetRxMessage+0x24>
 8001cbe:	7dfb      	ldrb	r3, [r7, #23]
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	f040 8103 	bne.w	8001ecc <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d10e      	bne.n	8001cea <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	68db      	ldr	r3, [r3, #12]
 8001cd2:	f003 0303 	and.w	r3, r3, #3
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d116      	bne.n	8001d08 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cde:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e0f7      	b.n	8001eda <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	691b      	ldr	r3, [r3, #16]
 8001cf0:	f003 0303 	and.w	r3, r3, #3
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d107      	bne.n	8001d08 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	e0e8      	b.n	8001eda <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	331b      	adds	r3, #27
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	4413      	add	r3, r2
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f003 0204 	and.w	r2, r3, #4
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10c      	bne.n	8001d40 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	68bb      	ldr	r3, [r7, #8]
 8001d2c:	331b      	adds	r3, #27
 8001d2e:	011b      	lsls	r3, r3, #4
 8001d30:	4413      	add	r3, r2
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	0d5b      	lsrs	r3, r3, #21
 8001d36:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	601a      	str	r2, [r3, #0]
 8001d3e:	e00b      	b.n	8001d58 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001d40:	68fb      	ldr	r3, [r7, #12]
 8001d42:	681a      	ldr	r2, [r3, #0]
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	331b      	adds	r3, #27
 8001d48:	011b      	lsls	r3, r3, #4
 8001d4a:	4413      	add	r3, r2
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	08db      	lsrs	r3, r3, #3
 8001d50:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	68bb      	ldr	r3, [r7, #8]
 8001d5e:	331b      	adds	r3, #27
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	4413      	add	r3, r2
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f003 0202 	and.w	r2, r3, #2
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	331b      	adds	r3, #27
 8001d76:	011b      	lsls	r3, r3, #4
 8001d78:	4413      	add	r3, r2
 8001d7a:	3304      	adds	r3, #4
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0308 	and.w	r3, r3, #8
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d003      	beq.n	8001d8e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2208      	movs	r2, #8
 8001d8a:	611a      	str	r2, [r3, #16]
 8001d8c:	e00b      	b.n	8001da6 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	68bb      	ldr	r3, [r7, #8]
 8001d94:	331b      	adds	r3, #27
 8001d96:	011b      	lsls	r3, r3, #4
 8001d98:	4413      	add	r3, r2
 8001d9a:	3304      	adds	r3, #4
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 020f 	and.w	r2, r3, #15
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	331b      	adds	r3, #27
 8001dae:	011b      	lsls	r3, r3, #4
 8001db0:	4413      	add	r3, r2
 8001db2:	3304      	adds	r3, #4
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	0a1b      	lsrs	r3, r3, #8
 8001db8:	b2da      	uxtb	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	331b      	adds	r3, #27
 8001dc6:	011b      	lsls	r3, r3, #4
 8001dc8:	4413      	add	r3, r2
 8001dca:	3304      	adds	r3, #4
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	0c1b      	lsrs	r3, r3, #16
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681a      	ldr	r2, [r3, #0]
 8001dda:	68bb      	ldr	r3, [r7, #8]
 8001ddc:	011b      	lsls	r3, r3, #4
 8001dde:	4413      	add	r3, r2
 8001de0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	011b      	lsls	r3, r3, #4
 8001df4:	4413      	add	r3, r2
 8001df6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	0a1a      	lsrs	r2, r3, #8
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	3301      	adds	r3, #1
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681a      	ldr	r2, [r3, #0]
 8001e0a:	68bb      	ldr	r3, [r7, #8]
 8001e0c:	011b      	lsls	r3, r3, #4
 8001e0e:	4413      	add	r3, r2
 8001e10:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	0c1a      	lsrs	r2, r3, #16
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	3302      	adds	r3, #2
 8001e1c:	b2d2      	uxtb	r2, r2
 8001e1e:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681a      	ldr	r2, [r3, #0]
 8001e24:	68bb      	ldr	r3, [r7, #8]
 8001e26:	011b      	lsls	r3, r3, #4
 8001e28:	4413      	add	r3, r2
 8001e2a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	0e1a      	lsrs	r2, r3, #24
 8001e32:	683b      	ldr	r3, [r7, #0]
 8001e34:	3303      	adds	r3, #3
 8001e36:	b2d2      	uxtb	r2, r2
 8001e38:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	011b      	lsls	r3, r3, #4
 8001e42:	4413      	add	r3, r2
 8001e44:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	3304      	adds	r3, #4
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	681a      	ldr	r2, [r3, #0]
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	0a1a      	lsrs	r2, r3, #8
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	3305      	adds	r3, #5
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	681a      	ldr	r2, [r3, #0]
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	011b      	lsls	r3, r3, #4
 8001e74:	4413      	add	r3, r2
 8001e76:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	0c1a      	lsrs	r2, r3, #16
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	3306      	adds	r3, #6
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	68bb      	ldr	r3, [r7, #8]
 8001e8c:	011b      	lsls	r3, r3, #4
 8001e8e:	4413      	add	r3, r2
 8001e90:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	0e1a      	lsrs	r2, r3, #24
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	3307      	adds	r3, #7
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d108      	bne.n	8001eb8 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68da      	ldr	r2, [r3, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f042 0220 	orr.w	r2, r2, #32
 8001eb4:	60da      	str	r2, [r3, #12]
 8001eb6:	e007      	b.n	8001ec8 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0220 	orr.w	r2, r2, #32
 8001ec6:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	e006      	b.n	8001eda <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001ed8:	2301      	movs	r3, #1
  }
}
 8001eda:	4618      	mov	r0, r3
 8001edc:	371c      	adds	r7, #28
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bc80      	pop	{r7}
 8001ee2:	4770      	bx	lr

08001ee4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b085      	sub	sp, #20
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
 8001eec:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001ef8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001efa:	7afb      	ldrb	r3, [r7, #11]
 8001efc:	2b01      	cmp	r3, #1
 8001efe:	d002      	beq.n	8001f06 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001f00:	7afb      	ldrb	r3, [r7, #11]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d10f      	bne.n	8001f26 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001f06:	683b      	ldr	r3, [r7, #0]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d106      	bne.n	8001f1a <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	e005      	b.n	8001f26 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	691b      	ldr	r3, [r3, #16]
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001f26:	68fb      	ldr	r3, [r7, #12]
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	bc80      	pop	{r7}
 8001f30:	4770      	bx	lr

08001f32 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b085      	sub	sp, #20
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
 8001f3a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f42:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001f44:	7bfb      	ldrb	r3, [r7, #15]
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d002      	beq.n	8001f50 <HAL_CAN_ActivateNotification+0x1e>
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
 8001f4c:	2b02      	cmp	r3, #2
 8001f4e:	d109      	bne.n	8001f64 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	6959      	ldr	r1, [r3, #20]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	683a      	ldr	r2, [r7, #0]
 8001f5c:	430a      	orrs	r2, r1
 8001f5e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001f60:	2300      	movs	r3, #0
 8001f62:	e006      	b.n	8001f72 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f68:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001f70:	2301      	movs	r3, #1
  }
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3714      	adds	r7, #20
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bc80      	pop	{r7}
 8001f7a:	4770      	bx	lr

08001f7c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	@ 0x28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001f84:	2300      	movs	r3, #0
 8001f86:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	695b      	ldr	r3, [r3, #20]
 8001f8e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	68db      	ldr	r3, [r3, #12]
 8001fa6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699b      	ldr	r3, [r3, #24]
 8001fb6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001fb8:	6a3b      	ldr	r3, [r7, #32]
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d07c      	beq.n	80020bc <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d023      	beq.n	8002014 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 f983 	bl	80022ea <HAL_CAN_TxMailbox0CompleteCallback>
 8001fe4:	e016      	b.n	8002014 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001fe6:	69bb      	ldr	r3, [r7, #24]
 8001fe8:	f003 0304 	and.w	r3, r3, #4
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d004      	beq.n	8001ffa <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ff6:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ff8:	e00c      	b.n	8002014 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001ffa:	69bb      	ldr	r3, [r7, #24]
 8001ffc:	f003 0308 	and.w	r3, r3, #8
 8002000:	2b00      	cmp	r3, #0
 8002002:	d004      	beq.n	800200e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002004:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002006:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
 800200c:	e002      	b.n	8002014 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f000 f986 	bl	8002320 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201a:	2b00      	cmp	r3, #0
 800201c:	d024      	beq.n	8002068 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002026:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002032:	6878      	ldr	r0, [r7, #4]
 8002034:	f000 f962 	bl	80022fc <HAL_CAN_TxMailbox1CompleteCallback>
 8002038:	e016      	b.n	8002068 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002040:	2b00      	cmp	r3, #0
 8002042:	d004      	beq.n	800204e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800204a:	627b      	str	r3, [r7, #36]	@ 0x24
 800204c:	e00c      	b.n	8002068 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002054:	2b00      	cmp	r3, #0
 8002056:	d004      	beq.n	8002062 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800205a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800205e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002060:	e002      	b.n	8002068 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 f965 	bl	8002332 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d024      	beq.n	80020bc <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800207a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002082:	2b00      	cmp	r3, #0
 8002084:	d003      	beq.n	800208e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002086:	6878      	ldr	r0, [r7, #4]
 8002088:	f000 f941 	bl	800230e <HAL_CAN_TxMailbox2CompleteCallback>
 800208c:	e016      	b.n	80020bc <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800208e:	69bb      	ldr	r3, [r7, #24]
 8002090:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002094:	2b00      	cmp	r3, #0
 8002096:	d004      	beq.n	80020a2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800209a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800209e:	627b      	str	r3, [r7, #36]	@ 0x24
 80020a0:	e00c      	b.n	80020bc <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80020a2:	69bb      	ldr	r3, [r7, #24]
 80020a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d004      	beq.n	80020b6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020b4:	e002      	b.n	80020bc <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 f944 	bl	8002344 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80020bc:	6a3b      	ldr	r3, [r7, #32]
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d00c      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80020c6:	697b      	ldr	r3, [r7, #20]
 80020c8:	f003 0310 	and.w	r3, r3, #16
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d007      	beq.n	80020e0 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80020d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020d6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	2210      	movs	r2, #16
 80020de:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80020e0:	6a3b      	ldr	r3, [r7, #32]
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00b      	beq.n	8002102 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	f003 0308 	and.w	r3, r3, #8
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d006      	beq.n	8002102 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2208      	movs	r2, #8
 80020fa:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f000 f92a 	bl	8002356 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002102:	6a3b      	ldr	r3, [r7, #32]
 8002104:	f003 0302 	and.w	r3, r3, #2
 8002108:	2b00      	cmp	r3, #0
 800210a:	d009      	beq.n	8002120 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	f003 0303 	and.w	r3, r3, #3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f7fe ffc0 	bl	80010a0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002120:	6a3b      	ldr	r3, [r7, #32]
 8002122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00c      	beq.n	8002144 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	f003 0310 	and.w	r3, r3, #16
 8002130:	2b00      	cmp	r3, #0
 8002132:	d007      	beq.n	8002144 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002136:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800213a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2210      	movs	r2, #16
 8002142:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00b      	beq.n	8002166 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800214e:	693b      	ldr	r3, [r7, #16]
 8002150:	f003 0308 	and.w	r3, r3, #8
 8002154:	2b00      	cmp	r3, #0
 8002156:	d006      	beq.n	8002166 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2208      	movs	r2, #8
 800215e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 f90a 	bl	800237a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002166:	6a3b      	ldr	r3, [r7, #32]
 8002168:	f003 0310 	and.w	r3, r3, #16
 800216c:	2b00      	cmp	r3, #0
 800216e:	d009      	beq.n	8002184 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	691b      	ldr	r3, [r3, #16]
 8002176:	f003 0303 	and.w	r3, r3, #3
 800217a:	2b00      	cmp	r3, #0
 800217c:	d002      	beq.n	8002184 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 f8f2 	bl	8002368 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002184:	6a3b      	ldr	r3, [r7, #32]
 8002186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00b      	beq.n	80021a6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	f003 0310 	and.w	r3, r3, #16
 8002194:	2b00      	cmp	r3, #0
 8002196:	d006      	beq.n	80021a6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	2210      	movs	r2, #16
 800219e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80021a0:	6878      	ldr	r0, [r7, #4]
 80021a2:	f000 f8f3 	bl	800238c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00b      	beq.n	80021c8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f003 0308 	and.w	r3, r3, #8
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d006      	beq.n	80021c8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	2208      	movs	r2, #8
 80021c0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f8eb 	bl	800239e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80021c8:	6a3b      	ldr	r3, [r7, #32]
 80021ca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d07b      	beq.n	80022ca <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	f003 0304 	and.w	r3, r3, #4
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d072      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80021dc:	6a3b      	ldr	r3, [r7, #32]
 80021de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d008      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d003      	beq.n	80021f8 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	f043 0301 	orr.w	r3, r3, #1
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80021f8:	6a3b      	ldr	r3, [r7, #32]
 80021fa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d008      	beq.n	8002214 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002208:	2b00      	cmp	r3, #0
 800220a:	d003      	beq.n	8002214 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800220c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800220e:	f043 0302 	orr.w	r3, r3, #2
 8002212:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002214:	6a3b      	ldr	r3, [r7, #32]
 8002216:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800221a:	2b00      	cmp	r3, #0
 800221c:	d008      	beq.n	8002230 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002224:	2b00      	cmp	r3, #0
 8002226:	d003      	beq.n	8002230 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002230:	6a3b      	ldr	r3, [r7, #32]
 8002232:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002236:	2b00      	cmp	r3, #0
 8002238:	d043      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002240:	2b00      	cmp	r3, #0
 8002242:	d03e      	beq.n	80022c2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800224a:	2b60      	cmp	r3, #96	@ 0x60
 800224c:	d02b      	beq.n	80022a6 <HAL_CAN_IRQHandler+0x32a>
 800224e:	2b60      	cmp	r3, #96	@ 0x60
 8002250:	d82e      	bhi.n	80022b0 <HAL_CAN_IRQHandler+0x334>
 8002252:	2b50      	cmp	r3, #80	@ 0x50
 8002254:	d022      	beq.n	800229c <HAL_CAN_IRQHandler+0x320>
 8002256:	2b50      	cmp	r3, #80	@ 0x50
 8002258:	d82a      	bhi.n	80022b0 <HAL_CAN_IRQHandler+0x334>
 800225a:	2b40      	cmp	r3, #64	@ 0x40
 800225c:	d019      	beq.n	8002292 <HAL_CAN_IRQHandler+0x316>
 800225e:	2b40      	cmp	r3, #64	@ 0x40
 8002260:	d826      	bhi.n	80022b0 <HAL_CAN_IRQHandler+0x334>
 8002262:	2b30      	cmp	r3, #48	@ 0x30
 8002264:	d010      	beq.n	8002288 <HAL_CAN_IRQHandler+0x30c>
 8002266:	2b30      	cmp	r3, #48	@ 0x30
 8002268:	d822      	bhi.n	80022b0 <HAL_CAN_IRQHandler+0x334>
 800226a:	2b10      	cmp	r3, #16
 800226c:	d002      	beq.n	8002274 <HAL_CAN_IRQHandler+0x2f8>
 800226e:	2b20      	cmp	r3, #32
 8002270:	d005      	beq.n	800227e <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002272:	e01d      	b.n	80022b0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002276:	f043 0308 	orr.w	r3, r3, #8
 800227a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800227c:	e019      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800227e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002280:	f043 0310 	orr.w	r3, r3, #16
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002286:	e014      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800228a:	f043 0320 	orr.w	r3, r3, #32
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002290:	e00f      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002294:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002298:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800229a:	e00a      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800229e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80022a2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022a4:	e005      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80022a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ac:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80022ae:	e000      	b.n	80022b2 <HAL_CAN_IRQHandler+0x336>
            break;
 80022b0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	699a      	ldr	r2, [r3, #24]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80022c0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	2204      	movs	r2, #4
 80022c8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80022ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d008      	beq.n	80022e2 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80022d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80022dc:	6878      	ldr	r0, [r7, #4]
 80022de:	f000 f867 	bl	80023b0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80022e2:	bf00      	nop
 80022e4:	3728      	adds	r7, #40	@ 0x28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}

080022ea <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80022f2:	bf00      	nop
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bc80      	pop	{r7}
 80022fa:	4770      	bx	lr

080022fc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	bc80      	pop	{r7}
 800230c:	4770      	bx	lr

0800230e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800230e:	b480      	push	{r7}
 8002310:	b083      	sub	sp, #12
 8002312:	af00      	add	r7, sp, #0
 8002314:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002316:	bf00      	nop
 8002318:	370c      	adds	r7, #12
 800231a:	46bd      	mov	sp, r7
 800231c:	bc80      	pop	{r7}
 800231e:	4770      	bx	lr

08002320 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	bc80      	pop	{r7}
 8002330:	4770      	bx	lr

08002332 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002332:	b480      	push	{r7}
 8002334:	b083      	sub	sp, #12
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800233a:	bf00      	nop
 800233c:	370c      	adds	r7, #12
 800233e:	46bd      	mov	sp, r7
 8002340:	bc80      	pop	{r7}
 8002342:	4770      	bx	lr

08002344 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002344:	b480      	push	{r7}
 8002346:	b083      	sub	sp, #12
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	bc80      	pop	{r7}
 8002354:	4770      	bx	lr

08002356 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002356:	b480      	push	{r7}
 8002358:	b083      	sub	sp, #12
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr

08002368 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002370:	bf00      	nop
 8002372:	370c      	adds	r7, #12
 8002374:	46bd      	mov	sp, r7
 8002376:	bc80      	pop	{r7}
 8002378:	4770      	bx	lr

0800237a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800237a:	b480      	push	{r7}
 800237c:	b083      	sub	sp, #12
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002382:	bf00      	nop
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr

0800238c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002394:	bf00      	nop
 8002396:	370c      	adds	r7, #12
 8002398:	46bd      	mov	sp, r7
 800239a:	bc80      	pop	{r7}
 800239c:	4770      	bx	lr

0800239e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800239e:	b480      	push	{r7}
 80023a0:	b083      	sub	sp, #12
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80023a6:	bf00      	nop
 80023a8:	370c      	adds	r7, #12
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bc80      	pop	{r7}
 80023ae:	4770      	bx	lr

080023b0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	bc80      	pop	{r7}
 80023c0:	4770      	bx	lr
	...

080023c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c4:	b480      	push	{r7}
 80023c6:	b085      	sub	sp, #20
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002408 <__NVIC_SetPriorityGrouping+0x44>)
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023da:	68ba      	ldr	r2, [r7, #8]
 80023dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023e0:	4013      	ands	r3, r2
 80023e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f6:	4a04      	ldr	r2, [pc, #16]	@ (8002408 <__NVIC_SetPriorityGrouping+0x44>)
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	60d3      	str	r3, [r2, #12]
}
 80023fc:	bf00      	nop
 80023fe:	3714      	adds	r7, #20
 8002400:	46bd      	mov	sp, r7
 8002402:	bc80      	pop	{r7}
 8002404:	4770      	bx	lr
 8002406:	bf00      	nop
 8002408:	e000ed00 	.word	0xe000ed00

0800240c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800240c:	b480      	push	{r7}
 800240e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002410:	4b04      	ldr	r3, [pc, #16]	@ (8002424 <__NVIC_GetPriorityGrouping+0x18>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	0a1b      	lsrs	r3, r3, #8
 8002416:	f003 0307 	and.w	r3, r3, #7
}
 800241a:	4618      	mov	r0, r3
 800241c:	46bd      	mov	sp, r7
 800241e:	bc80      	pop	{r7}
 8002420:	4770      	bx	lr
 8002422:	bf00      	nop
 8002424:	e000ed00 	.word	0xe000ed00

08002428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002428:	b480      	push	{r7}
 800242a:	b083      	sub	sp, #12
 800242c:	af00      	add	r7, sp, #0
 800242e:	4603      	mov	r3, r0
 8002430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002436:	2b00      	cmp	r3, #0
 8002438:	db0b      	blt.n	8002452 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800243a:	79fb      	ldrb	r3, [r7, #7]
 800243c:	f003 021f 	and.w	r2, r3, #31
 8002440:	4906      	ldr	r1, [pc, #24]	@ (800245c <__NVIC_EnableIRQ+0x34>)
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	095b      	lsrs	r3, r3, #5
 8002448:	2001      	movs	r0, #1
 800244a:	fa00 f202 	lsl.w	r2, r0, r2
 800244e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	@ (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	@ (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	@ 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	@ 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr

08002518 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b082      	sub	sp, #8
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002520:	6878      	ldr	r0, [r7, #4]
 8002522:	f7ff ff4f 	bl	80023c4 <__NVIC_SetPriorityGrouping>
}
 8002526:	bf00      	nop
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800252e:	b580      	push	{r7, lr}
 8002530:	b086      	sub	sp, #24
 8002532:	af00      	add	r7, sp, #0
 8002534:	4603      	mov	r3, r0
 8002536:	60b9      	str	r1, [r7, #8]
 8002538:	607a      	str	r2, [r7, #4]
 800253a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002540:	f7ff ff64 	bl	800240c <__NVIC_GetPriorityGrouping>
 8002544:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	68b9      	ldr	r1, [r7, #8]
 800254a:	6978      	ldr	r0, [r7, #20]
 800254c:	f7ff ffb2 	bl	80024b4 <NVIC_EncodePriority>
 8002550:	4602      	mov	r2, r0
 8002552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002556:	4611      	mov	r1, r2
 8002558:	4618      	mov	r0, r3
 800255a:	f7ff ff81 	bl	8002460 <__NVIC_SetPriority>
}
 800255e:	bf00      	nop
 8002560:	3718      	adds	r7, #24
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	4603      	mov	r3, r0
 800256e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002570:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff ff57 	bl	8002428 <__NVIC_EnableIRQ>
}
 800257a:	bf00      	nop
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002584:	b480      	push	{r7}
 8002586:	b08b      	sub	sp, #44	@ 0x2c
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
 800258c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800258e:	2300      	movs	r3, #0
 8002590:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002592:	2300      	movs	r3, #0
 8002594:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002596:	e169      	b.n	800286c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002598:	2201      	movs	r2, #1
 800259a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	69fa      	ldr	r2, [r7, #28]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	429a      	cmp	r2, r3
 80025b2:	f040 8158 	bne.w	8002866 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	4a9a      	ldr	r2, [pc, #616]	@ (8002824 <HAL_GPIO_Init+0x2a0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d05e      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025c0:	4a98      	ldr	r2, [pc, #608]	@ (8002824 <HAL_GPIO_Init+0x2a0>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d875      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025c6:	4a98      	ldr	r2, [pc, #608]	@ (8002828 <HAL_GPIO_Init+0x2a4>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d058      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025cc:	4a96      	ldr	r2, [pc, #600]	@ (8002828 <HAL_GPIO_Init+0x2a4>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d86f      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025d2:	4a96      	ldr	r2, [pc, #600]	@ (800282c <HAL_GPIO_Init+0x2a8>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d052      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025d8:	4a94      	ldr	r2, [pc, #592]	@ (800282c <HAL_GPIO_Init+0x2a8>)
 80025da:	4293      	cmp	r3, r2
 80025dc:	d869      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025de:	4a94      	ldr	r2, [pc, #592]	@ (8002830 <HAL_GPIO_Init+0x2ac>)
 80025e0:	4293      	cmp	r3, r2
 80025e2:	d04c      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025e4:	4a92      	ldr	r2, [pc, #584]	@ (8002830 <HAL_GPIO_Init+0x2ac>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d863      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025ea:	4a92      	ldr	r2, [pc, #584]	@ (8002834 <HAL_GPIO_Init+0x2b0>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d046      	beq.n	800267e <HAL_GPIO_Init+0xfa>
 80025f0:	4a90      	ldr	r2, [pc, #576]	@ (8002834 <HAL_GPIO_Init+0x2b0>)
 80025f2:	4293      	cmp	r3, r2
 80025f4:	d85d      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025f6:	2b12      	cmp	r3, #18
 80025f8:	d82a      	bhi.n	8002650 <HAL_GPIO_Init+0xcc>
 80025fa:	2b12      	cmp	r3, #18
 80025fc:	d859      	bhi.n	80026b2 <HAL_GPIO_Init+0x12e>
 80025fe:	a201      	add	r2, pc, #4	@ (adr r2, 8002604 <HAL_GPIO_Init+0x80>)
 8002600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002604:	0800267f 	.word	0x0800267f
 8002608:	08002659 	.word	0x08002659
 800260c:	0800266b 	.word	0x0800266b
 8002610:	080026ad 	.word	0x080026ad
 8002614:	080026b3 	.word	0x080026b3
 8002618:	080026b3 	.word	0x080026b3
 800261c:	080026b3 	.word	0x080026b3
 8002620:	080026b3 	.word	0x080026b3
 8002624:	080026b3 	.word	0x080026b3
 8002628:	080026b3 	.word	0x080026b3
 800262c:	080026b3 	.word	0x080026b3
 8002630:	080026b3 	.word	0x080026b3
 8002634:	080026b3 	.word	0x080026b3
 8002638:	080026b3 	.word	0x080026b3
 800263c:	080026b3 	.word	0x080026b3
 8002640:	080026b3 	.word	0x080026b3
 8002644:	080026b3 	.word	0x080026b3
 8002648:	08002661 	.word	0x08002661
 800264c:	08002675 	.word	0x08002675
 8002650:	4a79      	ldr	r2, [pc, #484]	@ (8002838 <HAL_GPIO_Init+0x2b4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002656:	e02c      	b.n	80026b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	68db      	ldr	r3, [r3, #12]
 800265c:	623b      	str	r3, [r7, #32]
          break;
 800265e:	e029      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	68db      	ldr	r3, [r3, #12]
 8002664:	3304      	adds	r3, #4
 8002666:	623b      	str	r3, [r7, #32]
          break;
 8002668:	e024      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	3308      	adds	r3, #8
 8002670:	623b      	str	r3, [r7, #32]
          break;
 8002672:	e01f      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	330c      	adds	r3, #12
 800267a:	623b      	str	r3, [r7, #32]
          break;
 800267c:	e01a      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d102      	bne.n	800268c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002686:	2304      	movs	r3, #4
 8002688:	623b      	str	r3, [r7, #32]
          break;
 800268a:	e013      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d105      	bne.n	80026a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002694:	2308      	movs	r3, #8
 8002696:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	69fa      	ldr	r2, [r7, #28]
 800269c:	611a      	str	r2, [r3, #16]
          break;
 800269e:	e009      	b.n	80026b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80026a0:	2308      	movs	r3, #8
 80026a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69fa      	ldr	r2, [r7, #28]
 80026a8:	615a      	str	r2, [r3, #20]
          break;
 80026aa:	e003      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80026ac:	2300      	movs	r3, #0
 80026ae:	623b      	str	r3, [r7, #32]
          break;
 80026b0:	e000      	b.n	80026b4 <HAL_GPIO_Init+0x130>
          break;
 80026b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	2bff      	cmp	r3, #255	@ 0xff
 80026b8:	d801      	bhi.n	80026be <HAL_GPIO_Init+0x13a>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	e001      	b.n	80026c2 <HAL_GPIO_Init+0x13e>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	3304      	adds	r3, #4
 80026c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80026c4:	69bb      	ldr	r3, [r7, #24]
 80026c6:	2bff      	cmp	r3, #255	@ 0xff
 80026c8:	d802      	bhi.n	80026d0 <HAL_GPIO_Init+0x14c>
 80026ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	e002      	b.n	80026d6 <HAL_GPIO_Init+0x152>
 80026d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d2:	3b08      	subs	r3, #8
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80026d8:	697b      	ldr	r3, [r7, #20]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	210f      	movs	r1, #15
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	fa01 f303 	lsl.w	r3, r1, r3
 80026e4:	43db      	mvns	r3, r3
 80026e6:	401a      	ands	r2, r3
 80026e8:	6a39      	ldr	r1, [r7, #32]
 80026ea:	693b      	ldr	r3, [r7, #16]
 80026ec:	fa01 f303 	lsl.w	r3, r1, r3
 80026f0:	431a      	orrs	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 80b1 	beq.w	8002866 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002704:	4b4d      	ldr	r3, [pc, #308]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 8002706:	699b      	ldr	r3, [r3, #24]
 8002708:	4a4c      	ldr	r2, [pc, #304]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 800270a:	f043 0301 	orr.w	r3, r3, #1
 800270e:	6193      	str	r3, [r2, #24]
 8002710:	4b4a      	ldr	r3, [pc, #296]	@ (800283c <HAL_GPIO_Init+0x2b8>)
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	f003 0301 	and.w	r3, r3, #1
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800271c:	4a48      	ldr	r2, [pc, #288]	@ (8002840 <HAL_GPIO_Init+0x2bc>)
 800271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002720:	089b      	lsrs	r3, r3, #2
 8002722:	3302      	adds	r3, #2
 8002724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002728:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800272a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272c:	f003 0303 	and.w	r3, r3, #3
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	220f      	movs	r2, #15
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	68fa      	ldr	r2, [r7, #12]
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	4a40      	ldr	r2, [pc, #256]	@ (8002844 <HAL_GPIO_Init+0x2c0>)
 8002744:	4293      	cmp	r3, r2
 8002746:	d013      	beq.n	8002770 <HAL_GPIO_Init+0x1ec>
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	4a3f      	ldr	r2, [pc, #252]	@ (8002848 <HAL_GPIO_Init+0x2c4>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00d      	beq.n	800276c <HAL_GPIO_Init+0x1e8>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	4a3e      	ldr	r2, [pc, #248]	@ (800284c <HAL_GPIO_Init+0x2c8>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d007      	beq.n	8002768 <HAL_GPIO_Init+0x1e4>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a3d      	ldr	r2, [pc, #244]	@ (8002850 <HAL_GPIO_Init+0x2cc>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d101      	bne.n	8002764 <HAL_GPIO_Init+0x1e0>
 8002760:	2303      	movs	r3, #3
 8002762:	e006      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002764:	2304      	movs	r3, #4
 8002766:	e004      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002768:	2302      	movs	r3, #2
 800276a:	e002      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 800276c:	2301      	movs	r3, #1
 800276e:	e000      	b.n	8002772 <HAL_GPIO_Init+0x1ee>
 8002770:	2300      	movs	r3, #0
 8002772:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002774:	f002 0203 	and.w	r2, r2, #3
 8002778:	0092      	lsls	r2, r2, #2
 800277a:	4093      	lsls	r3, r2
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	4313      	orrs	r3, r2
 8002780:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002782:	492f      	ldr	r1, [pc, #188]	@ (8002840 <HAL_GPIO_Init+0x2bc>)
 8002784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002786:	089b      	lsrs	r3, r3, #2
 8002788:	3302      	adds	r3, #2
 800278a:	68fa      	ldr	r2, [r7, #12]
 800278c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d006      	beq.n	80027aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800279c:	4b2d      	ldr	r3, [pc, #180]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 800279e:	689a      	ldr	r2, [r3, #8]
 80027a0:	492c      	ldr	r1, [pc, #176]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027a2:	69bb      	ldr	r3, [r7, #24]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	608b      	str	r3, [r1, #8]
 80027a8:	e006      	b.n	80027b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80027aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ac:	689a      	ldr	r2, [r3, #8]
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	43db      	mvns	r3, r3
 80027b2:	4928      	ldr	r1, [pc, #160]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027b4:	4013      	ands	r3, r2
 80027b6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d006      	beq.n	80027d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80027c4:	4b23      	ldr	r3, [pc, #140]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	4922      	ldr	r1, [pc, #136]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ca:	69bb      	ldr	r3, [r7, #24]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	60cb      	str	r3, [r1, #12]
 80027d0:	e006      	b.n	80027e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80027d2:	4b20      	ldr	r3, [pc, #128]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027d4:	68da      	ldr	r2, [r3, #12]
 80027d6:	69bb      	ldr	r3, [r7, #24]
 80027d8:	43db      	mvns	r3, r3
 80027da:	491e      	ldr	r1, [pc, #120]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027dc:	4013      	ands	r3, r2
 80027de:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d006      	beq.n	80027fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80027ec:	4b19      	ldr	r3, [pc, #100]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	4918      	ldr	r1, [pc, #96]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	604b      	str	r3, [r1, #4]
 80027f8:	e006      	b.n	8002808 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80027fa:	4b16      	ldr	r3, [pc, #88]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 80027fc:	685a      	ldr	r2, [r3, #4]
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	43db      	mvns	r3, r3
 8002802:	4914      	ldr	r1, [pc, #80]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 8002804:	4013      	ands	r3, r2
 8002806:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002810:	2b00      	cmp	r3, #0
 8002812:	d021      	beq.n	8002858 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002814:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 8002816:	681a      	ldr	r2, [r3, #0]
 8002818:	490e      	ldr	r1, [pc, #56]	@ (8002854 <HAL_GPIO_Init+0x2d0>)
 800281a:	69bb      	ldr	r3, [r7, #24]
 800281c:	4313      	orrs	r3, r2
 800281e:	600b      	str	r3, [r1, #0]
 8002820:	e021      	b.n	8002866 <HAL_GPIO_Init+0x2e2>
 8002822:	bf00      	nop
 8002824:	10320000 	.word	0x10320000
 8002828:	10310000 	.word	0x10310000
 800282c:	10220000 	.word	0x10220000
 8002830:	10210000 	.word	0x10210000
 8002834:	10120000 	.word	0x10120000
 8002838:	10110000 	.word	0x10110000
 800283c:	40021000 	.word	0x40021000
 8002840:	40010000 	.word	0x40010000
 8002844:	40010800 	.word	0x40010800
 8002848:	40010c00 	.word	0x40010c00
 800284c:	40011000 	.word	0x40011000
 8002850:	40011400 	.word	0x40011400
 8002854:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002858:	4b0b      	ldr	r3, [pc, #44]	@ (8002888 <HAL_GPIO_Init+0x304>)
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	43db      	mvns	r3, r3
 8002860:	4909      	ldr	r1, [pc, #36]	@ (8002888 <HAL_GPIO_Init+0x304>)
 8002862:	4013      	ands	r3, r2
 8002864:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002868:	3301      	adds	r3, #1
 800286a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002872:	fa22 f303 	lsr.w	r3, r2, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	f47f ae8e 	bne.w	8002598 <HAL_GPIO_Init+0x14>
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	372c      	adds	r7, #44	@ 0x2c
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	40010400 	.word	0x40010400

0800288c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	460b      	mov	r3, r1
 8002896:	807b      	strh	r3, [r7, #2]
 8002898:	4613      	mov	r3, r2
 800289a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800289c:	787b      	ldrb	r3, [r7, #1]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80028a2:	887a      	ldrh	r2, [r7, #2]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80028a8:	e003      	b.n	80028b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80028aa:	887b      	ldrh	r3, [r7, #2]
 80028ac:	041a      	lsls	r2, r3, #16
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	611a      	str	r2, [r3, #16]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr

080028bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e272      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f003 0301 	and.w	r3, r3, #1
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	f000 8087 	beq.w	80029ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028dc:	4b92      	ldr	r3, [pc, #584]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f003 030c 	and.w	r3, r3, #12
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	d00c      	beq.n	8002902 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80028e8:	4b8f      	ldr	r3, [pc, #572]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f003 030c 	and.w	r3, r3, #12
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d112      	bne.n	800291a <HAL_RCC_OscConfig+0x5e>
 80028f4:	4b8c      	ldr	r3, [pc, #560]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002900:	d10b      	bne.n	800291a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002902:	4b89      	ldr	r3, [pc, #548]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d06c      	beq.n	80029e8 <HAL_RCC_OscConfig+0x12c>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d168      	bne.n	80029e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e24c      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	685b      	ldr	r3, [r3, #4]
 800291e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002922:	d106      	bne.n	8002932 <HAL_RCC_OscConfig+0x76>
 8002924:	4b80      	ldr	r3, [pc, #512]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4a7f      	ldr	r2, [pc, #508]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800292a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800292e:	6013      	str	r3, [r2, #0]
 8002930:	e02e      	b.n	8002990 <HAL_RCC_OscConfig+0xd4>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d10c      	bne.n	8002954 <HAL_RCC_OscConfig+0x98>
 800293a:	4b7b      	ldr	r3, [pc, #492]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a7a      	ldr	r2, [pc, #488]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002940:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	4b78      	ldr	r3, [pc, #480]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a77      	ldr	r2, [pc, #476]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800294c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002950:	6013      	str	r3, [r2, #0]
 8002952:	e01d      	b.n	8002990 <HAL_RCC_OscConfig+0xd4>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800295c:	d10c      	bne.n	8002978 <HAL_RCC_OscConfig+0xbc>
 800295e:	4b72      	ldr	r3, [pc, #456]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	4a71      	ldr	r2, [pc, #452]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002964:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002968:	6013      	str	r3, [r2, #0]
 800296a:	4b6f      	ldr	r3, [pc, #444]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a6e      	ldr	r2, [pc, #440]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002974:	6013      	str	r3, [r2, #0]
 8002976:	e00b      	b.n	8002990 <HAL_RCC_OscConfig+0xd4>
 8002978:	4b6b      	ldr	r3, [pc, #428]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a6a      	ldr	r2, [pc, #424]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800297e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002982:	6013      	str	r3, [r2, #0]
 8002984:	4b68      	ldr	r3, [pc, #416]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a67      	ldr	r2, [pc, #412]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 800298a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800298e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d013      	beq.n	80029c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002998:	f7fe fea2 	bl	80016e0 <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029a0:	f7fe fe9e 	bl	80016e0 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b64      	cmp	r3, #100	@ 0x64
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e200      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0xe4>
 80029be:	e014      	b.n	80029ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029c0:	f7fe fe8e 	bl	80016e0 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029c8:	f7fe fe8a 	bl	80016e0 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b64      	cmp	r3, #100	@ 0x64
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e1ec      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029da:	4b53      	ldr	r3, [pc, #332]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d1f0      	bne.n	80029c8 <HAL_RCC_OscConfig+0x10c>
 80029e6:	e000      	b.n	80029ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d063      	beq.n	8002abe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f003 030c 	and.w	r3, r3, #12
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d00b      	beq.n	8002a1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002a02:	4b49      	ldr	r3, [pc, #292]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f003 030c 	and.w	r3, r3, #12
 8002a0a:	2b08      	cmp	r3, #8
 8002a0c:	d11c      	bne.n	8002a48 <HAL_RCC_OscConfig+0x18c>
 8002a0e:	4b46      	ldr	r3, [pc, #280]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d116      	bne.n	8002a48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a1a:	4b43      	ldr	r3, [pc, #268]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d005      	beq.n	8002a32 <HAL_RCC_OscConfig+0x176>
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d001      	beq.n	8002a32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e1c0      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a32:	4b3d      	ldr	r3, [pc, #244]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	695b      	ldr	r3, [r3, #20]
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4939      	ldr	r1, [pc, #228]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a42:	4313      	orrs	r3, r2
 8002a44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a46:	e03a      	b.n	8002abe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d020      	beq.n	8002a92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a50:	4b36      	ldr	r3, [pc, #216]	@ (8002b2c <HAL_RCC_OscConfig+0x270>)
 8002a52:	2201      	movs	r2, #1
 8002a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a56:	f7fe fe43 	bl	80016e0 <HAL_GetTick>
 8002a5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a5c:	e008      	b.n	8002a70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a5e:	f7fe fe3f 	bl	80016e0 <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d901      	bls.n	8002a70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e1a1      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a70:	4b2d      	ldr	r3, [pc, #180]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0302 	and.w	r3, r3, #2
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d0f0      	beq.n	8002a5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	00db      	lsls	r3, r3, #3
 8002a8a:	4927      	ldr	r1, [pc, #156]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	600b      	str	r3, [r1, #0]
 8002a90:	e015      	b.n	8002abe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a92:	4b26      	ldr	r3, [pc, #152]	@ (8002b2c <HAL_RCC_OscConfig+0x270>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a98:	f7fe fe22 	bl	80016e0 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa0:	f7fe fe1e 	bl	80016e0 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e180      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 0302 	and.w	r3, r3, #2
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0308 	and.w	r3, r3, #8
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d03a      	beq.n	8002b40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d019      	beq.n	8002b06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad2:	4b17      	ldr	r3, [pc, #92]	@ (8002b30 <HAL_RCC_OscConfig+0x274>)
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ad8:	f7fe fe02 	bl	80016e0 <HAL_GetTick>
 8002adc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ade:	e008      	b.n	8002af2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ae0:	f7fe fdfe 	bl	80016e0 <HAL_GetTick>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d901      	bls.n	8002af2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002aee:	2303      	movs	r3, #3
 8002af0:	e160      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002af2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b28 <HAL_RCC_OscConfig+0x26c>)
 8002af4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002af6:	f003 0302 	and.w	r3, r3, #2
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d0f0      	beq.n	8002ae0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002afe:	2001      	movs	r0, #1
 8002b00:	f000 fafe 	bl	8003100 <RCC_Delay>
 8002b04:	e01c      	b.n	8002b40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b06:	4b0a      	ldr	r3, [pc, #40]	@ (8002b30 <HAL_RCC_OscConfig+0x274>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b0c:	f7fe fde8 	bl	80016e0 <HAL_GetTick>
 8002b10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b12:	e00f      	b.n	8002b34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b14:	f7fe fde4 	bl	80016e0 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d908      	bls.n	8002b34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e146      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
 8002b26:	bf00      	nop
 8002b28:	40021000 	.word	0x40021000
 8002b2c:	42420000 	.word	0x42420000
 8002b30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b34:	4b92      	ldr	r3, [pc, #584]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d1e9      	bne.n	8002b14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0304 	and.w	r3, r3, #4
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 80a6 	beq.w	8002c9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b52:	4b8b      	ldr	r3, [pc, #556]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d10d      	bne.n	8002b7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b5e:	4b88      	ldr	r3, [pc, #544]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	4a87      	ldr	r2, [pc, #540]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002b64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b68:	61d3      	str	r3, [r2, #28]
 8002b6a:	4b85      	ldr	r3, [pc, #532]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002b6c:	69db      	ldr	r3, [r3, #28]
 8002b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b72:	60bb      	str	r3, [r7, #8]
 8002b74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b76:	2301      	movs	r3, #1
 8002b78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b7a:	4b82      	ldr	r3, [pc, #520]	@ (8002d84 <HAL_RCC_OscConfig+0x4c8>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d118      	bne.n	8002bb8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b86:	4b7f      	ldr	r3, [pc, #508]	@ (8002d84 <HAL_RCC_OscConfig+0x4c8>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d84 <HAL_RCC_OscConfig+0x4c8>)
 8002b8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b92:	f7fe fda5 	bl	80016e0 <HAL_GetTick>
 8002b96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b98:	e008      	b.n	8002bac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b9a:	f7fe fda1 	bl	80016e0 <HAL_GetTick>
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b64      	cmp	r3, #100	@ 0x64
 8002ba6:	d901      	bls.n	8002bac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	e103      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bac:	4b75      	ldr	r3, [pc, #468]	@ (8002d84 <HAL_RCC_OscConfig+0x4c8>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d0f0      	beq.n	8002b9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d106      	bne.n	8002bce <HAL_RCC_OscConfig+0x312>
 8002bc0:	4b6f      	ldr	r3, [pc, #444]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	6a1b      	ldr	r3, [r3, #32]
 8002bc4:	4a6e      	ldr	r2, [pc, #440]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bc6:	f043 0301 	orr.w	r3, r3, #1
 8002bca:	6213      	str	r3, [r2, #32]
 8002bcc:	e02d      	b.n	8002c2a <HAL_RCC_OscConfig+0x36e>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d10c      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x334>
 8002bd6:	4b6a      	ldr	r3, [pc, #424]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	4a69      	ldr	r2, [pc, #420]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bdc:	f023 0301 	bic.w	r3, r3, #1
 8002be0:	6213      	str	r3, [r2, #32]
 8002be2:	4b67      	ldr	r3, [pc, #412]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	6a1b      	ldr	r3, [r3, #32]
 8002be6:	4a66      	ldr	r2, [pc, #408]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002be8:	f023 0304 	bic.w	r3, r3, #4
 8002bec:	6213      	str	r3, [r2, #32]
 8002bee:	e01c      	b.n	8002c2a <HAL_RCC_OscConfig+0x36e>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	2b05      	cmp	r3, #5
 8002bf6:	d10c      	bne.n	8002c12 <HAL_RCC_OscConfig+0x356>
 8002bf8:	4b61      	ldr	r3, [pc, #388]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bfa:	6a1b      	ldr	r3, [r3, #32]
 8002bfc:	4a60      	ldr	r2, [pc, #384]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002bfe:	f043 0304 	orr.w	r3, r3, #4
 8002c02:	6213      	str	r3, [r2, #32]
 8002c04:	4b5e      	ldr	r3, [pc, #376]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c06:	6a1b      	ldr	r3, [r3, #32]
 8002c08:	4a5d      	ldr	r2, [pc, #372]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6213      	str	r3, [r2, #32]
 8002c10:	e00b      	b.n	8002c2a <HAL_RCC_OscConfig+0x36e>
 8002c12:	4b5b      	ldr	r3, [pc, #364]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c14:	6a1b      	ldr	r3, [r3, #32]
 8002c16:	4a5a      	ldr	r2, [pc, #360]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c18:	f023 0301 	bic.w	r3, r3, #1
 8002c1c:	6213      	str	r3, [r2, #32]
 8002c1e:	4b58      	ldr	r3, [pc, #352]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c20:	6a1b      	ldr	r3, [r3, #32]
 8002c22:	4a57      	ldr	r2, [pc, #348]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c24:	f023 0304 	bic.w	r3, r3, #4
 8002c28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	68db      	ldr	r3, [r3, #12]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d015      	beq.n	8002c5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c32:	f7fe fd55 	bl	80016e0 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3a:	f7fe fd51 	bl	80016e0 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e0b1      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c50:	4b4b      	ldr	r3, [pc, #300]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c52:	6a1b      	ldr	r3, [r3, #32]
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d0ee      	beq.n	8002c3a <HAL_RCC_OscConfig+0x37e>
 8002c5c:	e014      	b.n	8002c88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5e:	f7fe fd3f 	bl	80016e0 <HAL_GetTick>
 8002c62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c64:	e00a      	b.n	8002c7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c66:	f7fe fd3b 	bl	80016e0 <HAL_GetTick>
 8002c6a:	4602      	mov	r2, r0
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	1ad3      	subs	r3, r2, r3
 8002c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d901      	bls.n	8002c7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002c78:	2303      	movs	r3, #3
 8002c7a:	e09b      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c7c:	4b40      	ldr	r3, [pc, #256]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c7e:	6a1b      	ldr	r3, [r3, #32]
 8002c80:	f003 0302 	and.w	r3, r3, #2
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d1ee      	bne.n	8002c66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002c88:	7dfb      	ldrb	r3, [r7, #23]
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d105      	bne.n	8002c9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c8e:	4b3c      	ldr	r3, [pc, #240]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c90:	69db      	ldr	r3, [r3, #28]
 8002c92:	4a3b      	ldr	r2, [pc, #236]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002c94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 8087 	beq.w	8002db2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ca4:	4b36      	ldr	r3, [pc, #216]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 030c 	and.w	r3, r3, #12
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d061      	beq.n	8002d74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	69db      	ldr	r3, [r3, #28]
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d146      	bne.n	8002d46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cb8:	4b33      	ldr	r3, [pc, #204]	@ (8002d88 <HAL_RCC_OscConfig+0x4cc>)
 8002cba:	2200      	movs	r2, #0
 8002cbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cbe:	f7fe fd0f 	bl	80016e0 <HAL_GetTick>
 8002cc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002cc6:	f7fe fd0b 	bl	80016e0 <HAL_GetTick>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e06d      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002cd8:	4b29      	ldr	r3, [pc, #164]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d1f0      	bne.n	8002cc6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a1b      	ldr	r3, [r3, #32]
 8002ce8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002cec:	d108      	bne.n	8002d00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002cee:	4b24      	ldr	r3, [pc, #144]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	4921      	ldr	r1, [pc, #132]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d00:	4b1f      	ldr	r3, [pc, #124]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	6a19      	ldr	r1, [r3, #32]
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d10:	430b      	orrs	r3, r1
 8002d12:	491b      	ldr	r1, [pc, #108]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002d14:	4313      	orrs	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d18:	4b1b      	ldr	r3, [pc, #108]	@ (8002d88 <HAL_RCC_OscConfig+0x4cc>)
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1e:	f7fe fcdf 	bl	80016e0 <HAL_GetTick>
 8002d22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fe fcdb 	bl	80016e0 <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e03d      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d38:	4b11      	ldr	r3, [pc, #68]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x46a>
 8002d44:	e035      	b.n	8002db2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b10      	ldr	r3, [pc, #64]	@ (8002d88 <HAL_RCC_OscConfig+0x4cc>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe fcc8 	bl	80016e0 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe fcc4 	bl	80016e0 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e026      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002d66:	4b06      	ldr	r3, [pc, #24]	@ (8002d80 <HAL_RCC_OscConfig+0x4c4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x498>
 8002d72:	e01e      	b.n	8002db2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d107      	bne.n	8002d8c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e019      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
 8002d80:	40021000 	.word	0x40021000
 8002d84:	40007000 	.word	0x40007000
 8002d88:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8002dbc <HAL_RCC_OscConfig+0x500>)
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	d106      	bne.n	8002dae <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d001      	beq.n	8002db2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e000      	b.n	8002db4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002db2:	2300      	movs	r3, #0
}
 8002db4:	4618      	mov	r0, r3
 8002db6:	3718      	adds	r7, #24
 8002db8:	46bd      	mov	sp, r7
 8002dba:	bd80      	pop	{r7, pc}
 8002dbc:	40021000 	.word	0x40021000

08002dc0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d101      	bne.n	8002dd4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e0d0      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002dd4:	4b6a      	ldr	r3, [pc, #424]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0307 	and.w	r3, r3, #7
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d910      	bls.n	8002e04 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002de2:	4b67      	ldr	r3, [pc, #412]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f023 0207 	bic.w	r2, r3, #7
 8002dea:	4965      	ldr	r1, [pc, #404]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002df2:	4b63      	ldr	r3, [pc, #396]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	683a      	ldr	r2, [r7, #0]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d001      	beq.n	8002e04 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e0b8      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 0302 	and.w	r3, r3, #2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d020      	beq.n	8002e52 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f003 0304 	and.w	r3, r3, #4
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d005      	beq.n	8002e28 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e1c:	4b59      	ldr	r3, [pc, #356]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	4a58      	ldr	r2, [pc, #352]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e22:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002e26:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0308 	and.w	r3, r3, #8
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d005      	beq.n	8002e40 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e34:	4b53      	ldr	r3, [pc, #332]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	4a52      	ldr	r2, [pc, #328]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e3a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002e3e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e40:	4b50      	ldr	r3, [pc, #320]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	494d      	ldr	r1, [pc, #308]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d040      	beq.n	8002ee0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	2b01      	cmp	r3, #1
 8002e64:	d107      	bne.n	8002e76 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e66:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d115      	bne.n	8002e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e07f      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	2b02      	cmp	r3, #2
 8002e7c:	d107      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e7e:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d109      	bne.n	8002e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e073      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e8e:	4b3d      	ldr	r3, [pc, #244]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0302 	and.w	r3, r3, #2
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d101      	bne.n	8002e9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e9a:	2301      	movs	r3, #1
 8002e9c:	e06b      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e9e:	4b39      	ldr	r3, [pc, #228]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f023 0203 	bic.w	r2, r3, #3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	685b      	ldr	r3, [r3, #4]
 8002eaa:	4936      	ldr	r1, [pc, #216]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002eac:	4313      	orrs	r3, r2
 8002eae:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002eb0:	f7fe fc16 	bl	80016e0 <HAL_GetTick>
 8002eb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eb6:	e00a      	b.n	8002ece <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002eb8:	f7fe fc12 	bl	80016e0 <HAL_GetTick>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	1ad3      	subs	r3, r2, r3
 8002ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e053      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ece:	4b2d      	ldr	r3, [pc, #180]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f003 020c 	and.w	r2, r3, #12
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d1eb      	bne.n	8002eb8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ee0:	4b27      	ldr	r3, [pc, #156]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f003 0307 	and.w	r3, r3, #7
 8002ee8:	683a      	ldr	r2, [r7, #0]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d210      	bcs.n	8002f10 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002eee:	4b24      	ldr	r3, [pc, #144]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f023 0207 	bic.w	r2, r3, #7
 8002ef6:	4922      	ldr	r1, [pc, #136]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	4313      	orrs	r3, r2
 8002efc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002efe:	4b20      	ldr	r3, [pc, #128]	@ (8002f80 <HAL_RCC_ClockConfig+0x1c0>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d001      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e032      	b.n	8002f76 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0304 	and.w	r3, r3, #4
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d008      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f1c:	4b19      	ldr	r3, [pc, #100]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4916      	ldr	r1, [pc, #88]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0308 	and.w	r3, r3, #8
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d009      	beq.n	8002f4e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f3a:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	00db      	lsls	r3, r3, #3
 8002f48:	490e      	ldr	r1, [pc, #56]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f4e:	f000 f821 	bl	8002f94 <HAL_RCC_GetSysClockFreq>
 8002f52:	4602      	mov	r2, r0
 8002f54:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <HAL_RCC_ClockConfig+0x1c4>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	091b      	lsrs	r3, r3, #4
 8002f5a:	f003 030f 	and.w	r3, r3, #15
 8002f5e:	490a      	ldr	r1, [pc, #40]	@ (8002f88 <HAL_RCC_ClockConfig+0x1c8>)
 8002f60:	5ccb      	ldrb	r3, [r1, r3]
 8002f62:	fa22 f303 	lsr.w	r3, r2, r3
 8002f66:	4a09      	ldr	r2, [pc, #36]	@ (8002f8c <HAL_RCC_ClockConfig+0x1cc>)
 8002f68:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f6a:	4b09      	ldr	r3, [pc, #36]	@ (8002f90 <HAL_RCC_ClockConfig+0x1d0>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fe fa10 	bl	8001394 <HAL_InitTick>

  return HAL_OK;
 8002f74:	2300      	movs	r3, #0
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40022000 	.word	0x40022000
 8002f84:	40021000 	.word	0x40021000
 8002f88:	08009024 	.word	0x08009024
 8002f8c:	20000008 	.word	0x20000008
 8002f90:	2000000c 	.word	0x2000000c

08002f94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b087      	sub	sp, #28
 8002f98:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	60fb      	str	r3, [r7, #12]
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	617b      	str	r3, [r7, #20]
 8002fa6:	2300      	movs	r3, #0
 8002fa8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002faa:	2300      	movs	r3, #0
 8002fac:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002fae:	4b1e      	ldr	r3, [pc, #120]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f003 030c 	and.w	r3, r3, #12
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d002      	beq.n	8002fc4 <HAL_RCC_GetSysClockFreq+0x30>
 8002fbe:	2b08      	cmp	r3, #8
 8002fc0:	d003      	beq.n	8002fca <HAL_RCC_GetSysClockFreq+0x36>
 8002fc2:	e027      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002fc4:	4b19      	ldr	r3, [pc, #100]	@ (800302c <HAL_RCC_GetSysClockFreq+0x98>)
 8002fc6:	613b      	str	r3, [r7, #16]
      break;
 8002fc8:	e027      	b.n	800301a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	0c9b      	lsrs	r3, r3, #18
 8002fce:	f003 030f 	and.w	r3, r3, #15
 8002fd2:	4a17      	ldr	r2, [pc, #92]	@ (8003030 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002fd4:	5cd3      	ldrb	r3, [r2, r3]
 8002fd6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d010      	beq.n	8003004 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fe2:	4b11      	ldr	r3, [pc, #68]	@ (8003028 <HAL_RCC_GetSysClockFreq+0x94>)
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	0c5b      	lsrs	r3, r3, #17
 8002fe8:	f003 0301 	and.w	r3, r3, #1
 8002fec:	4a11      	ldr	r2, [pc, #68]	@ (8003034 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002fee:	5cd3      	ldrb	r3, [r2, r3]
 8002ff0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800302c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ff6:	fb03 f202 	mul.w	r2, r3, r2
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003000:	617b      	str	r3, [r7, #20]
 8003002:	e004      	b.n	800300e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	4a0c      	ldr	r2, [pc, #48]	@ (8003038 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003008:	fb02 f303 	mul.w	r3, r2, r3
 800300c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	613b      	str	r3, [r7, #16]
      break;
 8003012:	e002      	b.n	800301a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003014:	4b05      	ldr	r3, [pc, #20]	@ (800302c <HAL_RCC_GetSysClockFreq+0x98>)
 8003016:	613b      	str	r3, [r7, #16]
      break;
 8003018:	bf00      	nop
    }
  }
  return sysclockfreq;
 800301a:	693b      	ldr	r3, [r7, #16]
}
 800301c:	4618      	mov	r0, r3
 800301e:	371c      	adds	r7, #28
 8003020:	46bd      	mov	sp, r7
 8003022:	bc80      	pop	{r7}
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40021000 	.word	0x40021000
 800302c:	007a1200 	.word	0x007a1200
 8003030:	0800903c 	.word	0x0800903c
 8003034:	0800904c 	.word	0x0800904c
 8003038:	003d0900 	.word	0x003d0900

0800303c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800303c:	b480      	push	{r7}
 800303e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003040:	4b02      	ldr	r3, [pc, #8]	@ (800304c <HAL_RCC_GetHCLKFreq+0x10>)
 8003042:	681b      	ldr	r3, [r3, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	46bd      	mov	sp, r7
 8003048:	bc80      	pop	{r7}
 800304a:	4770      	bx	lr
 800304c:	20000008 	.word	0x20000008

08003050 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003054:	f7ff fff2 	bl	800303c <HAL_RCC_GetHCLKFreq>
 8003058:	4602      	mov	r2, r0
 800305a:	4b05      	ldr	r3, [pc, #20]	@ (8003070 <HAL_RCC_GetPCLK1Freq+0x20>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	0a1b      	lsrs	r3, r3, #8
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	4903      	ldr	r1, [pc, #12]	@ (8003074 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003066:	5ccb      	ldrb	r3, [r1, r3]
 8003068:	fa22 f303 	lsr.w	r3, r2, r3
}
 800306c:	4618      	mov	r0, r3
 800306e:	bd80      	pop	{r7, pc}
 8003070:	40021000 	.word	0x40021000
 8003074:	08009034 	.word	0x08009034

08003078 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800307c:	f7ff ffde 	bl	800303c <HAL_RCC_GetHCLKFreq>
 8003080:	4602      	mov	r2, r0
 8003082:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	0adb      	lsrs	r3, r3, #11
 8003088:	f003 0307 	and.w	r3, r3, #7
 800308c:	4903      	ldr	r1, [pc, #12]	@ (800309c <HAL_RCC_GetPCLK2Freq+0x24>)
 800308e:	5ccb      	ldrb	r3, [r1, r3]
 8003090:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003094:	4618      	mov	r0, r3
 8003096:	bd80      	pop	{r7, pc}
 8003098:	40021000 	.word	0x40021000
 800309c:	08009034 	.word	0x08009034

080030a0 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	220f      	movs	r2, #15
 80030ae:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030b0:	4b11      	ldr	r3, [pc, #68]	@ (80030f8 <HAL_RCC_GetClockConfig+0x58>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f003 0203 	and.w	r2, r3, #3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80030bc:	4b0e      	ldr	r3, [pc, #56]	@ (80030f8 <HAL_RCC_GetClockConfig+0x58>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80030c8:	4b0b      	ldr	r3, [pc, #44]	@ (80030f8 <HAL_RCC_GetClockConfig+0x58>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80030d4:	4b08      	ldr	r3, [pc, #32]	@ (80030f8 <HAL_RCC_GetClockConfig+0x58>)
 80030d6:	685b      	ldr	r3, [r3, #4]
 80030d8:	08db      	lsrs	r3, r3, #3
 80030da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80030e2:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_RCC_GetClockConfig+0x5c>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0207 	and.w	r2, r3, #7
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr
 80030f8:	40021000 	.word	0x40021000
 80030fc:	40022000 	.word	0x40022000

08003100 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003108:	4b0a      	ldr	r3, [pc, #40]	@ (8003134 <RCC_Delay+0x34>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a0a      	ldr	r2, [pc, #40]	@ (8003138 <RCC_Delay+0x38>)
 800310e:	fba2 2303 	umull	r2, r3, r2, r3
 8003112:	0a5b      	lsrs	r3, r3, #9
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	fb02 f303 	mul.w	r3, r2, r3
 800311a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800311c:	bf00      	nop
  }
  while (Delay --);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	1e5a      	subs	r2, r3, #1
 8003122:	60fa      	str	r2, [r7, #12]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d1f9      	bne.n	800311c <RCC_Delay+0x1c>
}
 8003128:	bf00      	nop
 800312a:	bf00      	nop
 800312c:	3714      	adds	r7, #20
 800312e:	46bd      	mov	sp, r7
 8003130:	bc80      	pop	{r7}
 8003132:	4770      	bx	lr
 8003134:	20000008 	.word	0x20000008
 8003138:	10624dd3 	.word	0x10624dd3

0800313c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d101      	bne.n	800314e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e041      	b.n	80031d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003154:	b2db      	uxtb	r3, r3
 8003156:	2b00      	cmp	r3, #0
 8003158:	d106      	bne.n	8003168 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2200      	movs	r2, #0
 800315e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f000 f839 	bl	80031da <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2202      	movs	r2, #2
 800316c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681a      	ldr	r2, [r3, #0]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3304      	adds	r3, #4
 8003178:	4619      	mov	r1, r3
 800317a:	4610      	mov	r0, r2
 800317c:	f000 f99c 	bl	80034b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2201      	movs	r2, #1
 8003184:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	2201      	movs	r2, #1
 800318c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	2201      	movs	r2, #1
 8003194:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2201      	movs	r2, #1
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2201      	movs	r2, #1
 80031ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2201      	movs	r2, #1
 80031b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2201      	movs	r2, #1
 80031bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2201      	movs	r2, #1
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80031d0:	2300      	movs	r3, #0
}
 80031d2:	4618      	mov	r0, r3
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bc80      	pop	{r7}
 80031ea:	4770      	bx	lr

080031ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b085      	sub	sp, #20
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031fa:	b2db      	uxtb	r3, r3
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d001      	beq.n	8003204 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e03a      	b.n	800327a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2202      	movs	r2, #2
 8003208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68da      	ldr	r2, [r3, #12]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f042 0201 	orr.w	r2, r2, #1
 800321a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a18      	ldr	r2, [pc, #96]	@ (8003284 <HAL_TIM_Base_Start_IT+0x98>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d00e      	beq.n	8003244 <HAL_TIM_Base_Start_IT+0x58>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800322e:	d009      	beq.n	8003244 <HAL_TIM_Base_Start_IT+0x58>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a14      	ldr	r2, [pc, #80]	@ (8003288 <HAL_TIM_Base_Start_IT+0x9c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d004      	beq.n	8003244 <HAL_TIM_Base_Start_IT+0x58>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a13      	ldr	r2, [pc, #76]	@ (800328c <HAL_TIM_Base_Start_IT+0xa0>)
 8003240:	4293      	cmp	r3, r2
 8003242:	d111      	bne.n	8003268 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f003 0307 	and.w	r3, r3, #7
 800324e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2b06      	cmp	r3, #6
 8003254:	d010      	beq.n	8003278 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f042 0201 	orr.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003266:	e007      	b.n	8003278 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f042 0201 	orr.w	r2, r2, #1
 8003276:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003278:	2300      	movs	r3, #0
}
 800327a:	4618      	mov	r0, r3
 800327c:	3714      	adds	r7, #20
 800327e:	46bd      	mov	sp, r7
 8003280:	bc80      	pop	{r7}
 8003282:	4770      	bx	lr
 8003284:	40012c00 	.word	0x40012c00
 8003288:	40000400 	.word	0x40000400
 800328c:	40000800 	.word	0x40000800

08003290 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68db      	ldr	r3, [r3, #12]
 800329e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80032a8:	68bb      	ldr	r3, [r7, #8]
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d020      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d01b      	beq.n	80032f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f06f 0202 	mvn.w	r2, #2
 80032c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	f003 0303 	and.w	r3, r3, #3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d003      	beq.n	80032e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f8d1 	bl	8003482 <HAL_TIM_IC_CaptureCallback>
 80032e0:	e005      	b.n	80032ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f8c4 	bl	8003470 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032e8:	6878      	ldr	r0, [r7, #4]
 80032ea:	f000 f8d3 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2200      	movs	r2, #0
 80032f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f003 0304 	and.w	r3, r3, #4
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d020      	beq.n	8003340 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f003 0304 	and.w	r3, r3, #4
 8003304:	2b00      	cmp	r3, #0
 8003306:	d01b      	beq.n	8003340 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f06f 0204 	mvn.w	r2, #4
 8003310:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2202      	movs	r2, #2
 8003316:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f8ab 	bl	8003482 <HAL_TIM_IC_CaptureCallback>
 800332c:	e005      	b.n	800333a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 f89e 	bl	8003470 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f8ad 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2200      	movs	r2, #0
 800333e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003340:	68bb      	ldr	r3, [r7, #8]
 8003342:	f003 0308 	and.w	r3, r3, #8
 8003346:	2b00      	cmp	r3, #0
 8003348:	d020      	beq.n	800338c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f003 0308 	and.w	r3, r3, #8
 8003350:	2b00      	cmp	r3, #0
 8003352:	d01b      	beq.n	800338c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f06f 0208 	mvn.w	r2, #8
 800335c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2204      	movs	r2, #4
 8003362:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	69db      	ldr	r3, [r3, #28]
 800336a:	f003 0303 	and.w	r3, r3, #3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f000 f885 	bl	8003482 <HAL_TIM_IC_CaptureCallback>
 8003378:	e005      	b.n	8003386 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f000 f878 	bl	8003470 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003380:	6878      	ldr	r0, [r7, #4]
 8003382:	f000 f887 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800338c:	68bb      	ldr	r3, [r7, #8]
 800338e:	f003 0310 	and.w	r3, r3, #16
 8003392:	2b00      	cmp	r3, #0
 8003394:	d020      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	d01b      	beq.n	80033d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f06f 0210 	mvn.w	r2, #16
 80033a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2208      	movs	r2, #8
 80033ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	69db      	ldr	r3, [r3, #28]
 80033b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d003      	beq.n	80033c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033be:	6878      	ldr	r0, [r7, #4]
 80033c0:	f000 f85f 	bl	8003482 <HAL_TIM_IC_CaptureCallback>
 80033c4:	e005      	b.n	80033d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033c6:	6878      	ldr	r0, [r7, #4]
 80033c8:	f000 f852 	bl	8003470 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 f861 	bl	8003494 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	2200      	movs	r2, #0
 80033d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00c      	beq.n	80033fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d007      	beq.n	80033fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f06f 0201 	mvn.w	r2, #1
 80033f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80033f6:	6878      	ldr	r0, [r7, #4]
 80033f8:	f7fd fe9c 	bl	8001134 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00c      	beq.n	8003420 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800340c:	2b00      	cmp	r3, #0
 800340e:	d007      	beq.n	8003420 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800341a:	6878      	ldr	r0, [r7, #4]
 800341c:	f000 f8c3 	bl	80035a6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003426:	2b00      	cmp	r3, #0
 8003428:	d00c      	beq.n	8003444 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003430:	2b00      	cmp	r3, #0
 8003432:	d007      	beq.n	8003444 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800343c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f831 	bl	80034a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f003 0320 	and.w	r3, r3, #32
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00c      	beq.n	8003468 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0320 	and.w	r3, r3, #32
 8003454:	2b00      	cmp	r3, #0
 8003456:	d007      	beq.n	8003468 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0220 	mvn.w	r2, #32
 8003460:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	f000 f896 	bl	8003594 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003468:	bf00      	nop
 800346a:	3710      	adds	r7, #16
 800346c:	46bd      	mov	sp, r7
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003478:	bf00      	nop
 800347a:	370c      	adds	r7, #12
 800347c:	46bd      	mov	sp, r7
 800347e:	bc80      	pop	{r7}
 8003480:	4770      	bx	lr

08003482 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003482:	b480      	push	{r7}
 8003484:	b083      	sub	sp, #12
 8003486:	af00      	add	r7, sp, #0
 8003488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	bc80      	pop	{r7}
 8003492:	4770      	bx	lr

08003494 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bc80      	pop	{r7}
 80034a4:	4770      	bx	lr

080034a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80034a6:	b480      	push	{r7}
 80034a8:	b083      	sub	sp, #12
 80034aa:	af00      	add	r7, sp, #0
 80034ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80034ae:	bf00      	nop
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bc80      	pop	{r7}
 80034b6:	4770      	bx	lr

080034b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b085      	sub	sp, #20
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
 80034c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a2f      	ldr	r2, [pc, #188]	@ (8003588 <TIM_Base_SetConfig+0xd0>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00b      	beq.n	80034e8 <TIM_Base_SetConfig+0x30>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034d6:	d007      	beq.n	80034e8 <TIM_Base_SetConfig+0x30>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a2c      	ldr	r2, [pc, #176]	@ (800358c <TIM_Base_SetConfig+0xd4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d003      	beq.n	80034e8 <TIM_Base_SetConfig+0x30>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a2b      	ldr	r2, [pc, #172]	@ (8003590 <TIM_Base_SetConfig+0xd8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d108      	bne.n	80034fa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	68fa      	ldr	r2, [r7, #12]
 80034f6:	4313      	orrs	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4a22      	ldr	r2, [pc, #136]	@ (8003588 <TIM_Base_SetConfig+0xd0>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d00b      	beq.n	800351a <TIM_Base_SetConfig+0x62>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003508:	d007      	beq.n	800351a <TIM_Base_SetConfig+0x62>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	4a1f      	ldr	r2, [pc, #124]	@ (800358c <TIM_Base_SetConfig+0xd4>)
 800350e:	4293      	cmp	r3, r2
 8003510:	d003      	beq.n	800351a <TIM_Base_SetConfig+0x62>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	4a1e      	ldr	r2, [pc, #120]	@ (8003590 <TIM_Base_SetConfig+0xd8>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d108      	bne.n	800352c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	68fa      	ldr	r2, [r7, #12]
 8003528:	4313      	orrs	r3, r2
 800352a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	695b      	ldr	r3, [r3, #20]
 8003536:	4313      	orrs	r3, r2
 8003538:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	68fa      	ldr	r2, [r7, #12]
 800353e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	689a      	ldr	r2, [r3, #8]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	4a0d      	ldr	r2, [pc, #52]	@ (8003588 <TIM_Base_SetConfig+0xd0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d103      	bne.n	8003560 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	691a      	ldr	r2, [r3, #16]
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	691b      	ldr	r3, [r3, #16]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b00      	cmp	r3, #0
 8003570:	d005      	beq.n	800357e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	f023 0201 	bic.w	r2, r3, #1
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	611a      	str	r2, [r3, #16]
  }
}
 800357e:	bf00      	nop
 8003580:	3714      	adds	r7, #20
 8003582:	46bd      	mov	sp, r7
 8003584:	bc80      	pop	{r7}
 8003586:	4770      	bx	lr
 8003588:	40012c00 	.word	0x40012c00
 800358c:	40000400 	.word	0x40000400
 8003590:	40000800 	.word	0x40000800

08003594 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800359c:	bf00      	nop
 800359e:	370c      	adds	r7, #12
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bc80      	pop	{r7}
 80035a4:	4770      	bx	lr

080035a6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80035a6:	b480      	push	{r7}
 80035a8:	b083      	sub	sp, #12
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80035ae:	bf00      	nop
 80035b0:	370c      	adds	r7, #12
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bc80      	pop	{r7}
 80035b6:	4770      	bx	lr

080035b8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b082      	sub	sp, #8
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e042      	b.n	8003650 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7fd fe8e 	bl	8001300 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	@ 0x24
 80035e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	68da      	ldr	r2, [r3, #12]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035fa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	f000 f971 	bl	80038e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	691a      	ldr	r2, [r3, #16]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003610:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	695a      	ldr	r2, [r3, #20]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003620:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68da      	ldr	r2, [r3, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003630:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2220      	movs	r2, #32
 8003644:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800364e:	2300      	movs	r3, #0
}
 8003650:	4618      	mov	r0, r3
 8003652:	3708      	adds	r7, #8
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}

08003658 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b08a      	sub	sp, #40	@ 0x28
 800365c:	af02      	add	r7, sp, #8
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	603b      	str	r3, [r7, #0]
 8003664:	4613      	mov	r3, r2
 8003666:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003672:	b2db      	uxtb	r3, r3
 8003674:	2b20      	cmp	r3, #32
 8003676:	d175      	bne.n	8003764 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d002      	beq.n	8003684 <HAL_UART_Transmit+0x2c>
 800367e:	88fb      	ldrh	r3, [r7, #6]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e06e      	b.n	8003766 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2200      	movs	r2, #0
 800368c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2221      	movs	r2, #33	@ 0x21
 8003692:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003696:	f7fe f823 	bl	80016e0 <HAL_GetTick>
 800369a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	88fa      	ldrh	r2, [r7, #6]
 80036a0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	88fa      	ldrh	r2, [r7, #6]
 80036a6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036b0:	d108      	bne.n	80036c4 <HAL_UART_Transmit+0x6c>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d104      	bne.n	80036c4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80036ba:	2300      	movs	r3, #0
 80036bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80036be:	68bb      	ldr	r3, [r7, #8]
 80036c0:	61bb      	str	r3, [r7, #24]
 80036c2:	e003      	b.n	80036cc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80036c8:	2300      	movs	r3, #0
 80036ca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80036cc:	e02e      	b.n	800372c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	697b      	ldr	r3, [r7, #20]
 80036d4:	2200      	movs	r2, #0
 80036d6:	2180      	movs	r1, #128	@ 0x80
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f848 	bl	800376e <UART_WaitOnFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2220      	movs	r2, #32
 80036e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e03a      	b.n	8003766 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d10b      	bne.n	800370e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036f6:	69bb      	ldr	r3, [r7, #24]
 80036f8:	881b      	ldrh	r3, [r3, #0]
 80036fa:	461a      	mov	r2, r3
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003704:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	3302      	adds	r3, #2
 800370a:	61bb      	str	r3, [r7, #24]
 800370c:	e007      	b.n	800371e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800370e:	69fb      	ldr	r3, [r7, #28]
 8003710:	781a      	ldrb	r2, [r3, #0]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003718:	69fb      	ldr	r3, [r7, #28]
 800371a:	3301      	adds	r3, #1
 800371c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003722:	b29b      	uxth	r3, r3
 8003724:	3b01      	subs	r3, #1
 8003726:	b29a      	uxth	r2, r3
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1cb      	bne.n	80036ce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	9300      	str	r3, [sp, #0]
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	2200      	movs	r2, #0
 800373e:	2140      	movs	r1, #64	@ 0x40
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f814 	bl	800376e <UART_WaitOnFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d005      	beq.n	8003758 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2220      	movs	r2, #32
 8003750:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e006      	b.n	8003766 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2220      	movs	r2, #32
 800375c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003760:	2300      	movs	r3, #0
 8003762:	e000      	b.n	8003766 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003764:	2302      	movs	r3, #2
  }
}
 8003766:	4618      	mov	r0, r3
 8003768:	3720      	adds	r7, #32
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b086      	sub	sp, #24
 8003772:	af00      	add	r7, sp, #0
 8003774:	60f8      	str	r0, [r7, #12]
 8003776:	60b9      	str	r1, [r7, #8]
 8003778:	603b      	str	r3, [r7, #0]
 800377a:	4613      	mov	r3, r2
 800377c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800377e:	e03b      	b.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003780:	6a3b      	ldr	r3, [r7, #32]
 8003782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003786:	d037      	beq.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003788:	f7fd ffaa 	bl	80016e0 <HAL_GetTick>
 800378c:	4602      	mov	r2, r0
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	1ad3      	subs	r3, r2, r3
 8003792:	6a3a      	ldr	r2, [r7, #32]
 8003794:	429a      	cmp	r2, r3
 8003796:	d302      	bcc.n	800379e <UART_WaitOnFlagUntilTimeout+0x30>
 8003798:	6a3b      	ldr	r3, [r7, #32]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d101      	bne.n	80037a2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e03a      	b.n	8003818 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f003 0304 	and.w	r3, r3, #4
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d023      	beq.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	2b80      	cmp	r3, #128	@ 0x80
 80037b4:	d020      	beq.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	2b40      	cmp	r3, #64	@ 0x40
 80037ba:	d01d      	beq.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0308 	and.w	r3, r3, #8
 80037c6:	2b08      	cmp	r3, #8
 80037c8:	d116      	bne.n	80037f8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80037ca:	2300      	movs	r3, #0
 80037cc:	617b      	str	r3, [r7, #20]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	617b      	str	r3, [r7, #20]
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80037e0:	68f8      	ldr	r0, [r7, #12]
 80037e2:	f000 f81d 	bl	8003820 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	2208      	movs	r2, #8
 80037ea:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2200      	movs	r2, #0
 80037f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037f4:	2301      	movs	r3, #1
 80037f6:	e00f      	b.n	8003818 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68bb      	ldr	r3, [r7, #8]
 8003800:	4013      	ands	r3, r2
 8003802:	68ba      	ldr	r2, [r7, #8]
 8003804:	429a      	cmp	r2, r3
 8003806:	bf0c      	ite	eq
 8003808:	2301      	moveq	r3, #1
 800380a:	2300      	movne	r3, #0
 800380c:	b2db      	uxtb	r3, r3
 800380e:	461a      	mov	r2, r3
 8003810:	79fb      	ldrb	r3, [r7, #7]
 8003812:	429a      	cmp	r2, r3
 8003814:	d0b4      	beq.n	8003780 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003820:	b480      	push	{r7}
 8003822:	b095      	sub	sp, #84	@ 0x54
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	330c      	adds	r3, #12
 800382e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003830:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003832:	e853 3f00 	ldrex	r3, [r3]
 8003836:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800383e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	330c      	adds	r3, #12
 8003846:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003848:	643a      	str	r2, [r7, #64]	@ 0x40
 800384a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800384c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800384e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003850:	e841 2300 	strex	r3, r2, [r1]
 8003854:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003858:	2b00      	cmp	r3, #0
 800385a:	d1e5      	bne.n	8003828 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3314      	adds	r3, #20
 8003862:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	e853 3f00 	ldrex	r3, [r3]
 800386a:	61fb      	str	r3, [r7, #28]
   return(result);
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	f023 0301 	bic.w	r3, r3, #1
 8003872:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	3314      	adds	r3, #20
 800387a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800387c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800387e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003880:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003882:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003884:	e841 2300 	strex	r3, r2, [r1]
 8003888:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800388a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1e5      	bne.n	800385c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003894:	2b01      	cmp	r3, #1
 8003896:	d119      	bne.n	80038cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	330c      	adds	r3, #12
 800389e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	e853 3f00 	ldrex	r3, [r3]
 80038a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	f023 0310 	bic.w	r3, r3, #16
 80038ae:	647b      	str	r3, [r7, #68]	@ 0x44
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	330c      	adds	r3, #12
 80038b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80038b8:	61ba      	str	r2, [r7, #24]
 80038ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038bc:	6979      	ldr	r1, [r7, #20]
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	e841 2300 	strex	r3, r2, [r1]
 80038c4:	613b      	str	r3, [r7, #16]
   return(result);
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d1e5      	bne.n	8003898 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2200      	movs	r2, #0
 80038d8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80038da:	bf00      	nop
 80038dc:	3754      	adds	r7, #84	@ 0x54
 80038de:	46bd      	mov	sp, r7
 80038e0:	bc80      	pop	{r7}
 80038e2:	4770      	bx	lr

080038e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	691b      	ldr	r3, [r3, #16]
 80038f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	68da      	ldr	r2, [r3, #12]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	430a      	orrs	r2, r1
 8003900:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	691b      	ldr	r3, [r3, #16]
 800390a:	431a      	orrs	r2, r3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	695b      	ldr	r3, [r3, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800391e:	f023 030c 	bic.w	r3, r3, #12
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	6812      	ldr	r2, [r2, #0]
 8003926:	68b9      	ldr	r1, [r7, #8]
 8003928:	430b      	orrs	r3, r1
 800392a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	695b      	ldr	r3, [r3, #20]
 8003932:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	699a      	ldr	r2, [r3, #24]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	430a      	orrs	r2, r1
 8003940:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a2c      	ldr	r2, [pc, #176]	@ (80039f8 <UART_SetConfig+0x114>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d103      	bne.n	8003954 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800394c:	f7ff fb94 	bl	8003078 <HAL_RCC_GetPCLK2Freq>
 8003950:	60f8      	str	r0, [r7, #12]
 8003952:	e002      	b.n	800395a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003954:	f7ff fb7c 	bl	8003050 <HAL_RCC_GetPCLK1Freq>
 8003958:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800395a:	68fa      	ldr	r2, [r7, #12]
 800395c:	4613      	mov	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	009a      	lsls	r2, r3, #2
 8003964:	441a      	add	r2, r3
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003970:	4a22      	ldr	r2, [pc, #136]	@ (80039fc <UART_SetConfig+0x118>)
 8003972:	fba2 2303 	umull	r2, r3, r2, r3
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	0119      	lsls	r1, r3, #4
 800397a:	68fa      	ldr	r2, [r7, #12]
 800397c:	4613      	mov	r3, r2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	4413      	add	r3, r2
 8003982:	009a      	lsls	r2, r3, #2
 8003984:	441a      	add	r2, r3
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003990:	4b1a      	ldr	r3, [pc, #104]	@ (80039fc <UART_SetConfig+0x118>)
 8003992:	fba3 0302 	umull	r0, r3, r3, r2
 8003996:	095b      	lsrs	r3, r3, #5
 8003998:	2064      	movs	r0, #100	@ 0x64
 800399a:	fb00 f303 	mul.w	r3, r0, r3
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	011b      	lsls	r3, r3, #4
 80039a2:	3332      	adds	r3, #50	@ 0x32
 80039a4:	4a15      	ldr	r2, [pc, #84]	@ (80039fc <UART_SetConfig+0x118>)
 80039a6:	fba2 2303 	umull	r2, r3, r2, r3
 80039aa:	095b      	lsrs	r3, r3, #5
 80039ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039b0:	4419      	add	r1, r3
 80039b2:	68fa      	ldr	r2, [r7, #12]
 80039b4:	4613      	mov	r3, r2
 80039b6:	009b      	lsls	r3, r3, #2
 80039b8:	4413      	add	r3, r2
 80039ba:	009a      	lsls	r2, r3, #2
 80039bc:	441a      	add	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039c8:	4b0c      	ldr	r3, [pc, #48]	@ (80039fc <UART_SetConfig+0x118>)
 80039ca:	fba3 0302 	umull	r0, r3, r3, r2
 80039ce:	095b      	lsrs	r3, r3, #5
 80039d0:	2064      	movs	r0, #100	@ 0x64
 80039d2:	fb00 f303 	mul.w	r3, r0, r3
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	011b      	lsls	r3, r3, #4
 80039da:	3332      	adds	r3, #50	@ 0x32
 80039dc:	4a07      	ldr	r2, [pc, #28]	@ (80039fc <UART_SetConfig+0x118>)
 80039de:	fba2 2303 	umull	r2, r3, r2, r3
 80039e2:	095b      	lsrs	r3, r3, #5
 80039e4:	f003 020f 	and.w	r2, r3, #15
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	440a      	add	r2, r1
 80039ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80039f0:	bf00      	nop
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	40013800 	.word	0x40013800
 80039fc:	51eb851f 	.word	0x51eb851f

08003a00 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003a00:	b480      	push	{r7}
 8003a02:	b085      	sub	sp, #20
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	4603      	mov	r3, r0
 8003a08:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003a0e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003a12:	2b84      	cmp	r3, #132	@ 0x84
 8003a14:	d005      	beq.n	8003a22 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003a16:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4413      	add	r3, r2
 8003a1e:	3303      	adds	r3, #3
 8003a20:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003a22:	68fb      	ldr	r3, [r7, #12]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3714      	adds	r7, #20
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bc80      	pop	{r7}
 8003a2c:	4770      	bx	lr

08003a2e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003a34:	f3ef 8305 	mrs	r3, IPSR
 8003a38:	607b      	str	r3, [r7, #4]
  return(result);
 8003a3a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	bf14      	ite	ne
 8003a40:	2301      	movne	r3, #1
 8003a42:	2300      	moveq	r3, #0
 8003a44:	b2db      	uxtb	r3, r3
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	370c      	adds	r7, #12
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bc80      	pop	{r7}
 8003a4e:	4770      	bx	lr

08003a50 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003a54:	f001 f9fe 	bl	8004e54 <vTaskStartScheduler>
  
  return osOK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8003a62:	f7ff ffe4 	bl	8003a2e <inHandlerMode>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d003      	beq.n	8003a74 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8003a6c:	f001 fb16 	bl	800509c <xTaskGetTickCountFromISR>
 8003a70:	4603      	mov	r3, r0
 8003a72:	e002      	b.n	8003a7a <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8003a74:	f001 fb04 	bl	8005080 <xTaskGetTickCount>
 8003a78:	4603      	mov	r3, r0
  }
}
 8003a7a:	4618      	mov	r0, r3
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003a7e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a80:	b089      	sub	sp, #36	@ 0x24
 8003a82:	af04      	add	r7, sp, #16
 8003a84:	6078      	str	r0, [r7, #4]
 8003a86:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	695b      	ldr	r3, [r3, #20]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d020      	beq.n	8003ad2 <osThreadCreate+0x54>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	699b      	ldr	r3, [r3, #24]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d01c      	beq.n	8003ad2 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685c      	ldr	r4, [r3, #4]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	691e      	ldr	r6, [r3, #16]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f7ff ffa8 	bl	8003a00 <makeFreeRtosPriority>
 8003ab0:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003aba:	9202      	str	r2, [sp, #8]
 8003abc:	9301      	str	r3, [sp, #4]
 8003abe:	9100      	str	r1, [sp, #0]
 8003ac0:	683b      	ldr	r3, [r7, #0]
 8003ac2:	4632      	mov	r2, r6
 8003ac4:	4629      	mov	r1, r5
 8003ac6:	4620      	mov	r0, r4
 8003ac8:	f000 ffdf 	bl	8004a8a <xTaskCreateStatic>
 8003acc:	4603      	mov	r3, r0
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	e01c      	b.n	8003b0c <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	685c      	ldr	r4, [r3, #4]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ade:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff ff8a 	bl	8003a00 <makeFreeRtosPriority>
 8003aec:	4602      	mov	r2, r0
 8003aee:	f107 030c 	add.w	r3, r7, #12
 8003af2:	9301      	str	r3, [sp, #4]
 8003af4:	9200      	str	r2, [sp, #0]
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	4632      	mov	r2, r6
 8003afa:	4629      	mov	r1, r5
 8003afc:	4620      	mov	r0, r4
 8003afe:	f001 f824 	bl	8004b4a <xTaskCreate>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b01      	cmp	r3, #1
 8003b06:	d001      	beq.n	8003b0c <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	e000      	b.n	8003b0e <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3714      	adds	r7, #20
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003b16 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003b16:	b580      	push	{r7, lr}
 8003b18:	b084      	sub	sp, #16
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d001      	beq.n	8003b2c <osDelay+0x16>
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	e000      	b.n	8003b2e <osDelay+0x18>
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f001 f95a 	bl	8004de8 <vTaskDelay>
  
  return osOK;
 8003b34:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d007      	beq.n	8003b5e <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	4619      	mov	r1, r3
 8003b54:	2001      	movs	r0, #1
 8003b56:	f000 fb32 	bl	80041be <xQueueCreateMutexStatic>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	e003      	b.n	8003b66 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8003b5e:	2001      	movs	r0, #1
 8003b60:	f000 fb15 	bl	800418e <xQueueCreateMutex>
 8003b64:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <osMutexWait+0x18>
    return osErrorParameter;
 8003b84:	2380      	movs	r3, #128	@ 0x80
 8003b86:	e03a      	b.n	8003bfe <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b92:	d103      	bne.n	8003b9c <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8003b94:	f04f 33ff 	mov.w	r3, #4294967295
 8003b98:	60fb      	str	r3, [r7, #12]
 8003b9a:	e009      	b.n	8003bb0 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d006      	beq.n	8003bb0 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d101      	bne.n	8003bb0 <osMutexWait+0x40>
      ticks = 1;
 8003bac:	2301      	movs	r3, #1
 8003bae:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003bb0:	f7ff ff3d 	bl	8003a2e <inHandlerMode>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d017      	beq.n	8003bea <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003bba:	f107 0308 	add.w	r3, r7, #8
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	2100      	movs	r1, #0
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 fdb8 	bl	8004738 <xQueueReceiveFromISR>
 8003bc8:	4603      	mov	r3, r0
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d001      	beq.n	8003bd2 <osMutexWait+0x62>
      return osErrorOS;
 8003bce:	23ff      	movs	r3, #255	@ 0xff
 8003bd0:	e015      	b.n	8003bfe <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d011      	beq.n	8003bfc <osMutexWait+0x8c>
 8003bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003c08 <osMutexWait+0x98>)
 8003bda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	f3bf 8f4f 	dsb	sy
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	e008      	b.n	8003bfc <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8003bea:	68f9      	ldr	r1, [r7, #12]
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	f000 fc93 	bl	8004518 <xQueueSemaphoreTake>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b01      	cmp	r3, #1
 8003bf6:	d001      	beq.n	8003bfc <osMutexWait+0x8c>
    return osErrorOS;
 8003bf8:	23ff      	movs	r3, #255	@ 0xff
 8003bfa:	e000      	b.n	8003bfe <osMutexWait+0x8e>
  }
  
  return osOK;
 8003bfc:	2300      	movs	r3, #0
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	e000ed04 	.word	0xe000ed04

08003c0c <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8003c14:	2300      	movs	r3, #0
 8003c16:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8003c1c:	f7ff ff07 	bl	8003a2e <inHandlerMode>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d016      	beq.n	8003c54 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8003c26:	f107 0308 	add.w	r3, r7, #8
 8003c2a:	4619      	mov	r1, r3
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 fbe3 	bl	80043f8 <xQueueGiveFromISR>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d001      	beq.n	8003c3c <osMutexRelease+0x30>
      return osErrorOS;
 8003c38:	23ff      	movs	r3, #255	@ 0xff
 8003c3a:	e017      	b.n	8003c6c <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d013      	beq.n	8003c6a <osMutexRelease+0x5e>
 8003c42:	4b0c      	ldr	r3, [pc, #48]	@ (8003c74 <osMutexRelease+0x68>)
 8003c44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c48:	601a      	str	r2, [r3, #0]
 8003c4a:	f3bf 8f4f 	dsb	sy
 8003c4e:	f3bf 8f6f 	isb	sy
 8003c52:	e00a      	b.n	8003c6a <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8003c54:	2300      	movs	r3, #0
 8003c56:	2200      	movs	r2, #0
 8003c58:	2100      	movs	r1, #0
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 faca 	bl	80041f4 <xQueueGenericSend>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b01      	cmp	r3, #1
 8003c64:	d001      	beq.n	8003c6a <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8003c66:	23ff      	movs	r3, #255	@ 0xff
 8003c68:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}
 8003c74:	e000ed04 	.word	0xe000ed04

08003c78 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b086      	sub	sp, #24
 8003c7c:	af02      	add	r7, sp, #8
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	685b      	ldr	r3, [r3, #4]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00f      	beq.n	8003caa <osSemaphoreCreate+0x32>
    if (count == 1) {
 8003c8a:	683b      	ldr	r3, [r7, #0]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d10a      	bne.n	8003ca6 <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	685b      	ldr	r3, [r3, #4]
 8003c94:	2203      	movs	r2, #3
 8003c96:	9200      	str	r2, [sp, #0]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	2001      	movs	r0, #1
 8003c9e:	f000 f985 	bl	8003fac <xQueueGenericCreateStatic>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	e016      	b.n	8003cd4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e014      	b.n	8003cd4 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d110      	bne.n	8003cd2 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8003cb0:	2203      	movs	r2, #3
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	2001      	movs	r0, #1
 8003cb6:	f000 f9f6 	bl	80040a6 <xQueueGenericCreate>
 8003cba:	60f8      	str	r0, [r7, #12]
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <osSemaphoreCreate+0x56>
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	2100      	movs	r1, #0
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 fa93 	bl	80041f4 <xQueueGenericSend>
      return sema;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	e000      	b.n	8003cd4 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8003cd2:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3710      	adds	r7, #16
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bd80      	pop	{r7, pc}

08003cdc <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b084      	sub	sp, #16
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
 8003ce4:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <osSemaphoreWait+0x18>
    return osErrorParameter;
 8003cf0:	2380      	movs	r3, #128	@ 0x80
 8003cf2:	e03a      	b.n	8003d6a <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfe:	d103      	bne.n	8003d08 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 8003d00:	f04f 33ff 	mov.w	r3, #4294967295
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	e009      	b.n	8003d1c <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d006      	beq.n	8003d1c <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d101      	bne.n	8003d1c <osSemaphoreWait+0x40>
      ticks = 1;
 8003d18:	2301      	movs	r3, #1
 8003d1a:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8003d1c:	f7ff fe87 	bl	8003a2e <inHandlerMode>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d017      	beq.n	8003d56 <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8003d26:	f107 0308 	add.w	r3, r7, #8
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	2100      	movs	r1, #0
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 fd02 	bl	8004738 <xQueueReceiveFromISR>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	d001      	beq.n	8003d3e <osSemaphoreWait+0x62>
      return osErrorOS;
 8003d3a:	23ff      	movs	r3, #255	@ 0xff
 8003d3c:	e015      	b.n	8003d6a <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d011      	beq.n	8003d68 <osSemaphoreWait+0x8c>
 8003d44:	4b0b      	ldr	r3, [pc, #44]	@ (8003d74 <osSemaphoreWait+0x98>)
 8003d46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d4a:	601a      	str	r2, [r3, #0]
 8003d4c:	f3bf 8f4f 	dsb	sy
 8003d50:	f3bf 8f6f 	isb	sy
 8003d54:	e008      	b.n	8003d68 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 8003d56:	68f9      	ldr	r1, [r7, #12]
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fbdd 	bl	8004518 <xQueueSemaphoreTake>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d001      	beq.n	8003d68 <osSemaphoreWait+0x8c>
    return osErrorOS;
 8003d64:	23ff      	movs	r3, #255	@ 0xff
 8003d66:	e000      	b.n	8003d6a <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	e000ed04 	.word	0xe000ed04

08003d78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b083      	sub	sp, #12
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f103 0208 	add.w	r2, r3, #8
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	f103 0208 	add.w	r2, r3, #8
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	f103 0208 	add.w	r2, r3, #8
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2200      	movs	r2, #0
 8003daa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003dac:	bf00      	nop
 8003dae:	370c      	adds	r7, #12
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bc80      	pop	{r7}
 8003db4:	4770      	bx	lr

08003db6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003db6:	b480      	push	{r7}
 8003db8:	b083      	sub	sp, #12
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003dc4:	bf00      	nop
 8003dc6:	370c      	adds	r7, #12
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bc80      	pop	{r7}
 8003dcc:	4770      	bx	lr

08003dce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003dce:	b480      	push	{r7}
 8003dd0:	b085      	sub	sp, #20
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
 8003dd6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	68fa      	ldr	r2, [r7, #12]
 8003de2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	689a      	ldr	r2, [r3, #8]
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	683a      	ldr	r2, [r7, #0]
 8003df8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	1c5a      	adds	r2, r3, #1
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	601a      	str	r2, [r3, #0]
}
 8003e0a:	bf00      	nop
 8003e0c:	3714      	adds	r7, #20
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc80      	pop	{r7}
 8003e12:	4770      	bx	lr

08003e14 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e2a:	d103      	bne.n	8003e34 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	691b      	ldr	r3, [r3, #16]
 8003e30:	60fb      	str	r3, [r7, #12]
 8003e32:	e00c      	b.n	8003e4e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	3308      	adds	r3, #8
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	e002      	b.n	8003e42 <vListInsert+0x2e>
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	68ba      	ldr	r2, [r7, #8]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d2f6      	bcs.n	8003e3c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003e56:	683b      	ldr	r3, [r7, #0]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	68fa      	ldr	r2, [r7, #12]
 8003e62:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	687a      	ldr	r2, [r7, #4]
 8003e6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	1c5a      	adds	r2, r3, #1
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	601a      	str	r2, [r3, #0]
}
 8003e7a:	bf00      	nop
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003e84:	b480      	push	{r7}
 8003e86:	b085      	sub	sp, #20
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	6892      	ldr	r2, [r2, #8]
 8003e9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	687a      	ldr	r2, [r7, #4]
 8003ea2:	6852      	ldr	r2, [r2, #4]
 8003ea4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d103      	bne.n	8003eb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	1e5a      	subs	r2, r3, #1
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	3714      	adds	r7, #20
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	bc80      	pop	{r7}
 8003ed4:	4770      	bx	lr
	...

08003ed8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b084      	sub	sp, #16
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003f04:	f001 fefa 	bl	8005cfc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f10:	68f9      	ldr	r1, [r7, #12]
 8003f12:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f14:	fb01 f303 	mul.w	r3, r1, r3
 8003f18:	441a      	add	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681a      	ldr	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f34:	3b01      	subs	r3, #1
 8003f36:	68f9      	ldr	r1, [r7, #12]
 8003f38:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003f3a:	fb01 f303 	mul.w	r3, r1, r3
 8003f3e:	441a      	add	r2, r3
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	22ff      	movs	r2, #255	@ 0xff
 8003f48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	22ff      	movs	r2, #255	@ 0xff
 8003f50:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d114      	bne.n	8003f84 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	691b      	ldr	r3, [r3, #16]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d01a      	beq.n	8003f98 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	3310      	adds	r3, #16
 8003f66:	4618      	mov	r0, r3
 8003f68:	f001 f9ec 	bl	8005344 <xTaskRemoveFromEventList>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d012      	beq.n	8003f98 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003f72:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa8 <xQueueGenericReset+0xd0>)
 8003f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	f3bf 8f4f 	dsb	sy
 8003f7e:	f3bf 8f6f 	isb	sy
 8003f82:	e009      	b.n	8003f98 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	3310      	adds	r3, #16
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7ff fef5 	bl	8003d78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	3324      	adds	r3, #36	@ 0x24
 8003f92:	4618      	mov	r0, r3
 8003f94:	f7ff fef0 	bl	8003d78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003f98:	f001 fee0 	bl	8005d5c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003f9c:	2301      	movs	r3, #1
}
 8003f9e:	4618      	mov	r0, r3
 8003fa0:	3710      	adds	r7, #16
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bd80      	pop	{r7, pc}
 8003fa6:	bf00      	nop
 8003fa8:	e000ed04 	.word	0xe000ed04

08003fac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b08e      	sub	sp, #56	@ 0x38
 8003fb0:	af02      	add	r7, sp, #8
 8003fb2:	60f8      	str	r0, [r7, #12]
 8003fb4:	60b9      	str	r1, [r7, #8]
 8003fb6:	607a      	str	r2, [r7, #4]
 8003fb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d10b      	bne.n	8003fd8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc4:	f383 8811 	msr	BASEPRI, r3
 8003fc8:	f3bf 8f6f 	isb	sy
 8003fcc:	f3bf 8f4f 	dsb	sy
 8003fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003fd2:	bf00      	nop
 8003fd4:	bf00      	nop
 8003fd6:	e7fd      	b.n	8003fd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10b      	bne.n	8003ff6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fe2:	f383 8811 	msr	BASEPRI, r3
 8003fe6:	f3bf 8f6f 	isb	sy
 8003fea:	f3bf 8f4f 	dsb	sy
 8003fee:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ff0:	bf00      	nop
 8003ff2:	bf00      	nop
 8003ff4:	e7fd      	b.n	8003ff2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <xQueueGenericCreateStatic+0x56>
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <xQueueGenericCreateStatic+0x5a>
 8004002:	2301      	movs	r3, #1
 8004004:	e000      	b.n	8004008 <xQueueGenericCreateStatic+0x5c>
 8004006:	2300      	movs	r3, #0
 8004008:	2b00      	cmp	r3, #0
 800400a:	d10b      	bne.n	8004024 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800400c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004010:	f383 8811 	msr	BASEPRI, r3
 8004014:	f3bf 8f6f 	isb	sy
 8004018:	f3bf 8f4f 	dsb	sy
 800401c:	623b      	str	r3, [r7, #32]
}
 800401e:	bf00      	nop
 8004020:	bf00      	nop
 8004022:	e7fd      	b.n	8004020 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d102      	bne.n	8004030 <xQueueGenericCreateStatic+0x84>
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d101      	bne.n	8004034 <xQueueGenericCreateStatic+0x88>
 8004030:	2301      	movs	r3, #1
 8004032:	e000      	b.n	8004036 <xQueueGenericCreateStatic+0x8a>
 8004034:	2300      	movs	r3, #0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10b      	bne.n	8004052 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800403a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800403e:	f383 8811 	msr	BASEPRI, r3
 8004042:	f3bf 8f6f 	isb	sy
 8004046:	f3bf 8f4f 	dsb	sy
 800404a:	61fb      	str	r3, [r7, #28]
}
 800404c:	bf00      	nop
 800404e:	bf00      	nop
 8004050:	e7fd      	b.n	800404e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004052:	2348      	movs	r3, #72	@ 0x48
 8004054:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	2b48      	cmp	r3, #72	@ 0x48
 800405a:	d00b      	beq.n	8004074 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800405c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004060:	f383 8811 	msr	BASEPRI, r3
 8004064:	f3bf 8f6f 	isb	sy
 8004068:	f3bf 8f4f 	dsb	sy
 800406c:	61bb      	str	r3, [r7, #24]
}
 800406e:	bf00      	nop
 8004070:	bf00      	nop
 8004072:	e7fd      	b.n	8004070 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004074:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800407a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00d      	beq.n	800409c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004082:	2201      	movs	r2, #1
 8004084:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004088:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800408c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800408e:	9300      	str	r3, [sp, #0]
 8004090:	4613      	mov	r3, r2
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f840 	bl	800411c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800409c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800409e:	4618      	mov	r0, r3
 80040a0:	3730      	adds	r7, #48	@ 0x30
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b08a      	sub	sp, #40	@ 0x28
 80040aa:	af02      	add	r7, sp, #8
 80040ac:	60f8      	str	r0, [r7, #12]
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	4613      	mov	r3, r2
 80040b2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d10b      	bne.n	80040d2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80040ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040be:	f383 8811 	msr	BASEPRI, r3
 80040c2:	f3bf 8f6f 	isb	sy
 80040c6:	f3bf 8f4f 	dsb	sy
 80040ca:	613b      	str	r3, [r7, #16]
}
 80040cc:	bf00      	nop
 80040ce:	bf00      	nop
 80040d0:	e7fd      	b.n	80040ce <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	68ba      	ldr	r2, [r7, #8]
 80040d6:	fb02 f303 	mul.w	r3, r2, r3
 80040da:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80040dc:	69fb      	ldr	r3, [r7, #28]
 80040de:	3348      	adds	r3, #72	@ 0x48
 80040e0:	4618      	mov	r0, r3
 80040e2:	f001 ff0d 	bl	8005f00 <pvPortMalloc>
 80040e6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d011      	beq.n	8004112 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	3348      	adds	r3, #72	@ 0x48
 80040f6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	2200      	movs	r2, #0
 80040fc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004100:	79fa      	ldrb	r2, [r7, #7]
 8004102:	69bb      	ldr	r3, [r7, #24]
 8004104:	9300      	str	r3, [sp, #0]
 8004106:	4613      	mov	r3, r2
 8004108:	697a      	ldr	r2, [r7, #20]
 800410a:	68b9      	ldr	r1, [r7, #8]
 800410c:	68f8      	ldr	r0, [r7, #12]
 800410e:	f000 f805 	bl	800411c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004112:	69bb      	ldr	r3, [r7, #24]
	}
 8004114:	4618      	mov	r0, r3
 8004116:	3720      	adds	r7, #32
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d103      	bne.n	8004138 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004130:	69bb      	ldr	r3, [r7, #24]
 8004132:	69ba      	ldr	r2, [r7, #24]
 8004134:	601a      	str	r2, [r3, #0]
 8004136:	e002      	b.n	800413e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	687a      	ldr	r2, [r7, #4]
 800413c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800413e:	69bb      	ldr	r3, [r7, #24]
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004144:	69bb      	ldr	r3, [r7, #24]
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800414a:	2101      	movs	r1, #1
 800414c:	69b8      	ldr	r0, [r7, #24]
 800414e:	f7ff fec3 	bl	8003ed8 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004152:	bf00      	nop
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00e      	beq.n	8004186 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800417a:	2300      	movs	r3, #0
 800417c:	2200      	movs	r2, #0
 800417e:	2100      	movs	r1, #0
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f000 f837 	bl	80041f4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}

0800418e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800418e:	b580      	push	{r7, lr}
 8004190:	b086      	sub	sp, #24
 8004192:	af00      	add	r7, sp, #0
 8004194:	4603      	mov	r3, r0
 8004196:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8004198:	2301      	movs	r3, #1
 800419a:	617b      	str	r3, [r7, #20]
 800419c:	2300      	movs	r3, #0
 800419e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80041a0:	79fb      	ldrb	r3, [r7, #7]
 80041a2:	461a      	mov	r2, r3
 80041a4:	6939      	ldr	r1, [r7, #16]
 80041a6:	6978      	ldr	r0, [r7, #20]
 80041a8:	f7ff ff7d 	bl	80040a6 <xQueueGenericCreate>
 80041ac:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80041ae:	68f8      	ldr	r0, [r7, #12]
 80041b0:	f7ff ffd3 	bl	800415a <prvInitialiseMutex>

		return xNewQueue;
 80041b4:	68fb      	ldr	r3, [r7, #12]
	}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3718      	adds	r7, #24
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}

080041be <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80041be:	b580      	push	{r7, lr}
 80041c0:	b088      	sub	sp, #32
 80041c2:	af02      	add	r7, sp, #8
 80041c4:	4603      	mov	r3, r0
 80041c6:	6039      	str	r1, [r7, #0]
 80041c8:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80041ca:	2301      	movs	r3, #1
 80041cc:	617b      	str	r3, [r7, #20]
 80041ce:	2300      	movs	r3, #0
 80041d0:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80041d2:	79fb      	ldrb	r3, [r7, #7]
 80041d4:	9300      	str	r3, [sp, #0]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2200      	movs	r2, #0
 80041da:	6939      	ldr	r1, [r7, #16]
 80041dc:	6978      	ldr	r0, [r7, #20]
 80041de:	f7ff fee5 	bl	8003fac <xQueueGenericCreateStatic>
 80041e2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f7ff ffb8 	bl	800415a <prvInitialiseMutex>

		return xNewQueue;
 80041ea:	68fb      	ldr	r3, [r7, #12]
	}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3718      	adds	r7, #24
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b08e      	sub	sp, #56	@ 0x38
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
 8004200:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004202:	2300      	movs	r3, #0
 8004204:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800420a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <xQueueGenericSend+0x34>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d103      	bne.n	8004236 <xQueueGenericSend+0x42>
 800422e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004232:	2b00      	cmp	r3, #0
 8004234:	d101      	bne.n	800423a <xQueueGenericSend+0x46>
 8004236:	2301      	movs	r3, #1
 8004238:	e000      	b.n	800423c <xQueueGenericSend+0x48>
 800423a:	2300      	movs	r3, #0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10b      	bne.n	8004258 <xQueueGenericSend+0x64>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004252:	bf00      	nop
 8004254:	bf00      	nop
 8004256:	e7fd      	b.n	8004254 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	2b02      	cmp	r3, #2
 800425c:	d103      	bne.n	8004266 <xQueueGenericSend+0x72>
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004262:	2b01      	cmp	r3, #1
 8004264:	d101      	bne.n	800426a <xQueueGenericSend+0x76>
 8004266:	2301      	movs	r3, #1
 8004268:	e000      	b.n	800426c <xQueueGenericSend+0x78>
 800426a:	2300      	movs	r3, #0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d10b      	bne.n	8004288 <xQueueGenericSend+0x94>
	__asm volatile
 8004270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004274:	f383 8811 	msr	BASEPRI, r3
 8004278:	f3bf 8f6f 	isb	sy
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	623b      	str	r3, [r7, #32]
}
 8004282:	bf00      	nop
 8004284:	bf00      	nop
 8004286:	e7fd      	b.n	8004284 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004288:	f001 fa22 	bl	80056d0 <xTaskGetSchedulerState>
 800428c:	4603      	mov	r3, r0
 800428e:	2b00      	cmp	r3, #0
 8004290:	d102      	bne.n	8004298 <xQueueGenericSend+0xa4>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <xQueueGenericSend+0xa8>
 8004298:	2301      	movs	r3, #1
 800429a:	e000      	b.n	800429e <xQueueGenericSend+0xaa>
 800429c:	2300      	movs	r3, #0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d10b      	bne.n	80042ba <xQueueGenericSend+0xc6>
	__asm volatile
 80042a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042a6:	f383 8811 	msr	BASEPRI, r3
 80042aa:	f3bf 8f6f 	isb	sy
 80042ae:	f3bf 8f4f 	dsb	sy
 80042b2:	61fb      	str	r3, [r7, #28]
}
 80042b4:	bf00      	nop
 80042b6:	bf00      	nop
 80042b8:	e7fd      	b.n	80042b6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80042ba:	f001 fd1f 	bl	8005cfc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80042be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d302      	bcc.n	80042d0 <xQueueGenericSend+0xdc>
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	2b02      	cmp	r3, #2
 80042ce:	d129      	bne.n	8004324 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	68b9      	ldr	r1, [r7, #8]
 80042d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80042d6:	f000 fac8 	bl	800486a <prvCopyDataToQueue>
 80042da:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d010      	beq.n	8004306 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042e6:	3324      	adds	r3, #36	@ 0x24
 80042e8:	4618      	mov	r0, r3
 80042ea:	f001 f82b 	bl	8005344 <xTaskRemoveFromEventList>
 80042ee:	4603      	mov	r3, r0
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d013      	beq.n	800431c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80042f4:	4b3f      	ldr	r3, [pc, #252]	@ (80043f4 <xQueueGenericSend+0x200>)
 80042f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80042fa:	601a      	str	r2, [r3, #0]
 80042fc:	f3bf 8f4f 	dsb	sy
 8004300:	f3bf 8f6f 	isb	sy
 8004304:	e00a      	b.n	800431c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004308:	2b00      	cmp	r3, #0
 800430a:	d007      	beq.n	800431c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800430c:	4b39      	ldr	r3, [pc, #228]	@ (80043f4 <xQueueGenericSend+0x200>)
 800430e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004312:	601a      	str	r2, [r3, #0]
 8004314:	f3bf 8f4f 	dsb	sy
 8004318:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800431c:	f001 fd1e 	bl	8005d5c <vPortExitCritical>
				return pdPASS;
 8004320:	2301      	movs	r3, #1
 8004322:	e063      	b.n	80043ec <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d103      	bne.n	8004332 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800432a:	f001 fd17 	bl	8005d5c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800432e:	2300      	movs	r3, #0
 8004330:	e05c      	b.n	80043ec <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004334:	2b00      	cmp	r3, #0
 8004336:	d106      	bne.n	8004346 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004338:	f107 0314 	add.w	r3, r7, #20
 800433c:	4618      	mov	r0, r3
 800433e:	f001 f865 	bl	800540c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004342:	2301      	movs	r3, #1
 8004344:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004346:	f001 fd09 	bl	8005d5c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800434a:	f000 fded 	bl	8004f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800434e:	f001 fcd5 	bl	8005cfc <vPortEnterCritical>
 8004352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004354:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004358:	b25b      	sxtb	r3, r3
 800435a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800435e:	d103      	bne.n	8004368 <xQueueGenericSend+0x174>
 8004360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800436a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800436e:	b25b      	sxtb	r3, r3
 8004370:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004374:	d103      	bne.n	800437e <xQueueGenericSend+0x18a>
 8004376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004378:	2200      	movs	r2, #0
 800437a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800437e:	f001 fced 	bl	8005d5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004382:	1d3a      	adds	r2, r7, #4
 8004384:	f107 0314 	add.w	r3, r7, #20
 8004388:	4611      	mov	r1, r2
 800438a:	4618      	mov	r0, r3
 800438c:	f001 f854 	bl	8005438 <xTaskCheckForTimeOut>
 8004390:	4603      	mov	r3, r0
 8004392:	2b00      	cmp	r3, #0
 8004394:	d124      	bne.n	80043e0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004396:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004398:	f000 fb5f 	bl	8004a5a <prvIsQueueFull>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d018      	beq.n	80043d4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80043a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a4:	3310      	adds	r3, #16
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	4611      	mov	r1, r2
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 ffa4 	bl	80052f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80043b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043b2:	f000 faea 	bl	800498a <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80043b6:	f000 fdc5 	bl	8004f44 <xTaskResumeAll>
 80043ba:	4603      	mov	r3, r0
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f47f af7c 	bne.w	80042ba <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80043c2:	4b0c      	ldr	r3, [pc, #48]	@ (80043f4 <xQueueGenericSend+0x200>)
 80043c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043c8:	601a      	str	r2, [r3, #0]
 80043ca:	f3bf 8f4f 	dsb	sy
 80043ce:	f3bf 8f6f 	isb	sy
 80043d2:	e772      	b.n	80042ba <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80043d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043d6:	f000 fad8 	bl	800498a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80043da:	f000 fdb3 	bl	8004f44 <xTaskResumeAll>
 80043de:	e76c      	b.n	80042ba <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80043e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80043e2:	f000 fad2 	bl	800498a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80043e6:	f000 fdad 	bl	8004f44 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80043ea:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3738      	adds	r7, #56	@ 0x38
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	e000ed04 	.word	0xe000ed04

080043f8 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b08e      	sub	sp, #56	@ 0x38
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2b00      	cmp	r3, #0
 800440a:	d10b      	bne.n	8004424 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800440c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004410:	f383 8811 	msr	BASEPRI, r3
 8004414:	f3bf 8f6f 	isb	sy
 8004418:	f3bf 8f4f 	dsb	sy
 800441c:	623b      	str	r3, [r7, #32]
}
 800441e:	bf00      	nop
 8004420:	bf00      	nop
 8004422:	e7fd      	b.n	8004420 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8004424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00b      	beq.n	8004444 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800442c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004430:	f383 8811 	msr	BASEPRI, r3
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	f3bf 8f4f 	dsb	sy
 800443c:	61fb      	str	r3, [r7, #28]
}
 800443e:	bf00      	nop
 8004440:	bf00      	nop
 8004442:	e7fd      	b.n	8004440 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8004444:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d103      	bne.n	8004454 <xQueueGiveFromISR+0x5c>
 800444c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <xQueueGiveFromISR+0x60>
 8004454:	2301      	movs	r3, #1
 8004456:	e000      	b.n	800445a <xQueueGiveFromISR+0x62>
 8004458:	2300      	movs	r3, #0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10b      	bne.n	8004476 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800445e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004462:	f383 8811 	msr	BASEPRI, r3
 8004466:	f3bf 8f6f 	isb	sy
 800446a:	f3bf 8f4f 	dsb	sy
 800446e:	61bb      	str	r3, [r7, #24]
}
 8004470:	bf00      	nop
 8004472:	bf00      	nop
 8004474:	e7fd      	b.n	8004472 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004476:	f001 fd03 	bl	8005e80 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800447a:	f3ef 8211 	mrs	r2, BASEPRI
 800447e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004482:	f383 8811 	msr	BASEPRI, r3
 8004486:	f3bf 8f6f 	isb	sy
 800448a:	f3bf 8f4f 	dsb	sy
 800448e:	617a      	str	r2, [r7, #20]
 8004490:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004492:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004494:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004498:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800449c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044a2:	429a      	cmp	r2, r3
 80044a4:	d22b      	bcs.n	80044fe <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80044a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044a8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80044b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044b6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80044b8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80044bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044c0:	d112      	bne.n	80044e8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80044c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d016      	beq.n	80044f8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80044ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044cc:	3324      	adds	r3, #36	@ 0x24
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 ff38 	bl	8005344 <xTaskRemoveFromEventList>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d00e      	beq.n	80044f8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d00b      	beq.n	80044f8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	2201      	movs	r2, #1
 80044e4:	601a      	str	r2, [r3, #0]
 80044e6:	e007      	b.n	80044f8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80044e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80044ec:	3301      	adds	r3, #1
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	b25a      	sxtb	r2, r3
 80044f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80044f8:	2301      	movs	r3, #1
 80044fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80044fc:	e001      	b.n	8004502 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80044fe:	2300      	movs	r3, #0
 8004500:	637b      	str	r3, [r7, #52]	@ 0x34
 8004502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004504:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800450c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800450e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004510:	4618      	mov	r0, r3
 8004512:	3738      	adds	r7, #56	@ 0x38
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08e      	sub	sp, #56	@ 0x38
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8004522:	2300      	movs	r3, #0
 8004524:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800452a:	2300      	movs	r3, #0
 800452c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800452e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	623b      	str	r3, [r7, #32]
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800454c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00b      	beq.n	800456c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8004554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004558:	f383 8811 	msr	BASEPRI, r3
 800455c:	f3bf 8f6f 	isb	sy
 8004560:	f3bf 8f4f 	dsb	sy
 8004564:	61fb      	str	r3, [r7, #28]
}
 8004566:	bf00      	nop
 8004568:	bf00      	nop
 800456a:	e7fd      	b.n	8004568 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800456c:	f001 f8b0 	bl	80056d0 <xTaskGetSchedulerState>
 8004570:	4603      	mov	r3, r0
 8004572:	2b00      	cmp	r3, #0
 8004574:	d102      	bne.n	800457c <xQueueSemaphoreTake+0x64>
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d101      	bne.n	8004580 <xQueueSemaphoreTake+0x68>
 800457c:	2301      	movs	r3, #1
 800457e:	e000      	b.n	8004582 <xQueueSemaphoreTake+0x6a>
 8004580:	2300      	movs	r3, #0
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10b      	bne.n	800459e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8004586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458a:	f383 8811 	msr	BASEPRI, r3
 800458e:	f3bf 8f6f 	isb	sy
 8004592:	f3bf 8f4f 	dsb	sy
 8004596:	61bb      	str	r3, [r7, #24]
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	e7fd      	b.n	800459a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800459e:	f001 fbad 	bl	8005cfc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80045a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80045a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d024      	beq.n	80045f8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80045ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b0:	1e5a      	subs	r2, r3, #1
 80045b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80045b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d104      	bne.n	80045c8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80045be:	f001 fa33 	bl	8005a28 <pvTaskIncrementMutexHeldCount>
 80045c2:	4602      	mov	r2, r0
 80045c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045c6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80045c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ca:	691b      	ldr	r3, [r3, #16]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00f      	beq.n	80045f0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80045d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045d2:	3310      	adds	r3, #16
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 feb5 	bl	8005344 <xTaskRemoveFromEventList>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d007      	beq.n	80045f0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80045e0:	4b54      	ldr	r3, [pc, #336]	@ (8004734 <xQueueSemaphoreTake+0x21c>)
 80045e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	f3bf 8f4f 	dsb	sy
 80045ec:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80045f0:	f001 fbb4 	bl	8005d5c <vPortExitCritical>
				return pdPASS;
 80045f4:	2301      	movs	r3, #1
 80045f6:	e098      	b.n	800472a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d112      	bne.n	8004624 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80045fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004600:	2b00      	cmp	r3, #0
 8004602:	d00b      	beq.n	800461c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8004604:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004608:	f383 8811 	msr	BASEPRI, r3
 800460c:	f3bf 8f6f 	isb	sy
 8004610:	f3bf 8f4f 	dsb	sy
 8004614:	617b      	str	r3, [r7, #20]
}
 8004616:	bf00      	nop
 8004618:	bf00      	nop
 800461a:	e7fd      	b.n	8004618 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800461c:	f001 fb9e 	bl	8005d5c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004620:	2300      	movs	r3, #0
 8004622:	e082      	b.n	800472a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004626:	2b00      	cmp	r3, #0
 8004628:	d106      	bne.n	8004638 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800462a:	f107 030c 	add.w	r3, r7, #12
 800462e:	4618      	mov	r0, r3
 8004630:	f000 feec 	bl	800540c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004634:	2301      	movs	r3, #1
 8004636:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004638:	f001 fb90 	bl	8005d5c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800463c:	f000 fc74 	bl	8004f28 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004640:	f001 fb5c 	bl	8005cfc <vPortEnterCritical>
 8004644:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004646:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800464a:	b25b      	sxtb	r3, r3
 800464c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004650:	d103      	bne.n	800465a <xQueueSemaphoreTake+0x142>
 8004652:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004654:	2200      	movs	r2, #0
 8004656:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800465a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800465c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004660:	b25b      	sxtb	r3, r3
 8004662:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004666:	d103      	bne.n	8004670 <xQueueSemaphoreTake+0x158>
 8004668:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004670:	f001 fb74 	bl	8005d5c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004674:	463a      	mov	r2, r7
 8004676:	f107 030c 	add.w	r3, r7, #12
 800467a:	4611      	mov	r1, r2
 800467c:	4618      	mov	r0, r3
 800467e:	f000 fedb 	bl	8005438 <xTaskCheckForTimeOut>
 8004682:	4603      	mov	r3, r0
 8004684:	2b00      	cmp	r3, #0
 8004686:	d132      	bne.n	80046ee <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004688:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800468a:	f000 f9d0 	bl	8004a2e <prvIsQueueEmpty>
 800468e:	4603      	mov	r3, r0
 8004690:	2b00      	cmp	r3, #0
 8004692:	d026      	beq.n	80046e2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004694:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d109      	bne.n	80046b0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800469c:	f001 fb2e 	bl	8005cfc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80046a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046a2:	689b      	ldr	r3, [r3, #8]
 80046a4:	4618      	mov	r0, r3
 80046a6:	f001 f831 	bl	800570c <xTaskPriorityInherit>
 80046aa:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80046ac:	f001 fb56 	bl	8005d5c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046b2:	3324      	adds	r3, #36	@ 0x24
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	4611      	mov	r1, r2
 80046b8:	4618      	mov	r0, r3
 80046ba:	f000 fe1d 	bl	80052f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80046be:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046c0:	f000 f963 	bl	800498a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80046c4:	f000 fc3e 	bl	8004f44 <xTaskResumeAll>
 80046c8:	4603      	mov	r3, r0
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f47f af67 	bne.w	800459e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80046d0:	4b18      	ldr	r3, [pc, #96]	@ (8004734 <xQueueSemaphoreTake+0x21c>)
 80046d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	f3bf 8f6f 	isb	sy
 80046e0:	e75d      	b.n	800459e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80046e2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046e4:	f000 f951 	bl	800498a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80046e8:	f000 fc2c 	bl	8004f44 <xTaskResumeAll>
 80046ec:	e757      	b.n	800459e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80046ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046f0:	f000 f94b 	bl	800498a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80046f4:	f000 fc26 	bl	8004f44 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046f8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046fa:	f000 f998 	bl	8004a2e <prvIsQueueEmpty>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	f43f af4c 	beq.w	800459e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00d      	beq.n	8004728 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800470c:	f001 faf6 	bl	8005cfc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8004710:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004712:	f000 f893 	bl	800483c <prvGetDisinheritPriorityAfterTimeout>
 8004716:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004718:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800471e:	4618      	mov	r0, r3
 8004720:	f001 f8f2 	bl	8005908 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8004724:	f001 fb1a 	bl	8005d5c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004728:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800472a:	4618      	mov	r0, r3
 800472c:	3738      	adds	r7, #56	@ 0x38
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08e      	sub	sp, #56	@ 0x38
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10b      	bne.n	8004766 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800474e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004752:	f383 8811 	msr	BASEPRI, r3
 8004756:	f3bf 8f6f 	isb	sy
 800475a:	f3bf 8f4f 	dsb	sy
 800475e:	623b      	str	r3, [r7, #32]
}
 8004760:	bf00      	nop
 8004762:	bf00      	nop
 8004764:	e7fd      	b.n	8004762 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d103      	bne.n	8004774 <xQueueReceiveFromISR+0x3c>
 800476c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800476e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <xQueueReceiveFromISR+0x40>
 8004774:	2301      	movs	r3, #1
 8004776:	e000      	b.n	800477a <xQueueReceiveFromISR+0x42>
 8004778:	2300      	movs	r3, #0
 800477a:	2b00      	cmp	r3, #0
 800477c:	d10b      	bne.n	8004796 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800477e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004782:	f383 8811 	msr	BASEPRI, r3
 8004786:	f3bf 8f6f 	isb	sy
 800478a:	f3bf 8f4f 	dsb	sy
 800478e:	61fb      	str	r3, [r7, #28]
}
 8004790:	bf00      	nop
 8004792:	bf00      	nop
 8004794:	e7fd      	b.n	8004792 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004796:	f001 fb73 	bl	8005e80 <vPortValidateInterruptPriority>
	__asm volatile
 800479a:	f3ef 8211 	mrs	r2, BASEPRI
 800479e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047a2:	f383 8811 	msr	BASEPRI, r3
 80047a6:	f3bf 8f6f 	isb	sy
 80047aa:	f3bf 8f4f 	dsb	sy
 80047ae:	61ba      	str	r2, [r7, #24]
 80047b0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80047b2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80047b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80047b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ba:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80047bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d02f      	beq.n	8004822 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80047c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80047cc:	68b9      	ldr	r1, [r7, #8]
 80047ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047d0:	f000 f8b5 	bl	800493e <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80047d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d6:	1e5a      	subs	r2, r3, #1
 80047d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047da:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80047dc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80047e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047e4:	d112      	bne.n	800480c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d016      	beq.n	800481c <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f0:	3310      	adds	r3, #16
 80047f2:	4618      	mov	r0, r3
 80047f4:	f000 fda6 	bl	8005344 <xTaskRemoveFromEventList>
 80047f8:	4603      	mov	r3, r0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00e      	beq.n	800481c <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d00b      	beq.n	800481c <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	601a      	str	r2, [r3, #0]
 800480a:	e007      	b.n	800481c <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800480c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004810:	3301      	adds	r3, #1
 8004812:	b2db      	uxtb	r3, r3
 8004814:	b25a      	sxtb	r2, r3
 8004816:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004818:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800481c:	2301      	movs	r3, #1
 800481e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004820:	e001      	b.n	8004826 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004822:	2300      	movs	r3, #0
 8004824:	637b      	str	r3, [r7, #52]	@ 0x34
 8004826:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004828:	613b      	str	r3, [r7, #16]
	__asm volatile
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f383 8811 	msr	BASEPRI, r3
}
 8004830:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004834:	4618      	mov	r0, r3
 8004836:	3738      	adds	r7, #56	@ 0x38
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}

0800483c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800483c:	b480      	push	{r7}
 800483e:	b085      	sub	sp, #20
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004848:	2b00      	cmp	r3, #0
 800484a:	d006      	beq.n	800485a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f1c3 0307 	rsb	r3, r3, #7
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	e001      	b.n	800485e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800485a:	2300      	movs	r3, #0
 800485c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800485e:	68fb      	ldr	r3, [r7, #12]
	}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	bc80      	pop	{r7}
 8004868:	4770      	bx	lr

0800486a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800486a:	b580      	push	{r7, lr}
 800486c:	b086      	sub	sp, #24
 800486e:	af00      	add	r7, sp, #0
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800487e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10d      	bne.n	80048a4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d14d      	bne.n	800492c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	4618      	mov	r0, r3
 8004896:	f000 ffaf 	bl	80057f8 <xTaskPriorityDisinherit>
 800489a:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2200      	movs	r2, #0
 80048a0:	609a      	str	r2, [r3, #8]
 80048a2:	e043      	b.n	800492c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d119      	bne.n	80048de <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	6858      	ldr	r0, [r3, #4]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048b2:	461a      	mov	r2, r3
 80048b4:	68b9      	ldr	r1, [r7, #8]
 80048b6:	f002 fd12 	bl	80072de <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	685a      	ldr	r2, [r3, #4]
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c2:	441a      	add	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	685a      	ldr	r2, [r3, #4]
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d32b      	bcc.n	800492c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	605a      	str	r2, [r3, #4]
 80048dc:	e026      	b.n	800492c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	68d8      	ldr	r0, [r3, #12]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048e6:	461a      	mov	r2, r3
 80048e8:	68b9      	ldr	r1, [r7, #8]
 80048ea:	f002 fcf8 	bl	80072de <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	68da      	ldr	r2, [r3, #12]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	425b      	negs	r3, r3
 80048f8:	441a      	add	r2, r3
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d207      	bcs.n	800491a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	689a      	ldr	r2, [r3, #8]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004912:	425b      	negs	r3, r3
 8004914:	441a      	add	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2b02      	cmp	r3, #2
 800491e:	d105      	bne.n	800492c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d002      	beq.n	800492c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	3b01      	subs	r3, #1
 800492a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800492c:	693b      	ldr	r3, [r7, #16]
 800492e:	1c5a      	adds	r2, r3, #1
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004934:	697b      	ldr	r3, [r7, #20]
}
 8004936:	4618      	mov	r0, r3
 8004938:	3718      	adds	r7, #24
 800493a:	46bd      	mov	sp, r7
 800493c:	bd80      	pop	{r7, pc}

0800493e <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800493e:	b580      	push	{r7, lr}
 8004940:	b082      	sub	sp, #8
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
 8004946:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800494c:	2b00      	cmp	r3, #0
 800494e:	d018      	beq.n	8004982 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	68da      	ldr	r2, [r3, #12]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004958:	441a      	add	r2, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	68da      	ldr	r2, [r3, #12]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	689b      	ldr	r3, [r3, #8]
 8004966:	429a      	cmp	r2, r3
 8004968:	d303      	bcc.n	8004972 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	68d9      	ldr	r1, [r3, #12]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497a:	461a      	mov	r2, r3
 800497c:	6838      	ldr	r0, [r7, #0]
 800497e:	f002 fcae 	bl	80072de <memcpy>
	}
}
 8004982:	bf00      	nop
 8004984:	3708      	adds	r7, #8
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}

0800498a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800498a:	b580      	push	{r7, lr}
 800498c:	b084      	sub	sp, #16
 800498e:	af00      	add	r7, sp, #0
 8004990:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004992:	f001 f9b3 	bl	8005cfc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800499c:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800499e:	e011      	b.n	80049c4 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d012      	beq.n	80049ce <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	3324      	adds	r3, #36	@ 0x24
 80049ac:	4618      	mov	r0, r3
 80049ae:	f000 fcc9 	bl	8005344 <xTaskRemoveFromEventList>
 80049b2:	4603      	mov	r3, r0
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d001      	beq.n	80049bc <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80049b8:	f000 fda2 	bl	8005500 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80049bc:	7bfb      	ldrb	r3, [r7, #15]
 80049be:	3b01      	subs	r3, #1
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	dce9      	bgt.n	80049a0 <prvUnlockQueue+0x16>
 80049cc:	e000      	b.n	80049d0 <prvUnlockQueue+0x46>
					break;
 80049ce:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	22ff      	movs	r2, #255	@ 0xff
 80049d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80049d8:	f001 f9c0 	bl	8005d5c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80049dc:	f001 f98e 	bl	8005cfc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049e6:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049e8:	e011      	b.n	8004a0e <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	691b      	ldr	r3, [r3, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d012      	beq.n	8004a18 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	3310      	adds	r3, #16
 80049f6:	4618      	mov	r0, r3
 80049f8:	f000 fca4 	bl	8005344 <xTaskRemoveFromEventList>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004a02:	f000 fd7d 	bl	8005500 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004a06:	7bbb      	ldrb	r3, [r7, #14]
 8004a08:	3b01      	subs	r3, #1
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004a0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	dce9      	bgt.n	80049ea <prvUnlockQueue+0x60>
 8004a16:	e000      	b.n	8004a1a <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004a18:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	22ff      	movs	r2, #255	@ 0xff
 8004a1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004a22:	f001 f99b 	bl	8005d5c <vPortExitCritical>
}
 8004a26:	bf00      	nop
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}

08004a2e <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004a2e:	b580      	push	{r7, lr}
 8004a30:	b084      	sub	sp, #16
 8004a32:	af00      	add	r7, sp, #0
 8004a34:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a36:	f001 f961 	bl	8005cfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d102      	bne.n	8004a48 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004a42:	2301      	movs	r3, #1
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	e001      	b.n	8004a4c <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004a48:	2300      	movs	r3, #0
 8004a4a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a4c:	f001 f986 	bl	8005d5c <vPortExitCritical>

	return xReturn;
 8004a50:	68fb      	ldr	r3, [r7, #12]
}
 8004a52:	4618      	mov	r0, r3
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}

08004a5a <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004a5a:	b580      	push	{r7, lr}
 8004a5c:	b084      	sub	sp, #16
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004a62:	f001 f94b 	bl	8005cfc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d102      	bne.n	8004a78 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004a72:	2301      	movs	r3, #1
 8004a74:	60fb      	str	r3, [r7, #12]
 8004a76:	e001      	b.n	8004a7c <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004a7c:	f001 f96e 	bl	8005d5c <vPortExitCritical>

	return xReturn;
 8004a80:	68fb      	ldr	r3, [r7, #12]
}
 8004a82:	4618      	mov	r0, r3
 8004a84:	3710      	adds	r7, #16
 8004a86:	46bd      	mov	sp, r7
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b08e      	sub	sp, #56	@ 0x38
 8004a8e:	af04      	add	r7, sp, #16
 8004a90:	60f8      	str	r0, [r7, #12]
 8004a92:	60b9      	str	r1, [r7, #8]
 8004a94:	607a      	str	r2, [r7, #4]
 8004a96:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004a98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10b      	bne.n	8004ab6 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aa2:	f383 8811 	msr	BASEPRI, r3
 8004aa6:	f3bf 8f6f 	isb	sy
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	623b      	str	r3, [r7, #32]
}
 8004ab0:	bf00      	nop
 8004ab2:	bf00      	nop
 8004ab4:	e7fd      	b.n	8004ab2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10b      	bne.n	8004ad4 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ac0:	f383 8811 	msr	BASEPRI, r3
 8004ac4:	f3bf 8f6f 	isb	sy
 8004ac8:	f3bf 8f4f 	dsb	sy
 8004acc:	61fb      	str	r3, [r7, #28]
}
 8004ace:	bf00      	nop
 8004ad0:	bf00      	nop
 8004ad2:	e7fd      	b.n	8004ad0 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004ad4:	23a0      	movs	r3, #160	@ 0xa0
 8004ad6:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	2ba0      	cmp	r3, #160	@ 0xa0
 8004adc:	d00b      	beq.n	8004af6 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004ade:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ae2:	f383 8811 	msr	BASEPRI, r3
 8004ae6:	f3bf 8f6f 	isb	sy
 8004aea:	f3bf 8f4f 	dsb	sy
 8004aee:	61bb      	str	r3, [r7, #24]
}
 8004af0:	bf00      	nop
 8004af2:	bf00      	nop
 8004af4:	e7fd      	b.n	8004af2 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004af6:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004af8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d01e      	beq.n	8004b3c <xTaskCreateStatic+0xb2>
 8004afe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01b      	beq.n	8004b3c <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004b04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b06:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004b0c:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b10:	2202      	movs	r2, #2
 8004b12:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004b16:	2300      	movs	r3, #0
 8004b18:	9303      	str	r3, [sp, #12]
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b1c:	9302      	str	r3, [sp, #8]
 8004b1e:	f107 0314 	add.w	r3, r7, #20
 8004b22:	9301      	str	r3, [sp, #4]
 8004b24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b26:	9300      	str	r3, [sp, #0]
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	68b9      	ldr	r1, [r7, #8]
 8004b2e:	68f8      	ldr	r0, [r7, #12]
 8004b30:	f000 f850 	bl	8004bd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004b34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004b36:	f000 f8ed 	bl	8004d14 <prvAddNewTaskToReadyList>
 8004b3a:	e001      	b.n	8004b40 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004b40:	697b      	ldr	r3, [r7, #20]
	}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3728      	adds	r7, #40	@ 0x28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}

08004b4a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004b4a:	b580      	push	{r7, lr}
 8004b4c:	b08c      	sub	sp, #48	@ 0x30
 8004b4e:	af04      	add	r7, sp, #16
 8004b50:	60f8      	str	r0, [r7, #12]
 8004b52:	60b9      	str	r1, [r7, #8]
 8004b54:	603b      	str	r3, [r7, #0]
 8004b56:	4613      	mov	r3, r2
 8004b58:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004b5a:	88fb      	ldrh	r3, [r7, #6]
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4618      	mov	r0, r3
 8004b60:	f001 f9ce 	bl	8005f00 <pvPortMalloc>
 8004b64:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d00e      	beq.n	8004b8a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004b6c:	20a0      	movs	r0, #160	@ 0xa0
 8004b6e:	f001 f9c7 	bl	8005f00 <pvPortMalloc>
 8004b72:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004b7a:	69fb      	ldr	r3, [r7, #28]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004b80:	e005      	b.n	8004b8e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004b82:	6978      	ldr	r0, [r7, #20]
 8004b84:	f001 fa8a 	bl	800609c <vPortFree>
 8004b88:	e001      	b.n	8004b8e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d017      	beq.n	8004bc4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004b9c:	88fa      	ldrh	r2, [r7, #6]
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	9303      	str	r3, [sp, #12]
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	9302      	str	r3, [sp, #8]
 8004ba6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ba8:	9301      	str	r3, [sp, #4]
 8004baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	68b9      	ldr	r1, [r7, #8]
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f000 f80e 	bl	8004bd4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004bb8:	69f8      	ldr	r0, [r7, #28]
 8004bba:	f000 f8ab 	bl	8004d14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	61bb      	str	r3, [r7, #24]
 8004bc2:	e002      	b.n	8004bca <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004bc8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004bca:	69bb      	ldr	r3, [r7, #24]
	}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3720      	adds	r7, #32
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
 8004be0:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004be2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004bec:	3b01      	subs	r3, #1
 8004bee:	009b      	lsls	r3, r3, #2
 8004bf0:	4413      	add	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	f023 0307 	bic.w	r3, r3, #7
 8004bfa:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004bfc:	69bb      	ldr	r3, [r7, #24]
 8004bfe:	f003 0307 	and.w	r3, r3, #7
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d00b      	beq.n	8004c1e <prvInitialiseNewTask+0x4a>
	__asm volatile
 8004c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c0a:	f383 8811 	msr	BASEPRI, r3
 8004c0e:	f3bf 8f6f 	isb	sy
 8004c12:	f3bf 8f4f 	dsb	sy
 8004c16:	617b      	str	r3, [r7, #20]
}
 8004c18:	bf00      	nop
 8004c1a:	bf00      	nop
 8004c1c:	e7fd      	b.n	8004c1a <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d01f      	beq.n	8004c64 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c24:	2300      	movs	r3, #0
 8004c26:	61fb      	str	r3, [r7, #28]
 8004c28:	e012      	b.n	8004c50 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	4413      	add	r3, r2
 8004c30:	7819      	ldrb	r1, [r3, #0]
 8004c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c34:	69fb      	ldr	r3, [r7, #28]
 8004c36:	4413      	add	r3, r2
 8004c38:	3334      	adds	r3, #52	@ 0x34
 8004c3a:	460a      	mov	r2, r1
 8004c3c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004c3e:	68ba      	ldr	r2, [r7, #8]
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	4413      	add	r3, r2
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d006      	beq.n	8004c58 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004c4a:	69fb      	ldr	r3, [r7, #28]
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	61fb      	str	r3, [r7, #28]
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	2b0f      	cmp	r3, #15
 8004c54:	d9e9      	bls.n	8004c2a <prvInitialiseNewTask+0x56>
 8004c56:	e000      	b.n	8004c5a <prvInitialiseNewTask+0x86>
			{
				break;
 8004c58:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004c5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004c62:	e003      	b.n	8004c6c <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004c6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c6e:	2b06      	cmp	r3, #6
 8004c70:	d901      	bls.n	8004c76 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004c72:	2306      	movs	r3, #6
 8004c74:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004c80:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8004c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c84:	2200      	movs	r2, #0
 8004c86:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8a:	3304      	adds	r3, #4
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f7ff f892 	bl	8003db6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c94:	3318      	adds	r3, #24
 8004c96:	4618      	mov	r0, r3
 8004c98:	f7ff f88d 	bl	8003db6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ca0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca4:	f1c3 0207 	rsb	r2, r3, #7
 8004ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004caa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cb0:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004cc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc4:	334c      	adds	r3, #76	@ 0x4c
 8004cc6:	224c      	movs	r2, #76	@ 0x4c
 8004cc8:	2100      	movs	r1, #0
 8004cca:	4618      	mov	r0, r3
 8004ccc:	f002 fa1c 	bl	8007108 <memset>
 8004cd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd2:	4a0d      	ldr	r2, [pc, #52]	@ (8004d08 <prvInitialiseNewTask+0x134>)
 8004cd4:	651a      	str	r2, [r3, #80]	@ 0x50
 8004cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8004d0c <prvInitialiseNewTask+0x138>)
 8004cda:	655a      	str	r2, [r3, #84]	@ 0x54
 8004cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cde:	4a0c      	ldr	r2, [pc, #48]	@ (8004d10 <prvInitialiseNewTask+0x13c>)
 8004ce0:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004ce2:	683a      	ldr	r2, [r7, #0]
 8004ce4:	68f9      	ldr	r1, [r7, #12]
 8004ce6:	69b8      	ldr	r0, [r7, #24]
 8004ce8:	f000 ff18 	bl	8005b1c <pxPortInitialiseStack>
 8004cec:	4602      	mov	r2, r0
 8004cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d002      	beq.n	8004cfe <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cfa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cfc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004cfe:	bf00      	nop
 8004d00:	3720      	adds	r7, #32
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bd80      	pop	{r7, pc}
 8004d06:	bf00      	nop
 8004d08:	20002754 	.word	0x20002754
 8004d0c:	200027bc 	.word	0x200027bc
 8004d10:	20002824 	.word	0x20002824

08004d14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b082      	sub	sp, #8
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004d1c:	f000 ffee 	bl	8005cfc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004d20:	4b2a      	ldr	r3, [pc, #168]	@ (8004dcc <prvAddNewTaskToReadyList+0xb8>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	3301      	adds	r3, #1
 8004d26:	4a29      	ldr	r2, [pc, #164]	@ (8004dcc <prvAddNewTaskToReadyList+0xb8>)
 8004d28:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004d2a:	4b29      	ldr	r3, [pc, #164]	@ (8004dd0 <prvAddNewTaskToReadyList+0xbc>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004d32:	4a27      	ldr	r2, [pc, #156]	@ (8004dd0 <prvAddNewTaskToReadyList+0xbc>)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004d38:	4b24      	ldr	r3, [pc, #144]	@ (8004dcc <prvAddNewTaskToReadyList+0xb8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2b01      	cmp	r3, #1
 8004d3e:	d110      	bne.n	8004d62 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004d40:	f000 fc02 	bl	8005548 <prvInitialiseTaskLists>
 8004d44:	e00d      	b.n	8004d62 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004d46:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <prvAddNewTaskToReadyList+0xc0>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d109      	bne.n	8004d62 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004d4e:	4b20      	ldr	r3, [pc, #128]	@ (8004dd0 <prvAddNewTaskToReadyList+0xbc>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d802      	bhi.n	8004d62 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004d5c:	4a1c      	ldr	r2, [pc, #112]	@ (8004dd0 <prvAddNewTaskToReadyList+0xbc>)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004d62:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd8 <prvAddNewTaskToReadyList+0xc4>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	3301      	adds	r3, #1
 8004d68:	4a1b      	ldr	r2, [pc, #108]	@ (8004dd8 <prvAddNewTaskToReadyList+0xc4>)
 8004d6a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d70:	2201      	movs	r2, #1
 8004d72:	409a      	lsls	r2, r3
 8004d74:	4b19      	ldr	r3, [pc, #100]	@ (8004ddc <prvAddNewTaskToReadyList+0xc8>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	4a18      	ldr	r2, [pc, #96]	@ (8004ddc <prvAddNewTaskToReadyList+0xc8>)
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d82:	4613      	mov	r3, r2
 8004d84:	009b      	lsls	r3, r3, #2
 8004d86:	4413      	add	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	4a15      	ldr	r2, [pc, #84]	@ (8004de0 <prvAddNewTaskToReadyList+0xcc>)
 8004d8c:	441a      	add	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	3304      	adds	r3, #4
 8004d92:	4619      	mov	r1, r3
 8004d94:	4610      	mov	r0, r2
 8004d96:	f7ff f81a 	bl	8003dce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004d9a:	f000 ffdf 	bl	8005d5c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004dd4 <prvAddNewTaskToReadyList+0xc0>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00e      	beq.n	8004dc4 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004da6:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd0 <prvAddNewTaskToReadyList+0xbc>)
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db0:	429a      	cmp	r2, r3
 8004db2:	d207      	bcs.n	8004dc4 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004db4:	4b0b      	ldr	r3, [pc, #44]	@ (8004de4 <prvAddNewTaskToReadyList+0xd0>)
 8004db6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	f3bf 8f4f 	dsb	sy
 8004dc0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004dc4:	bf00      	nop
 8004dc6:	3708      	adds	r7, #8
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}
 8004dcc:	20000700 	.word	0x20000700
 8004dd0:	20000600 	.word	0x20000600
 8004dd4:	2000070c 	.word	0x2000070c
 8004dd8:	2000071c 	.word	0x2000071c
 8004ddc:	20000708 	.word	0x20000708
 8004de0:	20000604 	.word	0x20000604
 8004de4:	e000ed04 	.word	0xe000ed04

08004de8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b084      	sub	sp, #16
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004df0:	2300      	movs	r3, #0
 8004df2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d018      	beq.n	8004e2c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004dfa:	4b14      	ldr	r3, [pc, #80]	@ (8004e4c <vTaskDelay+0x64>)
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d00b      	beq.n	8004e1a <vTaskDelay+0x32>
	__asm volatile
 8004e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e06:	f383 8811 	msr	BASEPRI, r3
 8004e0a:	f3bf 8f6f 	isb	sy
 8004e0e:	f3bf 8f4f 	dsb	sy
 8004e12:	60bb      	str	r3, [r7, #8]
}
 8004e14:	bf00      	nop
 8004e16:	bf00      	nop
 8004e18:	e7fd      	b.n	8004e16 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004e1a:	f000 f885 	bl	8004f28 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004e1e:	2100      	movs	r1, #0
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 fe15 	bl	8005a50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004e26:	f000 f88d 	bl	8004f44 <xTaskResumeAll>
 8004e2a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d107      	bne.n	8004e42 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004e32:	4b07      	ldr	r3, [pc, #28]	@ (8004e50 <vTaskDelay+0x68>)
 8004e34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	f3bf 8f4f 	dsb	sy
 8004e3e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004e42:	bf00      	nop
 8004e44:	3710      	adds	r7, #16
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000728 	.word	0x20000728
 8004e50:	e000ed04 	.word	0xe000ed04

08004e54 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b08a      	sub	sp, #40	@ 0x28
 8004e58:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004e62:	463a      	mov	r2, r7
 8004e64:	1d39      	adds	r1, r7, #4
 8004e66:	f107 0308 	add.w	r3, r7, #8
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7fb fe32 	bl	8000ad4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004e70:	6839      	ldr	r1, [r7, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	9202      	str	r2, [sp, #8]
 8004e78:	9301      	str	r3, [sp, #4]
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	9300      	str	r3, [sp, #0]
 8004e7e:	2300      	movs	r3, #0
 8004e80:	460a      	mov	r2, r1
 8004e82:	4921      	ldr	r1, [pc, #132]	@ (8004f08 <vTaskStartScheduler+0xb4>)
 8004e84:	4821      	ldr	r0, [pc, #132]	@ (8004f0c <vTaskStartScheduler+0xb8>)
 8004e86:	f7ff fe00 	bl	8004a8a <xTaskCreateStatic>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	4a20      	ldr	r2, [pc, #128]	@ (8004f10 <vTaskStartScheduler+0xbc>)
 8004e8e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004e90:	4b1f      	ldr	r3, [pc, #124]	@ (8004f10 <vTaskStartScheduler+0xbc>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d002      	beq.n	8004e9e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	e001      	b.n	8004ea2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d11b      	bne.n	8004ee0 <vTaskStartScheduler+0x8c>
	__asm volatile
 8004ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eac:	f383 8811 	msr	BASEPRI, r3
 8004eb0:	f3bf 8f6f 	isb	sy
 8004eb4:	f3bf 8f4f 	dsb	sy
 8004eb8:	613b      	str	r3, [r7, #16]
}
 8004eba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004ebc:	4b15      	ldr	r3, [pc, #84]	@ (8004f14 <vTaskStartScheduler+0xc0>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	334c      	adds	r3, #76	@ 0x4c
 8004ec2:	4a15      	ldr	r2, [pc, #84]	@ (8004f18 <vTaskStartScheduler+0xc4>)
 8004ec4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004ec6:	4b15      	ldr	r3, [pc, #84]	@ (8004f1c <vTaskStartScheduler+0xc8>)
 8004ec8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ecc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004ece:	4b14      	ldr	r3, [pc, #80]	@ (8004f20 <vTaskStartScheduler+0xcc>)
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004ed4:	4b13      	ldr	r3, [pc, #76]	@ (8004f24 <vTaskStartScheduler+0xd0>)
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004eda:	f000 fe9d 	bl	8005c18 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004ede:	e00f      	b.n	8004f00 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee6:	d10b      	bne.n	8004f00 <vTaskStartScheduler+0xac>
	__asm volatile
 8004ee8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004eec:	f383 8811 	msr	BASEPRI, r3
 8004ef0:	f3bf 8f6f 	isb	sy
 8004ef4:	f3bf 8f4f 	dsb	sy
 8004ef8:	60fb      	str	r3, [r7, #12]
}
 8004efa:	bf00      	nop
 8004efc:	bf00      	nop
 8004efe:	e7fd      	b.n	8004efc <vTaskStartScheduler+0xa8>
}
 8004f00:	bf00      	nop
 8004f02:	3718      	adds	r7, #24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	08009014 	.word	0x08009014
 8004f0c:	08005519 	.word	0x08005519
 8004f10:	20000724 	.word	0x20000724
 8004f14:	20000600 	.word	0x20000600
 8004f18:	20000024 	.word	0x20000024
 8004f1c:	20000720 	.word	0x20000720
 8004f20:	2000070c 	.word	0x2000070c
 8004f24:	20000704 	.word	0x20000704

08004f28 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004f2c:	4b04      	ldr	r3, [pc, #16]	@ (8004f40 <vTaskSuspendAll+0x18>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3301      	adds	r3, #1
 8004f32:	4a03      	ldr	r2, [pc, #12]	@ (8004f40 <vTaskSuspendAll+0x18>)
 8004f34:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004f36:	bf00      	nop
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bc80      	pop	{r7}
 8004f3c:	4770      	bx	lr
 8004f3e:	bf00      	nop
 8004f40:	20000728 	.word	0x20000728

08004f44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004f44:	b580      	push	{r7, lr}
 8004f46:	b084      	sub	sp, #16
 8004f48:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004f4e:	2300      	movs	r3, #0
 8004f50:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004f52:	4b42      	ldr	r3, [pc, #264]	@ (800505c <xTaskResumeAll+0x118>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d10b      	bne.n	8004f72 <xTaskResumeAll+0x2e>
	__asm volatile
 8004f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5e:	f383 8811 	msr	BASEPRI, r3
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	603b      	str	r3, [r7, #0]
}
 8004f6c:	bf00      	nop
 8004f6e:	bf00      	nop
 8004f70:	e7fd      	b.n	8004f6e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004f72:	f000 fec3 	bl	8005cfc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004f76:	4b39      	ldr	r3, [pc, #228]	@ (800505c <xTaskResumeAll+0x118>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	4a37      	ldr	r2, [pc, #220]	@ (800505c <xTaskResumeAll+0x118>)
 8004f7e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004f80:	4b36      	ldr	r3, [pc, #216]	@ (800505c <xTaskResumeAll+0x118>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d161      	bne.n	800504c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004f88:	4b35      	ldr	r3, [pc, #212]	@ (8005060 <xTaskResumeAll+0x11c>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d05d      	beq.n	800504c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004f90:	e02e      	b.n	8004ff0 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f92:	4b34      	ldr	r3, [pc, #208]	@ (8005064 <xTaskResumeAll+0x120>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	3318      	adds	r3, #24
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fe ff70 	bl	8003e84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	3304      	adds	r3, #4
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fe ff6b 	bl	8003e84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	409a      	lsls	r2, r3
 8004fb6:	4b2c      	ldr	r3, [pc, #176]	@ (8005068 <xTaskResumeAll+0x124>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8005068 <xTaskResumeAll+0x124>)
 8004fbe:	6013      	str	r3, [r2, #0]
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	4a27      	ldr	r2, [pc, #156]	@ (800506c <xTaskResumeAll+0x128>)
 8004fce:	441a      	add	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	3304      	adds	r3, #4
 8004fd4:	4619      	mov	r1, r3
 8004fd6:	4610      	mov	r0, r2
 8004fd8:	f7fe fef9 	bl	8003dce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004fe0:	4b23      	ldr	r3, [pc, #140]	@ (8005070 <xTaskResumeAll+0x12c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fe6:	429a      	cmp	r2, r3
 8004fe8:	d302      	bcc.n	8004ff0 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004fea:	4b22      	ldr	r3, [pc, #136]	@ (8005074 <xTaskResumeAll+0x130>)
 8004fec:	2201      	movs	r2, #1
 8004fee:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8005064 <xTaskResumeAll+0x120>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1cc      	bne.n	8004f92 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d001      	beq.n	8005002 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ffe:	f000 fb47 	bl	8005690 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005002:	4b1d      	ldr	r3, [pc, #116]	@ (8005078 <xTaskResumeAll+0x134>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d010      	beq.n	8005030 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800500e:	f000 f857 	bl	80050c0 <xTaskIncrementTick>
 8005012:	4603      	mov	r3, r0
 8005014:	2b00      	cmp	r3, #0
 8005016:	d002      	beq.n	800501e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005018:	4b16      	ldr	r3, [pc, #88]	@ (8005074 <xTaskResumeAll+0x130>)
 800501a:	2201      	movs	r2, #1
 800501c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	3b01      	subs	r3, #1
 8005022:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d1f1      	bne.n	800500e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800502a:	4b13      	ldr	r3, [pc, #76]	@ (8005078 <xTaskResumeAll+0x134>)
 800502c:	2200      	movs	r2, #0
 800502e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005030:	4b10      	ldr	r3, [pc, #64]	@ (8005074 <xTaskResumeAll+0x130>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d009      	beq.n	800504c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005038:	2301      	movs	r3, #1
 800503a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800503c:	4b0f      	ldr	r3, [pc, #60]	@ (800507c <xTaskResumeAll+0x138>)
 800503e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005042:	601a      	str	r2, [r3, #0]
 8005044:	f3bf 8f4f 	dsb	sy
 8005048:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800504c:	f000 fe86 	bl	8005d5c <vPortExitCritical>

	return xAlreadyYielded;
 8005050:	68bb      	ldr	r3, [r7, #8]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3710      	adds	r7, #16
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20000728 	.word	0x20000728
 8005060:	20000700 	.word	0x20000700
 8005064:	200006c0 	.word	0x200006c0
 8005068:	20000708 	.word	0x20000708
 800506c:	20000604 	.word	0x20000604
 8005070:	20000600 	.word	0x20000600
 8005074:	20000714 	.word	0x20000714
 8005078:	20000710 	.word	0x20000710
 800507c:	e000ed04 	.word	0xe000ed04

08005080 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005086:	4b04      	ldr	r3, [pc, #16]	@ (8005098 <xTaskGetTickCount+0x18>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800508c:	687b      	ldr	r3, [r7, #4]
}
 800508e:	4618      	mov	r0, r3
 8005090:	370c      	adds	r7, #12
 8005092:	46bd      	mov	sp, r7
 8005094:	bc80      	pop	{r7}
 8005096:	4770      	bx	lr
 8005098:	20000704 	.word	0x20000704

0800509c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b082      	sub	sp, #8
 80050a0:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80050a2:	f000 feed 	bl	8005e80 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80050a6:	2300      	movs	r3, #0
 80050a8:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80050aa:	4b04      	ldr	r3, [pc, #16]	@ (80050bc <xTaskGetTickCountFromISR+0x20>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80050b0:	683b      	ldr	r3, [r7, #0]
}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3708      	adds	r7, #8
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	20000704 	.word	0x20000704

080050c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b086      	sub	sp, #24
 80050c4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80050c6:	2300      	movs	r3, #0
 80050c8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80050ca:	4b4f      	ldr	r3, [pc, #316]	@ (8005208 <xTaskIncrementTick+0x148>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	f040 808f 	bne.w	80051f2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80050d4:	4b4d      	ldr	r3, [pc, #308]	@ (800520c <xTaskIncrementTick+0x14c>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3301      	adds	r3, #1
 80050da:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80050dc:	4a4b      	ldr	r2, [pc, #300]	@ (800520c <xTaskIncrementTick+0x14c>)
 80050de:	693b      	ldr	r3, [r7, #16]
 80050e0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80050e2:	693b      	ldr	r3, [r7, #16]
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d121      	bne.n	800512c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80050e8:	4b49      	ldr	r3, [pc, #292]	@ (8005210 <xTaskIncrementTick+0x150>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d00b      	beq.n	800510a <xTaskIncrementTick+0x4a>
	__asm volatile
 80050f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050f6:	f383 8811 	msr	BASEPRI, r3
 80050fa:	f3bf 8f6f 	isb	sy
 80050fe:	f3bf 8f4f 	dsb	sy
 8005102:	603b      	str	r3, [r7, #0]
}
 8005104:	bf00      	nop
 8005106:	bf00      	nop
 8005108:	e7fd      	b.n	8005106 <xTaskIncrementTick+0x46>
 800510a:	4b41      	ldr	r3, [pc, #260]	@ (8005210 <xTaskIncrementTick+0x150>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	60fb      	str	r3, [r7, #12]
 8005110:	4b40      	ldr	r3, [pc, #256]	@ (8005214 <xTaskIncrementTick+0x154>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a3e      	ldr	r2, [pc, #248]	@ (8005210 <xTaskIncrementTick+0x150>)
 8005116:	6013      	str	r3, [r2, #0]
 8005118:	4a3e      	ldr	r2, [pc, #248]	@ (8005214 <xTaskIncrementTick+0x154>)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6013      	str	r3, [r2, #0]
 800511e:	4b3e      	ldr	r3, [pc, #248]	@ (8005218 <xTaskIncrementTick+0x158>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3301      	adds	r3, #1
 8005124:	4a3c      	ldr	r2, [pc, #240]	@ (8005218 <xTaskIncrementTick+0x158>)
 8005126:	6013      	str	r3, [r2, #0]
 8005128:	f000 fab2 	bl	8005690 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800512c:	4b3b      	ldr	r3, [pc, #236]	@ (800521c <xTaskIncrementTick+0x15c>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	429a      	cmp	r2, r3
 8005134:	d348      	bcc.n	80051c8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005136:	4b36      	ldr	r3, [pc, #216]	@ (8005210 <xTaskIncrementTick+0x150>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d104      	bne.n	800514a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005140:	4b36      	ldr	r3, [pc, #216]	@ (800521c <xTaskIncrementTick+0x15c>)
 8005142:	f04f 32ff 	mov.w	r2, #4294967295
 8005146:	601a      	str	r2, [r3, #0]
					break;
 8005148:	e03e      	b.n	80051c8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800514a:	4b31      	ldr	r3, [pc, #196]	@ (8005210 <xTaskIncrementTick+0x150>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	429a      	cmp	r2, r3
 8005160:	d203      	bcs.n	800516a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005162:	4a2e      	ldr	r2, [pc, #184]	@ (800521c <xTaskIncrementTick+0x15c>)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005168:	e02e      	b.n	80051c8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	3304      	adds	r3, #4
 800516e:	4618      	mov	r0, r3
 8005170:	f7fe fe88 	bl	8003e84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005178:	2b00      	cmp	r3, #0
 800517a:	d004      	beq.n	8005186 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	3318      	adds	r3, #24
 8005180:	4618      	mov	r0, r3
 8005182:	f7fe fe7f 	bl	8003e84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800518a:	2201      	movs	r2, #1
 800518c:	409a      	lsls	r2, r3
 800518e:	4b24      	ldr	r3, [pc, #144]	@ (8005220 <xTaskIncrementTick+0x160>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4313      	orrs	r3, r2
 8005194:	4a22      	ldr	r2, [pc, #136]	@ (8005220 <xTaskIncrementTick+0x160>)
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800519c:	4613      	mov	r3, r2
 800519e:	009b      	lsls	r3, r3, #2
 80051a0:	4413      	add	r3, r2
 80051a2:	009b      	lsls	r3, r3, #2
 80051a4:	4a1f      	ldr	r2, [pc, #124]	@ (8005224 <xTaskIncrementTick+0x164>)
 80051a6:	441a      	add	r2, r3
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	3304      	adds	r3, #4
 80051ac:	4619      	mov	r1, r3
 80051ae:	4610      	mov	r0, r2
 80051b0:	f7fe fe0d 	bl	8003dce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051b8:	4b1b      	ldr	r3, [pc, #108]	@ (8005228 <xTaskIncrementTick+0x168>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051be:	429a      	cmp	r2, r3
 80051c0:	d3b9      	bcc.n	8005136 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80051c2:	2301      	movs	r3, #1
 80051c4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80051c6:	e7b6      	b.n	8005136 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80051c8:	4b17      	ldr	r3, [pc, #92]	@ (8005228 <xTaskIncrementTick+0x168>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051ce:	4915      	ldr	r1, [pc, #84]	@ (8005224 <xTaskIncrementTick+0x164>)
 80051d0:	4613      	mov	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	4413      	add	r3, r2
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	440b      	add	r3, r1
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d901      	bls.n	80051e4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80051e0:	2301      	movs	r3, #1
 80051e2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80051e4:	4b11      	ldr	r3, [pc, #68]	@ (800522c <xTaskIncrementTick+0x16c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d007      	beq.n	80051fc <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80051ec:	2301      	movs	r3, #1
 80051ee:	617b      	str	r3, [r7, #20]
 80051f0:	e004      	b.n	80051fc <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80051f2:	4b0f      	ldr	r3, [pc, #60]	@ (8005230 <xTaskIncrementTick+0x170>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005230 <xTaskIncrementTick+0x170>)
 80051fa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80051fc:	697b      	ldr	r3, [r7, #20]
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3718      	adds	r7, #24
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20000728 	.word	0x20000728
 800520c:	20000704 	.word	0x20000704
 8005210:	200006b8 	.word	0x200006b8
 8005214:	200006bc 	.word	0x200006bc
 8005218:	20000718 	.word	0x20000718
 800521c:	20000720 	.word	0x20000720
 8005220:	20000708 	.word	0x20000708
 8005224:	20000604 	.word	0x20000604
 8005228:	20000600 	.word	0x20000600
 800522c:	20000714 	.word	0x20000714
 8005230:	20000710 	.word	0x20000710

08005234 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005234:	b480      	push	{r7}
 8005236:	b087      	sub	sp, #28
 8005238:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800523a:	4b29      	ldr	r3, [pc, #164]	@ (80052e0 <vTaskSwitchContext+0xac>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005242:	4b28      	ldr	r3, [pc, #160]	@ (80052e4 <vTaskSwitchContext+0xb0>)
 8005244:	2201      	movs	r2, #1
 8005246:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005248:	e045      	b.n	80052d6 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800524a:	4b26      	ldr	r3, [pc, #152]	@ (80052e4 <vTaskSwitchContext+0xb0>)
 800524c:	2200      	movs	r2, #0
 800524e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005250:	4b25      	ldr	r3, [pc, #148]	@ (80052e8 <vTaskSwitchContext+0xb4>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	fab3 f383 	clz	r3, r3
 800525c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800525e:	7afb      	ldrb	r3, [r7, #11]
 8005260:	f1c3 031f 	rsb	r3, r3, #31
 8005264:	617b      	str	r3, [r7, #20]
 8005266:	4921      	ldr	r1, [pc, #132]	@ (80052ec <vTaskSwitchContext+0xb8>)
 8005268:	697a      	ldr	r2, [r7, #20]
 800526a:	4613      	mov	r3, r2
 800526c:	009b      	lsls	r3, r3, #2
 800526e:	4413      	add	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	440b      	add	r3, r1
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d10b      	bne.n	8005292 <vTaskSwitchContext+0x5e>
	__asm volatile
 800527a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800527e:	f383 8811 	msr	BASEPRI, r3
 8005282:	f3bf 8f6f 	isb	sy
 8005286:	f3bf 8f4f 	dsb	sy
 800528a:	607b      	str	r3, [r7, #4]
}
 800528c:	bf00      	nop
 800528e:	bf00      	nop
 8005290:	e7fd      	b.n	800528e <vTaskSwitchContext+0x5a>
 8005292:	697a      	ldr	r2, [r7, #20]
 8005294:	4613      	mov	r3, r2
 8005296:	009b      	lsls	r3, r3, #2
 8005298:	4413      	add	r3, r2
 800529a:	009b      	lsls	r3, r3, #2
 800529c:	4a13      	ldr	r2, [pc, #76]	@ (80052ec <vTaskSwitchContext+0xb8>)
 800529e:	4413      	add	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	693b      	ldr	r3, [r7, #16]
 80052aa:	605a      	str	r2, [r3, #4]
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	3308      	adds	r3, #8
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d104      	bne.n	80052c2 <vTaskSwitchContext+0x8e>
 80052b8:	693b      	ldr	r3, [r7, #16]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	685a      	ldr	r2, [r3, #4]
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	605a      	str	r2, [r3, #4]
 80052c2:	693b      	ldr	r3, [r7, #16]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	68db      	ldr	r3, [r3, #12]
 80052c8:	4a09      	ldr	r2, [pc, #36]	@ (80052f0 <vTaskSwitchContext+0xbc>)
 80052ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80052cc:	4b08      	ldr	r3, [pc, #32]	@ (80052f0 <vTaskSwitchContext+0xbc>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	334c      	adds	r3, #76	@ 0x4c
 80052d2:	4a08      	ldr	r2, [pc, #32]	@ (80052f4 <vTaskSwitchContext+0xc0>)
 80052d4:	6013      	str	r3, [r2, #0]
}
 80052d6:	bf00      	nop
 80052d8:	371c      	adds	r7, #28
 80052da:	46bd      	mov	sp, r7
 80052dc:	bc80      	pop	{r7}
 80052de:	4770      	bx	lr
 80052e0:	20000728 	.word	0x20000728
 80052e4:	20000714 	.word	0x20000714
 80052e8:	20000708 	.word	0x20000708
 80052ec:	20000604 	.word	0x20000604
 80052f0:	20000600 	.word	0x20000600
 80052f4:	20000024 	.word	0x20000024

080052f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	60fb      	str	r3, [r7, #12]
}
 800531a:	bf00      	nop
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005320:	4b07      	ldr	r3, [pc, #28]	@ (8005340 <vTaskPlaceOnEventList+0x48>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	3318      	adds	r3, #24
 8005326:	4619      	mov	r1, r3
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f7fe fd73 	bl	8003e14 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800532e:	2101      	movs	r1, #1
 8005330:	6838      	ldr	r0, [r7, #0]
 8005332:	f000 fb8d 	bl	8005a50 <prvAddCurrentTaskToDelayedList>
}
 8005336:	bf00      	nop
 8005338:	3710      	adds	r7, #16
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}
 800533e:	bf00      	nop
 8005340:	20000600 	.word	0x20000600

08005344 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b086      	sub	sp, #24
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10b      	bne.n	8005372 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800535a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535e:	f383 8811 	msr	BASEPRI, r3
 8005362:	f3bf 8f6f 	isb	sy
 8005366:	f3bf 8f4f 	dsb	sy
 800536a:	60fb      	str	r3, [r7, #12]
}
 800536c:	bf00      	nop
 800536e:	bf00      	nop
 8005370:	e7fd      	b.n	800536e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	3318      	adds	r3, #24
 8005376:	4618      	mov	r0, r3
 8005378:	f7fe fd84 	bl	8003e84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800537c:	4b1d      	ldr	r3, [pc, #116]	@ (80053f4 <xTaskRemoveFromEventList+0xb0>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d11c      	bne.n	80053be <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	3304      	adds	r3, #4
 8005388:	4618      	mov	r0, r3
 800538a:	f7fe fd7b 	bl	8003e84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005392:	2201      	movs	r2, #1
 8005394:	409a      	lsls	r2, r3
 8005396:	4b18      	ldr	r3, [pc, #96]	@ (80053f8 <xTaskRemoveFromEventList+0xb4>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4313      	orrs	r3, r2
 800539c:	4a16      	ldr	r2, [pc, #88]	@ (80053f8 <xTaskRemoveFromEventList+0xb4>)
 800539e:	6013      	str	r3, [r2, #0]
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053a4:	4613      	mov	r3, r2
 80053a6:	009b      	lsls	r3, r3, #2
 80053a8:	4413      	add	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4a13      	ldr	r2, [pc, #76]	@ (80053fc <xTaskRemoveFromEventList+0xb8>)
 80053ae:	441a      	add	r2, r3
 80053b0:	693b      	ldr	r3, [r7, #16]
 80053b2:	3304      	adds	r3, #4
 80053b4:	4619      	mov	r1, r3
 80053b6:	4610      	mov	r0, r2
 80053b8:	f7fe fd09 	bl	8003dce <vListInsertEnd>
 80053bc:	e005      	b.n	80053ca <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80053be:	693b      	ldr	r3, [r7, #16]
 80053c0:	3318      	adds	r3, #24
 80053c2:	4619      	mov	r1, r3
 80053c4:	480e      	ldr	r0, [pc, #56]	@ (8005400 <xTaskRemoveFromEventList+0xbc>)
 80053c6:	f7fe fd02 	bl	8003dce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80053ca:	693b      	ldr	r3, [r7, #16]
 80053cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005404 <xTaskRemoveFromEventList+0xc0>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d905      	bls.n	80053e4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80053d8:	2301      	movs	r3, #1
 80053da:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80053dc:	4b0a      	ldr	r3, [pc, #40]	@ (8005408 <xTaskRemoveFromEventList+0xc4>)
 80053de:	2201      	movs	r2, #1
 80053e0:	601a      	str	r2, [r3, #0]
 80053e2:	e001      	b.n	80053e8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80053e4:	2300      	movs	r3, #0
 80053e6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80053e8:	697b      	ldr	r3, [r7, #20]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000728 	.word	0x20000728
 80053f8:	20000708 	.word	0x20000708
 80053fc:	20000604 	.word	0x20000604
 8005400:	200006c0 	.word	0x200006c0
 8005404:	20000600 	.word	0x20000600
 8005408:	20000714 	.word	0x20000714

0800540c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005414:	4b06      	ldr	r3, [pc, #24]	@ (8005430 <vTaskInternalSetTimeOutState+0x24>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800541c:	4b05      	ldr	r3, [pc, #20]	@ (8005434 <vTaskInternalSetTimeOutState+0x28>)
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	605a      	str	r2, [r3, #4]
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	bc80      	pop	{r7}
 800542c:	4770      	bx	lr
 800542e:	bf00      	nop
 8005430:	20000718 	.word	0x20000718
 8005434:	20000704 	.word	0x20000704

08005438 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b088      	sub	sp, #32
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
 8005440:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d10b      	bne.n	8005460 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544c:	f383 8811 	msr	BASEPRI, r3
 8005450:	f3bf 8f6f 	isb	sy
 8005454:	f3bf 8f4f 	dsb	sy
 8005458:	613b      	str	r3, [r7, #16]
}
 800545a:	bf00      	nop
 800545c:	bf00      	nop
 800545e:	e7fd      	b.n	800545c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d10b      	bne.n	800547e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800546a:	f383 8811 	msr	BASEPRI, r3
 800546e:	f3bf 8f6f 	isb	sy
 8005472:	f3bf 8f4f 	dsb	sy
 8005476:	60fb      	str	r3, [r7, #12]
}
 8005478:	bf00      	nop
 800547a:	bf00      	nop
 800547c:	e7fd      	b.n	800547a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800547e:	f000 fc3d 	bl	8005cfc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005482:	4b1d      	ldr	r3, [pc, #116]	@ (80054f8 <xTaskCheckForTimeOut+0xc0>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	69ba      	ldr	r2, [r7, #24]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800549a:	d102      	bne.n	80054a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800549c:	2300      	movs	r3, #0
 800549e:	61fb      	str	r3, [r7, #28]
 80054a0:	e023      	b.n	80054ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	4b15      	ldr	r3, [pc, #84]	@ (80054fc <xTaskCheckForTimeOut+0xc4>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d007      	beq.n	80054be <xTaskCheckForTimeOut+0x86>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	685b      	ldr	r3, [r3, #4]
 80054b2:	69ba      	ldr	r2, [r7, #24]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d302      	bcc.n	80054be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80054b8:	2301      	movs	r3, #1
 80054ba:	61fb      	str	r3, [r7, #28]
 80054bc:	e015      	b.n	80054ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d20b      	bcs.n	80054e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	1ad2      	subs	r2, r2, r3
 80054d0:	683b      	ldr	r3, [r7, #0]
 80054d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80054d4:	6878      	ldr	r0, [r7, #4]
 80054d6:	f7ff ff99 	bl	800540c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80054da:	2300      	movs	r3, #0
 80054dc:	61fb      	str	r3, [r7, #28]
 80054de:	e004      	b.n	80054ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	2200      	movs	r2, #0
 80054e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80054e6:	2301      	movs	r3, #1
 80054e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80054ea:	f000 fc37 	bl	8005d5c <vPortExitCritical>

	return xReturn;
 80054ee:	69fb      	ldr	r3, [r7, #28]
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3720      	adds	r7, #32
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}
 80054f8:	20000704 	.word	0x20000704
 80054fc:	20000718 	.word	0x20000718

08005500 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005500:	b480      	push	{r7}
 8005502:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005504:	4b03      	ldr	r3, [pc, #12]	@ (8005514 <vTaskMissedYield+0x14>)
 8005506:	2201      	movs	r2, #1
 8005508:	601a      	str	r2, [r3, #0]
}
 800550a:	bf00      	nop
 800550c:	46bd      	mov	sp, r7
 800550e:	bc80      	pop	{r7}
 8005510:	4770      	bx	lr
 8005512:	bf00      	nop
 8005514:	20000714 	.word	0x20000714

08005518 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b082      	sub	sp, #8
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005520:	f000 f852 	bl	80055c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005524:	4b06      	ldr	r3, [pc, #24]	@ (8005540 <prvIdleTask+0x28>)
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	2b01      	cmp	r3, #1
 800552a:	d9f9      	bls.n	8005520 <prvIdleTask+0x8>
			{
				taskYIELD();
 800552c:	4b05      	ldr	r3, [pc, #20]	@ (8005544 <prvIdleTask+0x2c>)
 800552e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005532:	601a      	str	r2, [r3, #0]
 8005534:	f3bf 8f4f 	dsb	sy
 8005538:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800553c:	e7f0      	b.n	8005520 <prvIdleTask+0x8>
 800553e:	bf00      	nop
 8005540:	20000604 	.word	0x20000604
 8005544:	e000ed04 	.word	0xe000ed04

08005548 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005548:	b580      	push	{r7, lr}
 800554a:	b082      	sub	sp, #8
 800554c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800554e:	2300      	movs	r3, #0
 8005550:	607b      	str	r3, [r7, #4]
 8005552:	e00c      	b.n	800556e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	4613      	mov	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	4a12      	ldr	r2, [pc, #72]	@ (80055a8 <prvInitialiseTaskLists+0x60>)
 8005560:	4413      	add	r3, r2
 8005562:	4618      	mov	r0, r3
 8005564:	f7fe fc08 	bl	8003d78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3301      	adds	r3, #1
 800556c:	607b      	str	r3, [r7, #4]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2b06      	cmp	r3, #6
 8005572:	d9ef      	bls.n	8005554 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005574:	480d      	ldr	r0, [pc, #52]	@ (80055ac <prvInitialiseTaskLists+0x64>)
 8005576:	f7fe fbff 	bl	8003d78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800557a:	480d      	ldr	r0, [pc, #52]	@ (80055b0 <prvInitialiseTaskLists+0x68>)
 800557c:	f7fe fbfc 	bl	8003d78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005580:	480c      	ldr	r0, [pc, #48]	@ (80055b4 <prvInitialiseTaskLists+0x6c>)
 8005582:	f7fe fbf9 	bl	8003d78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005586:	480c      	ldr	r0, [pc, #48]	@ (80055b8 <prvInitialiseTaskLists+0x70>)
 8005588:	f7fe fbf6 	bl	8003d78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800558c:	480b      	ldr	r0, [pc, #44]	@ (80055bc <prvInitialiseTaskLists+0x74>)
 800558e:	f7fe fbf3 	bl	8003d78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005592:	4b0b      	ldr	r3, [pc, #44]	@ (80055c0 <prvInitialiseTaskLists+0x78>)
 8005594:	4a05      	ldr	r2, [pc, #20]	@ (80055ac <prvInitialiseTaskLists+0x64>)
 8005596:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005598:	4b0a      	ldr	r3, [pc, #40]	@ (80055c4 <prvInitialiseTaskLists+0x7c>)
 800559a:	4a05      	ldr	r2, [pc, #20]	@ (80055b0 <prvInitialiseTaskLists+0x68>)
 800559c:	601a      	str	r2, [r3, #0]
}
 800559e:	bf00      	nop
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
 80055a6:	bf00      	nop
 80055a8:	20000604 	.word	0x20000604
 80055ac:	20000690 	.word	0x20000690
 80055b0:	200006a4 	.word	0x200006a4
 80055b4:	200006c0 	.word	0x200006c0
 80055b8:	200006d4 	.word	0x200006d4
 80055bc:	200006ec 	.word	0x200006ec
 80055c0:	200006b8 	.word	0x200006b8
 80055c4:	200006bc 	.word	0x200006bc

080055c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b082      	sub	sp, #8
 80055cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80055ce:	e019      	b.n	8005604 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80055d0:	f000 fb94 	bl	8005cfc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d4:	4b10      	ldr	r3, [pc, #64]	@ (8005618 <prvCheckTasksWaitingTermination+0x50>)
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	3304      	adds	r3, #4
 80055e0:	4618      	mov	r0, r3
 80055e2:	f7fe fc4f 	bl	8003e84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80055e6:	4b0d      	ldr	r3, [pc, #52]	@ (800561c <prvCheckTasksWaitingTermination+0x54>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	3b01      	subs	r3, #1
 80055ec:	4a0b      	ldr	r2, [pc, #44]	@ (800561c <prvCheckTasksWaitingTermination+0x54>)
 80055ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80055f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005620 <prvCheckTasksWaitingTermination+0x58>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	3b01      	subs	r3, #1
 80055f6:	4a0a      	ldr	r2, [pc, #40]	@ (8005620 <prvCheckTasksWaitingTermination+0x58>)
 80055f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80055fa:	f000 fbaf 	bl	8005d5c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 f810 	bl	8005624 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005604:	4b06      	ldr	r3, [pc, #24]	@ (8005620 <prvCheckTasksWaitingTermination+0x58>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d1e1      	bne.n	80055d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800560c:	bf00      	nop
 800560e:	bf00      	nop
 8005610:	3708      	adds	r7, #8
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}
 8005616:	bf00      	nop
 8005618:	200006d4 	.word	0x200006d4
 800561c:	20000700 	.word	0x20000700
 8005620:	200006e8 	.word	0x200006e8

08005624 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	334c      	adds	r3, #76	@ 0x4c
 8005630:	4618      	mov	r0, r3
 8005632:	f001 fd85 	bl	8007140 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800563c:	2b00      	cmp	r3, #0
 800563e:	d108      	bne.n	8005652 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005644:	4618      	mov	r0, r3
 8005646:	f000 fd29 	bl	800609c <vPortFree>
				vPortFree( pxTCB );
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 fd26 	bl	800609c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005650:	e019      	b.n	8005686 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005658:	2b01      	cmp	r3, #1
 800565a:	d103      	bne.n	8005664 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 fd1d 	bl	800609c <vPortFree>
	}
 8005662:	e010      	b.n	8005686 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800566a:	2b02      	cmp	r3, #2
 800566c:	d00b      	beq.n	8005686 <prvDeleteTCB+0x62>
	__asm volatile
 800566e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005672:	f383 8811 	msr	BASEPRI, r3
 8005676:	f3bf 8f6f 	isb	sy
 800567a:	f3bf 8f4f 	dsb	sy
 800567e:	60fb      	str	r3, [r7, #12]
}
 8005680:	bf00      	nop
 8005682:	bf00      	nop
 8005684:	e7fd      	b.n	8005682 <prvDeleteTCB+0x5e>
	}
 8005686:	bf00      	nop
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
	...

08005690 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005696:	4b0c      	ldr	r3, [pc, #48]	@ (80056c8 <prvResetNextTaskUnblockTime+0x38>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d104      	bne.n	80056aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80056a0:	4b0a      	ldr	r3, [pc, #40]	@ (80056cc <prvResetNextTaskUnblockTime+0x3c>)
 80056a2:	f04f 32ff 	mov.w	r2, #4294967295
 80056a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80056a8:	e008      	b.n	80056bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056aa:	4b07      	ldr	r3, [pc, #28]	@ (80056c8 <prvResetNextTaskUnblockTime+0x38>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	68db      	ldr	r3, [r3, #12]
 80056b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	4a04      	ldr	r2, [pc, #16]	@ (80056cc <prvResetNextTaskUnblockTime+0x3c>)
 80056ba:	6013      	str	r3, [r2, #0]
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bc80      	pop	{r7}
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	200006b8 	.word	0x200006b8
 80056cc:	20000720 	.word	0x20000720

080056d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80056d0:	b480      	push	{r7}
 80056d2:	b083      	sub	sp, #12
 80056d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80056d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005704 <xTaskGetSchedulerState+0x34>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d102      	bne.n	80056e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80056de:	2301      	movs	r3, #1
 80056e0:	607b      	str	r3, [r7, #4]
 80056e2:	e008      	b.n	80056f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056e4:	4b08      	ldr	r3, [pc, #32]	@ (8005708 <xTaskGetSchedulerState+0x38>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d102      	bne.n	80056f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80056ec:	2302      	movs	r3, #2
 80056ee:	607b      	str	r3, [r7, #4]
 80056f0:	e001      	b.n	80056f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80056f2:	2300      	movs	r3, #0
 80056f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80056f6:	687b      	ldr	r3, [r7, #4]
	}
 80056f8:	4618      	mov	r0, r3
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bc80      	pop	{r7}
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	2000070c 	.word	0x2000070c
 8005708:	20000728 	.word	0x20000728

0800570c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800570c:	b580      	push	{r7, lr}
 800570e:	b084      	sub	sp, #16
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8005718:	2300      	movs	r3, #0
 800571a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d05e      	beq.n	80057e0 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005726:	4b31      	ldr	r3, [pc, #196]	@ (80057ec <xTaskPriorityInherit+0xe0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800572c:	429a      	cmp	r2, r3
 800572e:	d24e      	bcs.n	80057ce <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	699b      	ldr	r3, [r3, #24]
 8005734:	2b00      	cmp	r3, #0
 8005736:	db06      	blt.n	8005746 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005738:	4b2c      	ldr	r3, [pc, #176]	@ (80057ec <xTaskPriorityInherit+0xe0>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800573e:	f1c3 0207 	rsb	r2, r3, #7
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005746:	68bb      	ldr	r3, [r7, #8]
 8005748:	6959      	ldr	r1, [r3, #20]
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800574e:	4613      	mov	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4413      	add	r3, r2
 8005754:	009b      	lsls	r3, r3, #2
 8005756:	4a26      	ldr	r2, [pc, #152]	@ (80057f0 <xTaskPriorityInherit+0xe4>)
 8005758:	4413      	add	r3, r2
 800575a:	4299      	cmp	r1, r3
 800575c:	d12f      	bne.n	80057be <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	3304      	adds	r3, #4
 8005762:	4618      	mov	r0, r3
 8005764:	f7fe fb8e 	bl	8003e84 <uxListRemove>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10a      	bne.n	8005784 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005772:	2201      	movs	r2, #1
 8005774:	fa02 f303 	lsl.w	r3, r2, r3
 8005778:	43da      	mvns	r2, r3
 800577a:	4b1e      	ldr	r3, [pc, #120]	@ (80057f4 <xTaskPriorityInherit+0xe8>)
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	4013      	ands	r3, r2
 8005780:	4a1c      	ldr	r2, [pc, #112]	@ (80057f4 <xTaskPriorityInherit+0xe8>)
 8005782:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005784:	4b19      	ldr	r3, [pc, #100]	@ (80057ec <xTaskPriorityInherit+0xe0>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005792:	2201      	movs	r2, #1
 8005794:	409a      	lsls	r2, r3
 8005796:	4b17      	ldr	r3, [pc, #92]	@ (80057f4 <xTaskPriorityInherit+0xe8>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4313      	orrs	r3, r2
 800579c:	4a15      	ldr	r2, [pc, #84]	@ (80057f4 <xTaskPriorityInherit+0xe8>)
 800579e:	6013      	str	r3, [r2, #0]
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a4:	4613      	mov	r3, r2
 80057a6:	009b      	lsls	r3, r3, #2
 80057a8:	4413      	add	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	4a10      	ldr	r2, [pc, #64]	@ (80057f0 <xTaskPriorityInherit+0xe4>)
 80057ae:	441a      	add	r2, r3
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	3304      	adds	r3, #4
 80057b4:	4619      	mov	r1, r3
 80057b6:	4610      	mov	r0, r2
 80057b8:	f7fe fb09 	bl	8003dce <vListInsertEnd>
 80057bc:	e004      	b.n	80057c8 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80057be:	4b0b      	ldr	r3, [pc, #44]	@ (80057ec <xTaskPriorityInherit+0xe0>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80057c8:	2301      	movs	r3, #1
 80057ca:	60fb      	str	r3, [r7, #12]
 80057cc:	e008      	b.n	80057e0 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057d2:	4b06      	ldr	r3, [pc, #24]	@ (80057ec <xTaskPriorityInherit+0xe0>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d8:	429a      	cmp	r2, r3
 80057da:	d201      	bcs.n	80057e0 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80057dc:	2301      	movs	r3, #1
 80057de:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80057e0:	68fb      	ldr	r3, [r7, #12]
	}
 80057e2:	4618      	mov	r0, r3
 80057e4:	3710      	adds	r7, #16
 80057e6:	46bd      	mov	sp, r7
 80057e8:	bd80      	pop	{r7, pc}
 80057ea:	bf00      	nop
 80057ec:	20000600 	.word	0x20000600
 80057f0:	20000604 	.word	0x20000604
 80057f4:	20000708 	.word	0x20000708

080057f8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80057f8:	b580      	push	{r7, lr}
 80057fa:	b086      	sub	sp, #24
 80057fc:	af00      	add	r7, sp, #0
 80057fe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005804:	2300      	movs	r3, #0
 8005806:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d070      	beq.n	80058f0 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800580e:	4b3b      	ldr	r3, [pc, #236]	@ (80058fc <xTaskPriorityDisinherit+0x104>)
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	693a      	ldr	r2, [r7, #16]
 8005814:	429a      	cmp	r2, r3
 8005816:	d00b      	beq.n	8005830 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	60fb      	str	r3, [r7, #12]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005830:	693b      	ldr	r3, [r7, #16]
 8005832:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10b      	bne.n	8005850 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583c:	f383 8811 	msr	BASEPRI, r3
 8005840:	f3bf 8f6f 	isb	sy
 8005844:	f3bf 8f4f 	dsb	sy
 8005848:	60bb      	str	r3, [r7, #8]
}
 800584a:	bf00      	nop
 800584c:	bf00      	nop
 800584e:	e7fd      	b.n	800584c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005854:	1e5a      	subs	r2, r3, #1
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800585e:	693b      	ldr	r3, [r7, #16]
 8005860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005862:	429a      	cmp	r2, r3
 8005864:	d044      	beq.n	80058f0 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800586a:	2b00      	cmp	r3, #0
 800586c:	d140      	bne.n	80058f0 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	3304      	adds	r3, #4
 8005872:	4618      	mov	r0, r3
 8005874:	f7fe fb06 	bl	8003e84 <uxListRemove>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d115      	bne.n	80058aa <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005882:	491f      	ldr	r1, [pc, #124]	@ (8005900 <xTaskPriorityDisinherit+0x108>)
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	009b      	lsls	r3, r3, #2
 800588c:	440b      	add	r3, r1
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d10a      	bne.n	80058aa <xTaskPriorityDisinherit+0xb2>
 8005894:	693b      	ldr	r3, [r7, #16]
 8005896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005898:	2201      	movs	r2, #1
 800589a:	fa02 f303 	lsl.w	r3, r2, r3
 800589e:	43da      	mvns	r2, r3
 80058a0:	4b18      	ldr	r3, [pc, #96]	@ (8005904 <xTaskPriorityDisinherit+0x10c>)
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	4013      	ands	r3, r2
 80058a6:	4a17      	ldr	r2, [pc, #92]	@ (8005904 <xTaskPriorityDisinherit+0x10c>)
 80058a8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058aa:	693b      	ldr	r3, [r7, #16]
 80058ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058b6:	f1c3 0207 	rsb	r2, r3, #7
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058c2:	2201      	movs	r2, #1
 80058c4:	409a      	lsls	r2, r3
 80058c6:	4b0f      	ldr	r3, [pc, #60]	@ (8005904 <xTaskPriorityDisinherit+0x10c>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	4a0d      	ldr	r2, [pc, #52]	@ (8005904 <xTaskPriorityDisinherit+0x10c>)
 80058ce:	6013      	str	r3, [r2, #0]
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80058d4:	4613      	mov	r3, r2
 80058d6:	009b      	lsls	r3, r3, #2
 80058d8:	4413      	add	r3, r2
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	4a08      	ldr	r2, [pc, #32]	@ (8005900 <xTaskPriorityDisinherit+0x108>)
 80058de:	441a      	add	r2, r3
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	3304      	adds	r3, #4
 80058e4:	4619      	mov	r1, r3
 80058e6:	4610      	mov	r0, r2
 80058e8:	f7fe fa71 	bl	8003dce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80058ec:	2301      	movs	r3, #1
 80058ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80058f0:	697b      	ldr	r3, [r7, #20]
	}
 80058f2:	4618      	mov	r0, r3
 80058f4:	3718      	adds	r7, #24
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bd80      	pop	{r7, pc}
 80058fa:	bf00      	nop
 80058fc:	20000600 	.word	0x20000600
 8005900:	20000604 	.word	0x20000604
 8005904:	20000708 	.word	0x20000708

08005908 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005908:	b580      	push	{r7, lr}
 800590a:	b088      	sub	sp, #32
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005916:	2301      	movs	r3, #1
 8005918:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d079      	beq.n	8005a14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10b      	bne.n	8005940 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	60fb      	str	r3, [r7, #12]
}
 800593a:	bf00      	nop
 800593c:	bf00      	nop
 800593e:	e7fd      	b.n	800593c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005944:	683a      	ldr	r2, [r7, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d902      	bls.n	8005950 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	61fb      	str	r3, [r7, #28]
 800594e:	e002      	b.n	8005956 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005954:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	69fa      	ldr	r2, [r7, #28]
 800595c:	429a      	cmp	r2, r3
 800595e:	d059      	beq.n	8005a14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005960:	69bb      	ldr	r3, [r7, #24]
 8005962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005964:	697a      	ldr	r2, [r7, #20]
 8005966:	429a      	cmp	r2, r3
 8005968:	d154      	bne.n	8005a14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800596a:	4b2c      	ldr	r3, [pc, #176]	@ (8005a1c <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69ba      	ldr	r2, [r7, #24]
 8005970:	429a      	cmp	r2, r3
 8005972:	d10b      	bne.n	800598c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8005974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005978:	f383 8811 	msr	BASEPRI, r3
 800597c:	f3bf 8f6f 	isb	sy
 8005980:	f3bf 8f4f 	dsb	sy
 8005984:	60bb      	str	r3, [r7, #8]
}
 8005986:	bf00      	nop
 8005988:	bf00      	nop
 800598a:	e7fd      	b.n	8005988 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005990:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	69fa      	ldr	r2, [r7, #28]
 8005996:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005998:	69bb      	ldr	r3, [r7, #24]
 800599a:	699b      	ldr	r3, [r3, #24]
 800599c:	2b00      	cmp	r3, #0
 800599e:	db04      	blt.n	80059aa <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059a0:	69fb      	ldr	r3, [r7, #28]
 80059a2:	f1c3 0207 	rsb	r2, r3, #7
 80059a6:	69bb      	ldr	r3, [r7, #24]
 80059a8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	6959      	ldr	r1, [r3, #20]
 80059ae:	693a      	ldr	r2, [r7, #16]
 80059b0:	4613      	mov	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4a19      	ldr	r2, [pc, #100]	@ (8005a20 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80059ba:	4413      	add	r3, r2
 80059bc:	4299      	cmp	r1, r3
 80059be:	d129      	bne.n	8005a14 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	3304      	adds	r3, #4
 80059c4:	4618      	mov	r0, r3
 80059c6:	f7fe fa5d 	bl	8003e84 <uxListRemove>
 80059ca:	4603      	mov	r3, r0
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d10a      	bne.n	80059e6 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80059d0:	69bb      	ldr	r3, [r7, #24]
 80059d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d4:	2201      	movs	r2, #1
 80059d6:	fa02 f303 	lsl.w	r3, r2, r3
 80059da:	43da      	mvns	r2, r3
 80059dc:	4b11      	ldr	r3, [pc, #68]	@ (8005a24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4013      	ands	r3, r2
 80059e2:	4a10      	ldr	r2, [pc, #64]	@ (8005a24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80059e4:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ea:	2201      	movs	r2, #1
 80059ec:	409a      	lsls	r2, r3
 80059ee:	4b0d      	ldr	r3, [pc, #52]	@ (8005a24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4313      	orrs	r3, r2
 80059f4:	4a0b      	ldr	r2, [pc, #44]	@ (8005a24 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80059f6:	6013      	str	r3, [r2, #0]
 80059f8:	69bb      	ldr	r3, [r7, #24]
 80059fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059fc:	4613      	mov	r3, r2
 80059fe:	009b      	lsls	r3, r3, #2
 8005a00:	4413      	add	r3, r2
 8005a02:	009b      	lsls	r3, r3, #2
 8005a04:	4a06      	ldr	r2, [pc, #24]	@ (8005a20 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8005a06:	441a      	add	r2, r3
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	3304      	adds	r3, #4
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	4610      	mov	r0, r2
 8005a10:	f7fe f9dd 	bl	8003dce <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005a14:	bf00      	nop
 8005a16:	3720      	adds	r7, #32
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}
 8005a1c:	20000600 	.word	0x20000600
 8005a20:	20000604 	.word	0x20000604
 8005a24:	20000708 	.word	0x20000708

08005a28 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8005a2c:	4b07      	ldr	r3, [pc, #28]	@ (8005a4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d004      	beq.n	8005a3e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005a34:	4b05      	ldr	r3, [pc, #20]	@ (8005a4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a3a:	3201      	adds	r2, #1
 8005a3c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8005a3e:	4b03      	ldr	r3, [pc, #12]	@ (8005a4c <pvTaskIncrementMutexHeldCount+0x24>)
 8005a40:	681b      	ldr	r3, [r3, #0]
	}
 8005a42:	4618      	mov	r0, r3
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bc80      	pop	{r7}
 8005a48:	4770      	bx	lr
 8005a4a:	bf00      	nop
 8005a4c:	20000600 	.word	0x20000600

08005a50 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b084      	sub	sp, #16
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
 8005a58:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005a5a:	4b29      	ldr	r3, [pc, #164]	@ (8005b00 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a60:	4b28      	ldr	r3, [pc, #160]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3304      	adds	r3, #4
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7fe fa0c 	bl	8003e84 <uxListRemove>
 8005a6c:	4603      	mov	r3, r0
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d10b      	bne.n	8005a8a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005a72:	4b24      	ldr	r3, [pc, #144]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a78:	2201      	movs	r2, #1
 8005a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8005a7e:	43da      	mvns	r2, r3
 8005a80:	4b21      	ldr	r3, [pc, #132]	@ (8005b08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4013      	ands	r3, r2
 8005a86:	4a20      	ldr	r2, [pc, #128]	@ (8005b08 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005a88:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d10a      	bne.n	8005aa8 <prvAddCurrentTaskToDelayedList+0x58>
 8005a92:	683b      	ldr	r3, [r7, #0]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005a98:	4b1a      	ldr	r3, [pc, #104]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	3304      	adds	r3, #4
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	481a      	ldr	r0, [pc, #104]	@ (8005b0c <prvAddCurrentTaskToDelayedList+0xbc>)
 8005aa2:	f7fe f994 	bl	8003dce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005aa6:	e026      	b.n	8005af6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005aa8:	68fa      	ldr	r2, [r7, #12]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4413      	add	r3, r2
 8005aae:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ab0:	4b14      	ldr	r3, [pc, #80]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68ba      	ldr	r2, [r7, #8]
 8005ab6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005ab8:	68ba      	ldr	r2, [r7, #8]
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d209      	bcs.n	8005ad4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ac0:	4b13      	ldr	r3, [pc, #76]	@ (8005b10 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	3304      	adds	r3, #4
 8005aca:	4619      	mov	r1, r3
 8005acc:	4610      	mov	r0, r2
 8005ace:	f7fe f9a1 	bl	8003e14 <vListInsert>
}
 8005ad2:	e010      	b.n	8005af6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005ad4:	4b0f      	ldr	r3, [pc, #60]	@ (8005b14 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8005b04 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	3304      	adds	r3, #4
 8005ade:	4619      	mov	r1, r3
 8005ae0:	4610      	mov	r0, r2
 8005ae2:	f7fe f997 	bl	8003e14 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005ae6:	4b0c      	ldr	r3, [pc, #48]	@ (8005b18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d202      	bcs.n	8005af6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005af0:	4a09      	ldr	r2, [pc, #36]	@ (8005b18 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	6013      	str	r3, [r2, #0]
}
 8005af6:	bf00      	nop
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}
 8005afe:	bf00      	nop
 8005b00:	20000704 	.word	0x20000704
 8005b04:	20000600 	.word	0x20000600
 8005b08:	20000708 	.word	0x20000708
 8005b0c:	200006ec 	.word	0x200006ec
 8005b10:	200006bc 	.word	0x200006bc
 8005b14:	200006b8 	.word	0x200006b8
 8005b18:	20000720 	.word	0x20000720

08005b1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b085      	sub	sp, #20
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	3b04      	subs	r3, #4
 8005b2c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005b34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	3b04      	subs	r3, #4
 8005b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f023 0201 	bic.w	r2, r3, #1
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	3b04      	subs	r3, #4
 8005b4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005b4c:	4a08      	ldr	r2, [pc, #32]	@ (8005b70 <pxPortInitialiseStack+0x54>)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3b14      	subs	r3, #20
 8005b56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	3b20      	subs	r3, #32
 8005b62:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005b64:	68fb      	ldr	r3, [r7, #12]
}
 8005b66:	4618      	mov	r0, r3
 8005b68:	3714      	adds	r7, #20
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr
 8005b70:	08005b75 	.word	0x08005b75

08005b74 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005b74:	b480      	push	{r7}
 8005b76:	b085      	sub	sp, #20
 8005b78:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005b7e:	4b12      	ldr	r3, [pc, #72]	@ (8005bc8 <prvTaskExitError+0x54>)
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b86:	d00b      	beq.n	8005ba0 <prvTaskExitError+0x2c>
	__asm volatile
 8005b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b8c:	f383 8811 	msr	BASEPRI, r3
 8005b90:	f3bf 8f6f 	isb	sy
 8005b94:	f3bf 8f4f 	dsb	sy
 8005b98:	60fb      	str	r3, [r7, #12]
}
 8005b9a:	bf00      	nop
 8005b9c:	bf00      	nop
 8005b9e:	e7fd      	b.n	8005b9c <prvTaskExitError+0x28>
	__asm volatile
 8005ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ba4:	f383 8811 	msr	BASEPRI, r3
 8005ba8:	f3bf 8f6f 	isb	sy
 8005bac:	f3bf 8f4f 	dsb	sy
 8005bb0:	60bb      	str	r3, [r7, #8]
}
 8005bb2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005bb4:	bf00      	nop
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d0fc      	beq.n	8005bb6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005bbc:	bf00      	nop
 8005bbe:	bf00      	nop
 8005bc0:	3714      	adds	r7, #20
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bc80      	pop	{r7}
 8005bc6:	4770      	bx	lr
 8005bc8:	20000014 	.word	0x20000014
 8005bcc:	00000000 	.word	0x00000000

08005bd0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005bd0:	4b07      	ldr	r3, [pc, #28]	@ (8005bf0 <pxCurrentTCBConst2>)
 8005bd2:	6819      	ldr	r1, [r3, #0]
 8005bd4:	6808      	ldr	r0, [r1, #0]
 8005bd6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005bda:	f380 8809 	msr	PSP, r0
 8005bde:	f3bf 8f6f 	isb	sy
 8005be2:	f04f 0000 	mov.w	r0, #0
 8005be6:	f380 8811 	msr	BASEPRI, r0
 8005bea:	f04e 0e0d 	orr.w	lr, lr, #13
 8005bee:	4770      	bx	lr

08005bf0 <pxCurrentTCBConst2>:
 8005bf0:	20000600 	.word	0x20000600
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005bf4:	bf00      	nop
 8005bf6:	bf00      	nop

08005bf8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8005bf8:	4806      	ldr	r0, [pc, #24]	@ (8005c14 <prvPortStartFirstTask+0x1c>)
 8005bfa:	6800      	ldr	r0, [r0, #0]
 8005bfc:	6800      	ldr	r0, [r0, #0]
 8005bfe:	f380 8808 	msr	MSP, r0
 8005c02:	b662      	cpsie	i
 8005c04:	b661      	cpsie	f
 8005c06:	f3bf 8f4f 	dsb	sy
 8005c0a:	f3bf 8f6f 	isb	sy
 8005c0e:	df00      	svc	0
 8005c10:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005c12:	bf00      	nop
 8005c14:	e000ed08 	.word	0xe000ed08

08005c18 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005c1e:	4b32      	ldr	r3, [pc, #200]	@ (8005ce8 <xPortStartScheduler+0xd0>)
 8005c20:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	781b      	ldrb	r3, [r3, #0]
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	22ff      	movs	r2, #255	@ 0xff
 8005c2e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	781b      	ldrb	r3, [r3, #0]
 8005c34:	b2db      	uxtb	r3, r3
 8005c36:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005c38:	78fb      	ldrb	r3, [r7, #3]
 8005c3a:	b2db      	uxtb	r3, r3
 8005c3c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	4b2a      	ldr	r3, [pc, #168]	@ (8005cec <xPortStartScheduler+0xd4>)
 8005c44:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005c46:	4b2a      	ldr	r3, [pc, #168]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c48:	2207      	movs	r2, #7
 8005c4a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c4c:	e009      	b.n	8005c62 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005c4e:	4b28      	ldr	r3, [pc, #160]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	3b01      	subs	r3, #1
 8005c54:	4a26      	ldr	r2, [pc, #152]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c56:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005c58:	78fb      	ldrb	r3, [r7, #3]
 8005c5a:	b2db      	uxtb	r3, r3
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	b2db      	uxtb	r3, r3
 8005c60:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005c62:	78fb      	ldrb	r3, [r7, #3]
 8005c64:	b2db      	uxtb	r3, r3
 8005c66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6a:	2b80      	cmp	r3, #128	@ 0x80
 8005c6c:	d0ef      	beq.n	8005c4e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005c6e:	4b20      	ldr	r3, [pc, #128]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f1c3 0307 	rsb	r3, r3, #7
 8005c76:	2b04      	cmp	r3, #4
 8005c78:	d00b      	beq.n	8005c92 <xPortStartScheduler+0x7a>
	__asm volatile
 8005c7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c7e:	f383 8811 	msr	BASEPRI, r3
 8005c82:	f3bf 8f6f 	isb	sy
 8005c86:	f3bf 8f4f 	dsb	sy
 8005c8a:	60bb      	str	r3, [r7, #8]
}
 8005c8c:	bf00      	nop
 8005c8e:	bf00      	nop
 8005c90:	e7fd      	b.n	8005c8e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005c92:	4b17      	ldr	r3, [pc, #92]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	021b      	lsls	r3, r3, #8
 8005c98:	4a15      	ldr	r2, [pc, #84]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c9a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005c9c:	4b14      	ldr	r3, [pc, #80]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005ca4:	4a12      	ldr	r2, [pc, #72]	@ (8005cf0 <xPortStartScheduler+0xd8>)
 8005ca6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	b2da      	uxtb	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005cb0:	4b10      	ldr	r3, [pc, #64]	@ (8005cf4 <xPortStartScheduler+0xdc>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a0f      	ldr	r2, [pc, #60]	@ (8005cf4 <xPortStartScheduler+0xdc>)
 8005cb6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005cba:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005cbc:	4b0d      	ldr	r3, [pc, #52]	@ (8005cf4 <xPortStartScheduler+0xdc>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a0c      	ldr	r2, [pc, #48]	@ (8005cf4 <xPortStartScheduler+0xdc>)
 8005cc2:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005cc6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005cc8:	f000 f8b8 	bl	8005e3c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <xPortStartScheduler+0xe0>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005cd2:	f7ff ff91 	bl	8005bf8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005cd6:	f7ff faad 	bl	8005234 <vTaskSwitchContext>
	prvTaskExitError();
 8005cda:	f7ff ff4b 	bl	8005b74 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	e000e400 	.word	0xe000e400
 8005cec:	2000072c 	.word	0x2000072c
 8005cf0:	20000730 	.word	0x20000730
 8005cf4:	e000ed20 	.word	0xe000ed20
 8005cf8:	20000014 	.word	0x20000014

08005cfc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
	__asm volatile
 8005d02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d06:	f383 8811 	msr	BASEPRI, r3
 8005d0a:	f3bf 8f6f 	isb	sy
 8005d0e:	f3bf 8f4f 	dsb	sy
 8005d12:	607b      	str	r3, [r7, #4]
}
 8005d14:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005d16:	4b0f      	ldr	r3, [pc, #60]	@ (8005d54 <vPortEnterCritical+0x58>)
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8005d54 <vPortEnterCritical+0x58>)
 8005d1e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005d20:	4b0c      	ldr	r3, [pc, #48]	@ (8005d54 <vPortEnterCritical+0x58>)
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d110      	bne.n	8005d4a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005d28:	4b0b      	ldr	r3, [pc, #44]	@ (8005d58 <vPortEnterCritical+0x5c>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	b2db      	uxtb	r3, r3
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d00b      	beq.n	8005d4a <vPortEnterCritical+0x4e>
	__asm volatile
 8005d32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d36:	f383 8811 	msr	BASEPRI, r3
 8005d3a:	f3bf 8f6f 	isb	sy
 8005d3e:	f3bf 8f4f 	dsb	sy
 8005d42:	603b      	str	r3, [r7, #0]
}
 8005d44:	bf00      	nop
 8005d46:	bf00      	nop
 8005d48:	e7fd      	b.n	8005d46 <vPortEnterCritical+0x4a>
	}
}
 8005d4a:	bf00      	nop
 8005d4c:	370c      	adds	r7, #12
 8005d4e:	46bd      	mov	sp, r7
 8005d50:	bc80      	pop	{r7}
 8005d52:	4770      	bx	lr
 8005d54:	20000014 	.word	0x20000014
 8005d58:	e000ed04 	.word	0xe000ed04

08005d5c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005d62:	4b12      	ldr	r3, [pc, #72]	@ (8005dac <vPortExitCritical+0x50>)
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d10b      	bne.n	8005d82 <vPortExitCritical+0x26>
	__asm volatile
 8005d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d6e:	f383 8811 	msr	BASEPRI, r3
 8005d72:	f3bf 8f6f 	isb	sy
 8005d76:	f3bf 8f4f 	dsb	sy
 8005d7a:	607b      	str	r3, [r7, #4]
}
 8005d7c:	bf00      	nop
 8005d7e:	bf00      	nop
 8005d80:	e7fd      	b.n	8005d7e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005d82:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <vPortExitCritical+0x50>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	3b01      	subs	r3, #1
 8005d88:	4a08      	ldr	r2, [pc, #32]	@ (8005dac <vPortExitCritical+0x50>)
 8005d8a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005d8c:	4b07      	ldr	r3, [pc, #28]	@ (8005dac <vPortExitCritical+0x50>)
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d105      	bne.n	8005da0 <vPortExitCritical+0x44>
 8005d94:	2300      	movs	r3, #0
 8005d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	f383 8811 	msr	BASEPRI, r3
}
 8005d9e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005da0:	bf00      	nop
 8005da2:	370c      	adds	r7, #12
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr
 8005daa:	bf00      	nop
 8005dac:	20000014 	.word	0x20000014

08005db0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005db0:	f3ef 8009 	mrs	r0, PSP
 8005db4:	f3bf 8f6f 	isb	sy
 8005db8:	4b0d      	ldr	r3, [pc, #52]	@ (8005df0 <pxCurrentTCBConst>)
 8005dba:	681a      	ldr	r2, [r3, #0]
 8005dbc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005dc0:	6010      	str	r0, [r2, #0]
 8005dc2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005dc6:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005dca:	f380 8811 	msr	BASEPRI, r0
 8005dce:	f7ff fa31 	bl	8005234 <vTaskSwitchContext>
 8005dd2:	f04f 0000 	mov.w	r0, #0
 8005dd6:	f380 8811 	msr	BASEPRI, r0
 8005dda:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005dde:	6819      	ldr	r1, [r3, #0]
 8005de0:	6808      	ldr	r0, [r1, #0]
 8005de2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005de6:	f380 8809 	msr	PSP, r0
 8005dea:	f3bf 8f6f 	isb	sy
 8005dee:	4770      	bx	lr

08005df0 <pxCurrentTCBConst>:
 8005df0:	20000600 	.word	0x20000600
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005df4:	bf00      	nop
 8005df6:	bf00      	nop

08005df8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b082      	sub	sp, #8
 8005dfc:	af00      	add	r7, sp, #0
	__asm volatile
 8005dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e02:	f383 8811 	msr	BASEPRI, r3
 8005e06:	f3bf 8f6f 	isb	sy
 8005e0a:	f3bf 8f4f 	dsb	sy
 8005e0e:	607b      	str	r3, [r7, #4]
}
 8005e10:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005e12:	f7ff f955 	bl	80050c0 <xTaskIncrementTick>
 8005e16:	4603      	mov	r3, r0
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d003      	beq.n	8005e24 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005e1c:	4b06      	ldr	r3, [pc, #24]	@ (8005e38 <SysTick_Handler+0x40>)
 8005e1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e22:	601a      	str	r2, [r3, #0]
 8005e24:	2300      	movs	r3, #0
 8005e26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	f383 8811 	msr	BASEPRI, r3
}
 8005e2e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005e30:	bf00      	nop
 8005e32:	3708      	adds	r7, #8
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	e000ed04 	.word	0xe000ed04

08005e3c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005e40:	4b0a      	ldr	r3, [pc, #40]	@ (8005e6c <vPortSetupTimerInterrupt+0x30>)
 8005e42:	2200      	movs	r2, #0
 8005e44:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005e46:	4b0a      	ldr	r3, [pc, #40]	@ (8005e70 <vPortSetupTimerInterrupt+0x34>)
 8005e48:	2200      	movs	r2, #0
 8005e4a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005e4c:	4b09      	ldr	r3, [pc, #36]	@ (8005e74 <vPortSetupTimerInterrupt+0x38>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a09      	ldr	r2, [pc, #36]	@ (8005e78 <vPortSetupTimerInterrupt+0x3c>)
 8005e52:	fba2 2303 	umull	r2, r3, r2, r3
 8005e56:	099b      	lsrs	r3, r3, #6
 8005e58:	4a08      	ldr	r2, [pc, #32]	@ (8005e7c <vPortSetupTimerInterrupt+0x40>)
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005e5e:	4b03      	ldr	r3, [pc, #12]	@ (8005e6c <vPortSetupTimerInterrupt+0x30>)
 8005e60:	2207      	movs	r2, #7
 8005e62:	601a      	str	r2, [r3, #0]
}
 8005e64:	bf00      	nop
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr
 8005e6c:	e000e010 	.word	0xe000e010
 8005e70:	e000e018 	.word	0xe000e018
 8005e74:	20000008 	.word	0x20000008
 8005e78:	10624dd3 	.word	0x10624dd3
 8005e7c:	e000e014 	.word	0xe000e014

08005e80 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005e80:	b480      	push	{r7}
 8005e82:	b085      	sub	sp, #20
 8005e84:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005e86:	f3ef 8305 	mrs	r3, IPSR
 8005e8a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2b0f      	cmp	r3, #15
 8005e90:	d915      	bls.n	8005ebe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005e92:	4a17      	ldr	r2, [pc, #92]	@ (8005ef0 <vPortValidateInterruptPriority+0x70>)
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	4413      	add	r3, r2
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005e9c:	4b15      	ldr	r3, [pc, #84]	@ (8005ef4 <vPortValidateInterruptPriority+0x74>)
 8005e9e:	781b      	ldrb	r3, [r3, #0]
 8005ea0:	7afa      	ldrb	r2, [r7, #11]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d20b      	bcs.n	8005ebe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eaa:	f383 8811 	msr	BASEPRI, r3
 8005eae:	f3bf 8f6f 	isb	sy
 8005eb2:	f3bf 8f4f 	dsb	sy
 8005eb6:	607b      	str	r3, [r7, #4]
}
 8005eb8:	bf00      	nop
 8005eba:	bf00      	nop
 8005ebc:	e7fd      	b.n	8005eba <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8005ef8 <vPortValidateInterruptPriority+0x78>)
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8005efc <vPortValidateInterruptPriority+0x7c>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	429a      	cmp	r2, r3
 8005ecc:	d90b      	bls.n	8005ee6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed2:	f383 8811 	msr	BASEPRI, r3
 8005ed6:	f3bf 8f6f 	isb	sy
 8005eda:	f3bf 8f4f 	dsb	sy
 8005ede:	603b      	str	r3, [r7, #0]
}
 8005ee0:	bf00      	nop
 8005ee2:	bf00      	nop
 8005ee4:	e7fd      	b.n	8005ee2 <vPortValidateInterruptPriority+0x62>
	}
 8005ee6:	bf00      	nop
 8005ee8:	3714      	adds	r7, #20
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bc80      	pop	{r7}
 8005eee:	4770      	bx	lr
 8005ef0:	e000e3f0 	.word	0xe000e3f0
 8005ef4:	2000072c 	.word	0x2000072c
 8005ef8:	e000ed0c 	.word	0xe000ed0c
 8005efc:	20000730 	.word	0x20000730

08005f00 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005f00:	b580      	push	{r7, lr}
 8005f02:	b08a      	sub	sp, #40	@ 0x28
 8005f04:	af00      	add	r7, sp, #0
 8005f06:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005f08:	2300      	movs	r3, #0
 8005f0a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005f0c:	f7ff f80c 	bl	8004f28 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005f10:	4b5c      	ldr	r3, [pc, #368]	@ (8006084 <pvPortMalloc+0x184>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d101      	bne.n	8005f1c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005f18:	f000 f924 	bl	8006164 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005f1c:	4b5a      	ldr	r3, [pc, #360]	@ (8006088 <pvPortMalloc+0x188>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	4013      	ands	r3, r2
 8005f24:	2b00      	cmp	r3, #0
 8005f26:	f040 8095 	bne.w	8006054 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d01e      	beq.n	8005f6e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005f30:	2208      	movs	r2, #8
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4413      	add	r3, r2
 8005f36:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	f003 0307 	and.w	r3, r3, #7
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d015      	beq.n	8005f6e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f023 0307 	bic.w	r3, r3, #7
 8005f48:	3308      	adds	r3, #8
 8005f4a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f003 0307 	and.w	r3, r3, #7
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00b      	beq.n	8005f6e <pvPortMalloc+0x6e>
	__asm volatile
 8005f56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f5a:	f383 8811 	msr	BASEPRI, r3
 8005f5e:	f3bf 8f6f 	isb	sy
 8005f62:	f3bf 8f4f 	dsb	sy
 8005f66:	617b      	str	r3, [r7, #20]
}
 8005f68:	bf00      	nop
 8005f6a:	bf00      	nop
 8005f6c:	e7fd      	b.n	8005f6a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d06f      	beq.n	8006054 <pvPortMalloc+0x154>
 8005f74:	4b45      	ldr	r3, [pc, #276]	@ (800608c <pvPortMalloc+0x18c>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d86a      	bhi.n	8006054 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005f7e:	4b44      	ldr	r3, [pc, #272]	@ (8006090 <pvPortMalloc+0x190>)
 8005f80:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005f82:	4b43      	ldr	r3, [pc, #268]	@ (8006090 <pvPortMalloc+0x190>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f88:	e004      	b.n	8005f94 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d903      	bls.n	8005fa6 <pvPortMalloc+0xa6>
 8005f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d1f1      	bne.n	8005f8a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005fa6:	4b37      	ldr	r3, [pc, #220]	@ (8006084 <pvPortMalloc+0x184>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fac:	429a      	cmp	r2, r3
 8005fae:	d051      	beq.n	8006054 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005fb0:	6a3b      	ldr	r3, [r7, #32]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2208      	movs	r2, #8
 8005fb6:	4413      	add	r3, r2
 8005fb8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	6a3b      	ldr	r3, [r7, #32]
 8005fc0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	1ad2      	subs	r2, r2, r3
 8005fca:	2308      	movs	r3, #8
 8005fcc:	005b      	lsls	r3, r3, #1
 8005fce:	429a      	cmp	r2, r3
 8005fd0:	d920      	bls.n	8006014 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005fd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fda:	69bb      	ldr	r3, [r7, #24]
 8005fdc:	f003 0307 	and.w	r3, r3, #7
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d00b      	beq.n	8005ffc <pvPortMalloc+0xfc>
	__asm volatile
 8005fe4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fe8:	f383 8811 	msr	BASEPRI, r3
 8005fec:	f3bf 8f6f 	isb	sy
 8005ff0:	f3bf 8f4f 	dsb	sy
 8005ff4:	613b      	str	r3, [r7, #16]
}
 8005ff6:	bf00      	nop
 8005ff8:	bf00      	nop
 8005ffa:	e7fd      	b.n	8005ff8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ffc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffe:	685a      	ldr	r2, [r3, #4]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	1ad2      	subs	r2, r2, r3
 8006004:	69bb      	ldr	r3, [r7, #24]
 8006006:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800600e:	69b8      	ldr	r0, [r7, #24]
 8006010:	f000 f90a 	bl	8006228 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006014:	4b1d      	ldr	r3, [pc, #116]	@ (800608c <pvPortMalloc+0x18c>)
 8006016:	681a      	ldr	r2, [r3, #0]
 8006018:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	4a1b      	ldr	r2, [pc, #108]	@ (800608c <pvPortMalloc+0x18c>)
 8006020:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006022:	4b1a      	ldr	r3, [pc, #104]	@ (800608c <pvPortMalloc+0x18c>)
 8006024:	681a      	ldr	r2, [r3, #0]
 8006026:	4b1b      	ldr	r3, [pc, #108]	@ (8006094 <pvPortMalloc+0x194>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	429a      	cmp	r2, r3
 800602c:	d203      	bcs.n	8006036 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800602e:	4b17      	ldr	r3, [pc, #92]	@ (800608c <pvPortMalloc+0x18c>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a18      	ldr	r2, [pc, #96]	@ (8006094 <pvPortMalloc+0x194>)
 8006034:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006038:	685a      	ldr	r2, [r3, #4]
 800603a:	4b13      	ldr	r3, [pc, #76]	@ (8006088 <pvPortMalloc+0x188>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	431a      	orrs	r2, r3
 8006040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006042:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006046:	2200      	movs	r2, #0
 8006048:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800604a:	4b13      	ldr	r3, [pc, #76]	@ (8006098 <pvPortMalloc+0x198>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	3301      	adds	r3, #1
 8006050:	4a11      	ldr	r2, [pc, #68]	@ (8006098 <pvPortMalloc+0x198>)
 8006052:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006054:	f7fe ff76 	bl	8004f44 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	f003 0307 	and.w	r3, r3, #7
 800605e:	2b00      	cmp	r3, #0
 8006060:	d00b      	beq.n	800607a <pvPortMalloc+0x17a>
	__asm volatile
 8006062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006066:	f383 8811 	msr	BASEPRI, r3
 800606a:	f3bf 8f6f 	isb	sy
 800606e:	f3bf 8f4f 	dsb	sy
 8006072:	60fb      	str	r3, [r7, #12]
}
 8006074:	bf00      	nop
 8006076:	bf00      	nop
 8006078:	e7fd      	b.n	8006076 <pvPortMalloc+0x176>
	return pvReturn;
 800607a:	69fb      	ldr	r3, [r7, #28]
}
 800607c:	4618      	mov	r0, r3
 800607e:	3728      	adds	r7, #40	@ 0x28
 8006080:	46bd      	mov	sp, r7
 8006082:	bd80      	pop	{r7, pc}
 8006084:	2000273c 	.word	0x2000273c
 8006088:	20002750 	.word	0x20002750
 800608c:	20002740 	.word	0x20002740
 8006090:	20002734 	.word	0x20002734
 8006094:	20002744 	.word	0x20002744
 8006098:	20002748 	.word	0x20002748

0800609c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b086      	sub	sp, #24
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d04f      	beq.n	800614e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80060ae:	2308      	movs	r3, #8
 80060b0:	425b      	negs	r3, r3
 80060b2:	697a      	ldr	r2, [r7, #20]
 80060b4:	4413      	add	r3, r2
 80060b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80060bc:	693b      	ldr	r3, [r7, #16]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	4b25      	ldr	r3, [pc, #148]	@ (8006158 <vPortFree+0xbc>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	4013      	ands	r3, r2
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10b      	bne.n	80060e2 <vPortFree+0x46>
	__asm volatile
 80060ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	60fb      	str	r3, [r7, #12]
}
 80060dc:	bf00      	nop
 80060de:	bf00      	nop
 80060e0:	e7fd      	b.n	80060de <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d00b      	beq.n	8006102 <vPortFree+0x66>
	__asm volatile
 80060ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ee:	f383 8811 	msr	BASEPRI, r3
 80060f2:	f3bf 8f6f 	isb	sy
 80060f6:	f3bf 8f4f 	dsb	sy
 80060fa:	60bb      	str	r3, [r7, #8]
}
 80060fc:	bf00      	nop
 80060fe:	bf00      	nop
 8006100:	e7fd      	b.n	80060fe <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	685a      	ldr	r2, [r3, #4]
 8006106:	4b14      	ldr	r3, [pc, #80]	@ (8006158 <vPortFree+0xbc>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	4013      	ands	r3, r2
 800610c:	2b00      	cmp	r3, #0
 800610e:	d01e      	beq.n	800614e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d11a      	bne.n	800614e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	685a      	ldr	r2, [r3, #4]
 800611c:	4b0e      	ldr	r3, [pc, #56]	@ (8006158 <vPortFree+0xbc>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	43db      	mvns	r3, r3
 8006122:	401a      	ands	r2, r3
 8006124:	693b      	ldr	r3, [r7, #16]
 8006126:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006128:	f7fe fefe 	bl	8004f28 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	4b0a      	ldr	r3, [pc, #40]	@ (800615c <vPortFree+0xc0>)
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	4413      	add	r3, r2
 8006136:	4a09      	ldr	r2, [pc, #36]	@ (800615c <vPortFree+0xc0>)
 8006138:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800613a:	6938      	ldr	r0, [r7, #16]
 800613c:	f000 f874 	bl	8006228 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006140:	4b07      	ldr	r3, [pc, #28]	@ (8006160 <vPortFree+0xc4>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3301      	adds	r3, #1
 8006146:	4a06      	ldr	r2, [pc, #24]	@ (8006160 <vPortFree+0xc4>)
 8006148:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800614a:	f7fe fefb 	bl	8004f44 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800614e:	bf00      	nop
 8006150:	3718      	adds	r7, #24
 8006152:	46bd      	mov	sp, r7
 8006154:	bd80      	pop	{r7, pc}
 8006156:	bf00      	nop
 8006158:	20002750 	.word	0x20002750
 800615c:	20002740 	.word	0x20002740
 8006160:	2000274c 	.word	0x2000274c

08006164 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800616a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800616e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006170:	4b27      	ldr	r3, [pc, #156]	@ (8006210 <prvHeapInit+0xac>)
 8006172:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 0307 	and.w	r3, r3, #7
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00c      	beq.n	8006198 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	3307      	adds	r3, #7
 8006182:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	f023 0307 	bic.w	r3, r3, #7
 800618a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	1ad3      	subs	r3, r2, r3
 8006192:	4a1f      	ldr	r2, [pc, #124]	@ (8006210 <prvHeapInit+0xac>)
 8006194:	4413      	add	r3, r2
 8006196:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800619c:	4a1d      	ldr	r2, [pc, #116]	@ (8006214 <prvHeapInit+0xb0>)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80061a2:	4b1c      	ldr	r3, [pc, #112]	@ (8006214 <prvHeapInit+0xb0>)
 80061a4:	2200      	movs	r2, #0
 80061a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	68ba      	ldr	r2, [r7, #8]
 80061ac:	4413      	add	r3, r2
 80061ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80061b0:	2208      	movs	r2, #8
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	1a9b      	subs	r3, r3, r2
 80061b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f023 0307 	bic.w	r3, r3, #7
 80061be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	4a15      	ldr	r2, [pc, #84]	@ (8006218 <prvHeapInit+0xb4>)
 80061c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80061c6:	4b14      	ldr	r3, [pc, #80]	@ (8006218 <prvHeapInit+0xb4>)
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	2200      	movs	r2, #0
 80061cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80061ce:	4b12      	ldr	r3, [pc, #72]	@ (8006218 <prvHeapInit+0xb4>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	2200      	movs	r2, #0
 80061d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	1ad2      	subs	r2, r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80061e4:	4b0c      	ldr	r3, [pc, #48]	@ (8006218 <prvHeapInit+0xb4>)
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061ec:	683b      	ldr	r3, [r7, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	4a0a      	ldr	r2, [pc, #40]	@ (800621c <prvHeapInit+0xb8>)
 80061f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061f4:	683b      	ldr	r3, [r7, #0]
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	4a09      	ldr	r2, [pc, #36]	@ (8006220 <prvHeapInit+0xbc>)
 80061fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80061fc:	4b09      	ldr	r3, [pc, #36]	@ (8006224 <prvHeapInit+0xc0>)
 80061fe:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006202:	601a      	str	r2, [r3, #0]
}
 8006204:	bf00      	nop
 8006206:	3714      	adds	r7, #20
 8006208:	46bd      	mov	sp, r7
 800620a:	bc80      	pop	{r7}
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	20000734 	.word	0x20000734
 8006214:	20002734 	.word	0x20002734
 8006218:	2000273c 	.word	0x2000273c
 800621c:	20002744 	.word	0x20002744
 8006220:	20002740 	.word	0x20002740
 8006224:	20002750 	.word	0x20002750

08006228 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006230:	4b27      	ldr	r3, [pc, #156]	@ (80062d0 <prvInsertBlockIntoFreeList+0xa8>)
 8006232:	60fb      	str	r3, [r7, #12]
 8006234:	e002      	b.n	800623c <prvInsertBlockIntoFreeList+0x14>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	429a      	cmp	r2, r3
 8006244:	d8f7      	bhi.n	8006236 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	68ba      	ldr	r2, [r7, #8]
 8006250:	4413      	add	r3, r2
 8006252:	687a      	ldr	r2, [r7, #4]
 8006254:	429a      	cmp	r2, r3
 8006256:	d108      	bne.n	800626a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	685b      	ldr	r3, [r3, #4]
 8006260:	441a      	add	r2, r3
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	685b      	ldr	r3, [r3, #4]
 8006272:	68ba      	ldr	r2, [r7, #8]
 8006274:	441a      	add	r2, r3
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d118      	bne.n	80062b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	4b14      	ldr	r3, [pc, #80]	@ (80062d4 <prvInsertBlockIntoFreeList+0xac>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	429a      	cmp	r2, r3
 8006288:	d00d      	beq.n	80062a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	685a      	ldr	r2, [r3, #4]
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	685b      	ldr	r3, [r3, #4]
 8006294:	441a      	add	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	601a      	str	r2, [r3, #0]
 80062a4:	e008      	b.n	80062b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80062a6:	4b0b      	ldr	r3, [pc, #44]	@ (80062d4 <prvInsertBlockIntoFreeList+0xac>)
 80062a8:	681a      	ldr	r2, [r3, #0]
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	601a      	str	r2, [r3, #0]
 80062ae:	e003      	b.n	80062b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80062b8:	68fa      	ldr	r2, [r7, #12]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d002      	beq.n	80062c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	687a      	ldr	r2, [r7, #4]
 80062c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80062c6:	bf00      	nop
 80062c8:	3714      	adds	r7, #20
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bc80      	pop	{r7}
 80062ce:	4770      	bx	lr
 80062d0:	20002734 	.word	0x20002734
 80062d4:	2000273c 	.word	0x2000273c

080062d8 <__cvt>:
 80062d8:	2b00      	cmp	r3, #0
 80062da:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062de:	461d      	mov	r5, r3
 80062e0:	bfbb      	ittet	lt
 80062e2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80062e6:	461d      	movlt	r5, r3
 80062e8:	2300      	movge	r3, #0
 80062ea:	232d      	movlt	r3, #45	@ 0x2d
 80062ec:	b088      	sub	sp, #32
 80062ee:	4614      	mov	r4, r2
 80062f0:	bfb8      	it	lt
 80062f2:	4614      	movlt	r4, r2
 80062f4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80062f6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80062f8:	7013      	strb	r3, [r2, #0]
 80062fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80062fc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006300:	f023 0820 	bic.w	r8, r3, #32
 8006304:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006308:	d005      	beq.n	8006316 <__cvt+0x3e>
 800630a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800630e:	d100      	bne.n	8006312 <__cvt+0x3a>
 8006310:	3601      	adds	r6, #1
 8006312:	2302      	movs	r3, #2
 8006314:	e000      	b.n	8006318 <__cvt+0x40>
 8006316:	2303      	movs	r3, #3
 8006318:	aa07      	add	r2, sp, #28
 800631a:	9204      	str	r2, [sp, #16]
 800631c:	aa06      	add	r2, sp, #24
 800631e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006322:	e9cd 3600 	strd	r3, r6, [sp]
 8006326:	4622      	mov	r2, r4
 8006328:	462b      	mov	r3, r5
 800632a:	f001 f871 	bl	8007410 <_dtoa_r>
 800632e:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006332:	4607      	mov	r7, r0
 8006334:	d119      	bne.n	800636a <__cvt+0x92>
 8006336:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006338:	07db      	lsls	r3, r3, #31
 800633a:	d50e      	bpl.n	800635a <__cvt+0x82>
 800633c:	eb00 0906 	add.w	r9, r0, r6
 8006340:	2200      	movs	r2, #0
 8006342:	2300      	movs	r3, #0
 8006344:	4620      	mov	r0, r4
 8006346:	4629      	mov	r1, r5
 8006348:	f7fa fb2e 	bl	80009a8 <__aeabi_dcmpeq>
 800634c:	b108      	cbz	r0, 8006352 <__cvt+0x7a>
 800634e:	f8cd 901c 	str.w	r9, [sp, #28]
 8006352:	2230      	movs	r2, #48	@ 0x30
 8006354:	9b07      	ldr	r3, [sp, #28]
 8006356:	454b      	cmp	r3, r9
 8006358:	d31e      	bcc.n	8006398 <__cvt+0xc0>
 800635a:	4638      	mov	r0, r7
 800635c:	9b07      	ldr	r3, [sp, #28]
 800635e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006360:	1bdb      	subs	r3, r3, r7
 8006362:	6013      	str	r3, [r2, #0]
 8006364:	b008      	add	sp, #32
 8006366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800636a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800636e:	eb00 0906 	add.w	r9, r0, r6
 8006372:	d1e5      	bne.n	8006340 <__cvt+0x68>
 8006374:	7803      	ldrb	r3, [r0, #0]
 8006376:	2b30      	cmp	r3, #48	@ 0x30
 8006378:	d10a      	bne.n	8006390 <__cvt+0xb8>
 800637a:	2200      	movs	r2, #0
 800637c:	2300      	movs	r3, #0
 800637e:	4620      	mov	r0, r4
 8006380:	4629      	mov	r1, r5
 8006382:	f7fa fb11 	bl	80009a8 <__aeabi_dcmpeq>
 8006386:	b918      	cbnz	r0, 8006390 <__cvt+0xb8>
 8006388:	f1c6 0601 	rsb	r6, r6, #1
 800638c:	f8ca 6000 	str.w	r6, [sl]
 8006390:	f8da 3000 	ldr.w	r3, [sl]
 8006394:	4499      	add	r9, r3
 8006396:	e7d3      	b.n	8006340 <__cvt+0x68>
 8006398:	1c59      	adds	r1, r3, #1
 800639a:	9107      	str	r1, [sp, #28]
 800639c:	701a      	strb	r2, [r3, #0]
 800639e:	e7d9      	b.n	8006354 <__cvt+0x7c>

080063a0 <__exponent>:
 80063a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063a2:	2900      	cmp	r1, #0
 80063a4:	bfb6      	itet	lt
 80063a6:	232d      	movlt	r3, #45	@ 0x2d
 80063a8:	232b      	movge	r3, #43	@ 0x2b
 80063aa:	4249      	neglt	r1, r1
 80063ac:	2909      	cmp	r1, #9
 80063ae:	7002      	strb	r2, [r0, #0]
 80063b0:	7043      	strb	r3, [r0, #1]
 80063b2:	dd29      	ble.n	8006408 <__exponent+0x68>
 80063b4:	f10d 0307 	add.w	r3, sp, #7
 80063b8:	461d      	mov	r5, r3
 80063ba:	270a      	movs	r7, #10
 80063bc:	fbb1 f6f7 	udiv	r6, r1, r7
 80063c0:	461a      	mov	r2, r3
 80063c2:	fb07 1416 	mls	r4, r7, r6, r1
 80063c6:	3430      	adds	r4, #48	@ 0x30
 80063c8:	f802 4c01 	strb.w	r4, [r2, #-1]
 80063cc:	460c      	mov	r4, r1
 80063ce:	2c63      	cmp	r4, #99	@ 0x63
 80063d0:	4631      	mov	r1, r6
 80063d2:	f103 33ff 	add.w	r3, r3, #4294967295
 80063d6:	dcf1      	bgt.n	80063bc <__exponent+0x1c>
 80063d8:	3130      	adds	r1, #48	@ 0x30
 80063da:	1e94      	subs	r4, r2, #2
 80063dc:	f803 1c01 	strb.w	r1, [r3, #-1]
 80063e0:	4623      	mov	r3, r4
 80063e2:	1c41      	adds	r1, r0, #1
 80063e4:	42ab      	cmp	r3, r5
 80063e6:	d30a      	bcc.n	80063fe <__exponent+0x5e>
 80063e8:	f10d 0309 	add.w	r3, sp, #9
 80063ec:	1a9b      	subs	r3, r3, r2
 80063ee:	42ac      	cmp	r4, r5
 80063f0:	bf88      	it	hi
 80063f2:	2300      	movhi	r3, #0
 80063f4:	3302      	adds	r3, #2
 80063f6:	4403      	add	r3, r0
 80063f8:	1a18      	subs	r0, r3, r0
 80063fa:	b003      	add	sp, #12
 80063fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063fe:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006402:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006406:	e7ed      	b.n	80063e4 <__exponent+0x44>
 8006408:	2330      	movs	r3, #48	@ 0x30
 800640a:	3130      	adds	r1, #48	@ 0x30
 800640c:	7083      	strb	r3, [r0, #2]
 800640e:	70c1      	strb	r1, [r0, #3]
 8006410:	1d03      	adds	r3, r0, #4
 8006412:	e7f1      	b.n	80063f8 <__exponent+0x58>

08006414 <_printf_float>:
 8006414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006418:	b091      	sub	sp, #68	@ 0x44
 800641a:	460c      	mov	r4, r1
 800641c:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006420:	4616      	mov	r6, r2
 8006422:	461f      	mov	r7, r3
 8006424:	4605      	mov	r5, r0
 8006426:	f000 fe77 	bl	8007118 <_localeconv_r>
 800642a:	6803      	ldr	r3, [r0, #0]
 800642c:	4618      	mov	r0, r3
 800642e:	9308      	str	r3, [sp, #32]
 8006430:	f7f9 fe8e 	bl	8000150 <strlen>
 8006434:	2300      	movs	r3, #0
 8006436:	930e      	str	r3, [sp, #56]	@ 0x38
 8006438:	f8d8 3000 	ldr.w	r3, [r8]
 800643c:	9009      	str	r0, [sp, #36]	@ 0x24
 800643e:	3307      	adds	r3, #7
 8006440:	f023 0307 	bic.w	r3, r3, #7
 8006444:	f103 0208 	add.w	r2, r3, #8
 8006448:	f894 a018 	ldrb.w	sl, [r4, #24]
 800644c:	f8d4 b000 	ldr.w	fp, [r4]
 8006450:	f8c8 2000 	str.w	r2, [r8]
 8006454:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006458:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800645c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800645e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006462:	f04f 32ff 	mov.w	r2, #4294967295
 8006466:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800646a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800646e:	4b9c      	ldr	r3, [pc, #624]	@ (80066e0 <_printf_float+0x2cc>)
 8006470:	f7fa facc 	bl	8000a0c <__aeabi_dcmpun>
 8006474:	bb70      	cbnz	r0, 80064d4 <_printf_float+0xc0>
 8006476:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800647a:	f04f 32ff 	mov.w	r2, #4294967295
 800647e:	4b98      	ldr	r3, [pc, #608]	@ (80066e0 <_printf_float+0x2cc>)
 8006480:	f7fa faa6 	bl	80009d0 <__aeabi_dcmple>
 8006484:	bb30      	cbnz	r0, 80064d4 <_printf_float+0xc0>
 8006486:	2200      	movs	r2, #0
 8006488:	2300      	movs	r3, #0
 800648a:	4640      	mov	r0, r8
 800648c:	4649      	mov	r1, r9
 800648e:	f7fa fa95 	bl	80009bc <__aeabi_dcmplt>
 8006492:	b110      	cbz	r0, 800649a <_printf_float+0x86>
 8006494:	232d      	movs	r3, #45	@ 0x2d
 8006496:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800649a:	4a92      	ldr	r2, [pc, #584]	@ (80066e4 <_printf_float+0x2d0>)
 800649c:	4b92      	ldr	r3, [pc, #584]	@ (80066e8 <_printf_float+0x2d4>)
 800649e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80064a2:	bf8c      	ite	hi
 80064a4:	4690      	movhi	r8, r2
 80064a6:	4698      	movls	r8, r3
 80064a8:	2303      	movs	r3, #3
 80064aa:	f04f 0900 	mov.w	r9, #0
 80064ae:	6123      	str	r3, [r4, #16]
 80064b0:	f02b 0304 	bic.w	r3, fp, #4
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	4633      	mov	r3, r6
 80064b8:	4621      	mov	r1, r4
 80064ba:	4628      	mov	r0, r5
 80064bc:	9700      	str	r7, [sp, #0]
 80064be:	aa0f      	add	r2, sp, #60	@ 0x3c
 80064c0:	f000 f9d4 	bl	800686c <_printf_common>
 80064c4:	3001      	adds	r0, #1
 80064c6:	f040 8090 	bne.w	80065ea <_printf_float+0x1d6>
 80064ca:	f04f 30ff 	mov.w	r0, #4294967295
 80064ce:	b011      	add	sp, #68	@ 0x44
 80064d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064d4:	4642      	mov	r2, r8
 80064d6:	464b      	mov	r3, r9
 80064d8:	4640      	mov	r0, r8
 80064da:	4649      	mov	r1, r9
 80064dc:	f7fa fa96 	bl	8000a0c <__aeabi_dcmpun>
 80064e0:	b148      	cbz	r0, 80064f6 <_printf_float+0xe2>
 80064e2:	464b      	mov	r3, r9
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	bfb8      	it	lt
 80064e8:	232d      	movlt	r3, #45	@ 0x2d
 80064ea:	4a80      	ldr	r2, [pc, #512]	@ (80066ec <_printf_float+0x2d8>)
 80064ec:	bfb8      	it	lt
 80064ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80064f2:	4b7f      	ldr	r3, [pc, #508]	@ (80066f0 <_printf_float+0x2dc>)
 80064f4:	e7d3      	b.n	800649e <_printf_float+0x8a>
 80064f6:	6863      	ldr	r3, [r4, #4]
 80064f8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80064fc:	1c5a      	adds	r2, r3, #1
 80064fe:	d13f      	bne.n	8006580 <_printf_float+0x16c>
 8006500:	2306      	movs	r3, #6
 8006502:	6063      	str	r3, [r4, #4]
 8006504:	2200      	movs	r2, #0
 8006506:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800650a:	6023      	str	r3, [r4, #0]
 800650c:	9206      	str	r2, [sp, #24]
 800650e:	aa0e      	add	r2, sp, #56	@ 0x38
 8006510:	e9cd a204 	strd	sl, r2, [sp, #16]
 8006514:	aa0d      	add	r2, sp, #52	@ 0x34
 8006516:	9203      	str	r2, [sp, #12]
 8006518:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800651c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006520:	6863      	ldr	r3, [r4, #4]
 8006522:	4642      	mov	r2, r8
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	4628      	mov	r0, r5
 8006528:	464b      	mov	r3, r9
 800652a:	910a      	str	r1, [sp, #40]	@ 0x28
 800652c:	f7ff fed4 	bl	80062d8 <__cvt>
 8006530:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006532:	4680      	mov	r8, r0
 8006534:	2947      	cmp	r1, #71	@ 0x47
 8006536:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006538:	d128      	bne.n	800658c <_printf_float+0x178>
 800653a:	1cc8      	adds	r0, r1, #3
 800653c:	db02      	blt.n	8006544 <_printf_float+0x130>
 800653e:	6863      	ldr	r3, [r4, #4]
 8006540:	4299      	cmp	r1, r3
 8006542:	dd40      	ble.n	80065c6 <_printf_float+0x1b2>
 8006544:	f1aa 0a02 	sub.w	sl, sl, #2
 8006548:	fa5f fa8a 	uxtb.w	sl, sl
 800654c:	4652      	mov	r2, sl
 800654e:	3901      	subs	r1, #1
 8006550:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006554:	910d      	str	r1, [sp, #52]	@ 0x34
 8006556:	f7ff ff23 	bl	80063a0 <__exponent>
 800655a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800655c:	4681      	mov	r9, r0
 800655e:	1813      	adds	r3, r2, r0
 8006560:	2a01      	cmp	r2, #1
 8006562:	6123      	str	r3, [r4, #16]
 8006564:	dc02      	bgt.n	800656c <_printf_float+0x158>
 8006566:	6822      	ldr	r2, [r4, #0]
 8006568:	07d2      	lsls	r2, r2, #31
 800656a:	d501      	bpl.n	8006570 <_printf_float+0x15c>
 800656c:	3301      	adds	r3, #1
 800656e:	6123      	str	r3, [r4, #16]
 8006570:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006574:	2b00      	cmp	r3, #0
 8006576:	d09e      	beq.n	80064b6 <_printf_float+0xa2>
 8006578:	232d      	movs	r3, #45	@ 0x2d
 800657a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800657e:	e79a      	b.n	80064b6 <_printf_float+0xa2>
 8006580:	2947      	cmp	r1, #71	@ 0x47
 8006582:	d1bf      	bne.n	8006504 <_printf_float+0xf0>
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1bd      	bne.n	8006504 <_printf_float+0xf0>
 8006588:	2301      	movs	r3, #1
 800658a:	e7ba      	b.n	8006502 <_printf_float+0xee>
 800658c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006590:	d9dc      	bls.n	800654c <_printf_float+0x138>
 8006592:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006596:	d118      	bne.n	80065ca <_printf_float+0x1b6>
 8006598:	2900      	cmp	r1, #0
 800659a:	6863      	ldr	r3, [r4, #4]
 800659c:	dd0b      	ble.n	80065b6 <_printf_float+0x1a2>
 800659e:	6121      	str	r1, [r4, #16]
 80065a0:	b913      	cbnz	r3, 80065a8 <_printf_float+0x194>
 80065a2:	6822      	ldr	r2, [r4, #0]
 80065a4:	07d0      	lsls	r0, r2, #31
 80065a6:	d502      	bpl.n	80065ae <_printf_float+0x19a>
 80065a8:	3301      	adds	r3, #1
 80065aa:	440b      	add	r3, r1
 80065ac:	6123      	str	r3, [r4, #16]
 80065ae:	f04f 0900 	mov.w	r9, #0
 80065b2:	65a1      	str	r1, [r4, #88]	@ 0x58
 80065b4:	e7dc      	b.n	8006570 <_printf_float+0x15c>
 80065b6:	b913      	cbnz	r3, 80065be <_printf_float+0x1aa>
 80065b8:	6822      	ldr	r2, [r4, #0]
 80065ba:	07d2      	lsls	r2, r2, #31
 80065bc:	d501      	bpl.n	80065c2 <_printf_float+0x1ae>
 80065be:	3302      	adds	r3, #2
 80065c0:	e7f4      	b.n	80065ac <_printf_float+0x198>
 80065c2:	2301      	movs	r3, #1
 80065c4:	e7f2      	b.n	80065ac <_printf_float+0x198>
 80065c6:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80065ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065cc:	4299      	cmp	r1, r3
 80065ce:	db05      	blt.n	80065dc <_printf_float+0x1c8>
 80065d0:	6823      	ldr	r3, [r4, #0]
 80065d2:	6121      	str	r1, [r4, #16]
 80065d4:	07d8      	lsls	r0, r3, #31
 80065d6:	d5ea      	bpl.n	80065ae <_printf_float+0x19a>
 80065d8:	1c4b      	adds	r3, r1, #1
 80065da:	e7e7      	b.n	80065ac <_printf_float+0x198>
 80065dc:	2900      	cmp	r1, #0
 80065de:	bfcc      	ite	gt
 80065e0:	2201      	movgt	r2, #1
 80065e2:	f1c1 0202 	rsble	r2, r1, #2
 80065e6:	4413      	add	r3, r2
 80065e8:	e7e0      	b.n	80065ac <_printf_float+0x198>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	055a      	lsls	r2, r3, #21
 80065ee:	d407      	bmi.n	8006600 <_printf_float+0x1ec>
 80065f0:	6923      	ldr	r3, [r4, #16]
 80065f2:	4642      	mov	r2, r8
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	d12b      	bne.n	8006656 <_printf_float+0x242>
 80065fe:	e764      	b.n	80064ca <_printf_float+0xb6>
 8006600:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006604:	f240 80dc 	bls.w	80067c0 <_printf_float+0x3ac>
 8006608:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800660c:	2200      	movs	r2, #0
 800660e:	2300      	movs	r3, #0
 8006610:	f7fa f9ca 	bl	80009a8 <__aeabi_dcmpeq>
 8006614:	2800      	cmp	r0, #0
 8006616:	d033      	beq.n	8006680 <_printf_float+0x26c>
 8006618:	2301      	movs	r3, #1
 800661a:	4631      	mov	r1, r6
 800661c:	4628      	mov	r0, r5
 800661e:	4a35      	ldr	r2, [pc, #212]	@ (80066f4 <_printf_float+0x2e0>)
 8006620:	47b8      	blx	r7
 8006622:	3001      	adds	r0, #1
 8006624:	f43f af51 	beq.w	80064ca <_printf_float+0xb6>
 8006628:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800662c:	4543      	cmp	r3, r8
 800662e:	db02      	blt.n	8006636 <_printf_float+0x222>
 8006630:	6823      	ldr	r3, [r4, #0]
 8006632:	07d8      	lsls	r0, r3, #31
 8006634:	d50f      	bpl.n	8006656 <_printf_float+0x242>
 8006636:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800663a:	4631      	mov	r1, r6
 800663c:	4628      	mov	r0, r5
 800663e:	47b8      	blx	r7
 8006640:	3001      	adds	r0, #1
 8006642:	f43f af42 	beq.w	80064ca <_printf_float+0xb6>
 8006646:	f04f 0900 	mov.w	r9, #0
 800664a:	f108 38ff 	add.w	r8, r8, #4294967295
 800664e:	f104 0a1a 	add.w	sl, r4, #26
 8006652:	45c8      	cmp	r8, r9
 8006654:	dc09      	bgt.n	800666a <_printf_float+0x256>
 8006656:	6823      	ldr	r3, [r4, #0]
 8006658:	079b      	lsls	r3, r3, #30
 800665a:	f100 8102 	bmi.w	8006862 <_printf_float+0x44e>
 800665e:	68e0      	ldr	r0, [r4, #12]
 8006660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006662:	4298      	cmp	r0, r3
 8006664:	bfb8      	it	lt
 8006666:	4618      	movlt	r0, r3
 8006668:	e731      	b.n	80064ce <_printf_float+0xba>
 800666a:	2301      	movs	r3, #1
 800666c:	4652      	mov	r2, sl
 800666e:	4631      	mov	r1, r6
 8006670:	4628      	mov	r0, r5
 8006672:	47b8      	blx	r7
 8006674:	3001      	adds	r0, #1
 8006676:	f43f af28 	beq.w	80064ca <_printf_float+0xb6>
 800667a:	f109 0901 	add.w	r9, r9, #1
 800667e:	e7e8      	b.n	8006652 <_printf_float+0x23e>
 8006680:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006682:	2b00      	cmp	r3, #0
 8006684:	dc38      	bgt.n	80066f8 <_printf_float+0x2e4>
 8006686:	2301      	movs	r3, #1
 8006688:	4631      	mov	r1, r6
 800668a:	4628      	mov	r0, r5
 800668c:	4a19      	ldr	r2, [pc, #100]	@ (80066f4 <_printf_float+0x2e0>)
 800668e:	47b8      	blx	r7
 8006690:	3001      	adds	r0, #1
 8006692:	f43f af1a 	beq.w	80064ca <_printf_float+0xb6>
 8006696:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800669a:	ea59 0303 	orrs.w	r3, r9, r3
 800669e:	d102      	bne.n	80066a6 <_printf_float+0x292>
 80066a0:	6823      	ldr	r3, [r4, #0]
 80066a2:	07d9      	lsls	r1, r3, #31
 80066a4:	d5d7      	bpl.n	8006656 <_printf_float+0x242>
 80066a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80066aa:	4631      	mov	r1, r6
 80066ac:	4628      	mov	r0, r5
 80066ae:	47b8      	blx	r7
 80066b0:	3001      	adds	r0, #1
 80066b2:	f43f af0a 	beq.w	80064ca <_printf_float+0xb6>
 80066b6:	f04f 0a00 	mov.w	sl, #0
 80066ba:	f104 0b1a 	add.w	fp, r4, #26
 80066be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80066c0:	425b      	negs	r3, r3
 80066c2:	4553      	cmp	r3, sl
 80066c4:	dc01      	bgt.n	80066ca <_printf_float+0x2b6>
 80066c6:	464b      	mov	r3, r9
 80066c8:	e793      	b.n	80065f2 <_printf_float+0x1de>
 80066ca:	2301      	movs	r3, #1
 80066cc:	465a      	mov	r2, fp
 80066ce:	4631      	mov	r1, r6
 80066d0:	4628      	mov	r0, r5
 80066d2:	47b8      	blx	r7
 80066d4:	3001      	adds	r0, #1
 80066d6:	f43f aef8 	beq.w	80064ca <_printf_float+0xb6>
 80066da:	f10a 0a01 	add.w	sl, sl, #1
 80066de:	e7ee      	b.n	80066be <_printf_float+0x2aa>
 80066e0:	7fefffff 	.word	0x7fefffff
 80066e4:	08009052 	.word	0x08009052
 80066e8:	0800904e 	.word	0x0800904e
 80066ec:	0800905a 	.word	0x0800905a
 80066f0:	08009056 	.word	0x08009056
 80066f4:	0800905e 	.word	0x0800905e
 80066f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80066fa:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80066fe:	4553      	cmp	r3, sl
 8006700:	bfa8      	it	ge
 8006702:	4653      	movge	r3, sl
 8006704:	2b00      	cmp	r3, #0
 8006706:	4699      	mov	r9, r3
 8006708:	dc36      	bgt.n	8006778 <_printf_float+0x364>
 800670a:	f04f 0b00 	mov.w	fp, #0
 800670e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006712:	f104 021a 	add.w	r2, r4, #26
 8006716:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006718:	930a      	str	r3, [sp, #40]	@ 0x28
 800671a:	eba3 0309 	sub.w	r3, r3, r9
 800671e:	455b      	cmp	r3, fp
 8006720:	dc31      	bgt.n	8006786 <_printf_float+0x372>
 8006722:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006724:	459a      	cmp	sl, r3
 8006726:	dc3a      	bgt.n	800679e <_printf_float+0x38a>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	07da      	lsls	r2, r3, #31
 800672c:	d437      	bmi.n	800679e <_printf_float+0x38a>
 800672e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006730:	ebaa 0903 	sub.w	r9, sl, r3
 8006734:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006736:	ebaa 0303 	sub.w	r3, sl, r3
 800673a:	4599      	cmp	r9, r3
 800673c:	bfa8      	it	ge
 800673e:	4699      	movge	r9, r3
 8006740:	f1b9 0f00 	cmp.w	r9, #0
 8006744:	dc33      	bgt.n	80067ae <_printf_float+0x39a>
 8006746:	f04f 0800 	mov.w	r8, #0
 800674a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800674e:	f104 0b1a 	add.w	fp, r4, #26
 8006752:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006754:	ebaa 0303 	sub.w	r3, sl, r3
 8006758:	eba3 0309 	sub.w	r3, r3, r9
 800675c:	4543      	cmp	r3, r8
 800675e:	f77f af7a 	ble.w	8006656 <_printf_float+0x242>
 8006762:	2301      	movs	r3, #1
 8006764:	465a      	mov	r2, fp
 8006766:	4631      	mov	r1, r6
 8006768:	4628      	mov	r0, r5
 800676a:	47b8      	blx	r7
 800676c:	3001      	adds	r0, #1
 800676e:	f43f aeac 	beq.w	80064ca <_printf_float+0xb6>
 8006772:	f108 0801 	add.w	r8, r8, #1
 8006776:	e7ec      	b.n	8006752 <_printf_float+0x33e>
 8006778:	4642      	mov	r2, r8
 800677a:	4631      	mov	r1, r6
 800677c:	4628      	mov	r0, r5
 800677e:	47b8      	blx	r7
 8006780:	3001      	adds	r0, #1
 8006782:	d1c2      	bne.n	800670a <_printf_float+0x2f6>
 8006784:	e6a1      	b.n	80064ca <_printf_float+0xb6>
 8006786:	2301      	movs	r3, #1
 8006788:	4631      	mov	r1, r6
 800678a:	4628      	mov	r0, r5
 800678c:	920a      	str	r2, [sp, #40]	@ 0x28
 800678e:	47b8      	blx	r7
 8006790:	3001      	adds	r0, #1
 8006792:	f43f ae9a 	beq.w	80064ca <_printf_float+0xb6>
 8006796:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006798:	f10b 0b01 	add.w	fp, fp, #1
 800679c:	e7bb      	b.n	8006716 <_printf_float+0x302>
 800679e:	4631      	mov	r1, r6
 80067a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067a4:	4628      	mov	r0, r5
 80067a6:	47b8      	blx	r7
 80067a8:	3001      	adds	r0, #1
 80067aa:	d1c0      	bne.n	800672e <_printf_float+0x31a>
 80067ac:	e68d      	b.n	80064ca <_printf_float+0xb6>
 80067ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067b0:	464b      	mov	r3, r9
 80067b2:	4631      	mov	r1, r6
 80067b4:	4628      	mov	r0, r5
 80067b6:	4442      	add	r2, r8
 80067b8:	47b8      	blx	r7
 80067ba:	3001      	adds	r0, #1
 80067bc:	d1c3      	bne.n	8006746 <_printf_float+0x332>
 80067be:	e684      	b.n	80064ca <_printf_float+0xb6>
 80067c0:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80067c4:	f1ba 0f01 	cmp.w	sl, #1
 80067c8:	dc01      	bgt.n	80067ce <_printf_float+0x3ba>
 80067ca:	07db      	lsls	r3, r3, #31
 80067cc:	d536      	bpl.n	800683c <_printf_float+0x428>
 80067ce:	2301      	movs	r3, #1
 80067d0:	4642      	mov	r2, r8
 80067d2:	4631      	mov	r1, r6
 80067d4:	4628      	mov	r0, r5
 80067d6:	47b8      	blx	r7
 80067d8:	3001      	adds	r0, #1
 80067da:	f43f ae76 	beq.w	80064ca <_printf_float+0xb6>
 80067de:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80067e2:	4631      	mov	r1, r6
 80067e4:	4628      	mov	r0, r5
 80067e6:	47b8      	blx	r7
 80067e8:	3001      	adds	r0, #1
 80067ea:	f43f ae6e 	beq.w	80064ca <_printf_float+0xb6>
 80067ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067f2:	2200      	movs	r2, #0
 80067f4:	2300      	movs	r3, #0
 80067f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80067fa:	f7fa f8d5 	bl	80009a8 <__aeabi_dcmpeq>
 80067fe:	b9c0      	cbnz	r0, 8006832 <_printf_float+0x41e>
 8006800:	4653      	mov	r3, sl
 8006802:	f108 0201 	add.w	r2, r8, #1
 8006806:	4631      	mov	r1, r6
 8006808:	4628      	mov	r0, r5
 800680a:	47b8      	blx	r7
 800680c:	3001      	adds	r0, #1
 800680e:	d10c      	bne.n	800682a <_printf_float+0x416>
 8006810:	e65b      	b.n	80064ca <_printf_float+0xb6>
 8006812:	2301      	movs	r3, #1
 8006814:	465a      	mov	r2, fp
 8006816:	4631      	mov	r1, r6
 8006818:	4628      	mov	r0, r5
 800681a:	47b8      	blx	r7
 800681c:	3001      	adds	r0, #1
 800681e:	f43f ae54 	beq.w	80064ca <_printf_float+0xb6>
 8006822:	f108 0801 	add.w	r8, r8, #1
 8006826:	45d0      	cmp	r8, sl
 8006828:	dbf3      	blt.n	8006812 <_printf_float+0x3fe>
 800682a:	464b      	mov	r3, r9
 800682c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006830:	e6e0      	b.n	80065f4 <_printf_float+0x1e0>
 8006832:	f04f 0800 	mov.w	r8, #0
 8006836:	f104 0b1a 	add.w	fp, r4, #26
 800683a:	e7f4      	b.n	8006826 <_printf_float+0x412>
 800683c:	2301      	movs	r3, #1
 800683e:	4642      	mov	r2, r8
 8006840:	e7e1      	b.n	8006806 <_printf_float+0x3f2>
 8006842:	2301      	movs	r3, #1
 8006844:	464a      	mov	r2, r9
 8006846:	4631      	mov	r1, r6
 8006848:	4628      	mov	r0, r5
 800684a:	47b8      	blx	r7
 800684c:	3001      	adds	r0, #1
 800684e:	f43f ae3c 	beq.w	80064ca <_printf_float+0xb6>
 8006852:	f108 0801 	add.w	r8, r8, #1
 8006856:	68e3      	ldr	r3, [r4, #12]
 8006858:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800685a:	1a5b      	subs	r3, r3, r1
 800685c:	4543      	cmp	r3, r8
 800685e:	dcf0      	bgt.n	8006842 <_printf_float+0x42e>
 8006860:	e6fd      	b.n	800665e <_printf_float+0x24a>
 8006862:	f04f 0800 	mov.w	r8, #0
 8006866:	f104 0919 	add.w	r9, r4, #25
 800686a:	e7f4      	b.n	8006856 <_printf_float+0x442>

0800686c <_printf_common>:
 800686c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006870:	4616      	mov	r6, r2
 8006872:	4698      	mov	r8, r3
 8006874:	688a      	ldr	r2, [r1, #8]
 8006876:	690b      	ldr	r3, [r1, #16]
 8006878:	4607      	mov	r7, r0
 800687a:	4293      	cmp	r3, r2
 800687c:	bfb8      	it	lt
 800687e:	4613      	movlt	r3, r2
 8006880:	6033      	str	r3, [r6, #0]
 8006882:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006886:	460c      	mov	r4, r1
 8006888:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800688c:	b10a      	cbz	r2, 8006892 <_printf_common+0x26>
 800688e:	3301      	adds	r3, #1
 8006890:	6033      	str	r3, [r6, #0]
 8006892:	6823      	ldr	r3, [r4, #0]
 8006894:	0699      	lsls	r1, r3, #26
 8006896:	bf42      	ittt	mi
 8006898:	6833      	ldrmi	r3, [r6, #0]
 800689a:	3302      	addmi	r3, #2
 800689c:	6033      	strmi	r3, [r6, #0]
 800689e:	6825      	ldr	r5, [r4, #0]
 80068a0:	f015 0506 	ands.w	r5, r5, #6
 80068a4:	d106      	bne.n	80068b4 <_printf_common+0x48>
 80068a6:	f104 0a19 	add.w	sl, r4, #25
 80068aa:	68e3      	ldr	r3, [r4, #12]
 80068ac:	6832      	ldr	r2, [r6, #0]
 80068ae:	1a9b      	subs	r3, r3, r2
 80068b0:	42ab      	cmp	r3, r5
 80068b2:	dc2b      	bgt.n	800690c <_printf_common+0xa0>
 80068b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80068b8:	6822      	ldr	r2, [r4, #0]
 80068ba:	3b00      	subs	r3, #0
 80068bc:	bf18      	it	ne
 80068be:	2301      	movne	r3, #1
 80068c0:	0692      	lsls	r2, r2, #26
 80068c2:	d430      	bmi.n	8006926 <_printf_common+0xba>
 80068c4:	4641      	mov	r1, r8
 80068c6:	4638      	mov	r0, r7
 80068c8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80068cc:	47c8      	blx	r9
 80068ce:	3001      	adds	r0, #1
 80068d0:	d023      	beq.n	800691a <_printf_common+0xae>
 80068d2:	6823      	ldr	r3, [r4, #0]
 80068d4:	6922      	ldr	r2, [r4, #16]
 80068d6:	f003 0306 	and.w	r3, r3, #6
 80068da:	2b04      	cmp	r3, #4
 80068dc:	bf14      	ite	ne
 80068de:	2500      	movne	r5, #0
 80068e0:	6833      	ldreq	r3, [r6, #0]
 80068e2:	f04f 0600 	mov.w	r6, #0
 80068e6:	bf08      	it	eq
 80068e8:	68e5      	ldreq	r5, [r4, #12]
 80068ea:	f104 041a 	add.w	r4, r4, #26
 80068ee:	bf08      	it	eq
 80068f0:	1aed      	subeq	r5, r5, r3
 80068f2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80068f6:	bf08      	it	eq
 80068f8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068fc:	4293      	cmp	r3, r2
 80068fe:	bfc4      	itt	gt
 8006900:	1a9b      	subgt	r3, r3, r2
 8006902:	18ed      	addgt	r5, r5, r3
 8006904:	42b5      	cmp	r5, r6
 8006906:	d11a      	bne.n	800693e <_printf_common+0xd2>
 8006908:	2000      	movs	r0, #0
 800690a:	e008      	b.n	800691e <_printf_common+0xb2>
 800690c:	2301      	movs	r3, #1
 800690e:	4652      	mov	r2, sl
 8006910:	4641      	mov	r1, r8
 8006912:	4638      	mov	r0, r7
 8006914:	47c8      	blx	r9
 8006916:	3001      	adds	r0, #1
 8006918:	d103      	bne.n	8006922 <_printf_common+0xb6>
 800691a:	f04f 30ff 	mov.w	r0, #4294967295
 800691e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006922:	3501      	adds	r5, #1
 8006924:	e7c1      	b.n	80068aa <_printf_common+0x3e>
 8006926:	2030      	movs	r0, #48	@ 0x30
 8006928:	18e1      	adds	r1, r4, r3
 800692a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800692e:	1c5a      	adds	r2, r3, #1
 8006930:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006934:	4422      	add	r2, r4
 8006936:	3302      	adds	r3, #2
 8006938:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800693c:	e7c2      	b.n	80068c4 <_printf_common+0x58>
 800693e:	2301      	movs	r3, #1
 8006940:	4622      	mov	r2, r4
 8006942:	4641      	mov	r1, r8
 8006944:	4638      	mov	r0, r7
 8006946:	47c8      	blx	r9
 8006948:	3001      	adds	r0, #1
 800694a:	d0e6      	beq.n	800691a <_printf_common+0xae>
 800694c:	3601      	adds	r6, #1
 800694e:	e7d9      	b.n	8006904 <_printf_common+0x98>

08006950 <_printf_i>:
 8006950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006954:	7e0f      	ldrb	r7, [r1, #24]
 8006956:	4691      	mov	r9, r2
 8006958:	2f78      	cmp	r7, #120	@ 0x78
 800695a:	4680      	mov	r8, r0
 800695c:	460c      	mov	r4, r1
 800695e:	469a      	mov	sl, r3
 8006960:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006962:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006966:	d807      	bhi.n	8006978 <_printf_i+0x28>
 8006968:	2f62      	cmp	r7, #98	@ 0x62
 800696a:	d80a      	bhi.n	8006982 <_printf_i+0x32>
 800696c:	2f00      	cmp	r7, #0
 800696e:	f000 80d1 	beq.w	8006b14 <_printf_i+0x1c4>
 8006972:	2f58      	cmp	r7, #88	@ 0x58
 8006974:	f000 80b8 	beq.w	8006ae8 <_printf_i+0x198>
 8006978:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800697c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006980:	e03a      	b.n	80069f8 <_printf_i+0xa8>
 8006982:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006986:	2b15      	cmp	r3, #21
 8006988:	d8f6      	bhi.n	8006978 <_printf_i+0x28>
 800698a:	a101      	add	r1, pc, #4	@ (adr r1, 8006990 <_printf_i+0x40>)
 800698c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006990:	080069e9 	.word	0x080069e9
 8006994:	080069fd 	.word	0x080069fd
 8006998:	08006979 	.word	0x08006979
 800699c:	08006979 	.word	0x08006979
 80069a0:	08006979 	.word	0x08006979
 80069a4:	08006979 	.word	0x08006979
 80069a8:	080069fd 	.word	0x080069fd
 80069ac:	08006979 	.word	0x08006979
 80069b0:	08006979 	.word	0x08006979
 80069b4:	08006979 	.word	0x08006979
 80069b8:	08006979 	.word	0x08006979
 80069bc:	08006afb 	.word	0x08006afb
 80069c0:	08006a27 	.word	0x08006a27
 80069c4:	08006ab5 	.word	0x08006ab5
 80069c8:	08006979 	.word	0x08006979
 80069cc:	08006979 	.word	0x08006979
 80069d0:	08006b1d 	.word	0x08006b1d
 80069d4:	08006979 	.word	0x08006979
 80069d8:	08006a27 	.word	0x08006a27
 80069dc:	08006979 	.word	0x08006979
 80069e0:	08006979 	.word	0x08006979
 80069e4:	08006abd 	.word	0x08006abd
 80069e8:	6833      	ldr	r3, [r6, #0]
 80069ea:	1d1a      	adds	r2, r3, #4
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	6032      	str	r2, [r6, #0]
 80069f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80069f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80069f8:	2301      	movs	r3, #1
 80069fa:	e09c      	b.n	8006b36 <_printf_i+0x1e6>
 80069fc:	6833      	ldr	r3, [r6, #0]
 80069fe:	6820      	ldr	r0, [r4, #0]
 8006a00:	1d19      	adds	r1, r3, #4
 8006a02:	6031      	str	r1, [r6, #0]
 8006a04:	0606      	lsls	r6, r0, #24
 8006a06:	d501      	bpl.n	8006a0c <_printf_i+0xbc>
 8006a08:	681d      	ldr	r5, [r3, #0]
 8006a0a:	e003      	b.n	8006a14 <_printf_i+0xc4>
 8006a0c:	0645      	lsls	r5, r0, #25
 8006a0e:	d5fb      	bpl.n	8006a08 <_printf_i+0xb8>
 8006a10:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006a14:	2d00      	cmp	r5, #0
 8006a16:	da03      	bge.n	8006a20 <_printf_i+0xd0>
 8006a18:	232d      	movs	r3, #45	@ 0x2d
 8006a1a:	426d      	negs	r5, r5
 8006a1c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a20:	230a      	movs	r3, #10
 8006a22:	4858      	ldr	r0, [pc, #352]	@ (8006b84 <_printf_i+0x234>)
 8006a24:	e011      	b.n	8006a4a <_printf_i+0xfa>
 8006a26:	6821      	ldr	r1, [r4, #0]
 8006a28:	6833      	ldr	r3, [r6, #0]
 8006a2a:	0608      	lsls	r0, r1, #24
 8006a2c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006a30:	d402      	bmi.n	8006a38 <_printf_i+0xe8>
 8006a32:	0649      	lsls	r1, r1, #25
 8006a34:	bf48      	it	mi
 8006a36:	b2ad      	uxthmi	r5, r5
 8006a38:	2f6f      	cmp	r7, #111	@ 0x6f
 8006a3a:	6033      	str	r3, [r6, #0]
 8006a3c:	bf14      	ite	ne
 8006a3e:	230a      	movne	r3, #10
 8006a40:	2308      	moveq	r3, #8
 8006a42:	4850      	ldr	r0, [pc, #320]	@ (8006b84 <_printf_i+0x234>)
 8006a44:	2100      	movs	r1, #0
 8006a46:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006a4a:	6866      	ldr	r6, [r4, #4]
 8006a4c:	2e00      	cmp	r6, #0
 8006a4e:	60a6      	str	r6, [r4, #8]
 8006a50:	db05      	blt.n	8006a5e <_printf_i+0x10e>
 8006a52:	6821      	ldr	r1, [r4, #0]
 8006a54:	432e      	orrs	r6, r5
 8006a56:	f021 0104 	bic.w	r1, r1, #4
 8006a5a:	6021      	str	r1, [r4, #0]
 8006a5c:	d04b      	beq.n	8006af6 <_printf_i+0x1a6>
 8006a5e:	4616      	mov	r6, r2
 8006a60:	fbb5 f1f3 	udiv	r1, r5, r3
 8006a64:	fb03 5711 	mls	r7, r3, r1, r5
 8006a68:	5dc7      	ldrb	r7, [r0, r7]
 8006a6a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006a6e:	462f      	mov	r7, r5
 8006a70:	42bb      	cmp	r3, r7
 8006a72:	460d      	mov	r5, r1
 8006a74:	d9f4      	bls.n	8006a60 <_printf_i+0x110>
 8006a76:	2b08      	cmp	r3, #8
 8006a78:	d10b      	bne.n	8006a92 <_printf_i+0x142>
 8006a7a:	6823      	ldr	r3, [r4, #0]
 8006a7c:	07df      	lsls	r7, r3, #31
 8006a7e:	d508      	bpl.n	8006a92 <_printf_i+0x142>
 8006a80:	6923      	ldr	r3, [r4, #16]
 8006a82:	6861      	ldr	r1, [r4, #4]
 8006a84:	4299      	cmp	r1, r3
 8006a86:	bfde      	ittt	le
 8006a88:	2330      	movle	r3, #48	@ 0x30
 8006a8a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006a8e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006a92:	1b92      	subs	r2, r2, r6
 8006a94:	6122      	str	r2, [r4, #16]
 8006a96:	464b      	mov	r3, r9
 8006a98:	4621      	mov	r1, r4
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	f8cd a000 	str.w	sl, [sp]
 8006aa0:	aa03      	add	r2, sp, #12
 8006aa2:	f7ff fee3 	bl	800686c <_printf_common>
 8006aa6:	3001      	adds	r0, #1
 8006aa8:	d14a      	bne.n	8006b40 <_printf_i+0x1f0>
 8006aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8006aae:	b004      	add	sp, #16
 8006ab0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	f043 0320 	orr.w	r3, r3, #32
 8006aba:	6023      	str	r3, [r4, #0]
 8006abc:	2778      	movs	r7, #120	@ 0x78
 8006abe:	4832      	ldr	r0, [pc, #200]	@ (8006b88 <_printf_i+0x238>)
 8006ac0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	6831      	ldr	r1, [r6, #0]
 8006ac8:	061f      	lsls	r7, r3, #24
 8006aca:	f851 5b04 	ldr.w	r5, [r1], #4
 8006ace:	d402      	bmi.n	8006ad6 <_printf_i+0x186>
 8006ad0:	065f      	lsls	r7, r3, #25
 8006ad2:	bf48      	it	mi
 8006ad4:	b2ad      	uxthmi	r5, r5
 8006ad6:	6031      	str	r1, [r6, #0]
 8006ad8:	07d9      	lsls	r1, r3, #31
 8006ada:	bf44      	itt	mi
 8006adc:	f043 0320 	orrmi.w	r3, r3, #32
 8006ae0:	6023      	strmi	r3, [r4, #0]
 8006ae2:	b11d      	cbz	r5, 8006aec <_printf_i+0x19c>
 8006ae4:	2310      	movs	r3, #16
 8006ae6:	e7ad      	b.n	8006a44 <_printf_i+0xf4>
 8006ae8:	4826      	ldr	r0, [pc, #152]	@ (8006b84 <_printf_i+0x234>)
 8006aea:	e7e9      	b.n	8006ac0 <_printf_i+0x170>
 8006aec:	6823      	ldr	r3, [r4, #0]
 8006aee:	f023 0320 	bic.w	r3, r3, #32
 8006af2:	6023      	str	r3, [r4, #0]
 8006af4:	e7f6      	b.n	8006ae4 <_printf_i+0x194>
 8006af6:	4616      	mov	r6, r2
 8006af8:	e7bd      	b.n	8006a76 <_printf_i+0x126>
 8006afa:	6833      	ldr	r3, [r6, #0]
 8006afc:	6825      	ldr	r5, [r4, #0]
 8006afe:	1d18      	adds	r0, r3, #4
 8006b00:	6961      	ldr	r1, [r4, #20]
 8006b02:	6030      	str	r0, [r6, #0]
 8006b04:	062e      	lsls	r6, r5, #24
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	d501      	bpl.n	8006b0e <_printf_i+0x1be>
 8006b0a:	6019      	str	r1, [r3, #0]
 8006b0c:	e002      	b.n	8006b14 <_printf_i+0x1c4>
 8006b0e:	0668      	lsls	r0, r5, #25
 8006b10:	d5fb      	bpl.n	8006b0a <_printf_i+0x1ba>
 8006b12:	8019      	strh	r1, [r3, #0]
 8006b14:	2300      	movs	r3, #0
 8006b16:	4616      	mov	r6, r2
 8006b18:	6123      	str	r3, [r4, #16]
 8006b1a:	e7bc      	b.n	8006a96 <_printf_i+0x146>
 8006b1c:	6833      	ldr	r3, [r6, #0]
 8006b1e:	2100      	movs	r1, #0
 8006b20:	1d1a      	adds	r2, r3, #4
 8006b22:	6032      	str	r2, [r6, #0]
 8006b24:	681e      	ldr	r6, [r3, #0]
 8006b26:	6862      	ldr	r2, [r4, #4]
 8006b28:	4630      	mov	r0, r6
 8006b2a:	f000 fbca 	bl	80072c2 <memchr>
 8006b2e:	b108      	cbz	r0, 8006b34 <_printf_i+0x1e4>
 8006b30:	1b80      	subs	r0, r0, r6
 8006b32:	6060      	str	r0, [r4, #4]
 8006b34:	6863      	ldr	r3, [r4, #4]
 8006b36:	6123      	str	r3, [r4, #16]
 8006b38:	2300      	movs	r3, #0
 8006b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006b3e:	e7aa      	b.n	8006a96 <_printf_i+0x146>
 8006b40:	4632      	mov	r2, r6
 8006b42:	4649      	mov	r1, r9
 8006b44:	4640      	mov	r0, r8
 8006b46:	6923      	ldr	r3, [r4, #16]
 8006b48:	47d0      	blx	sl
 8006b4a:	3001      	adds	r0, #1
 8006b4c:	d0ad      	beq.n	8006aaa <_printf_i+0x15a>
 8006b4e:	6823      	ldr	r3, [r4, #0]
 8006b50:	079b      	lsls	r3, r3, #30
 8006b52:	d413      	bmi.n	8006b7c <_printf_i+0x22c>
 8006b54:	68e0      	ldr	r0, [r4, #12]
 8006b56:	9b03      	ldr	r3, [sp, #12]
 8006b58:	4298      	cmp	r0, r3
 8006b5a:	bfb8      	it	lt
 8006b5c:	4618      	movlt	r0, r3
 8006b5e:	e7a6      	b.n	8006aae <_printf_i+0x15e>
 8006b60:	2301      	movs	r3, #1
 8006b62:	4632      	mov	r2, r6
 8006b64:	4649      	mov	r1, r9
 8006b66:	4640      	mov	r0, r8
 8006b68:	47d0      	blx	sl
 8006b6a:	3001      	adds	r0, #1
 8006b6c:	d09d      	beq.n	8006aaa <_printf_i+0x15a>
 8006b6e:	3501      	adds	r5, #1
 8006b70:	68e3      	ldr	r3, [r4, #12]
 8006b72:	9903      	ldr	r1, [sp, #12]
 8006b74:	1a5b      	subs	r3, r3, r1
 8006b76:	42ab      	cmp	r3, r5
 8006b78:	dcf2      	bgt.n	8006b60 <_printf_i+0x210>
 8006b7a:	e7eb      	b.n	8006b54 <_printf_i+0x204>
 8006b7c:	2500      	movs	r5, #0
 8006b7e:	f104 0619 	add.w	r6, r4, #25
 8006b82:	e7f5      	b.n	8006b70 <_printf_i+0x220>
 8006b84:	08009060 	.word	0x08009060
 8006b88:	08009071 	.word	0x08009071

08006b8c <std>:
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	b510      	push	{r4, lr}
 8006b90:	4604      	mov	r4, r0
 8006b92:	e9c0 3300 	strd	r3, r3, [r0]
 8006b96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b9a:	6083      	str	r3, [r0, #8]
 8006b9c:	8181      	strh	r1, [r0, #12]
 8006b9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ba0:	81c2      	strh	r2, [r0, #14]
 8006ba2:	6183      	str	r3, [r0, #24]
 8006ba4:	4619      	mov	r1, r3
 8006ba6:	2208      	movs	r2, #8
 8006ba8:	305c      	adds	r0, #92	@ 0x5c
 8006baa:	f000 faad 	bl	8007108 <memset>
 8006bae:	4b0d      	ldr	r3, [pc, #52]	@ (8006be4 <std+0x58>)
 8006bb0:	6224      	str	r4, [r4, #32]
 8006bb2:	6263      	str	r3, [r4, #36]	@ 0x24
 8006bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8006be8 <std+0x5c>)
 8006bb6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8006bec <std+0x60>)
 8006bba:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf0 <std+0x64>)
 8006bbe:	6323      	str	r3, [r4, #48]	@ 0x30
 8006bc0:	4b0c      	ldr	r3, [pc, #48]	@ (8006bf4 <std+0x68>)
 8006bc2:	429c      	cmp	r4, r3
 8006bc4:	d006      	beq.n	8006bd4 <std+0x48>
 8006bc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006bca:	4294      	cmp	r4, r2
 8006bcc:	d002      	beq.n	8006bd4 <std+0x48>
 8006bce:	33d0      	adds	r3, #208	@ 0xd0
 8006bd0:	429c      	cmp	r4, r3
 8006bd2:	d105      	bne.n	8006be0 <std+0x54>
 8006bd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bdc:	f000 bb6e 	b.w	80072bc <__retarget_lock_init_recursive>
 8006be0:	bd10      	pop	{r4, pc}
 8006be2:	bf00      	nop
 8006be4:	08006f59 	.word	0x08006f59
 8006be8:	08006f7b 	.word	0x08006f7b
 8006bec:	08006fb3 	.word	0x08006fb3
 8006bf0:	08006fd7 	.word	0x08006fd7
 8006bf4:	20002754 	.word	0x20002754

08006bf8 <stdio_exit_handler>:
 8006bf8:	4a02      	ldr	r2, [pc, #8]	@ (8006c04 <stdio_exit_handler+0xc>)
 8006bfa:	4903      	ldr	r1, [pc, #12]	@ (8006c08 <stdio_exit_handler+0x10>)
 8006bfc:	4803      	ldr	r0, [pc, #12]	@ (8006c0c <stdio_exit_handler+0x14>)
 8006bfe:	f000 b869 	b.w	8006cd4 <_fwalk_sglue>
 8006c02:	bf00      	nop
 8006c04:	20000018 	.word	0x20000018
 8006c08:	08008c29 	.word	0x08008c29
 8006c0c:	20000028 	.word	0x20000028

08006c10 <cleanup_stdio>:
 8006c10:	6841      	ldr	r1, [r0, #4]
 8006c12:	4b0c      	ldr	r3, [pc, #48]	@ (8006c44 <cleanup_stdio+0x34>)
 8006c14:	b510      	push	{r4, lr}
 8006c16:	4299      	cmp	r1, r3
 8006c18:	4604      	mov	r4, r0
 8006c1a:	d001      	beq.n	8006c20 <cleanup_stdio+0x10>
 8006c1c:	f002 f804 	bl	8008c28 <_fflush_r>
 8006c20:	68a1      	ldr	r1, [r4, #8]
 8006c22:	4b09      	ldr	r3, [pc, #36]	@ (8006c48 <cleanup_stdio+0x38>)
 8006c24:	4299      	cmp	r1, r3
 8006c26:	d002      	beq.n	8006c2e <cleanup_stdio+0x1e>
 8006c28:	4620      	mov	r0, r4
 8006c2a:	f001 fffd 	bl	8008c28 <_fflush_r>
 8006c2e:	68e1      	ldr	r1, [r4, #12]
 8006c30:	4b06      	ldr	r3, [pc, #24]	@ (8006c4c <cleanup_stdio+0x3c>)
 8006c32:	4299      	cmp	r1, r3
 8006c34:	d004      	beq.n	8006c40 <cleanup_stdio+0x30>
 8006c36:	4620      	mov	r0, r4
 8006c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c3c:	f001 bff4 	b.w	8008c28 <_fflush_r>
 8006c40:	bd10      	pop	{r4, pc}
 8006c42:	bf00      	nop
 8006c44:	20002754 	.word	0x20002754
 8006c48:	200027bc 	.word	0x200027bc
 8006c4c:	20002824 	.word	0x20002824

08006c50 <global_stdio_init.part.0>:
 8006c50:	b510      	push	{r4, lr}
 8006c52:	4b0b      	ldr	r3, [pc, #44]	@ (8006c80 <global_stdio_init.part.0+0x30>)
 8006c54:	4c0b      	ldr	r4, [pc, #44]	@ (8006c84 <global_stdio_init.part.0+0x34>)
 8006c56:	4a0c      	ldr	r2, [pc, #48]	@ (8006c88 <global_stdio_init.part.0+0x38>)
 8006c58:	4620      	mov	r0, r4
 8006c5a:	601a      	str	r2, [r3, #0]
 8006c5c:	2104      	movs	r1, #4
 8006c5e:	2200      	movs	r2, #0
 8006c60:	f7ff ff94 	bl	8006b8c <std>
 8006c64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006c68:	2201      	movs	r2, #1
 8006c6a:	2109      	movs	r1, #9
 8006c6c:	f7ff ff8e 	bl	8006b8c <std>
 8006c70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006c74:	2202      	movs	r2, #2
 8006c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c7a:	2112      	movs	r1, #18
 8006c7c:	f7ff bf86 	b.w	8006b8c <std>
 8006c80:	2000288c 	.word	0x2000288c
 8006c84:	20002754 	.word	0x20002754
 8006c88:	08006bf9 	.word	0x08006bf9

08006c8c <__sfp_lock_acquire>:
 8006c8c:	4801      	ldr	r0, [pc, #4]	@ (8006c94 <__sfp_lock_acquire+0x8>)
 8006c8e:	f000 bb16 	b.w	80072be <__retarget_lock_acquire_recursive>
 8006c92:	bf00      	nop
 8006c94:	20002895 	.word	0x20002895

08006c98 <__sfp_lock_release>:
 8006c98:	4801      	ldr	r0, [pc, #4]	@ (8006ca0 <__sfp_lock_release+0x8>)
 8006c9a:	f000 bb11 	b.w	80072c0 <__retarget_lock_release_recursive>
 8006c9e:	bf00      	nop
 8006ca0:	20002895 	.word	0x20002895

08006ca4 <__sinit>:
 8006ca4:	b510      	push	{r4, lr}
 8006ca6:	4604      	mov	r4, r0
 8006ca8:	f7ff fff0 	bl	8006c8c <__sfp_lock_acquire>
 8006cac:	6a23      	ldr	r3, [r4, #32]
 8006cae:	b11b      	cbz	r3, 8006cb8 <__sinit+0x14>
 8006cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006cb4:	f7ff bff0 	b.w	8006c98 <__sfp_lock_release>
 8006cb8:	4b04      	ldr	r3, [pc, #16]	@ (8006ccc <__sinit+0x28>)
 8006cba:	6223      	str	r3, [r4, #32]
 8006cbc:	4b04      	ldr	r3, [pc, #16]	@ (8006cd0 <__sinit+0x2c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1f5      	bne.n	8006cb0 <__sinit+0xc>
 8006cc4:	f7ff ffc4 	bl	8006c50 <global_stdio_init.part.0>
 8006cc8:	e7f2      	b.n	8006cb0 <__sinit+0xc>
 8006cca:	bf00      	nop
 8006ccc:	08006c11 	.word	0x08006c11
 8006cd0:	2000288c 	.word	0x2000288c

08006cd4 <_fwalk_sglue>:
 8006cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cd8:	4607      	mov	r7, r0
 8006cda:	4688      	mov	r8, r1
 8006cdc:	4614      	mov	r4, r2
 8006cde:	2600      	movs	r6, #0
 8006ce0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ce4:	f1b9 0901 	subs.w	r9, r9, #1
 8006ce8:	d505      	bpl.n	8006cf6 <_fwalk_sglue+0x22>
 8006cea:	6824      	ldr	r4, [r4, #0]
 8006cec:	2c00      	cmp	r4, #0
 8006cee:	d1f7      	bne.n	8006ce0 <_fwalk_sglue+0xc>
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cf6:	89ab      	ldrh	r3, [r5, #12]
 8006cf8:	2b01      	cmp	r3, #1
 8006cfa:	d907      	bls.n	8006d0c <_fwalk_sglue+0x38>
 8006cfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d00:	3301      	adds	r3, #1
 8006d02:	d003      	beq.n	8006d0c <_fwalk_sglue+0x38>
 8006d04:	4629      	mov	r1, r5
 8006d06:	4638      	mov	r0, r7
 8006d08:	47c0      	blx	r8
 8006d0a:	4306      	orrs	r6, r0
 8006d0c:	3568      	adds	r5, #104	@ 0x68
 8006d0e:	e7e9      	b.n	8006ce4 <_fwalk_sglue+0x10>

08006d10 <iprintf>:
 8006d10:	b40f      	push	{r0, r1, r2, r3}
 8006d12:	b507      	push	{r0, r1, r2, lr}
 8006d14:	4906      	ldr	r1, [pc, #24]	@ (8006d30 <iprintf+0x20>)
 8006d16:	ab04      	add	r3, sp, #16
 8006d18:	6808      	ldr	r0, [r1, #0]
 8006d1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d1e:	6881      	ldr	r1, [r0, #8]
 8006d20:	9301      	str	r3, [sp, #4]
 8006d22:	f001 fde9 	bl	80088f8 <_vfiprintf_r>
 8006d26:	b003      	add	sp, #12
 8006d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006d2c:	b004      	add	sp, #16
 8006d2e:	4770      	bx	lr
 8006d30:	20000024 	.word	0x20000024

08006d34 <_puts_r>:
 8006d34:	6a03      	ldr	r3, [r0, #32]
 8006d36:	b570      	push	{r4, r5, r6, lr}
 8006d38:	4605      	mov	r5, r0
 8006d3a:	460e      	mov	r6, r1
 8006d3c:	6884      	ldr	r4, [r0, #8]
 8006d3e:	b90b      	cbnz	r3, 8006d44 <_puts_r+0x10>
 8006d40:	f7ff ffb0 	bl	8006ca4 <__sinit>
 8006d44:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d46:	07db      	lsls	r3, r3, #31
 8006d48:	d405      	bmi.n	8006d56 <_puts_r+0x22>
 8006d4a:	89a3      	ldrh	r3, [r4, #12]
 8006d4c:	0598      	lsls	r0, r3, #22
 8006d4e:	d402      	bmi.n	8006d56 <_puts_r+0x22>
 8006d50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d52:	f000 fab4 	bl	80072be <__retarget_lock_acquire_recursive>
 8006d56:	89a3      	ldrh	r3, [r4, #12]
 8006d58:	0719      	lsls	r1, r3, #28
 8006d5a:	d502      	bpl.n	8006d62 <_puts_r+0x2e>
 8006d5c:	6923      	ldr	r3, [r4, #16]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d135      	bne.n	8006dce <_puts_r+0x9a>
 8006d62:	4621      	mov	r1, r4
 8006d64:	4628      	mov	r0, r5
 8006d66:	f000 f979 	bl	800705c <__swsetup_r>
 8006d6a:	b380      	cbz	r0, 8006dce <_puts_r+0x9a>
 8006d6c:	f04f 35ff 	mov.w	r5, #4294967295
 8006d70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006d72:	07da      	lsls	r2, r3, #31
 8006d74:	d405      	bmi.n	8006d82 <_puts_r+0x4e>
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	059b      	lsls	r3, r3, #22
 8006d7a:	d402      	bmi.n	8006d82 <_puts_r+0x4e>
 8006d7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006d7e:	f000 fa9f 	bl	80072c0 <__retarget_lock_release_recursive>
 8006d82:	4628      	mov	r0, r5
 8006d84:	bd70      	pop	{r4, r5, r6, pc}
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	da04      	bge.n	8006d94 <_puts_r+0x60>
 8006d8a:	69a2      	ldr	r2, [r4, #24]
 8006d8c:	429a      	cmp	r2, r3
 8006d8e:	dc17      	bgt.n	8006dc0 <_puts_r+0x8c>
 8006d90:	290a      	cmp	r1, #10
 8006d92:	d015      	beq.n	8006dc0 <_puts_r+0x8c>
 8006d94:	6823      	ldr	r3, [r4, #0]
 8006d96:	1c5a      	adds	r2, r3, #1
 8006d98:	6022      	str	r2, [r4, #0]
 8006d9a:	7019      	strb	r1, [r3, #0]
 8006d9c:	68a3      	ldr	r3, [r4, #8]
 8006d9e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006da2:	3b01      	subs	r3, #1
 8006da4:	60a3      	str	r3, [r4, #8]
 8006da6:	2900      	cmp	r1, #0
 8006da8:	d1ed      	bne.n	8006d86 <_puts_r+0x52>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	da11      	bge.n	8006dd2 <_puts_r+0x9e>
 8006dae:	4622      	mov	r2, r4
 8006db0:	210a      	movs	r1, #10
 8006db2:	4628      	mov	r0, r5
 8006db4:	f000 f913 	bl	8006fde <__swbuf_r>
 8006db8:	3001      	adds	r0, #1
 8006dba:	d0d7      	beq.n	8006d6c <_puts_r+0x38>
 8006dbc:	250a      	movs	r5, #10
 8006dbe:	e7d7      	b.n	8006d70 <_puts_r+0x3c>
 8006dc0:	4622      	mov	r2, r4
 8006dc2:	4628      	mov	r0, r5
 8006dc4:	f000 f90b 	bl	8006fde <__swbuf_r>
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d1e7      	bne.n	8006d9c <_puts_r+0x68>
 8006dcc:	e7ce      	b.n	8006d6c <_puts_r+0x38>
 8006dce:	3e01      	subs	r6, #1
 8006dd0:	e7e4      	b.n	8006d9c <_puts_r+0x68>
 8006dd2:	6823      	ldr	r3, [r4, #0]
 8006dd4:	1c5a      	adds	r2, r3, #1
 8006dd6:	6022      	str	r2, [r4, #0]
 8006dd8:	220a      	movs	r2, #10
 8006dda:	701a      	strb	r2, [r3, #0]
 8006ddc:	e7ee      	b.n	8006dbc <_puts_r+0x88>
	...

08006de0 <puts>:
 8006de0:	4b02      	ldr	r3, [pc, #8]	@ (8006dec <puts+0xc>)
 8006de2:	4601      	mov	r1, r0
 8006de4:	6818      	ldr	r0, [r3, #0]
 8006de6:	f7ff bfa5 	b.w	8006d34 <_puts_r>
 8006dea:	bf00      	nop
 8006dec:	20000024 	.word	0x20000024

08006df0 <setvbuf>:
 8006df0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006df4:	461d      	mov	r5, r3
 8006df6:	4b57      	ldr	r3, [pc, #348]	@ (8006f54 <setvbuf+0x164>)
 8006df8:	4604      	mov	r4, r0
 8006dfa:	681f      	ldr	r7, [r3, #0]
 8006dfc:	460e      	mov	r6, r1
 8006dfe:	4690      	mov	r8, r2
 8006e00:	b127      	cbz	r7, 8006e0c <setvbuf+0x1c>
 8006e02:	6a3b      	ldr	r3, [r7, #32]
 8006e04:	b913      	cbnz	r3, 8006e0c <setvbuf+0x1c>
 8006e06:	4638      	mov	r0, r7
 8006e08:	f7ff ff4c 	bl	8006ca4 <__sinit>
 8006e0c:	f1b8 0f02 	cmp.w	r8, #2
 8006e10:	d006      	beq.n	8006e20 <setvbuf+0x30>
 8006e12:	f1b8 0f01 	cmp.w	r8, #1
 8006e16:	f200 809a 	bhi.w	8006f4e <setvbuf+0x15e>
 8006e1a:	2d00      	cmp	r5, #0
 8006e1c:	f2c0 8097 	blt.w	8006f4e <setvbuf+0x15e>
 8006e20:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e22:	07d9      	lsls	r1, r3, #31
 8006e24:	d405      	bmi.n	8006e32 <setvbuf+0x42>
 8006e26:	89a3      	ldrh	r3, [r4, #12]
 8006e28:	059a      	lsls	r2, r3, #22
 8006e2a:	d402      	bmi.n	8006e32 <setvbuf+0x42>
 8006e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e2e:	f000 fa46 	bl	80072be <__retarget_lock_acquire_recursive>
 8006e32:	4621      	mov	r1, r4
 8006e34:	4638      	mov	r0, r7
 8006e36:	f001 fef7 	bl	8008c28 <_fflush_r>
 8006e3a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e3c:	b141      	cbz	r1, 8006e50 <setvbuf+0x60>
 8006e3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e42:	4299      	cmp	r1, r3
 8006e44:	d002      	beq.n	8006e4c <setvbuf+0x5c>
 8006e46:	4638      	mov	r0, r7
 8006e48:	f001 f8b6 	bl	8007fb8 <_free_r>
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e50:	2300      	movs	r3, #0
 8006e52:	61a3      	str	r3, [r4, #24]
 8006e54:	6063      	str	r3, [r4, #4]
 8006e56:	89a3      	ldrh	r3, [r4, #12]
 8006e58:	061b      	lsls	r3, r3, #24
 8006e5a:	d503      	bpl.n	8006e64 <setvbuf+0x74>
 8006e5c:	4638      	mov	r0, r7
 8006e5e:	6921      	ldr	r1, [r4, #16]
 8006e60:	f001 f8aa 	bl	8007fb8 <_free_r>
 8006e64:	89a3      	ldrh	r3, [r4, #12]
 8006e66:	f1b8 0f02 	cmp.w	r8, #2
 8006e6a:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 8006e6e:	f023 0303 	bic.w	r3, r3, #3
 8006e72:	81a3      	strh	r3, [r4, #12]
 8006e74:	d061      	beq.n	8006f3a <setvbuf+0x14a>
 8006e76:	ab01      	add	r3, sp, #4
 8006e78:	466a      	mov	r2, sp
 8006e7a:	4621      	mov	r1, r4
 8006e7c:	4638      	mov	r0, r7
 8006e7e:	f001 fefb 	bl	8008c78 <__swhatbuf_r>
 8006e82:	89a3      	ldrh	r3, [r4, #12]
 8006e84:	4318      	orrs	r0, r3
 8006e86:	81a0      	strh	r0, [r4, #12]
 8006e88:	bb2d      	cbnz	r5, 8006ed6 <setvbuf+0xe6>
 8006e8a:	9d00      	ldr	r5, [sp, #0]
 8006e8c:	4628      	mov	r0, r5
 8006e8e:	f001 f8db 	bl	8008048 <malloc>
 8006e92:	4606      	mov	r6, r0
 8006e94:	2800      	cmp	r0, #0
 8006e96:	d152      	bne.n	8006f3e <setvbuf+0x14e>
 8006e98:	f8dd 9000 	ldr.w	r9, [sp]
 8006e9c:	45a9      	cmp	r9, r5
 8006e9e:	d140      	bne.n	8006f22 <setvbuf+0x132>
 8006ea0:	f04f 35ff 	mov.w	r5, #4294967295
 8006ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ea8:	f043 0202 	orr.w	r2, r3, #2
 8006eac:	81a2      	strh	r2, [r4, #12]
 8006eae:	2200      	movs	r2, #0
 8006eb0:	60a2      	str	r2, [r4, #8]
 8006eb2:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 8006eb6:	6022      	str	r2, [r4, #0]
 8006eb8:	6122      	str	r2, [r4, #16]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	6162      	str	r2, [r4, #20]
 8006ebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ec0:	07d6      	lsls	r6, r2, #31
 8006ec2:	d404      	bmi.n	8006ece <setvbuf+0xde>
 8006ec4:	0598      	lsls	r0, r3, #22
 8006ec6:	d402      	bmi.n	8006ece <setvbuf+0xde>
 8006ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eca:	f000 f9f9 	bl	80072c0 <__retarget_lock_release_recursive>
 8006ece:	4628      	mov	r0, r5
 8006ed0:	b003      	add	sp, #12
 8006ed2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ed6:	2e00      	cmp	r6, #0
 8006ed8:	d0d8      	beq.n	8006e8c <setvbuf+0x9c>
 8006eda:	6a3b      	ldr	r3, [r7, #32]
 8006edc:	b913      	cbnz	r3, 8006ee4 <setvbuf+0xf4>
 8006ede:	4638      	mov	r0, r7
 8006ee0:	f7ff fee0 	bl	8006ca4 <__sinit>
 8006ee4:	f1b8 0f01 	cmp.w	r8, #1
 8006ee8:	bf08      	it	eq
 8006eea:	89a3      	ldrheq	r3, [r4, #12]
 8006eec:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8006ef0:	bf04      	itt	eq
 8006ef2:	f043 0301 	orreq.w	r3, r3, #1
 8006ef6:	81a3      	strheq	r3, [r4, #12]
 8006ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006efc:	6026      	str	r6, [r4, #0]
 8006efe:	f013 0208 	ands.w	r2, r3, #8
 8006f02:	d01e      	beq.n	8006f42 <setvbuf+0x152>
 8006f04:	07d9      	lsls	r1, r3, #31
 8006f06:	bf41      	itttt	mi
 8006f08:	2200      	movmi	r2, #0
 8006f0a:	426d      	negmi	r5, r5
 8006f0c:	60a2      	strmi	r2, [r4, #8]
 8006f0e:	61a5      	strmi	r5, [r4, #24]
 8006f10:	bf58      	it	pl
 8006f12:	60a5      	strpl	r5, [r4, #8]
 8006f14:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f16:	07d2      	lsls	r2, r2, #31
 8006f18:	d401      	bmi.n	8006f1e <setvbuf+0x12e>
 8006f1a:	059b      	lsls	r3, r3, #22
 8006f1c:	d513      	bpl.n	8006f46 <setvbuf+0x156>
 8006f1e:	2500      	movs	r5, #0
 8006f20:	e7d5      	b.n	8006ece <setvbuf+0xde>
 8006f22:	4648      	mov	r0, r9
 8006f24:	f001 f890 	bl	8008048 <malloc>
 8006f28:	4606      	mov	r6, r0
 8006f2a:	2800      	cmp	r0, #0
 8006f2c:	d0b8      	beq.n	8006ea0 <setvbuf+0xb0>
 8006f2e:	89a3      	ldrh	r3, [r4, #12]
 8006f30:	464d      	mov	r5, r9
 8006f32:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f36:	81a3      	strh	r3, [r4, #12]
 8006f38:	e7cf      	b.n	8006eda <setvbuf+0xea>
 8006f3a:	2500      	movs	r5, #0
 8006f3c:	e7b2      	b.n	8006ea4 <setvbuf+0xb4>
 8006f3e:	46a9      	mov	r9, r5
 8006f40:	e7f5      	b.n	8006f2e <setvbuf+0x13e>
 8006f42:	60a2      	str	r2, [r4, #8]
 8006f44:	e7e6      	b.n	8006f14 <setvbuf+0x124>
 8006f46:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f48:	f000 f9ba 	bl	80072c0 <__retarget_lock_release_recursive>
 8006f4c:	e7e7      	b.n	8006f1e <setvbuf+0x12e>
 8006f4e:	f04f 35ff 	mov.w	r5, #4294967295
 8006f52:	e7bc      	b.n	8006ece <setvbuf+0xde>
 8006f54:	20000024 	.word	0x20000024

08006f58 <__sread>:
 8006f58:	b510      	push	{r4, lr}
 8006f5a:	460c      	mov	r4, r1
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	f000 f95e 	bl	8007220 <_read_r>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	bfab      	itete	ge
 8006f68:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f6a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f6c:	181b      	addge	r3, r3, r0
 8006f6e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f72:	bfac      	ite	ge
 8006f74:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f76:	81a3      	strhlt	r3, [r4, #12]
 8006f78:	bd10      	pop	{r4, pc}

08006f7a <__swrite>:
 8006f7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	461f      	mov	r7, r3
 8006f80:	898b      	ldrh	r3, [r1, #12]
 8006f82:	4605      	mov	r5, r0
 8006f84:	05db      	lsls	r3, r3, #23
 8006f86:	460c      	mov	r4, r1
 8006f88:	4616      	mov	r6, r2
 8006f8a:	d505      	bpl.n	8006f98 <__swrite+0x1e>
 8006f8c:	2302      	movs	r3, #2
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f94:	f000 f932 	bl	80071fc <_lseek_r>
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	4632      	mov	r2, r6
 8006f9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fa0:	81a3      	strh	r3, [r4, #12]
 8006fa2:	4628      	mov	r0, r5
 8006fa4:	463b      	mov	r3, r7
 8006fa6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006faa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fae:	f000 b949 	b.w	8007244 <_write_r>

08006fb2 <__sseek>:
 8006fb2:	b510      	push	{r4, lr}
 8006fb4:	460c      	mov	r4, r1
 8006fb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fba:	f000 f91f 	bl	80071fc <_lseek_r>
 8006fbe:	1c43      	adds	r3, r0, #1
 8006fc0:	89a3      	ldrh	r3, [r4, #12]
 8006fc2:	bf15      	itete	ne
 8006fc4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006fc6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006fca:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006fce:	81a3      	strheq	r3, [r4, #12]
 8006fd0:	bf18      	it	ne
 8006fd2:	81a3      	strhne	r3, [r4, #12]
 8006fd4:	bd10      	pop	{r4, pc}

08006fd6 <__sclose>:
 8006fd6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fda:	f000 b8a1 	b.w	8007120 <_close_r>

08006fde <__swbuf_r>:
 8006fde:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fe0:	460e      	mov	r6, r1
 8006fe2:	4614      	mov	r4, r2
 8006fe4:	4605      	mov	r5, r0
 8006fe6:	b118      	cbz	r0, 8006ff0 <__swbuf_r+0x12>
 8006fe8:	6a03      	ldr	r3, [r0, #32]
 8006fea:	b90b      	cbnz	r3, 8006ff0 <__swbuf_r+0x12>
 8006fec:	f7ff fe5a 	bl	8006ca4 <__sinit>
 8006ff0:	69a3      	ldr	r3, [r4, #24]
 8006ff2:	60a3      	str	r3, [r4, #8]
 8006ff4:	89a3      	ldrh	r3, [r4, #12]
 8006ff6:	071a      	lsls	r2, r3, #28
 8006ff8:	d501      	bpl.n	8006ffe <__swbuf_r+0x20>
 8006ffa:	6923      	ldr	r3, [r4, #16]
 8006ffc:	b943      	cbnz	r3, 8007010 <__swbuf_r+0x32>
 8006ffe:	4621      	mov	r1, r4
 8007000:	4628      	mov	r0, r5
 8007002:	f000 f82b 	bl	800705c <__swsetup_r>
 8007006:	b118      	cbz	r0, 8007010 <__swbuf_r+0x32>
 8007008:	f04f 37ff 	mov.w	r7, #4294967295
 800700c:	4638      	mov	r0, r7
 800700e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007010:	6823      	ldr	r3, [r4, #0]
 8007012:	6922      	ldr	r2, [r4, #16]
 8007014:	b2f6      	uxtb	r6, r6
 8007016:	1a98      	subs	r0, r3, r2
 8007018:	6963      	ldr	r3, [r4, #20]
 800701a:	4637      	mov	r7, r6
 800701c:	4283      	cmp	r3, r0
 800701e:	dc05      	bgt.n	800702c <__swbuf_r+0x4e>
 8007020:	4621      	mov	r1, r4
 8007022:	4628      	mov	r0, r5
 8007024:	f001 fe00 	bl	8008c28 <_fflush_r>
 8007028:	2800      	cmp	r0, #0
 800702a:	d1ed      	bne.n	8007008 <__swbuf_r+0x2a>
 800702c:	68a3      	ldr	r3, [r4, #8]
 800702e:	3b01      	subs	r3, #1
 8007030:	60a3      	str	r3, [r4, #8]
 8007032:	6823      	ldr	r3, [r4, #0]
 8007034:	1c5a      	adds	r2, r3, #1
 8007036:	6022      	str	r2, [r4, #0]
 8007038:	701e      	strb	r6, [r3, #0]
 800703a:	6962      	ldr	r2, [r4, #20]
 800703c:	1c43      	adds	r3, r0, #1
 800703e:	429a      	cmp	r2, r3
 8007040:	d004      	beq.n	800704c <__swbuf_r+0x6e>
 8007042:	89a3      	ldrh	r3, [r4, #12]
 8007044:	07db      	lsls	r3, r3, #31
 8007046:	d5e1      	bpl.n	800700c <__swbuf_r+0x2e>
 8007048:	2e0a      	cmp	r6, #10
 800704a:	d1df      	bne.n	800700c <__swbuf_r+0x2e>
 800704c:	4621      	mov	r1, r4
 800704e:	4628      	mov	r0, r5
 8007050:	f001 fdea 	bl	8008c28 <_fflush_r>
 8007054:	2800      	cmp	r0, #0
 8007056:	d0d9      	beq.n	800700c <__swbuf_r+0x2e>
 8007058:	e7d6      	b.n	8007008 <__swbuf_r+0x2a>
	...

0800705c <__swsetup_r>:
 800705c:	b538      	push	{r3, r4, r5, lr}
 800705e:	4b29      	ldr	r3, [pc, #164]	@ (8007104 <__swsetup_r+0xa8>)
 8007060:	4605      	mov	r5, r0
 8007062:	6818      	ldr	r0, [r3, #0]
 8007064:	460c      	mov	r4, r1
 8007066:	b118      	cbz	r0, 8007070 <__swsetup_r+0x14>
 8007068:	6a03      	ldr	r3, [r0, #32]
 800706a:	b90b      	cbnz	r3, 8007070 <__swsetup_r+0x14>
 800706c:	f7ff fe1a 	bl	8006ca4 <__sinit>
 8007070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007074:	0719      	lsls	r1, r3, #28
 8007076:	d422      	bmi.n	80070be <__swsetup_r+0x62>
 8007078:	06da      	lsls	r2, r3, #27
 800707a:	d407      	bmi.n	800708c <__swsetup_r+0x30>
 800707c:	2209      	movs	r2, #9
 800707e:	602a      	str	r2, [r5, #0]
 8007080:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007084:	f04f 30ff 	mov.w	r0, #4294967295
 8007088:	81a3      	strh	r3, [r4, #12]
 800708a:	e033      	b.n	80070f4 <__swsetup_r+0x98>
 800708c:	0758      	lsls	r0, r3, #29
 800708e:	d512      	bpl.n	80070b6 <__swsetup_r+0x5a>
 8007090:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007092:	b141      	cbz	r1, 80070a6 <__swsetup_r+0x4a>
 8007094:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007098:	4299      	cmp	r1, r3
 800709a:	d002      	beq.n	80070a2 <__swsetup_r+0x46>
 800709c:	4628      	mov	r0, r5
 800709e:	f000 ff8b 	bl	8007fb8 <_free_r>
 80070a2:	2300      	movs	r3, #0
 80070a4:	6363      	str	r3, [r4, #52]	@ 0x34
 80070a6:	89a3      	ldrh	r3, [r4, #12]
 80070a8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070ac:	81a3      	strh	r3, [r4, #12]
 80070ae:	2300      	movs	r3, #0
 80070b0:	6063      	str	r3, [r4, #4]
 80070b2:	6923      	ldr	r3, [r4, #16]
 80070b4:	6023      	str	r3, [r4, #0]
 80070b6:	89a3      	ldrh	r3, [r4, #12]
 80070b8:	f043 0308 	orr.w	r3, r3, #8
 80070bc:	81a3      	strh	r3, [r4, #12]
 80070be:	6923      	ldr	r3, [r4, #16]
 80070c0:	b94b      	cbnz	r3, 80070d6 <__swsetup_r+0x7a>
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070cc:	d003      	beq.n	80070d6 <__swsetup_r+0x7a>
 80070ce:	4621      	mov	r1, r4
 80070d0:	4628      	mov	r0, r5
 80070d2:	f001 fdf6 	bl	8008cc2 <__smakebuf_r>
 80070d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070da:	f013 0201 	ands.w	r2, r3, #1
 80070de:	d00a      	beq.n	80070f6 <__swsetup_r+0x9a>
 80070e0:	2200      	movs	r2, #0
 80070e2:	60a2      	str	r2, [r4, #8]
 80070e4:	6962      	ldr	r2, [r4, #20]
 80070e6:	4252      	negs	r2, r2
 80070e8:	61a2      	str	r2, [r4, #24]
 80070ea:	6922      	ldr	r2, [r4, #16]
 80070ec:	b942      	cbnz	r2, 8007100 <__swsetup_r+0xa4>
 80070ee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80070f2:	d1c5      	bne.n	8007080 <__swsetup_r+0x24>
 80070f4:	bd38      	pop	{r3, r4, r5, pc}
 80070f6:	0799      	lsls	r1, r3, #30
 80070f8:	bf58      	it	pl
 80070fa:	6962      	ldrpl	r2, [r4, #20]
 80070fc:	60a2      	str	r2, [r4, #8]
 80070fe:	e7f4      	b.n	80070ea <__swsetup_r+0x8e>
 8007100:	2000      	movs	r0, #0
 8007102:	e7f7      	b.n	80070f4 <__swsetup_r+0x98>
 8007104:	20000024 	.word	0x20000024

08007108 <memset>:
 8007108:	4603      	mov	r3, r0
 800710a:	4402      	add	r2, r0
 800710c:	4293      	cmp	r3, r2
 800710e:	d100      	bne.n	8007112 <memset+0xa>
 8007110:	4770      	bx	lr
 8007112:	f803 1b01 	strb.w	r1, [r3], #1
 8007116:	e7f9      	b.n	800710c <memset+0x4>

08007118 <_localeconv_r>:
 8007118:	4800      	ldr	r0, [pc, #0]	@ (800711c <_localeconv_r+0x4>)
 800711a:	4770      	bx	lr
 800711c:	20000164 	.word	0x20000164

08007120 <_close_r>:
 8007120:	b538      	push	{r3, r4, r5, lr}
 8007122:	2300      	movs	r3, #0
 8007124:	4d05      	ldr	r5, [pc, #20]	@ (800713c <_close_r+0x1c>)
 8007126:	4604      	mov	r4, r0
 8007128:	4608      	mov	r0, r1
 800712a:	602b      	str	r3, [r5, #0]
 800712c:	f7fa fa1d 	bl	800156a <_close>
 8007130:	1c43      	adds	r3, r0, #1
 8007132:	d102      	bne.n	800713a <_close_r+0x1a>
 8007134:	682b      	ldr	r3, [r5, #0]
 8007136:	b103      	cbz	r3, 800713a <_close_r+0x1a>
 8007138:	6023      	str	r3, [r4, #0]
 800713a:	bd38      	pop	{r3, r4, r5, pc}
 800713c:	20002890 	.word	0x20002890

08007140 <_reclaim_reent>:
 8007140:	4b2d      	ldr	r3, [pc, #180]	@ (80071f8 <_reclaim_reent+0xb8>)
 8007142:	b570      	push	{r4, r5, r6, lr}
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4604      	mov	r4, r0
 8007148:	4283      	cmp	r3, r0
 800714a:	d053      	beq.n	80071f4 <_reclaim_reent+0xb4>
 800714c:	69c3      	ldr	r3, [r0, #28]
 800714e:	b31b      	cbz	r3, 8007198 <_reclaim_reent+0x58>
 8007150:	68db      	ldr	r3, [r3, #12]
 8007152:	b163      	cbz	r3, 800716e <_reclaim_reent+0x2e>
 8007154:	2500      	movs	r5, #0
 8007156:	69e3      	ldr	r3, [r4, #28]
 8007158:	68db      	ldr	r3, [r3, #12]
 800715a:	5959      	ldr	r1, [r3, r5]
 800715c:	b9b1      	cbnz	r1, 800718c <_reclaim_reent+0x4c>
 800715e:	3504      	adds	r5, #4
 8007160:	2d80      	cmp	r5, #128	@ 0x80
 8007162:	d1f8      	bne.n	8007156 <_reclaim_reent+0x16>
 8007164:	69e3      	ldr	r3, [r4, #28]
 8007166:	4620      	mov	r0, r4
 8007168:	68d9      	ldr	r1, [r3, #12]
 800716a:	f000 ff25 	bl	8007fb8 <_free_r>
 800716e:	69e3      	ldr	r3, [r4, #28]
 8007170:	6819      	ldr	r1, [r3, #0]
 8007172:	b111      	cbz	r1, 800717a <_reclaim_reent+0x3a>
 8007174:	4620      	mov	r0, r4
 8007176:	f000 ff1f 	bl	8007fb8 <_free_r>
 800717a:	69e3      	ldr	r3, [r4, #28]
 800717c:	689d      	ldr	r5, [r3, #8]
 800717e:	b15d      	cbz	r5, 8007198 <_reclaim_reent+0x58>
 8007180:	4629      	mov	r1, r5
 8007182:	4620      	mov	r0, r4
 8007184:	682d      	ldr	r5, [r5, #0]
 8007186:	f000 ff17 	bl	8007fb8 <_free_r>
 800718a:	e7f8      	b.n	800717e <_reclaim_reent+0x3e>
 800718c:	680e      	ldr	r6, [r1, #0]
 800718e:	4620      	mov	r0, r4
 8007190:	f000 ff12 	bl	8007fb8 <_free_r>
 8007194:	4631      	mov	r1, r6
 8007196:	e7e1      	b.n	800715c <_reclaim_reent+0x1c>
 8007198:	6961      	ldr	r1, [r4, #20]
 800719a:	b111      	cbz	r1, 80071a2 <_reclaim_reent+0x62>
 800719c:	4620      	mov	r0, r4
 800719e:	f000 ff0b 	bl	8007fb8 <_free_r>
 80071a2:	69e1      	ldr	r1, [r4, #28]
 80071a4:	b111      	cbz	r1, 80071ac <_reclaim_reent+0x6c>
 80071a6:	4620      	mov	r0, r4
 80071a8:	f000 ff06 	bl	8007fb8 <_free_r>
 80071ac:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80071ae:	b111      	cbz	r1, 80071b6 <_reclaim_reent+0x76>
 80071b0:	4620      	mov	r0, r4
 80071b2:	f000 ff01 	bl	8007fb8 <_free_r>
 80071b6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80071b8:	b111      	cbz	r1, 80071c0 <_reclaim_reent+0x80>
 80071ba:	4620      	mov	r0, r4
 80071bc:	f000 fefc 	bl	8007fb8 <_free_r>
 80071c0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80071c2:	b111      	cbz	r1, 80071ca <_reclaim_reent+0x8a>
 80071c4:	4620      	mov	r0, r4
 80071c6:	f000 fef7 	bl	8007fb8 <_free_r>
 80071ca:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80071cc:	b111      	cbz	r1, 80071d4 <_reclaim_reent+0x94>
 80071ce:	4620      	mov	r0, r4
 80071d0:	f000 fef2 	bl	8007fb8 <_free_r>
 80071d4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80071d6:	b111      	cbz	r1, 80071de <_reclaim_reent+0x9e>
 80071d8:	4620      	mov	r0, r4
 80071da:	f000 feed 	bl	8007fb8 <_free_r>
 80071de:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80071e0:	b111      	cbz	r1, 80071e8 <_reclaim_reent+0xa8>
 80071e2:	4620      	mov	r0, r4
 80071e4:	f000 fee8 	bl	8007fb8 <_free_r>
 80071e8:	6a23      	ldr	r3, [r4, #32]
 80071ea:	b11b      	cbz	r3, 80071f4 <_reclaim_reent+0xb4>
 80071ec:	4620      	mov	r0, r4
 80071ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071f2:	4718      	bx	r3
 80071f4:	bd70      	pop	{r4, r5, r6, pc}
 80071f6:	bf00      	nop
 80071f8:	20000024 	.word	0x20000024

080071fc <_lseek_r>:
 80071fc:	b538      	push	{r3, r4, r5, lr}
 80071fe:	4604      	mov	r4, r0
 8007200:	4608      	mov	r0, r1
 8007202:	4611      	mov	r1, r2
 8007204:	2200      	movs	r2, #0
 8007206:	4d05      	ldr	r5, [pc, #20]	@ (800721c <_lseek_r+0x20>)
 8007208:	602a      	str	r2, [r5, #0]
 800720a:	461a      	mov	r2, r3
 800720c:	f7fa f9d1 	bl	80015b2 <_lseek>
 8007210:	1c43      	adds	r3, r0, #1
 8007212:	d102      	bne.n	800721a <_lseek_r+0x1e>
 8007214:	682b      	ldr	r3, [r5, #0]
 8007216:	b103      	cbz	r3, 800721a <_lseek_r+0x1e>
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	bd38      	pop	{r3, r4, r5, pc}
 800721c:	20002890 	.word	0x20002890

08007220 <_read_r>:
 8007220:	b538      	push	{r3, r4, r5, lr}
 8007222:	4604      	mov	r4, r0
 8007224:	4608      	mov	r0, r1
 8007226:	4611      	mov	r1, r2
 8007228:	2200      	movs	r2, #0
 800722a:	4d05      	ldr	r5, [pc, #20]	@ (8007240 <_read_r+0x20>)
 800722c:	602a      	str	r2, [r5, #0]
 800722e:	461a      	mov	r2, r3
 8007230:	f7fa f97e 	bl	8001530 <_read>
 8007234:	1c43      	adds	r3, r0, #1
 8007236:	d102      	bne.n	800723e <_read_r+0x1e>
 8007238:	682b      	ldr	r3, [r5, #0]
 800723a:	b103      	cbz	r3, 800723e <_read_r+0x1e>
 800723c:	6023      	str	r3, [r4, #0]
 800723e:	bd38      	pop	{r3, r4, r5, pc}
 8007240:	20002890 	.word	0x20002890

08007244 <_write_r>:
 8007244:	b538      	push	{r3, r4, r5, lr}
 8007246:	4604      	mov	r4, r0
 8007248:	4608      	mov	r0, r1
 800724a:	4611      	mov	r1, r2
 800724c:	2200      	movs	r2, #0
 800724e:	4d05      	ldr	r5, [pc, #20]	@ (8007264 <_write_r+0x20>)
 8007250:	602a      	str	r2, [r5, #0]
 8007252:	461a      	mov	r2, r3
 8007254:	f7f9 ff9e 	bl	8001194 <_write>
 8007258:	1c43      	adds	r3, r0, #1
 800725a:	d102      	bne.n	8007262 <_write_r+0x1e>
 800725c:	682b      	ldr	r3, [r5, #0]
 800725e:	b103      	cbz	r3, 8007262 <_write_r+0x1e>
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	bd38      	pop	{r3, r4, r5, pc}
 8007264:	20002890 	.word	0x20002890

08007268 <__errno>:
 8007268:	4b01      	ldr	r3, [pc, #4]	@ (8007270 <__errno+0x8>)
 800726a:	6818      	ldr	r0, [r3, #0]
 800726c:	4770      	bx	lr
 800726e:	bf00      	nop
 8007270:	20000024 	.word	0x20000024

08007274 <__libc_init_array>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	2600      	movs	r6, #0
 8007278:	4d0c      	ldr	r5, [pc, #48]	@ (80072ac <__libc_init_array+0x38>)
 800727a:	4c0d      	ldr	r4, [pc, #52]	@ (80072b0 <__libc_init_array+0x3c>)
 800727c:	1b64      	subs	r4, r4, r5
 800727e:	10a4      	asrs	r4, r4, #2
 8007280:	42a6      	cmp	r6, r4
 8007282:	d109      	bne.n	8007298 <__libc_init_array+0x24>
 8007284:	f001 fe3c 	bl	8008f00 <_init>
 8007288:	2600      	movs	r6, #0
 800728a:	4d0a      	ldr	r5, [pc, #40]	@ (80072b4 <__libc_init_array+0x40>)
 800728c:	4c0a      	ldr	r4, [pc, #40]	@ (80072b8 <__libc_init_array+0x44>)
 800728e:	1b64      	subs	r4, r4, r5
 8007290:	10a4      	asrs	r4, r4, #2
 8007292:	42a6      	cmp	r6, r4
 8007294:	d105      	bne.n	80072a2 <__libc_init_array+0x2e>
 8007296:	bd70      	pop	{r4, r5, r6, pc}
 8007298:	f855 3b04 	ldr.w	r3, [r5], #4
 800729c:	4798      	blx	r3
 800729e:	3601      	adds	r6, #1
 80072a0:	e7ee      	b.n	8007280 <__libc_init_array+0xc>
 80072a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80072a6:	4798      	blx	r3
 80072a8:	3601      	adds	r6, #1
 80072aa:	e7f2      	b.n	8007292 <__libc_init_array+0x1e>
 80072ac:	080093cc 	.word	0x080093cc
 80072b0:	080093cc 	.word	0x080093cc
 80072b4:	080093cc 	.word	0x080093cc
 80072b8:	080093d0 	.word	0x080093d0

080072bc <__retarget_lock_init_recursive>:
 80072bc:	4770      	bx	lr

080072be <__retarget_lock_acquire_recursive>:
 80072be:	4770      	bx	lr

080072c0 <__retarget_lock_release_recursive>:
 80072c0:	4770      	bx	lr

080072c2 <memchr>:
 80072c2:	4603      	mov	r3, r0
 80072c4:	b510      	push	{r4, lr}
 80072c6:	b2c9      	uxtb	r1, r1
 80072c8:	4402      	add	r2, r0
 80072ca:	4293      	cmp	r3, r2
 80072cc:	4618      	mov	r0, r3
 80072ce:	d101      	bne.n	80072d4 <memchr+0x12>
 80072d0:	2000      	movs	r0, #0
 80072d2:	e003      	b.n	80072dc <memchr+0x1a>
 80072d4:	7804      	ldrb	r4, [r0, #0]
 80072d6:	3301      	adds	r3, #1
 80072d8:	428c      	cmp	r4, r1
 80072da:	d1f6      	bne.n	80072ca <memchr+0x8>
 80072dc:	bd10      	pop	{r4, pc}

080072de <memcpy>:
 80072de:	440a      	add	r2, r1
 80072e0:	4291      	cmp	r1, r2
 80072e2:	f100 33ff 	add.w	r3, r0, #4294967295
 80072e6:	d100      	bne.n	80072ea <memcpy+0xc>
 80072e8:	4770      	bx	lr
 80072ea:	b510      	push	{r4, lr}
 80072ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072f0:	4291      	cmp	r1, r2
 80072f2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072f6:	d1f9      	bne.n	80072ec <memcpy+0xe>
 80072f8:	bd10      	pop	{r4, pc}

080072fa <quorem>:
 80072fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072fe:	6903      	ldr	r3, [r0, #16]
 8007300:	690c      	ldr	r4, [r1, #16]
 8007302:	4607      	mov	r7, r0
 8007304:	42a3      	cmp	r3, r4
 8007306:	db7e      	blt.n	8007406 <quorem+0x10c>
 8007308:	3c01      	subs	r4, #1
 800730a:	00a3      	lsls	r3, r4, #2
 800730c:	f100 0514 	add.w	r5, r0, #20
 8007310:	f101 0814 	add.w	r8, r1, #20
 8007314:	9300      	str	r3, [sp, #0]
 8007316:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800731a:	9301      	str	r3, [sp, #4]
 800731c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007320:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007324:	3301      	adds	r3, #1
 8007326:	429a      	cmp	r2, r3
 8007328:	fbb2 f6f3 	udiv	r6, r2, r3
 800732c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007330:	d32e      	bcc.n	8007390 <quorem+0x96>
 8007332:	f04f 0a00 	mov.w	sl, #0
 8007336:	46c4      	mov	ip, r8
 8007338:	46ae      	mov	lr, r5
 800733a:	46d3      	mov	fp, sl
 800733c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007340:	b298      	uxth	r0, r3
 8007342:	fb06 a000 	mla	r0, r6, r0, sl
 8007346:	0c1b      	lsrs	r3, r3, #16
 8007348:	0c02      	lsrs	r2, r0, #16
 800734a:	fb06 2303 	mla	r3, r6, r3, r2
 800734e:	f8de 2000 	ldr.w	r2, [lr]
 8007352:	b280      	uxth	r0, r0
 8007354:	b292      	uxth	r2, r2
 8007356:	1a12      	subs	r2, r2, r0
 8007358:	445a      	add	r2, fp
 800735a:	f8de 0000 	ldr.w	r0, [lr]
 800735e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007362:	b29b      	uxth	r3, r3
 8007364:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007368:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800736c:	b292      	uxth	r2, r2
 800736e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007372:	45e1      	cmp	r9, ip
 8007374:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007378:	f84e 2b04 	str.w	r2, [lr], #4
 800737c:	d2de      	bcs.n	800733c <quorem+0x42>
 800737e:	9b00      	ldr	r3, [sp, #0]
 8007380:	58eb      	ldr	r3, [r5, r3]
 8007382:	b92b      	cbnz	r3, 8007390 <quorem+0x96>
 8007384:	9b01      	ldr	r3, [sp, #4]
 8007386:	3b04      	subs	r3, #4
 8007388:	429d      	cmp	r5, r3
 800738a:	461a      	mov	r2, r3
 800738c:	d32f      	bcc.n	80073ee <quorem+0xf4>
 800738e:	613c      	str	r4, [r7, #16]
 8007390:	4638      	mov	r0, r7
 8007392:	f001 f981 	bl	8008698 <__mcmp>
 8007396:	2800      	cmp	r0, #0
 8007398:	db25      	blt.n	80073e6 <quorem+0xec>
 800739a:	4629      	mov	r1, r5
 800739c:	2000      	movs	r0, #0
 800739e:	f858 2b04 	ldr.w	r2, [r8], #4
 80073a2:	f8d1 c000 	ldr.w	ip, [r1]
 80073a6:	fa1f fe82 	uxth.w	lr, r2
 80073aa:	fa1f f38c 	uxth.w	r3, ip
 80073ae:	eba3 030e 	sub.w	r3, r3, lr
 80073b2:	4403      	add	r3, r0
 80073b4:	0c12      	lsrs	r2, r2, #16
 80073b6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80073ba:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80073be:	b29b      	uxth	r3, r3
 80073c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073c4:	45c1      	cmp	r9, r8
 80073c6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80073ca:	f841 3b04 	str.w	r3, [r1], #4
 80073ce:	d2e6      	bcs.n	800739e <quorem+0xa4>
 80073d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073d8:	b922      	cbnz	r2, 80073e4 <quorem+0xea>
 80073da:	3b04      	subs	r3, #4
 80073dc:	429d      	cmp	r5, r3
 80073de:	461a      	mov	r2, r3
 80073e0:	d30b      	bcc.n	80073fa <quorem+0x100>
 80073e2:	613c      	str	r4, [r7, #16]
 80073e4:	3601      	adds	r6, #1
 80073e6:	4630      	mov	r0, r6
 80073e8:	b003      	add	sp, #12
 80073ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073ee:	6812      	ldr	r2, [r2, #0]
 80073f0:	3b04      	subs	r3, #4
 80073f2:	2a00      	cmp	r2, #0
 80073f4:	d1cb      	bne.n	800738e <quorem+0x94>
 80073f6:	3c01      	subs	r4, #1
 80073f8:	e7c6      	b.n	8007388 <quorem+0x8e>
 80073fa:	6812      	ldr	r2, [r2, #0]
 80073fc:	3b04      	subs	r3, #4
 80073fe:	2a00      	cmp	r2, #0
 8007400:	d1ef      	bne.n	80073e2 <quorem+0xe8>
 8007402:	3c01      	subs	r4, #1
 8007404:	e7ea      	b.n	80073dc <quorem+0xe2>
 8007406:	2000      	movs	r0, #0
 8007408:	e7ee      	b.n	80073e8 <quorem+0xee>
 800740a:	0000      	movs	r0, r0
 800740c:	0000      	movs	r0, r0
	...

08007410 <_dtoa_r>:
 8007410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007414:	4614      	mov	r4, r2
 8007416:	461d      	mov	r5, r3
 8007418:	69c7      	ldr	r7, [r0, #28]
 800741a:	b097      	sub	sp, #92	@ 0x5c
 800741c:	4681      	mov	r9, r0
 800741e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007422:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007424:	b97f      	cbnz	r7, 8007446 <_dtoa_r+0x36>
 8007426:	2010      	movs	r0, #16
 8007428:	f000 fe0e 	bl	8008048 <malloc>
 800742c:	4602      	mov	r2, r0
 800742e:	f8c9 001c 	str.w	r0, [r9, #28]
 8007432:	b920      	cbnz	r0, 800743e <_dtoa_r+0x2e>
 8007434:	21ef      	movs	r1, #239	@ 0xef
 8007436:	4bac      	ldr	r3, [pc, #688]	@ (80076e8 <_dtoa_r+0x2d8>)
 8007438:	48ac      	ldr	r0, [pc, #688]	@ (80076ec <_dtoa_r+0x2dc>)
 800743a:	f001 fcb1 	bl	8008da0 <__assert_func>
 800743e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007442:	6007      	str	r7, [r0, #0]
 8007444:	60c7      	str	r7, [r0, #12]
 8007446:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800744a:	6819      	ldr	r1, [r3, #0]
 800744c:	b159      	cbz	r1, 8007466 <_dtoa_r+0x56>
 800744e:	685a      	ldr	r2, [r3, #4]
 8007450:	2301      	movs	r3, #1
 8007452:	4093      	lsls	r3, r2
 8007454:	604a      	str	r2, [r1, #4]
 8007456:	608b      	str	r3, [r1, #8]
 8007458:	4648      	mov	r0, r9
 800745a:	f000 feeb 	bl	8008234 <_Bfree>
 800745e:	2200      	movs	r2, #0
 8007460:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007464:	601a      	str	r2, [r3, #0]
 8007466:	1e2b      	subs	r3, r5, #0
 8007468:	bfaf      	iteee	ge
 800746a:	2300      	movge	r3, #0
 800746c:	2201      	movlt	r2, #1
 800746e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007472:	9307      	strlt	r3, [sp, #28]
 8007474:	bfa8      	it	ge
 8007476:	6033      	strge	r3, [r6, #0]
 8007478:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800747c:	4b9c      	ldr	r3, [pc, #624]	@ (80076f0 <_dtoa_r+0x2e0>)
 800747e:	bfb8      	it	lt
 8007480:	6032      	strlt	r2, [r6, #0]
 8007482:	ea33 0308 	bics.w	r3, r3, r8
 8007486:	d112      	bne.n	80074ae <_dtoa_r+0x9e>
 8007488:	f242 730f 	movw	r3, #9999	@ 0x270f
 800748c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800748e:	6013      	str	r3, [r2, #0]
 8007490:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007494:	4323      	orrs	r3, r4
 8007496:	f000 855e 	beq.w	8007f56 <_dtoa_r+0xb46>
 800749a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800749c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80076f4 <_dtoa_r+0x2e4>
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f000 8560 	beq.w	8007f66 <_dtoa_r+0xb56>
 80074a6:	f10a 0303 	add.w	r3, sl, #3
 80074aa:	f000 bd5a 	b.w	8007f62 <_dtoa_r+0xb52>
 80074ae:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80074b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80074b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074ba:	2200      	movs	r2, #0
 80074bc:	2300      	movs	r3, #0
 80074be:	f7f9 fa73 	bl	80009a8 <__aeabi_dcmpeq>
 80074c2:	4607      	mov	r7, r0
 80074c4:	b158      	cbz	r0, 80074de <_dtoa_r+0xce>
 80074c6:	2301      	movs	r3, #1
 80074c8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80074ca:	6013      	str	r3, [r2, #0]
 80074cc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80074ce:	b113      	cbz	r3, 80074d6 <_dtoa_r+0xc6>
 80074d0:	4b89      	ldr	r3, [pc, #548]	@ (80076f8 <_dtoa_r+0x2e8>)
 80074d2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80074d4:	6013      	str	r3, [r2, #0]
 80074d6:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80076fc <_dtoa_r+0x2ec>
 80074da:	f000 bd44 	b.w	8007f66 <_dtoa_r+0xb56>
 80074de:	ab14      	add	r3, sp, #80	@ 0x50
 80074e0:	9301      	str	r3, [sp, #4]
 80074e2:	ab15      	add	r3, sp, #84	@ 0x54
 80074e4:	9300      	str	r3, [sp, #0]
 80074e6:	4648      	mov	r0, r9
 80074e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80074ec:	f001 f984 	bl	80087f8 <__d2b>
 80074f0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80074f4:	9003      	str	r0, [sp, #12]
 80074f6:	2e00      	cmp	r6, #0
 80074f8:	d078      	beq.n	80075ec <_dtoa_r+0x1dc>
 80074fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007500:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007504:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007508:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800750c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007510:	9712      	str	r7, [sp, #72]	@ 0x48
 8007512:	4619      	mov	r1, r3
 8007514:	2200      	movs	r2, #0
 8007516:	4b7a      	ldr	r3, [pc, #488]	@ (8007700 <_dtoa_r+0x2f0>)
 8007518:	f7f8 fe26 	bl	8000168 <__aeabi_dsub>
 800751c:	a36c      	add	r3, pc, #432	@ (adr r3, 80076d0 <_dtoa_r+0x2c0>)
 800751e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007522:	f7f8 ffd9 	bl	80004d8 <__aeabi_dmul>
 8007526:	a36c      	add	r3, pc, #432	@ (adr r3, 80076d8 <_dtoa_r+0x2c8>)
 8007528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752c:	f7f8 fe1e 	bl	800016c <__adddf3>
 8007530:	4604      	mov	r4, r0
 8007532:	4630      	mov	r0, r6
 8007534:	460d      	mov	r5, r1
 8007536:	f7f8 ff65 	bl	8000404 <__aeabi_i2d>
 800753a:	a369      	add	r3, pc, #420	@ (adr r3, 80076e0 <_dtoa_r+0x2d0>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	f7f8 ffca 	bl	80004d8 <__aeabi_dmul>
 8007544:	4602      	mov	r2, r0
 8007546:	460b      	mov	r3, r1
 8007548:	4620      	mov	r0, r4
 800754a:	4629      	mov	r1, r5
 800754c:	f7f8 fe0e 	bl	800016c <__adddf3>
 8007550:	4604      	mov	r4, r0
 8007552:	460d      	mov	r5, r1
 8007554:	f7f9 fa70 	bl	8000a38 <__aeabi_d2iz>
 8007558:	2200      	movs	r2, #0
 800755a:	4607      	mov	r7, r0
 800755c:	2300      	movs	r3, #0
 800755e:	4620      	mov	r0, r4
 8007560:	4629      	mov	r1, r5
 8007562:	f7f9 fa2b 	bl	80009bc <__aeabi_dcmplt>
 8007566:	b140      	cbz	r0, 800757a <_dtoa_r+0x16a>
 8007568:	4638      	mov	r0, r7
 800756a:	f7f8 ff4b 	bl	8000404 <__aeabi_i2d>
 800756e:	4622      	mov	r2, r4
 8007570:	462b      	mov	r3, r5
 8007572:	f7f9 fa19 	bl	80009a8 <__aeabi_dcmpeq>
 8007576:	b900      	cbnz	r0, 800757a <_dtoa_r+0x16a>
 8007578:	3f01      	subs	r7, #1
 800757a:	2f16      	cmp	r7, #22
 800757c:	d854      	bhi.n	8007628 <_dtoa_r+0x218>
 800757e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007582:	4b60      	ldr	r3, [pc, #384]	@ (8007704 <_dtoa_r+0x2f4>)
 8007584:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	f7f9 fa16 	bl	80009bc <__aeabi_dcmplt>
 8007590:	2800      	cmp	r0, #0
 8007592:	d04b      	beq.n	800762c <_dtoa_r+0x21c>
 8007594:	2300      	movs	r3, #0
 8007596:	3f01      	subs	r7, #1
 8007598:	930f      	str	r3, [sp, #60]	@ 0x3c
 800759a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800759c:	1b9b      	subs	r3, r3, r6
 800759e:	1e5a      	subs	r2, r3, #1
 80075a0:	bf49      	itett	mi
 80075a2:	f1c3 0301 	rsbmi	r3, r3, #1
 80075a6:	2300      	movpl	r3, #0
 80075a8:	9304      	strmi	r3, [sp, #16]
 80075aa:	2300      	movmi	r3, #0
 80075ac:	9209      	str	r2, [sp, #36]	@ 0x24
 80075ae:	bf54      	ite	pl
 80075b0:	9304      	strpl	r3, [sp, #16]
 80075b2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80075b4:	2f00      	cmp	r7, #0
 80075b6:	db3b      	blt.n	8007630 <_dtoa_r+0x220>
 80075b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075ba:	970e      	str	r7, [sp, #56]	@ 0x38
 80075bc:	443b      	add	r3, r7
 80075be:	9309      	str	r3, [sp, #36]	@ 0x24
 80075c0:	2300      	movs	r3, #0
 80075c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80075c4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075c6:	2b09      	cmp	r3, #9
 80075c8:	d865      	bhi.n	8007696 <_dtoa_r+0x286>
 80075ca:	2b05      	cmp	r3, #5
 80075cc:	bfc4      	itt	gt
 80075ce:	3b04      	subgt	r3, #4
 80075d0:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80075d2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80075d4:	bfc8      	it	gt
 80075d6:	2400      	movgt	r4, #0
 80075d8:	f1a3 0302 	sub.w	r3, r3, #2
 80075dc:	bfd8      	it	le
 80075de:	2401      	movle	r4, #1
 80075e0:	2b03      	cmp	r3, #3
 80075e2:	d864      	bhi.n	80076ae <_dtoa_r+0x29e>
 80075e4:	e8df f003 	tbb	[pc, r3]
 80075e8:	2c385553 	.word	0x2c385553
 80075ec:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80075f0:	441e      	add	r6, r3
 80075f2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075f6:	2b20      	cmp	r3, #32
 80075f8:	bfc1      	itttt	gt
 80075fa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075fe:	fa08 f803 	lslgt.w	r8, r8, r3
 8007602:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007606:	fa24 f303 	lsrgt.w	r3, r4, r3
 800760a:	bfd6      	itet	le
 800760c:	f1c3 0320 	rsble	r3, r3, #32
 8007610:	ea48 0003 	orrgt.w	r0, r8, r3
 8007614:	fa04 f003 	lslle.w	r0, r4, r3
 8007618:	f7f8 fee4 	bl	80003e4 <__aeabi_ui2d>
 800761c:	2201      	movs	r2, #1
 800761e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007622:	3e01      	subs	r6, #1
 8007624:	9212      	str	r2, [sp, #72]	@ 0x48
 8007626:	e774      	b.n	8007512 <_dtoa_r+0x102>
 8007628:	2301      	movs	r3, #1
 800762a:	e7b5      	b.n	8007598 <_dtoa_r+0x188>
 800762c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800762e:	e7b4      	b.n	800759a <_dtoa_r+0x18a>
 8007630:	9b04      	ldr	r3, [sp, #16]
 8007632:	1bdb      	subs	r3, r3, r7
 8007634:	9304      	str	r3, [sp, #16]
 8007636:	427b      	negs	r3, r7
 8007638:	930a      	str	r3, [sp, #40]	@ 0x28
 800763a:	2300      	movs	r3, #0
 800763c:	930e      	str	r3, [sp, #56]	@ 0x38
 800763e:	e7c1      	b.n	80075c4 <_dtoa_r+0x1b4>
 8007640:	2301      	movs	r3, #1
 8007642:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007644:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007646:	eb07 0b03 	add.w	fp, r7, r3
 800764a:	f10b 0301 	add.w	r3, fp, #1
 800764e:	2b01      	cmp	r3, #1
 8007650:	9308      	str	r3, [sp, #32]
 8007652:	bfb8      	it	lt
 8007654:	2301      	movlt	r3, #1
 8007656:	e006      	b.n	8007666 <_dtoa_r+0x256>
 8007658:	2301      	movs	r3, #1
 800765a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800765c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800765e:	2b00      	cmp	r3, #0
 8007660:	dd28      	ble.n	80076b4 <_dtoa_r+0x2a4>
 8007662:	469b      	mov	fp, r3
 8007664:	9308      	str	r3, [sp, #32]
 8007666:	2100      	movs	r1, #0
 8007668:	2204      	movs	r2, #4
 800766a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800766e:	f102 0514 	add.w	r5, r2, #20
 8007672:	429d      	cmp	r5, r3
 8007674:	d926      	bls.n	80076c4 <_dtoa_r+0x2b4>
 8007676:	6041      	str	r1, [r0, #4]
 8007678:	4648      	mov	r0, r9
 800767a:	f000 fd9b 	bl	80081b4 <_Balloc>
 800767e:	4682      	mov	sl, r0
 8007680:	2800      	cmp	r0, #0
 8007682:	d143      	bne.n	800770c <_dtoa_r+0x2fc>
 8007684:	4602      	mov	r2, r0
 8007686:	f240 11af 	movw	r1, #431	@ 0x1af
 800768a:	4b1f      	ldr	r3, [pc, #124]	@ (8007708 <_dtoa_r+0x2f8>)
 800768c:	e6d4      	b.n	8007438 <_dtoa_r+0x28>
 800768e:	2300      	movs	r3, #0
 8007690:	e7e3      	b.n	800765a <_dtoa_r+0x24a>
 8007692:	2300      	movs	r3, #0
 8007694:	e7d5      	b.n	8007642 <_dtoa_r+0x232>
 8007696:	2401      	movs	r4, #1
 8007698:	2300      	movs	r3, #0
 800769a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800769c:	9320      	str	r3, [sp, #128]	@ 0x80
 800769e:	f04f 3bff 	mov.w	fp, #4294967295
 80076a2:	2200      	movs	r2, #0
 80076a4:	2312      	movs	r3, #18
 80076a6:	f8cd b020 	str.w	fp, [sp, #32]
 80076aa:	9221      	str	r2, [sp, #132]	@ 0x84
 80076ac:	e7db      	b.n	8007666 <_dtoa_r+0x256>
 80076ae:	2301      	movs	r3, #1
 80076b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80076b2:	e7f4      	b.n	800769e <_dtoa_r+0x28e>
 80076b4:	f04f 0b01 	mov.w	fp, #1
 80076b8:	465b      	mov	r3, fp
 80076ba:	f8cd b020 	str.w	fp, [sp, #32]
 80076be:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80076c2:	e7d0      	b.n	8007666 <_dtoa_r+0x256>
 80076c4:	3101      	adds	r1, #1
 80076c6:	0052      	lsls	r2, r2, #1
 80076c8:	e7d1      	b.n	800766e <_dtoa_r+0x25e>
 80076ca:	bf00      	nop
 80076cc:	f3af 8000 	nop.w
 80076d0:	636f4361 	.word	0x636f4361
 80076d4:	3fd287a7 	.word	0x3fd287a7
 80076d8:	8b60c8b3 	.word	0x8b60c8b3
 80076dc:	3fc68a28 	.word	0x3fc68a28
 80076e0:	509f79fb 	.word	0x509f79fb
 80076e4:	3fd34413 	.word	0x3fd34413
 80076e8:	0800908f 	.word	0x0800908f
 80076ec:	080090a6 	.word	0x080090a6
 80076f0:	7ff00000 	.word	0x7ff00000
 80076f4:	0800908b 	.word	0x0800908b
 80076f8:	0800905f 	.word	0x0800905f
 80076fc:	0800905e 	.word	0x0800905e
 8007700:	3ff80000 	.word	0x3ff80000
 8007704:	080091f8 	.word	0x080091f8
 8007708:	080090fe 	.word	0x080090fe
 800770c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007710:	6018      	str	r0, [r3, #0]
 8007712:	9b08      	ldr	r3, [sp, #32]
 8007714:	2b0e      	cmp	r3, #14
 8007716:	f200 80a1 	bhi.w	800785c <_dtoa_r+0x44c>
 800771a:	2c00      	cmp	r4, #0
 800771c:	f000 809e 	beq.w	800785c <_dtoa_r+0x44c>
 8007720:	2f00      	cmp	r7, #0
 8007722:	dd33      	ble.n	800778c <_dtoa_r+0x37c>
 8007724:	4b9c      	ldr	r3, [pc, #624]	@ (8007998 <_dtoa_r+0x588>)
 8007726:	f007 020f 	and.w	r2, r7, #15
 800772a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800772e:	05f8      	lsls	r0, r7, #23
 8007730:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007734:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007738:	ea4f 1427 	mov.w	r4, r7, asr #4
 800773c:	d516      	bpl.n	800776c <_dtoa_r+0x35c>
 800773e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007742:	4b96      	ldr	r3, [pc, #600]	@ (800799c <_dtoa_r+0x58c>)
 8007744:	2603      	movs	r6, #3
 8007746:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800774a:	f7f8 ffef 	bl	800072c <__aeabi_ddiv>
 800774e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007752:	f004 040f 	and.w	r4, r4, #15
 8007756:	4d91      	ldr	r5, [pc, #580]	@ (800799c <_dtoa_r+0x58c>)
 8007758:	b954      	cbnz	r4, 8007770 <_dtoa_r+0x360>
 800775a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800775e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007762:	f7f8 ffe3 	bl	800072c <__aeabi_ddiv>
 8007766:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800776a:	e028      	b.n	80077be <_dtoa_r+0x3ae>
 800776c:	2602      	movs	r6, #2
 800776e:	e7f2      	b.n	8007756 <_dtoa_r+0x346>
 8007770:	07e1      	lsls	r1, r4, #31
 8007772:	d508      	bpl.n	8007786 <_dtoa_r+0x376>
 8007774:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007778:	e9d5 2300 	ldrd	r2, r3, [r5]
 800777c:	f7f8 feac 	bl	80004d8 <__aeabi_dmul>
 8007780:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007784:	3601      	adds	r6, #1
 8007786:	1064      	asrs	r4, r4, #1
 8007788:	3508      	adds	r5, #8
 800778a:	e7e5      	b.n	8007758 <_dtoa_r+0x348>
 800778c:	f000 80af 	beq.w	80078ee <_dtoa_r+0x4de>
 8007790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007794:	427c      	negs	r4, r7
 8007796:	4b80      	ldr	r3, [pc, #512]	@ (8007998 <_dtoa_r+0x588>)
 8007798:	f004 020f 	and.w	r2, r4, #15
 800779c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a4:	f7f8 fe98 	bl	80004d8 <__aeabi_dmul>
 80077a8:	2602      	movs	r6, #2
 80077aa:	2300      	movs	r3, #0
 80077ac:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077b0:	4d7a      	ldr	r5, [pc, #488]	@ (800799c <_dtoa_r+0x58c>)
 80077b2:	1124      	asrs	r4, r4, #4
 80077b4:	2c00      	cmp	r4, #0
 80077b6:	f040 808f 	bne.w	80078d8 <_dtoa_r+0x4c8>
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1d3      	bne.n	8007766 <_dtoa_r+0x356>
 80077be:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80077c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	f000 8094 	beq.w	80078f2 <_dtoa_r+0x4e2>
 80077ca:	2200      	movs	r2, #0
 80077cc:	4620      	mov	r0, r4
 80077ce:	4629      	mov	r1, r5
 80077d0:	4b73      	ldr	r3, [pc, #460]	@ (80079a0 <_dtoa_r+0x590>)
 80077d2:	f7f9 f8f3 	bl	80009bc <__aeabi_dcmplt>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f000 808b 	beq.w	80078f2 <_dtoa_r+0x4e2>
 80077dc:	9b08      	ldr	r3, [sp, #32]
 80077de:	2b00      	cmp	r3, #0
 80077e0:	f000 8087 	beq.w	80078f2 <_dtoa_r+0x4e2>
 80077e4:	f1bb 0f00 	cmp.w	fp, #0
 80077e8:	dd34      	ble.n	8007854 <_dtoa_r+0x444>
 80077ea:	4620      	mov	r0, r4
 80077ec:	2200      	movs	r2, #0
 80077ee:	4629      	mov	r1, r5
 80077f0:	4b6c      	ldr	r3, [pc, #432]	@ (80079a4 <_dtoa_r+0x594>)
 80077f2:	f7f8 fe71 	bl	80004d8 <__aeabi_dmul>
 80077f6:	465c      	mov	r4, fp
 80077f8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077fc:	f107 38ff 	add.w	r8, r7, #4294967295
 8007800:	3601      	adds	r6, #1
 8007802:	4630      	mov	r0, r6
 8007804:	f7f8 fdfe 	bl	8000404 <__aeabi_i2d>
 8007808:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800780c:	f7f8 fe64 	bl	80004d8 <__aeabi_dmul>
 8007810:	2200      	movs	r2, #0
 8007812:	4b65      	ldr	r3, [pc, #404]	@ (80079a8 <_dtoa_r+0x598>)
 8007814:	f7f8 fcaa 	bl	800016c <__adddf3>
 8007818:	4605      	mov	r5, r0
 800781a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800781e:	2c00      	cmp	r4, #0
 8007820:	d16a      	bne.n	80078f8 <_dtoa_r+0x4e8>
 8007822:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007826:	2200      	movs	r2, #0
 8007828:	4b60      	ldr	r3, [pc, #384]	@ (80079ac <_dtoa_r+0x59c>)
 800782a:	f7f8 fc9d 	bl	8000168 <__aeabi_dsub>
 800782e:	4602      	mov	r2, r0
 8007830:	460b      	mov	r3, r1
 8007832:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007836:	462a      	mov	r2, r5
 8007838:	4633      	mov	r3, r6
 800783a:	f7f9 f8dd 	bl	80009f8 <__aeabi_dcmpgt>
 800783e:	2800      	cmp	r0, #0
 8007840:	f040 8298 	bne.w	8007d74 <_dtoa_r+0x964>
 8007844:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007848:	462a      	mov	r2, r5
 800784a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800784e:	f7f9 f8b5 	bl	80009bc <__aeabi_dcmplt>
 8007852:	bb38      	cbnz	r0, 80078a4 <_dtoa_r+0x494>
 8007854:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007858:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800785c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800785e:	2b00      	cmp	r3, #0
 8007860:	f2c0 8157 	blt.w	8007b12 <_dtoa_r+0x702>
 8007864:	2f0e      	cmp	r7, #14
 8007866:	f300 8154 	bgt.w	8007b12 <_dtoa_r+0x702>
 800786a:	4b4b      	ldr	r3, [pc, #300]	@ (8007998 <_dtoa_r+0x588>)
 800786c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007870:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007874:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007878:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800787a:	2b00      	cmp	r3, #0
 800787c:	f280 80e5 	bge.w	8007a4a <_dtoa_r+0x63a>
 8007880:	9b08      	ldr	r3, [sp, #32]
 8007882:	2b00      	cmp	r3, #0
 8007884:	f300 80e1 	bgt.w	8007a4a <_dtoa_r+0x63a>
 8007888:	d10c      	bne.n	80078a4 <_dtoa_r+0x494>
 800788a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800788e:	2200      	movs	r2, #0
 8007890:	4b46      	ldr	r3, [pc, #280]	@ (80079ac <_dtoa_r+0x59c>)
 8007892:	f7f8 fe21 	bl	80004d8 <__aeabi_dmul>
 8007896:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800789a:	f7f9 f8a3 	bl	80009e4 <__aeabi_dcmpge>
 800789e:	2800      	cmp	r0, #0
 80078a0:	f000 8266 	beq.w	8007d70 <_dtoa_r+0x960>
 80078a4:	2400      	movs	r4, #0
 80078a6:	4625      	mov	r5, r4
 80078a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80078aa:	4656      	mov	r6, sl
 80078ac:	ea6f 0803 	mvn.w	r8, r3
 80078b0:	2700      	movs	r7, #0
 80078b2:	4621      	mov	r1, r4
 80078b4:	4648      	mov	r0, r9
 80078b6:	f000 fcbd 	bl	8008234 <_Bfree>
 80078ba:	2d00      	cmp	r5, #0
 80078bc:	f000 80bd 	beq.w	8007a3a <_dtoa_r+0x62a>
 80078c0:	b12f      	cbz	r7, 80078ce <_dtoa_r+0x4be>
 80078c2:	42af      	cmp	r7, r5
 80078c4:	d003      	beq.n	80078ce <_dtoa_r+0x4be>
 80078c6:	4639      	mov	r1, r7
 80078c8:	4648      	mov	r0, r9
 80078ca:	f000 fcb3 	bl	8008234 <_Bfree>
 80078ce:	4629      	mov	r1, r5
 80078d0:	4648      	mov	r0, r9
 80078d2:	f000 fcaf 	bl	8008234 <_Bfree>
 80078d6:	e0b0      	b.n	8007a3a <_dtoa_r+0x62a>
 80078d8:	07e2      	lsls	r2, r4, #31
 80078da:	d505      	bpl.n	80078e8 <_dtoa_r+0x4d8>
 80078dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80078e0:	f7f8 fdfa 	bl	80004d8 <__aeabi_dmul>
 80078e4:	2301      	movs	r3, #1
 80078e6:	3601      	adds	r6, #1
 80078e8:	1064      	asrs	r4, r4, #1
 80078ea:	3508      	adds	r5, #8
 80078ec:	e762      	b.n	80077b4 <_dtoa_r+0x3a4>
 80078ee:	2602      	movs	r6, #2
 80078f0:	e765      	b.n	80077be <_dtoa_r+0x3ae>
 80078f2:	46b8      	mov	r8, r7
 80078f4:	9c08      	ldr	r4, [sp, #32]
 80078f6:	e784      	b.n	8007802 <_dtoa_r+0x3f2>
 80078f8:	4b27      	ldr	r3, [pc, #156]	@ (8007998 <_dtoa_r+0x588>)
 80078fa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078fc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007900:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007904:	4454      	add	r4, sl
 8007906:	2900      	cmp	r1, #0
 8007908:	d054      	beq.n	80079b4 <_dtoa_r+0x5a4>
 800790a:	2000      	movs	r0, #0
 800790c:	4928      	ldr	r1, [pc, #160]	@ (80079b0 <_dtoa_r+0x5a0>)
 800790e:	f7f8 ff0d 	bl	800072c <__aeabi_ddiv>
 8007912:	4633      	mov	r3, r6
 8007914:	462a      	mov	r2, r5
 8007916:	f7f8 fc27 	bl	8000168 <__aeabi_dsub>
 800791a:	4656      	mov	r6, sl
 800791c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007920:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007924:	f7f9 f888 	bl	8000a38 <__aeabi_d2iz>
 8007928:	4605      	mov	r5, r0
 800792a:	f7f8 fd6b 	bl	8000404 <__aeabi_i2d>
 800792e:	4602      	mov	r2, r0
 8007930:	460b      	mov	r3, r1
 8007932:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007936:	f7f8 fc17 	bl	8000168 <__aeabi_dsub>
 800793a:	4602      	mov	r2, r0
 800793c:	460b      	mov	r3, r1
 800793e:	3530      	adds	r5, #48	@ 0x30
 8007940:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007944:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007948:	f806 5b01 	strb.w	r5, [r6], #1
 800794c:	f7f9 f836 	bl	80009bc <__aeabi_dcmplt>
 8007950:	2800      	cmp	r0, #0
 8007952:	d172      	bne.n	8007a3a <_dtoa_r+0x62a>
 8007954:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007958:	2000      	movs	r0, #0
 800795a:	4911      	ldr	r1, [pc, #68]	@ (80079a0 <_dtoa_r+0x590>)
 800795c:	f7f8 fc04 	bl	8000168 <__aeabi_dsub>
 8007960:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007964:	f7f9 f82a 	bl	80009bc <__aeabi_dcmplt>
 8007968:	2800      	cmp	r0, #0
 800796a:	f040 80b4 	bne.w	8007ad6 <_dtoa_r+0x6c6>
 800796e:	42a6      	cmp	r6, r4
 8007970:	f43f af70 	beq.w	8007854 <_dtoa_r+0x444>
 8007974:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007978:	2200      	movs	r2, #0
 800797a:	4b0a      	ldr	r3, [pc, #40]	@ (80079a4 <_dtoa_r+0x594>)
 800797c:	f7f8 fdac 	bl	80004d8 <__aeabi_dmul>
 8007980:	2200      	movs	r2, #0
 8007982:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798a:	4b06      	ldr	r3, [pc, #24]	@ (80079a4 <_dtoa_r+0x594>)
 800798c:	f7f8 fda4 	bl	80004d8 <__aeabi_dmul>
 8007990:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007994:	e7c4      	b.n	8007920 <_dtoa_r+0x510>
 8007996:	bf00      	nop
 8007998:	080091f8 	.word	0x080091f8
 800799c:	080091d0 	.word	0x080091d0
 80079a0:	3ff00000 	.word	0x3ff00000
 80079a4:	40240000 	.word	0x40240000
 80079a8:	401c0000 	.word	0x401c0000
 80079ac:	40140000 	.word	0x40140000
 80079b0:	3fe00000 	.word	0x3fe00000
 80079b4:	4631      	mov	r1, r6
 80079b6:	4628      	mov	r0, r5
 80079b8:	f7f8 fd8e 	bl	80004d8 <__aeabi_dmul>
 80079bc:	4656      	mov	r6, sl
 80079be:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80079c2:	9413      	str	r4, [sp, #76]	@ 0x4c
 80079c4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079c8:	f7f9 f836 	bl	8000a38 <__aeabi_d2iz>
 80079cc:	4605      	mov	r5, r0
 80079ce:	f7f8 fd19 	bl	8000404 <__aeabi_i2d>
 80079d2:	4602      	mov	r2, r0
 80079d4:	460b      	mov	r3, r1
 80079d6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079da:	f7f8 fbc5 	bl	8000168 <__aeabi_dsub>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	3530      	adds	r5, #48	@ 0x30
 80079e4:	f806 5b01 	strb.w	r5, [r6], #1
 80079e8:	42a6      	cmp	r6, r4
 80079ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80079ee:	f04f 0200 	mov.w	r2, #0
 80079f2:	d124      	bne.n	8007a3e <_dtoa_r+0x62e>
 80079f4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80079f8:	4bae      	ldr	r3, [pc, #696]	@ (8007cb4 <_dtoa_r+0x8a4>)
 80079fa:	f7f8 fbb7 	bl	800016c <__adddf3>
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a06:	f7f8 fff7 	bl	80009f8 <__aeabi_dcmpgt>
 8007a0a:	2800      	cmp	r0, #0
 8007a0c:	d163      	bne.n	8007ad6 <_dtoa_r+0x6c6>
 8007a0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007a12:	2000      	movs	r0, #0
 8007a14:	49a7      	ldr	r1, [pc, #668]	@ (8007cb4 <_dtoa_r+0x8a4>)
 8007a16:	f7f8 fba7 	bl	8000168 <__aeabi_dsub>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	460b      	mov	r3, r1
 8007a1e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007a22:	f7f8 ffcb 	bl	80009bc <__aeabi_dcmplt>
 8007a26:	2800      	cmp	r0, #0
 8007a28:	f43f af14 	beq.w	8007854 <_dtoa_r+0x444>
 8007a2c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007a2e:	1e73      	subs	r3, r6, #1
 8007a30:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007a32:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007a36:	2b30      	cmp	r3, #48	@ 0x30
 8007a38:	d0f8      	beq.n	8007a2c <_dtoa_r+0x61c>
 8007a3a:	4647      	mov	r7, r8
 8007a3c:	e03b      	b.n	8007ab6 <_dtoa_r+0x6a6>
 8007a3e:	4b9e      	ldr	r3, [pc, #632]	@ (8007cb8 <_dtoa_r+0x8a8>)
 8007a40:	f7f8 fd4a 	bl	80004d8 <__aeabi_dmul>
 8007a44:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007a48:	e7bc      	b.n	80079c4 <_dtoa_r+0x5b4>
 8007a4a:	4656      	mov	r6, sl
 8007a4c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007a50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a54:	4620      	mov	r0, r4
 8007a56:	4629      	mov	r1, r5
 8007a58:	f7f8 fe68 	bl	800072c <__aeabi_ddiv>
 8007a5c:	f7f8 ffec 	bl	8000a38 <__aeabi_d2iz>
 8007a60:	4680      	mov	r8, r0
 8007a62:	f7f8 fccf 	bl	8000404 <__aeabi_i2d>
 8007a66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a6a:	f7f8 fd35 	bl	80004d8 <__aeabi_dmul>
 8007a6e:	4602      	mov	r2, r0
 8007a70:	460b      	mov	r3, r1
 8007a72:	4620      	mov	r0, r4
 8007a74:	4629      	mov	r1, r5
 8007a76:	f7f8 fb77 	bl	8000168 <__aeabi_dsub>
 8007a7a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a7e:	9d08      	ldr	r5, [sp, #32]
 8007a80:	f806 4b01 	strb.w	r4, [r6], #1
 8007a84:	eba6 040a 	sub.w	r4, r6, sl
 8007a88:	42a5      	cmp	r5, r4
 8007a8a:	4602      	mov	r2, r0
 8007a8c:	460b      	mov	r3, r1
 8007a8e:	d133      	bne.n	8007af8 <_dtoa_r+0x6e8>
 8007a90:	f7f8 fb6c 	bl	800016c <__adddf3>
 8007a94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a98:	4604      	mov	r4, r0
 8007a9a:	460d      	mov	r5, r1
 8007a9c:	f7f8 ffac 	bl	80009f8 <__aeabi_dcmpgt>
 8007aa0:	b9c0      	cbnz	r0, 8007ad4 <_dtoa_r+0x6c4>
 8007aa2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	4629      	mov	r1, r5
 8007aaa:	f7f8 ff7d 	bl	80009a8 <__aeabi_dcmpeq>
 8007aae:	b110      	cbz	r0, 8007ab6 <_dtoa_r+0x6a6>
 8007ab0:	f018 0f01 	tst.w	r8, #1
 8007ab4:	d10e      	bne.n	8007ad4 <_dtoa_r+0x6c4>
 8007ab6:	4648      	mov	r0, r9
 8007ab8:	9903      	ldr	r1, [sp, #12]
 8007aba:	f000 fbbb 	bl	8008234 <_Bfree>
 8007abe:	2300      	movs	r3, #0
 8007ac0:	7033      	strb	r3, [r6, #0]
 8007ac2:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007ac4:	3701      	adds	r7, #1
 8007ac6:	601f      	str	r7, [r3, #0]
 8007ac8:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	f000 824b 	beq.w	8007f66 <_dtoa_r+0xb56>
 8007ad0:	601e      	str	r6, [r3, #0]
 8007ad2:	e248      	b.n	8007f66 <_dtoa_r+0xb56>
 8007ad4:	46b8      	mov	r8, r7
 8007ad6:	4633      	mov	r3, r6
 8007ad8:	461e      	mov	r6, r3
 8007ada:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ade:	2a39      	cmp	r2, #57	@ 0x39
 8007ae0:	d106      	bne.n	8007af0 <_dtoa_r+0x6e0>
 8007ae2:	459a      	cmp	sl, r3
 8007ae4:	d1f8      	bne.n	8007ad8 <_dtoa_r+0x6c8>
 8007ae6:	2230      	movs	r2, #48	@ 0x30
 8007ae8:	f108 0801 	add.w	r8, r8, #1
 8007aec:	f88a 2000 	strb.w	r2, [sl]
 8007af0:	781a      	ldrb	r2, [r3, #0]
 8007af2:	3201      	adds	r2, #1
 8007af4:	701a      	strb	r2, [r3, #0]
 8007af6:	e7a0      	b.n	8007a3a <_dtoa_r+0x62a>
 8007af8:	2200      	movs	r2, #0
 8007afa:	4b6f      	ldr	r3, [pc, #444]	@ (8007cb8 <_dtoa_r+0x8a8>)
 8007afc:	f7f8 fcec 	bl	80004d8 <__aeabi_dmul>
 8007b00:	2200      	movs	r2, #0
 8007b02:	2300      	movs	r3, #0
 8007b04:	4604      	mov	r4, r0
 8007b06:	460d      	mov	r5, r1
 8007b08:	f7f8 ff4e 	bl	80009a8 <__aeabi_dcmpeq>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	d09f      	beq.n	8007a50 <_dtoa_r+0x640>
 8007b10:	e7d1      	b.n	8007ab6 <_dtoa_r+0x6a6>
 8007b12:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007b14:	2a00      	cmp	r2, #0
 8007b16:	f000 80ea 	beq.w	8007cee <_dtoa_r+0x8de>
 8007b1a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007b1c:	2a01      	cmp	r2, #1
 8007b1e:	f300 80cd 	bgt.w	8007cbc <_dtoa_r+0x8ac>
 8007b22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007b24:	2a00      	cmp	r2, #0
 8007b26:	f000 80c1 	beq.w	8007cac <_dtoa_r+0x89c>
 8007b2a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007b2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007b30:	9e04      	ldr	r6, [sp, #16]
 8007b32:	9a04      	ldr	r2, [sp, #16]
 8007b34:	2101      	movs	r1, #1
 8007b36:	441a      	add	r2, r3
 8007b38:	9204      	str	r2, [sp, #16]
 8007b3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	441a      	add	r2, r3
 8007b40:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b42:	f000 fc2b 	bl	800839c <__i2b>
 8007b46:	4605      	mov	r5, r0
 8007b48:	b166      	cbz	r6, 8007b64 <_dtoa_r+0x754>
 8007b4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	dd09      	ble.n	8007b64 <_dtoa_r+0x754>
 8007b50:	42b3      	cmp	r3, r6
 8007b52:	bfa8      	it	ge
 8007b54:	4633      	movge	r3, r6
 8007b56:	9a04      	ldr	r2, [sp, #16]
 8007b58:	1af6      	subs	r6, r6, r3
 8007b5a:	1ad2      	subs	r2, r2, r3
 8007b5c:	9204      	str	r2, [sp, #16]
 8007b5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b60:	1ad3      	subs	r3, r2, r3
 8007b62:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b64:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b66:	b30b      	cbz	r3, 8007bac <_dtoa_r+0x79c>
 8007b68:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	f000 80c6 	beq.w	8007cfc <_dtoa_r+0x8ec>
 8007b70:	2c00      	cmp	r4, #0
 8007b72:	f000 80c0 	beq.w	8007cf6 <_dtoa_r+0x8e6>
 8007b76:	4629      	mov	r1, r5
 8007b78:	4622      	mov	r2, r4
 8007b7a:	4648      	mov	r0, r9
 8007b7c:	f000 fcc6 	bl	800850c <__pow5mult>
 8007b80:	9a03      	ldr	r2, [sp, #12]
 8007b82:	4601      	mov	r1, r0
 8007b84:	4605      	mov	r5, r0
 8007b86:	4648      	mov	r0, r9
 8007b88:	f000 fc1e 	bl	80083c8 <__multiply>
 8007b8c:	9903      	ldr	r1, [sp, #12]
 8007b8e:	4680      	mov	r8, r0
 8007b90:	4648      	mov	r0, r9
 8007b92:	f000 fb4f 	bl	8008234 <_Bfree>
 8007b96:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b98:	1b1b      	subs	r3, r3, r4
 8007b9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b9c:	f000 80b1 	beq.w	8007d02 <_dtoa_r+0x8f2>
 8007ba0:	4641      	mov	r1, r8
 8007ba2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ba4:	4648      	mov	r0, r9
 8007ba6:	f000 fcb1 	bl	800850c <__pow5mult>
 8007baa:	9003      	str	r0, [sp, #12]
 8007bac:	2101      	movs	r1, #1
 8007bae:	4648      	mov	r0, r9
 8007bb0:	f000 fbf4 	bl	800839c <__i2b>
 8007bb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bb6:	4604      	mov	r4, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	f000 81d8 	beq.w	8007f6e <_dtoa_r+0xb5e>
 8007bbe:	461a      	mov	r2, r3
 8007bc0:	4601      	mov	r1, r0
 8007bc2:	4648      	mov	r0, r9
 8007bc4:	f000 fca2 	bl	800850c <__pow5mult>
 8007bc8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007bca:	4604      	mov	r4, r0
 8007bcc:	2b01      	cmp	r3, #1
 8007bce:	f300 809f 	bgt.w	8007d10 <_dtoa_r+0x900>
 8007bd2:	9b06      	ldr	r3, [sp, #24]
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	f040 8097 	bne.w	8007d08 <_dtoa_r+0x8f8>
 8007bda:	9b07      	ldr	r3, [sp, #28]
 8007bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f040 8093 	bne.w	8007d0c <_dtoa_r+0x8fc>
 8007be6:	9b07      	ldr	r3, [sp, #28]
 8007be8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007bec:	0d1b      	lsrs	r3, r3, #20
 8007bee:	051b      	lsls	r3, r3, #20
 8007bf0:	b133      	cbz	r3, 8007c00 <_dtoa_r+0x7f0>
 8007bf2:	9b04      	ldr	r3, [sp, #16]
 8007bf4:	3301      	adds	r3, #1
 8007bf6:	9304      	str	r3, [sp, #16]
 8007bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bfa:	3301      	adds	r3, #1
 8007bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bfe:	2301      	movs	r3, #1
 8007c00:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	f000 81b8 	beq.w	8007f7a <_dtoa_r+0xb6a>
 8007c0a:	6923      	ldr	r3, [r4, #16]
 8007c0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c10:	6918      	ldr	r0, [r3, #16]
 8007c12:	f000 fb77 	bl	8008304 <__hi0bits>
 8007c16:	f1c0 0020 	rsb	r0, r0, #32
 8007c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c1c:	4418      	add	r0, r3
 8007c1e:	f010 001f 	ands.w	r0, r0, #31
 8007c22:	f000 8082 	beq.w	8007d2a <_dtoa_r+0x91a>
 8007c26:	f1c0 0320 	rsb	r3, r0, #32
 8007c2a:	2b04      	cmp	r3, #4
 8007c2c:	dd73      	ble.n	8007d16 <_dtoa_r+0x906>
 8007c2e:	9b04      	ldr	r3, [sp, #16]
 8007c30:	f1c0 001c 	rsb	r0, r0, #28
 8007c34:	4403      	add	r3, r0
 8007c36:	9304      	str	r3, [sp, #16]
 8007c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c3a:	4406      	add	r6, r0
 8007c3c:	4403      	add	r3, r0
 8007c3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c40:	9b04      	ldr	r3, [sp, #16]
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	dd05      	ble.n	8007c52 <_dtoa_r+0x842>
 8007c46:	461a      	mov	r2, r3
 8007c48:	4648      	mov	r0, r9
 8007c4a:	9903      	ldr	r1, [sp, #12]
 8007c4c:	f000 fcb8 	bl	80085c0 <__lshift>
 8007c50:	9003      	str	r0, [sp, #12]
 8007c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	dd05      	ble.n	8007c64 <_dtoa_r+0x854>
 8007c58:	4621      	mov	r1, r4
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	4648      	mov	r0, r9
 8007c5e:	f000 fcaf 	bl	80085c0 <__lshift>
 8007c62:	4604      	mov	r4, r0
 8007c64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d061      	beq.n	8007d2e <_dtoa_r+0x91e>
 8007c6a:	4621      	mov	r1, r4
 8007c6c:	9803      	ldr	r0, [sp, #12]
 8007c6e:	f000 fd13 	bl	8008698 <__mcmp>
 8007c72:	2800      	cmp	r0, #0
 8007c74:	da5b      	bge.n	8007d2e <_dtoa_r+0x91e>
 8007c76:	2300      	movs	r3, #0
 8007c78:	220a      	movs	r2, #10
 8007c7a:	4648      	mov	r0, r9
 8007c7c:	9903      	ldr	r1, [sp, #12]
 8007c7e:	f000 fafb 	bl	8008278 <__multadd>
 8007c82:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c84:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c88:	9003      	str	r0, [sp, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	f000 8177 	beq.w	8007f7e <_dtoa_r+0xb6e>
 8007c90:	4629      	mov	r1, r5
 8007c92:	2300      	movs	r3, #0
 8007c94:	220a      	movs	r2, #10
 8007c96:	4648      	mov	r0, r9
 8007c98:	f000 faee 	bl	8008278 <__multadd>
 8007c9c:	f1bb 0f00 	cmp.w	fp, #0
 8007ca0:	4605      	mov	r5, r0
 8007ca2:	dc6f      	bgt.n	8007d84 <_dtoa_r+0x974>
 8007ca4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ca6:	2b02      	cmp	r3, #2
 8007ca8:	dc49      	bgt.n	8007d3e <_dtoa_r+0x92e>
 8007caa:	e06b      	b.n	8007d84 <_dtoa_r+0x974>
 8007cac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007cae:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007cb2:	e73c      	b.n	8007b2e <_dtoa_r+0x71e>
 8007cb4:	3fe00000 	.word	0x3fe00000
 8007cb8:	40240000 	.word	0x40240000
 8007cbc:	9b08      	ldr	r3, [sp, #32]
 8007cbe:	1e5c      	subs	r4, r3, #1
 8007cc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cc2:	42a3      	cmp	r3, r4
 8007cc4:	db09      	blt.n	8007cda <_dtoa_r+0x8ca>
 8007cc6:	1b1c      	subs	r4, r3, r4
 8007cc8:	9b08      	ldr	r3, [sp, #32]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	f6bf af30 	bge.w	8007b30 <_dtoa_r+0x720>
 8007cd0:	9b04      	ldr	r3, [sp, #16]
 8007cd2:	9a08      	ldr	r2, [sp, #32]
 8007cd4:	1a9e      	subs	r6, r3, r2
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	e72b      	b.n	8007b32 <_dtoa_r+0x722>
 8007cda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007cdc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cde:	1ae3      	subs	r3, r4, r3
 8007ce0:	441a      	add	r2, r3
 8007ce2:	940a      	str	r4, [sp, #40]	@ 0x28
 8007ce4:	9e04      	ldr	r6, [sp, #16]
 8007ce6:	2400      	movs	r4, #0
 8007ce8:	9b08      	ldr	r3, [sp, #32]
 8007cea:	920e      	str	r2, [sp, #56]	@ 0x38
 8007cec:	e721      	b.n	8007b32 <_dtoa_r+0x722>
 8007cee:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007cf0:	9e04      	ldr	r6, [sp, #16]
 8007cf2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007cf4:	e728      	b.n	8007b48 <_dtoa_r+0x738>
 8007cf6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007cfa:	e751      	b.n	8007ba0 <_dtoa_r+0x790>
 8007cfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cfe:	9903      	ldr	r1, [sp, #12]
 8007d00:	e750      	b.n	8007ba4 <_dtoa_r+0x794>
 8007d02:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d06:	e751      	b.n	8007bac <_dtoa_r+0x79c>
 8007d08:	2300      	movs	r3, #0
 8007d0a:	e779      	b.n	8007c00 <_dtoa_r+0x7f0>
 8007d0c:	9b06      	ldr	r3, [sp, #24]
 8007d0e:	e777      	b.n	8007c00 <_dtoa_r+0x7f0>
 8007d10:	2300      	movs	r3, #0
 8007d12:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d14:	e779      	b.n	8007c0a <_dtoa_r+0x7fa>
 8007d16:	d093      	beq.n	8007c40 <_dtoa_r+0x830>
 8007d18:	9a04      	ldr	r2, [sp, #16]
 8007d1a:	331c      	adds	r3, #28
 8007d1c:	441a      	add	r2, r3
 8007d1e:	9204      	str	r2, [sp, #16]
 8007d20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d22:	441e      	add	r6, r3
 8007d24:	441a      	add	r2, r3
 8007d26:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d28:	e78a      	b.n	8007c40 <_dtoa_r+0x830>
 8007d2a:	4603      	mov	r3, r0
 8007d2c:	e7f4      	b.n	8007d18 <_dtoa_r+0x908>
 8007d2e:	9b08      	ldr	r3, [sp, #32]
 8007d30:	46b8      	mov	r8, r7
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	dc20      	bgt.n	8007d78 <_dtoa_r+0x968>
 8007d36:	469b      	mov	fp, r3
 8007d38:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	dd1e      	ble.n	8007d7c <_dtoa_r+0x96c>
 8007d3e:	f1bb 0f00 	cmp.w	fp, #0
 8007d42:	f47f adb1 	bne.w	80078a8 <_dtoa_r+0x498>
 8007d46:	4621      	mov	r1, r4
 8007d48:	465b      	mov	r3, fp
 8007d4a:	2205      	movs	r2, #5
 8007d4c:	4648      	mov	r0, r9
 8007d4e:	f000 fa93 	bl	8008278 <__multadd>
 8007d52:	4601      	mov	r1, r0
 8007d54:	4604      	mov	r4, r0
 8007d56:	9803      	ldr	r0, [sp, #12]
 8007d58:	f000 fc9e 	bl	8008698 <__mcmp>
 8007d5c:	2800      	cmp	r0, #0
 8007d5e:	f77f ada3 	ble.w	80078a8 <_dtoa_r+0x498>
 8007d62:	4656      	mov	r6, sl
 8007d64:	2331      	movs	r3, #49	@ 0x31
 8007d66:	f108 0801 	add.w	r8, r8, #1
 8007d6a:	f806 3b01 	strb.w	r3, [r6], #1
 8007d6e:	e59f      	b.n	80078b0 <_dtoa_r+0x4a0>
 8007d70:	46b8      	mov	r8, r7
 8007d72:	9c08      	ldr	r4, [sp, #32]
 8007d74:	4625      	mov	r5, r4
 8007d76:	e7f4      	b.n	8007d62 <_dtoa_r+0x952>
 8007d78:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007d7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	f000 8101 	beq.w	8007f86 <_dtoa_r+0xb76>
 8007d84:	2e00      	cmp	r6, #0
 8007d86:	dd05      	ble.n	8007d94 <_dtoa_r+0x984>
 8007d88:	4629      	mov	r1, r5
 8007d8a:	4632      	mov	r2, r6
 8007d8c:	4648      	mov	r0, r9
 8007d8e:	f000 fc17 	bl	80085c0 <__lshift>
 8007d92:	4605      	mov	r5, r0
 8007d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d05c      	beq.n	8007e54 <_dtoa_r+0xa44>
 8007d9a:	4648      	mov	r0, r9
 8007d9c:	6869      	ldr	r1, [r5, #4]
 8007d9e:	f000 fa09 	bl	80081b4 <_Balloc>
 8007da2:	4606      	mov	r6, r0
 8007da4:	b928      	cbnz	r0, 8007db2 <_dtoa_r+0x9a2>
 8007da6:	4602      	mov	r2, r0
 8007da8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007dac:	4b80      	ldr	r3, [pc, #512]	@ (8007fb0 <_dtoa_r+0xba0>)
 8007dae:	f7ff bb43 	b.w	8007438 <_dtoa_r+0x28>
 8007db2:	692a      	ldr	r2, [r5, #16]
 8007db4:	f105 010c 	add.w	r1, r5, #12
 8007db8:	3202      	adds	r2, #2
 8007dba:	0092      	lsls	r2, r2, #2
 8007dbc:	300c      	adds	r0, #12
 8007dbe:	f7ff fa8e 	bl	80072de <memcpy>
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	4631      	mov	r1, r6
 8007dc6:	4648      	mov	r0, r9
 8007dc8:	f000 fbfa 	bl	80085c0 <__lshift>
 8007dcc:	462f      	mov	r7, r5
 8007dce:	4605      	mov	r5, r0
 8007dd0:	f10a 0301 	add.w	r3, sl, #1
 8007dd4:	9304      	str	r3, [sp, #16]
 8007dd6:	eb0a 030b 	add.w	r3, sl, fp
 8007dda:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ddc:	9b06      	ldr	r3, [sp, #24]
 8007dde:	f003 0301 	and.w	r3, r3, #1
 8007de2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007de4:	9b04      	ldr	r3, [sp, #16]
 8007de6:	4621      	mov	r1, r4
 8007de8:	9803      	ldr	r0, [sp, #12]
 8007dea:	f103 3bff 	add.w	fp, r3, #4294967295
 8007dee:	f7ff fa84 	bl	80072fa <quorem>
 8007df2:	4603      	mov	r3, r0
 8007df4:	4639      	mov	r1, r7
 8007df6:	3330      	adds	r3, #48	@ 0x30
 8007df8:	9006      	str	r0, [sp, #24]
 8007dfa:	9803      	ldr	r0, [sp, #12]
 8007dfc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dfe:	f000 fc4b 	bl	8008698 <__mcmp>
 8007e02:	462a      	mov	r2, r5
 8007e04:	9008      	str	r0, [sp, #32]
 8007e06:	4621      	mov	r1, r4
 8007e08:	4648      	mov	r0, r9
 8007e0a:	f000 fc61 	bl	80086d0 <__mdiff>
 8007e0e:	68c2      	ldr	r2, [r0, #12]
 8007e10:	4606      	mov	r6, r0
 8007e12:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e14:	bb02      	cbnz	r2, 8007e58 <_dtoa_r+0xa48>
 8007e16:	4601      	mov	r1, r0
 8007e18:	9803      	ldr	r0, [sp, #12]
 8007e1a:	f000 fc3d 	bl	8008698 <__mcmp>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e22:	4631      	mov	r1, r6
 8007e24:	4648      	mov	r0, r9
 8007e26:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007e2a:	f000 fa03 	bl	8008234 <_Bfree>
 8007e2e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007e30:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007e32:	9e04      	ldr	r6, [sp, #16]
 8007e34:	ea42 0103 	orr.w	r1, r2, r3
 8007e38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e3a:	4319      	orrs	r1, r3
 8007e3c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e3e:	d10d      	bne.n	8007e5c <_dtoa_r+0xa4c>
 8007e40:	2b39      	cmp	r3, #57	@ 0x39
 8007e42:	d027      	beq.n	8007e94 <_dtoa_r+0xa84>
 8007e44:	9a08      	ldr	r2, [sp, #32]
 8007e46:	2a00      	cmp	r2, #0
 8007e48:	dd01      	ble.n	8007e4e <_dtoa_r+0xa3e>
 8007e4a:	9b06      	ldr	r3, [sp, #24]
 8007e4c:	3331      	adds	r3, #49	@ 0x31
 8007e4e:	f88b 3000 	strb.w	r3, [fp]
 8007e52:	e52e      	b.n	80078b2 <_dtoa_r+0x4a2>
 8007e54:	4628      	mov	r0, r5
 8007e56:	e7b9      	b.n	8007dcc <_dtoa_r+0x9bc>
 8007e58:	2201      	movs	r2, #1
 8007e5a:	e7e2      	b.n	8007e22 <_dtoa_r+0xa12>
 8007e5c:	9908      	ldr	r1, [sp, #32]
 8007e5e:	2900      	cmp	r1, #0
 8007e60:	db04      	blt.n	8007e6c <_dtoa_r+0xa5c>
 8007e62:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007e64:	4301      	orrs	r1, r0
 8007e66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e68:	4301      	orrs	r1, r0
 8007e6a:	d120      	bne.n	8007eae <_dtoa_r+0xa9e>
 8007e6c:	2a00      	cmp	r2, #0
 8007e6e:	ddee      	ble.n	8007e4e <_dtoa_r+0xa3e>
 8007e70:	2201      	movs	r2, #1
 8007e72:	9903      	ldr	r1, [sp, #12]
 8007e74:	4648      	mov	r0, r9
 8007e76:	9304      	str	r3, [sp, #16]
 8007e78:	f000 fba2 	bl	80085c0 <__lshift>
 8007e7c:	4621      	mov	r1, r4
 8007e7e:	9003      	str	r0, [sp, #12]
 8007e80:	f000 fc0a 	bl	8008698 <__mcmp>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	9b04      	ldr	r3, [sp, #16]
 8007e88:	dc02      	bgt.n	8007e90 <_dtoa_r+0xa80>
 8007e8a:	d1e0      	bne.n	8007e4e <_dtoa_r+0xa3e>
 8007e8c:	07da      	lsls	r2, r3, #31
 8007e8e:	d5de      	bpl.n	8007e4e <_dtoa_r+0xa3e>
 8007e90:	2b39      	cmp	r3, #57	@ 0x39
 8007e92:	d1da      	bne.n	8007e4a <_dtoa_r+0xa3a>
 8007e94:	2339      	movs	r3, #57	@ 0x39
 8007e96:	f88b 3000 	strb.w	r3, [fp]
 8007e9a:	4633      	mov	r3, r6
 8007e9c:	461e      	mov	r6, r3
 8007e9e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007ea2:	3b01      	subs	r3, #1
 8007ea4:	2a39      	cmp	r2, #57	@ 0x39
 8007ea6:	d04e      	beq.n	8007f46 <_dtoa_r+0xb36>
 8007ea8:	3201      	adds	r2, #1
 8007eaa:	701a      	strb	r2, [r3, #0]
 8007eac:	e501      	b.n	80078b2 <_dtoa_r+0x4a2>
 8007eae:	2a00      	cmp	r2, #0
 8007eb0:	dd03      	ble.n	8007eba <_dtoa_r+0xaaa>
 8007eb2:	2b39      	cmp	r3, #57	@ 0x39
 8007eb4:	d0ee      	beq.n	8007e94 <_dtoa_r+0xa84>
 8007eb6:	3301      	adds	r3, #1
 8007eb8:	e7c9      	b.n	8007e4e <_dtoa_r+0xa3e>
 8007eba:	9a04      	ldr	r2, [sp, #16]
 8007ebc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007ebe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007ec2:	428a      	cmp	r2, r1
 8007ec4:	d028      	beq.n	8007f18 <_dtoa_r+0xb08>
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	220a      	movs	r2, #10
 8007eca:	9903      	ldr	r1, [sp, #12]
 8007ecc:	4648      	mov	r0, r9
 8007ece:	f000 f9d3 	bl	8008278 <__multadd>
 8007ed2:	42af      	cmp	r7, r5
 8007ed4:	9003      	str	r0, [sp, #12]
 8007ed6:	f04f 0300 	mov.w	r3, #0
 8007eda:	f04f 020a 	mov.w	r2, #10
 8007ede:	4639      	mov	r1, r7
 8007ee0:	4648      	mov	r0, r9
 8007ee2:	d107      	bne.n	8007ef4 <_dtoa_r+0xae4>
 8007ee4:	f000 f9c8 	bl	8008278 <__multadd>
 8007ee8:	4607      	mov	r7, r0
 8007eea:	4605      	mov	r5, r0
 8007eec:	9b04      	ldr	r3, [sp, #16]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	e777      	b.n	8007de4 <_dtoa_r+0x9d4>
 8007ef4:	f000 f9c0 	bl	8008278 <__multadd>
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4607      	mov	r7, r0
 8007efc:	2300      	movs	r3, #0
 8007efe:	220a      	movs	r2, #10
 8007f00:	4648      	mov	r0, r9
 8007f02:	f000 f9b9 	bl	8008278 <__multadd>
 8007f06:	4605      	mov	r5, r0
 8007f08:	e7f0      	b.n	8007eec <_dtoa_r+0xadc>
 8007f0a:	f1bb 0f00 	cmp.w	fp, #0
 8007f0e:	bfcc      	ite	gt
 8007f10:	465e      	movgt	r6, fp
 8007f12:	2601      	movle	r6, #1
 8007f14:	2700      	movs	r7, #0
 8007f16:	4456      	add	r6, sl
 8007f18:	2201      	movs	r2, #1
 8007f1a:	9903      	ldr	r1, [sp, #12]
 8007f1c:	4648      	mov	r0, r9
 8007f1e:	9304      	str	r3, [sp, #16]
 8007f20:	f000 fb4e 	bl	80085c0 <__lshift>
 8007f24:	4621      	mov	r1, r4
 8007f26:	9003      	str	r0, [sp, #12]
 8007f28:	f000 fbb6 	bl	8008698 <__mcmp>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	dcb4      	bgt.n	8007e9a <_dtoa_r+0xa8a>
 8007f30:	d102      	bne.n	8007f38 <_dtoa_r+0xb28>
 8007f32:	9b04      	ldr	r3, [sp, #16]
 8007f34:	07db      	lsls	r3, r3, #31
 8007f36:	d4b0      	bmi.n	8007e9a <_dtoa_r+0xa8a>
 8007f38:	4633      	mov	r3, r6
 8007f3a:	461e      	mov	r6, r3
 8007f3c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007f40:	2a30      	cmp	r2, #48	@ 0x30
 8007f42:	d0fa      	beq.n	8007f3a <_dtoa_r+0xb2a>
 8007f44:	e4b5      	b.n	80078b2 <_dtoa_r+0x4a2>
 8007f46:	459a      	cmp	sl, r3
 8007f48:	d1a8      	bne.n	8007e9c <_dtoa_r+0xa8c>
 8007f4a:	2331      	movs	r3, #49	@ 0x31
 8007f4c:	f108 0801 	add.w	r8, r8, #1
 8007f50:	f88a 3000 	strb.w	r3, [sl]
 8007f54:	e4ad      	b.n	80078b2 <_dtoa_r+0x4a2>
 8007f56:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f58:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007fb4 <_dtoa_r+0xba4>
 8007f5c:	b11b      	cbz	r3, 8007f66 <_dtoa_r+0xb56>
 8007f5e:	f10a 0308 	add.w	r3, sl, #8
 8007f62:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007f64:	6013      	str	r3, [r2, #0]
 8007f66:	4650      	mov	r0, sl
 8007f68:	b017      	add	sp, #92	@ 0x5c
 8007f6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	f77f ae2e 	ble.w	8007bd2 <_dtoa_r+0x7c2>
 8007f76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f78:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f7a:	2001      	movs	r0, #1
 8007f7c:	e64d      	b.n	8007c1a <_dtoa_r+0x80a>
 8007f7e:	f1bb 0f00 	cmp.w	fp, #0
 8007f82:	f77f aed9 	ble.w	8007d38 <_dtoa_r+0x928>
 8007f86:	4656      	mov	r6, sl
 8007f88:	4621      	mov	r1, r4
 8007f8a:	9803      	ldr	r0, [sp, #12]
 8007f8c:	f7ff f9b5 	bl	80072fa <quorem>
 8007f90:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f94:	f806 3b01 	strb.w	r3, [r6], #1
 8007f98:	eba6 020a 	sub.w	r2, r6, sl
 8007f9c:	4593      	cmp	fp, r2
 8007f9e:	ddb4      	ble.n	8007f0a <_dtoa_r+0xafa>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	220a      	movs	r2, #10
 8007fa4:	4648      	mov	r0, r9
 8007fa6:	9903      	ldr	r1, [sp, #12]
 8007fa8:	f000 f966 	bl	8008278 <__multadd>
 8007fac:	9003      	str	r0, [sp, #12]
 8007fae:	e7eb      	b.n	8007f88 <_dtoa_r+0xb78>
 8007fb0:	080090fe 	.word	0x080090fe
 8007fb4:	08009082 	.word	0x08009082

08007fb8 <_free_r>:
 8007fb8:	b538      	push	{r3, r4, r5, lr}
 8007fba:	4605      	mov	r5, r0
 8007fbc:	2900      	cmp	r1, #0
 8007fbe:	d040      	beq.n	8008042 <_free_r+0x8a>
 8007fc0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fc4:	1f0c      	subs	r4, r1, #4
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	bfb8      	it	lt
 8007fca:	18e4      	addlt	r4, r4, r3
 8007fcc:	f000 f8e6 	bl	800819c <__malloc_lock>
 8007fd0:	4a1c      	ldr	r2, [pc, #112]	@ (8008044 <_free_r+0x8c>)
 8007fd2:	6813      	ldr	r3, [r2, #0]
 8007fd4:	b933      	cbnz	r3, 8007fe4 <_free_r+0x2c>
 8007fd6:	6063      	str	r3, [r4, #4]
 8007fd8:	6014      	str	r4, [r2, #0]
 8007fda:	4628      	mov	r0, r5
 8007fdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007fe0:	f000 b8e2 	b.w	80081a8 <__malloc_unlock>
 8007fe4:	42a3      	cmp	r3, r4
 8007fe6:	d908      	bls.n	8007ffa <_free_r+0x42>
 8007fe8:	6820      	ldr	r0, [r4, #0]
 8007fea:	1821      	adds	r1, r4, r0
 8007fec:	428b      	cmp	r3, r1
 8007fee:	bf01      	itttt	eq
 8007ff0:	6819      	ldreq	r1, [r3, #0]
 8007ff2:	685b      	ldreq	r3, [r3, #4]
 8007ff4:	1809      	addeq	r1, r1, r0
 8007ff6:	6021      	streq	r1, [r4, #0]
 8007ff8:	e7ed      	b.n	8007fd6 <_free_r+0x1e>
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	b10b      	cbz	r3, 8008004 <_free_r+0x4c>
 8008000:	42a3      	cmp	r3, r4
 8008002:	d9fa      	bls.n	8007ffa <_free_r+0x42>
 8008004:	6811      	ldr	r1, [r2, #0]
 8008006:	1850      	adds	r0, r2, r1
 8008008:	42a0      	cmp	r0, r4
 800800a:	d10b      	bne.n	8008024 <_free_r+0x6c>
 800800c:	6820      	ldr	r0, [r4, #0]
 800800e:	4401      	add	r1, r0
 8008010:	1850      	adds	r0, r2, r1
 8008012:	4283      	cmp	r3, r0
 8008014:	6011      	str	r1, [r2, #0]
 8008016:	d1e0      	bne.n	8007fda <_free_r+0x22>
 8008018:	6818      	ldr	r0, [r3, #0]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	4408      	add	r0, r1
 800801e:	6010      	str	r0, [r2, #0]
 8008020:	6053      	str	r3, [r2, #4]
 8008022:	e7da      	b.n	8007fda <_free_r+0x22>
 8008024:	d902      	bls.n	800802c <_free_r+0x74>
 8008026:	230c      	movs	r3, #12
 8008028:	602b      	str	r3, [r5, #0]
 800802a:	e7d6      	b.n	8007fda <_free_r+0x22>
 800802c:	6820      	ldr	r0, [r4, #0]
 800802e:	1821      	adds	r1, r4, r0
 8008030:	428b      	cmp	r3, r1
 8008032:	bf01      	itttt	eq
 8008034:	6819      	ldreq	r1, [r3, #0]
 8008036:	685b      	ldreq	r3, [r3, #4]
 8008038:	1809      	addeq	r1, r1, r0
 800803a:	6021      	streq	r1, [r4, #0]
 800803c:	6063      	str	r3, [r4, #4]
 800803e:	6054      	str	r4, [r2, #4]
 8008040:	e7cb      	b.n	8007fda <_free_r+0x22>
 8008042:	bd38      	pop	{r3, r4, r5, pc}
 8008044:	2000289c 	.word	0x2000289c

08008048 <malloc>:
 8008048:	4b02      	ldr	r3, [pc, #8]	@ (8008054 <malloc+0xc>)
 800804a:	4601      	mov	r1, r0
 800804c:	6818      	ldr	r0, [r3, #0]
 800804e:	f000 b825 	b.w	800809c <_malloc_r>
 8008052:	bf00      	nop
 8008054:	20000024 	.word	0x20000024

08008058 <sbrk_aligned>:
 8008058:	b570      	push	{r4, r5, r6, lr}
 800805a:	4e0f      	ldr	r6, [pc, #60]	@ (8008098 <sbrk_aligned+0x40>)
 800805c:	460c      	mov	r4, r1
 800805e:	6831      	ldr	r1, [r6, #0]
 8008060:	4605      	mov	r5, r0
 8008062:	b911      	cbnz	r1, 800806a <sbrk_aligned+0x12>
 8008064:	f000 fe8c 	bl	8008d80 <_sbrk_r>
 8008068:	6030      	str	r0, [r6, #0]
 800806a:	4621      	mov	r1, r4
 800806c:	4628      	mov	r0, r5
 800806e:	f000 fe87 	bl	8008d80 <_sbrk_r>
 8008072:	1c43      	adds	r3, r0, #1
 8008074:	d103      	bne.n	800807e <sbrk_aligned+0x26>
 8008076:	f04f 34ff 	mov.w	r4, #4294967295
 800807a:	4620      	mov	r0, r4
 800807c:	bd70      	pop	{r4, r5, r6, pc}
 800807e:	1cc4      	adds	r4, r0, #3
 8008080:	f024 0403 	bic.w	r4, r4, #3
 8008084:	42a0      	cmp	r0, r4
 8008086:	d0f8      	beq.n	800807a <sbrk_aligned+0x22>
 8008088:	1a21      	subs	r1, r4, r0
 800808a:	4628      	mov	r0, r5
 800808c:	f000 fe78 	bl	8008d80 <_sbrk_r>
 8008090:	3001      	adds	r0, #1
 8008092:	d1f2      	bne.n	800807a <sbrk_aligned+0x22>
 8008094:	e7ef      	b.n	8008076 <sbrk_aligned+0x1e>
 8008096:	bf00      	nop
 8008098:	20002898 	.word	0x20002898

0800809c <_malloc_r>:
 800809c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080a0:	1ccd      	adds	r5, r1, #3
 80080a2:	f025 0503 	bic.w	r5, r5, #3
 80080a6:	3508      	adds	r5, #8
 80080a8:	2d0c      	cmp	r5, #12
 80080aa:	bf38      	it	cc
 80080ac:	250c      	movcc	r5, #12
 80080ae:	2d00      	cmp	r5, #0
 80080b0:	4606      	mov	r6, r0
 80080b2:	db01      	blt.n	80080b8 <_malloc_r+0x1c>
 80080b4:	42a9      	cmp	r1, r5
 80080b6:	d904      	bls.n	80080c2 <_malloc_r+0x26>
 80080b8:	230c      	movs	r3, #12
 80080ba:	6033      	str	r3, [r6, #0]
 80080bc:	2000      	movs	r0, #0
 80080be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080c2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008198 <_malloc_r+0xfc>
 80080c6:	f000 f869 	bl	800819c <__malloc_lock>
 80080ca:	f8d8 3000 	ldr.w	r3, [r8]
 80080ce:	461c      	mov	r4, r3
 80080d0:	bb44      	cbnz	r4, 8008124 <_malloc_r+0x88>
 80080d2:	4629      	mov	r1, r5
 80080d4:	4630      	mov	r0, r6
 80080d6:	f7ff ffbf 	bl	8008058 <sbrk_aligned>
 80080da:	1c43      	adds	r3, r0, #1
 80080dc:	4604      	mov	r4, r0
 80080de:	d158      	bne.n	8008192 <_malloc_r+0xf6>
 80080e0:	f8d8 4000 	ldr.w	r4, [r8]
 80080e4:	4627      	mov	r7, r4
 80080e6:	2f00      	cmp	r7, #0
 80080e8:	d143      	bne.n	8008172 <_malloc_r+0xd6>
 80080ea:	2c00      	cmp	r4, #0
 80080ec:	d04b      	beq.n	8008186 <_malloc_r+0xea>
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	4639      	mov	r1, r7
 80080f2:	4630      	mov	r0, r6
 80080f4:	eb04 0903 	add.w	r9, r4, r3
 80080f8:	f000 fe42 	bl	8008d80 <_sbrk_r>
 80080fc:	4581      	cmp	r9, r0
 80080fe:	d142      	bne.n	8008186 <_malloc_r+0xea>
 8008100:	6821      	ldr	r1, [r4, #0]
 8008102:	4630      	mov	r0, r6
 8008104:	1a6d      	subs	r5, r5, r1
 8008106:	4629      	mov	r1, r5
 8008108:	f7ff ffa6 	bl	8008058 <sbrk_aligned>
 800810c:	3001      	adds	r0, #1
 800810e:	d03a      	beq.n	8008186 <_malloc_r+0xea>
 8008110:	6823      	ldr	r3, [r4, #0]
 8008112:	442b      	add	r3, r5
 8008114:	6023      	str	r3, [r4, #0]
 8008116:	f8d8 3000 	ldr.w	r3, [r8]
 800811a:	685a      	ldr	r2, [r3, #4]
 800811c:	bb62      	cbnz	r2, 8008178 <_malloc_r+0xdc>
 800811e:	f8c8 7000 	str.w	r7, [r8]
 8008122:	e00f      	b.n	8008144 <_malloc_r+0xa8>
 8008124:	6822      	ldr	r2, [r4, #0]
 8008126:	1b52      	subs	r2, r2, r5
 8008128:	d420      	bmi.n	800816c <_malloc_r+0xd0>
 800812a:	2a0b      	cmp	r2, #11
 800812c:	d917      	bls.n	800815e <_malloc_r+0xc2>
 800812e:	1961      	adds	r1, r4, r5
 8008130:	42a3      	cmp	r3, r4
 8008132:	6025      	str	r5, [r4, #0]
 8008134:	bf18      	it	ne
 8008136:	6059      	strne	r1, [r3, #4]
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	bf08      	it	eq
 800813c:	f8c8 1000 	streq.w	r1, [r8]
 8008140:	5162      	str	r2, [r4, r5]
 8008142:	604b      	str	r3, [r1, #4]
 8008144:	4630      	mov	r0, r6
 8008146:	f000 f82f 	bl	80081a8 <__malloc_unlock>
 800814a:	f104 000b 	add.w	r0, r4, #11
 800814e:	1d23      	adds	r3, r4, #4
 8008150:	f020 0007 	bic.w	r0, r0, #7
 8008154:	1ac2      	subs	r2, r0, r3
 8008156:	bf1c      	itt	ne
 8008158:	1a1b      	subne	r3, r3, r0
 800815a:	50a3      	strne	r3, [r4, r2]
 800815c:	e7af      	b.n	80080be <_malloc_r+0x22>
 800815e:	6862      	ldr	r2, [r4, #4]
 8008160:	42a3      	cmp	r3, r4
 8008162:	bf0c      	ite	eq
 8008164:	f8c8 2000 	streq.w	r2, [r8]
 8008168:	605a      	strne	r2, [r3, #4]
 800816a:	e7eb      	b.n	8008144 <_malloc_r+0xa8>
 800816c:	4623      	mov	r3, r4
 800816e:	6864      	ldr	r4, [r4, #4]
 8008170:	e7ae      	b.n	80080d0 <_malloc_r+0x34>
 8008172:	463c      	mov	r4, r7
 8008174:	687f      	ldr	r7, [r7, #4]
 8008176:	e7b6      	b.n	80080e6 <_malloc_r+0x4a>
 8008178:	461a      	mov	r2, r3
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	42a3      	cmp	r3, r4
 800817e:	d1fb      	bne.n	8008178 <_malloc_r+0xdc>
 8008180:	2300      	movs	r3, #0
 8008182:	6053      	str	r3, [r2, #4]
 8008184:	e7de      	b.n	8008144 <_malloc_r+0xa8>
 8008186:	230c      	movs	r3, #12
 8008188:	4630      	mov	r0, r6
 800818a:	6033      	str	r3, [r6, #0]
 800818c:	f000 f80c 	bl	80081a8 <__malloc_unlock>
 8008190:	e794      	b.n	80080bc <_malloc_r+0x20>
 8008192:	6005      	str	r5, [r0, #0]
 8008194:	e7d6      	b.n	8008144 <_malloc_r+0xa8>
 8008196:	bf00      	nop
 8008198:	2000289c 	.word	0x2000289c

0800819c <__malloc_lock>:
 800819c:	4801      	ldr	r0, [pc, #4]	@ (80081a4 <__malloc_lock+0x8>)
 800819e:	f7ff b88e 	b.w	80072be <__retarget_lock_acquire_recursive>
 80081a2:	bf00      	nop
 80081a4:	20002894 	.word	0x20002894

080081a8 <__malloc_unlock>:
 80081a8:	4801      	ldr	r0, [pc, #4]	@ (80081b0 <__malloc_unlock+0x8>)
 80081aa:	f7ff b889 	b.w	80072c0 <__retarget_lock_release_recursive>
 80081ae:	bf00      	nop
 80081b0:	20002894 	.word	0x20002894

080081b4 <_Balloc>:
 80081b4:	b570      	push	{r4, r5, r6, lr}
 80081b6:	69c6      	ldr	r6, [r0, #28]
 80081b8:	4604      	mov	r4, r0
 80081ba:	460d      	mov	r5, r1
 80081bc:	b976      	cbnz	r6, 80081dc <_Balloc+0x28>
 80081be:	2010      	movs	r0, #16
 80081c0:	f7ff ff42 	bl	8008048 <malloc>
 80081c4:	4602      	mov	r2, r0
 80081c6:	61e0      	str	r0, [r4, #28]
 80081c8:	b920      	cbnz	r0, 80081d4 <_Balloc+0x20>
 80081ca:	216b      	movs	r1, #107	@ 0x6b
 80081cc:	4b17      	ldr	r3, [pc, #92]	@ (800822c <_Balloc+0x78>)
 80081ce:	4818      	ldr	r0, [pc, #96]	@ (8008230 <_Balloc+0x7c>)
 80081d0:	f000 fde6 	bl	8008da0 <__assert_func>
 80081d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081d8:	6006      	str	r6, [r0, #0]
 80081da:	60c6      	str	r6, [r0, #12]
 80081dc:	69e6      	ldr	r6, [r4, #28]
 80081de:	68f3      	ldr	r3, [r6, #12]
 80081e0:	b183      	cbz	r3, 8008204 <_Balloc+0x50>
 80081e2:	69e3      	ldr	r3, [r4, #28]
 80081e4:	68db      	ldr	r3, [r3, #12]
 80081e6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081ea:	b9b8      	cbnz	r0, 800821c <_Balloc+0x68>
 80081ec:	2101      	movs	r1, #1
 80081ee:	fa01 f605 	lsl.w	r6, r1, r5
 80081f2:	1d72      	adds	r2, r6, #5
 80081f4:	4620      	mov	r0, r4
 80081f6:	0092      	lsls	r2, r2, #2
 80081f8:	f000 fdf0 	bl	8008ddc <_calloc_r>
 80081fc:	b160      	cbz	r0, 8008218 <_Balloc+0x64>
 80081fe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008202:	e00e      	b.n	8008222 <_Balloc+0x6e>
 8008204:	2221      	movs	r2, #33	@ 0x21
 8008206:	2104      	movs	r1, #4
 8008208:	4620      	mov	r0, r4
 800820a:	f000 fde7 	bl	8008ddc <_calloc_r>
 800820e:	69e3      	ldr	r3, [r4, #28]
 8008210:	60f0      	str	r0, [r6, #12]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d1e4      	bne.n	80081e2 <_Balloc+0x2e>
 8008218:	2000      	movs	r0, #0
 800821a:	bd70      	pop	{r4, r5, r6, pc}
 800821c:	6802      	ldr	r2, [r0, #0]
 800821e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008222:	2300      	movs	r3, #0
 8008224:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008228:	e7f7      	b.n	800821a <_Balloc+0x66>
 800822a:	bf00      	nop
 800822c:	0800908f 	.word	0x0800908f
 8008230:	0800910f 	.word	0x0800910f

08008234 <_Bfree>:
 8008234:	b570      	push	{r4, r5, r6, lr}
 8008236:	69c6      	ldr	r6, [r0, #28]
 8008238:	4605      	mov	r5, r0
 800823a:	460c      	mov	r4, r1
 800823c:	b976      	cbnz	r6, 800825c <_Bfree+0x28>
 800823e:	2010      	movs	r0, #16
 8008240:	f7ff ff02 	bl	8008048 <malloc>
 8008244:	4602      	mov	r2, r0
 8008246:	61e8      	str	r0, [r5, #28]
 8008248:	b920      	cbnz	r0, 8008254 <_Bfree+0x20>
 800824a:	218f      	movs	r1, #143	@ 0x8f
 800824c:	4b08      	ldr	r3, [pc, #32]	@ (8008270 <_Bfree+0x3c>)
 800824e:	4809      	ldr	r0, [pc, #36]	@ (8008274 <_Bfree+0x40>)
 8008250:	f000 fda6 	bl	8008da0 <__assert_func>
 8008254:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008258:	6006      	str	r6, [r0, #0]
 800825a:	60c6      	str	r6, [r0, #12]
 800825c:	b13c      	cbz	r4, 800826e <_Bfree+0x3a>
 800825e:	69eb      	ldr	r3, [r5, #28]
 8008260:	6862      	ldr	r2, [r4, #4]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008268:	6021      	str	r1, [r4, #0]
 800826a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800826e:	bd70      	pop	{r4, r5, r6, pc}
 8008270:	0800908f 	.word	0x0800908f
 8008274:	0800910f 	.word	0x0800910f

08008278 <__multadd>:
 8008278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800827c:	4607      	mov	r7, r0
 800827e:	460c      	mov	r4, r1
 8008280:	461e      	mov	r6, r3
 8008282:	2000      	movs	r0, #0
 8008284:	690d      	ldr	r5, [r1, #16]
 8008286:	f101 0c14 	add.w	ip, r1, #20
 800828a:	f8dc 3000 	ldr.w	r3, [ip]
 800828e:	3001      	adds	r0, #1
 8008290:	b299      	uxth	r1, r3
 8008292:	fb02 6101 	mla	r1, r2, r1, r6
 8008296:	0c1e      	lsrs	r6, r3, #16
 8008298:	0c0b      	lsrs	r3, r1, #16
 800829a:	fb02 3306 	mla	r3, r2, r6, r3
 800829e:	b289      	uxth	r1, r1
 80082a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082a4:	4285      	cmp	r5, r0
 80082a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082aa:	f84c 1b04 	str.w	r1, [ip], #4
 80082ae:	dcec      	bgt.n	800828a <__multadd+0x12>
 80082b0:	b30e      	cbz	r6, 80082f6 <__multadd+0x7e>
 80082b2:	68a3      	ldr	r3, [r4, #8]
 80082b4:	42ab      	cmp	r3, r5
 80082b6:	dc19      	bgt.n	80082ec <__multadd+0x74>
 80082b8:	6861      	ldr	r1, [r4, #4]
 80082ba:	4638      	mov	r0, r7
 80082bc:	3101      	adds	r1, #1
 80082be:	f7ff ff79 	bl	80081b4 <_Balloc>
 80082c2:	4680      	mov	r8, r0
 80082c4:	b928      	cbnz	r0, 80082d2 <__multadd+0x5a>
 80082c6:	4602      	mov	r2, r0
 80082c8:	21ba      	movs	r1, #186	@ 0xba
 80082ca:	4b0c      	ldr	r3, [pc, #48]	@ (80082fc <__multadd+0x84>)
 80082cc:	480c      	ldr	r0, [pc, #48]	@ (8008300 <__multadd+0x88>)
 80082ce:	f000 fd67 	bl	8008da0 <__assert_func>
 80082d2:	6922      	ldr	r2, [r4, #16]
 80082d4:	f104 010c 	add.w	r1, r4, #12
 80082d8:	3202      	adds	r2, #2
 80082da:	0092      	lsls	r2, r2, #2
 80082dc:	300c      	adds	r0, #12
 80082de:	f7fe fffe 	bl	80072de <memcpy>
 80082e2:	4621      	mov	r1, r4
 80082e4:	4638      	mov	r0, r7
 80082e6:	f7ff ffa5 	bl	8008234 <_Bfree>
 80082ea:	4644      	mov	r4, r8
 80082ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082f0:	3501      	adds	r5, #1
 80082f2:	615e      	str	r6, [r3, #20]
 80082f4:	6125      	str	r5, [r4, #16]
 80082f6:	4620      	mov	r0, r4
 80082f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082fc:	080090fe 	.word	0x080090fe
 8008300:	0800910f 	.word	0x0800910f

08008304 <__hi0bits>:
 8008304:	4603      	mov	r3, r0
 8008306:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800830a:	bf3a      	itte	cc
 800830c:	0403      	lslcc	r3, r0, #16
 800830e:	2010      	movcc	r0, #16
 8008310:	2000      	movcs	r0, #0
 8008312:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008316:	bf3c      	itt	cc
 8008318:	021b      	lslcc	r3, r3, #8
 800831a:	3008      	addcc	r0, #8
 800831c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008320:	bf3c      	itt	cc
 8008322:	011b      	lslcc	r3, r3, #4
 8008324:	3004      	addcc	r0, #4
 8008326:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800832a:	bf3c      	itt	cc
 800832c:	009b      	lslcc	r3, r3, #2
 800832e:	3002      	addcc	r0, #2
 8008330:	2b00      	cmp	r3, #0
 8008332:	db05      	blt.n	8008340 <__hi0bits+0x3c>
 8008334:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008338:	f100 0001 	add.w	r0, r0, #1
 800833c:	bf08      	it	eq
 800833e:	2020      	moveq	r0, #32
 8008340:	4770      	bx	lr

08008342 <__lo0bits>:
 8008342:	6803      	ldr	r3, [r0, #0]
 8008344:	4602      	mov	r2, r0
 8008346:	f013 0007 	ands.w	r0, r3, #7
 800834a:	d00b      	beq.n	8008364 <__lo0bits+0x22>
 800834c:	07d9      	lsls	r1, r3, #31
 800834e:	d421      	bmi.n	8008394 <__lo0bits+0x52>
 8008350:	0798      	lsls	r0, r3, #30
 8008352:	bf49      	itett	mi
 8008354:	085b      	lsrmi	r3, r3, #1
 8008356:	089b      	lsrpl	r3, r3, #2
 8008358:	2001      	movmi	r0, #1
 800835a:	6013      	strmi	r3, [r2, #0]
 800835c:	bf5c      	itt	pl
 800835e:	2002      	movpl	r0, #2
 8008360:	6013      	strpl	r3, [r2, #0]
 8008362:	4770      	bx	lr
 8008364:	b299      	uxth	r1, r3
 8008366:	b909      	cbnz	r1, 800836c <__lo0bits+0x2a>
 8008368:	2010      	movs	r0, #16
 800836a:	0c1b      	lsrs	r3, r3, #16
 800836c:	b2d9      	uxtb	r1, r3
 800836e:	b909      	cbnz	r1, 8008374 <__lo0bits+0x32>
 8008370:	3008      	adds	r0, #8
 8008372:	0a1b      	lsrs	r3, r3, #8
 8008374:	0719      	lsls	r1, r3, #28
 8008376:	bf04      	itt	eq
 8008378:	091b      	lsreq	r3, r3, #4
 800837a:	3004      	addeq	r0, #4
 800837c:	0799      	lsls	r1, r3, #30
 800837e:	bf04      	itt	eq
 8008380:	089b      	lsreq	r3, r3, #2
 8008382:	3002      	addeq	r0, #2
 8008384:	07d9      	lsls	r1, r3, #31
 8008386:	d403      	bmi.n	8008390 <__lo0bits+0x4e>
 8008388:	085b      	lsrs	r3, r3, #1
 800838a:	f100 0001 	add.w	r0, r0, #1
 800838e:	d003      	beq.n	8008398 <__lo0bits+0x56>
 8008390:	6013      	str	r3, [r2, #0]
 8008392:	4770      	bx	lr
 8008394:	2000      	movs	r0, #0
 8008396:	4770      	bx	lr
 8008398:	2020      	movs	r0, #32
 800839a:	4770      	bx	lr

0800839c <__i2b>:
 800839c:	b510      	push	{r4, lr}
 800839e:	460c      	mov	r4, r1
 80083a0:	2101      	movs	r1, #1
 80083a2:	f7ff ff07 	bl	80081b4 <_Balloc>
 80083a6:	4602      	mov	r2, r0
 80083a8:	b928      	cbnz	r0, 80083b6 <__i2b+0x1a>
 80083aa:	f240 1145 	movw	r1, #325	@ 0x145
 80083ae:	4b04      	ldr	r3, [pc, #16]	@ (80083c0 <__i2b+0x24>)
 80083b0:	4804      	ldr	r0, [pc, #16]	@ (80083c4 <__i2b+0x28>)
 80083b2:	f000 fcf5 	bl	8008da0 <__assert_func>
 80083b6:	2301      	movs	r3, #1
 80083b8:	6144      	str	r4, [r0, #20]
 80083ba:	6103      	str	r3, [r0, #16]
 80083bc:	bd10      	pop	{r4, pc}
 80083be:	bf00      	nop
 80083c0:	080090fe 	.word	0x080090fe
 80083c4:	0800910f 	.word	0x0800910f

080083c8 <__multiply>:
 80083c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083cc:	4617      	mov	r7, r2
 80083ce:	690a      	ldr	r2, [r1, #16]
 80083d0:	693b      	ldr	r3, [r7, #16]
 80083d2:	4689      	mov	r9, r1
 80083d4:	429a      	cmp	r2, r3
 80083d6:	bfa2      	ittt	ge
 80083d8:	463b      	movge	r3, r7
 80083da:	460f      	movge	r7, r1
 80083dc:	4699      	movge	r9, r3
 80083de:	693d      	ldr	r5, [r7, #16]
 80083e0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80083e4:	68bb      	ldr	r3, [r7, #8]
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	eb05 060a 	add.w	r6, r5, sl
 80083ec:	42b3      	cmp	r3, r6
 80083ee:	b085      	sub	sp, #20
 80083f0:	bfb8      	it	lt
 80083f2:	3101      	addlt	r1, #1
 80083f4:	f7ff fede 	bl	80081b4 <_Balloc>
 80083f8:	b930      	cbnz	r0, 8008408 <__multiply+0x40>
 80083fa:	4602      	mov	r2, r0
 80083fc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008400:	4b40      	ldr	r3, [pc, #256]	@ (8008504 <__multiply+0x13c>)
 8008402:	4841      	ldr	r0, [pc, #260]	@ (8008508 <__multiply+0x140>)
 8008404:	f000 fccc 	bl	8008da0 <__assert_func>
 8008408:	f100 0414 	add.w	r4, r0, #20
 800840c:	4623      	mov	r3, r4
 800840e:	2200      	movs	r2, #0
 8008410:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008414:	4573      	cmp	r3, lr
 8008416:	d320      	bcc.n	800845a <__multiply+0x92>
 8008418:	f107 0814 	add.w	r8, r7, #20
 800841c:	f109 0114 	add.w	r1, r9, #20
 8008420:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008424:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008428:	9302      	str	r3, [sp, #8]
 800842a:	1beb      	subs	r3, r5, r7
 800842c:	3b15      	subs	r3, #21
 800842e:	f023 0303 	bic.w	r3, r3, #3
 8008432:	3304      	adds	r3, #4
 8008434:	3715      	adds	r7, #21
 8008436:	42bd      	cmp	r5, r7
 8008438:	bf38      	it	cc
 800843a:	2304      	movcc	r3, #4
 800843c:	9301      	str	r3, [sp, #4]
 800843e:	9b02      	ldr	r3, [sp, #8]
 8008440:	9103      	str	r1, [sp, #12]
 8008442:	428b      	cmp	r3, r1
 8008444:	d80c      	bhi.n	8008460 <__multiply+0x98>
 8008446:	2e00      	cmp	r6, #0
 8008448:	dd03      	ble.n	8008452 <__multiply+0x8a>
 800844a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800844e:	2b00      	cmp	r3, #0
 8008450:	d055      	beq.n	80084fe <__multiply+0x136>
 8008452:	6106      	str	r6, [r0, #16]
 8008454:	b005      	add	sp, #20
 8008456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800845a:	f843 2b04 	str.w	r2, [r3], #4
 800845e:	e7d9      	b.n	8008414 <__multiply+0x4c>
 8008460:	f8b1 a000 	ldrh.w	sl, [r1]
 8008464:	f1ba 0f00 	cmp.w	sl, #0
 8008468:	d01f      	beq.n	80084aa <__multiply+0xe2>
 800846a:	46c4      	mov	ip, r8
 800846c:	46a1      	mov	r9, r4
 800846e:	2700      	movs	r7, #0
 8008470:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008474:	f8d9 3000 	ldr.w	r3, [r9]
 8008478:	fa1f fb82 	uxth.w	fp, r2
 800847c:	b29b      	uxth	r3, r3
 800847e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008482:	443b      	add	r3, r7
 8008484:	f8d9 7000 	ldr.w	r7, [r9]
 8008488:	0c12      	lsrs	r2, r2, #16
 800848a:	0c3f      	lsrs	r7, r7, #16
 800848c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008490:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008494:	b29b      	uxth	r3, r3
 8008496:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800849a:	4565      	cmp	r5, ip
 800849c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80084a0:	f849 3b04 	str.w	r3, [r9], #4
 80084a4:	d8e4      	bhi.n	8008470 <__multiply+0xa8>
 80084a6:	9b01      	ldr	r3, [sp, #4]
 80084a8:	50e7      	str	r7, [r4, r3]
 80084aa:	9b03      	ldr	r3, [sp, #12]
 80084ac:	3104      	adds	r1, #4
 80084ae:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80084b2:	f1b9 0f00 	cmp.w	r9, #0
 80084b6:	d020      	beq.n	80084fa <__multiply+0x132>
 80084b8:	4647      	mov	r7, r8
 80084ba:	46a4      	mov	ip, r4
 80084bc:	f04f 0a00 	mov.w	sl, #0
 80084c0:	6823      	ldr	r3, [r4, #0]
 80084c2:	f8b7 b000 	ldrh.w	fp, [r7]
 80084c6:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80084ca:	b29b      	uxth	r3, r3
 80084cc:	fb09 220b 	mla	r2, r9, fp, r2
 80084d0:	4452      	add	r2, sl
 80084d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084d6:	f84c 3b04 	str.w	r3, [ip], #4
 80084da:	f857 3b04 	ldr.w	r3, [r7], #4
 80084de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084e2:	f8bc 3000 	ldrh.w	r3, [ip]
 80084e6:	42bd      	cmp	r5, r7
 80084e8:	fb09 330a 	mla	r3, r9, sl, r3
 80084ec:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80084f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084f4:	d8e5      	bhi.n	80084c2 <__multiply+0xfa>
 80084f6:	9a01      	ldr	r2, [sp, #4]
 80084f8:	50a3      	str	r3, [r4, r2]
 80084fa:	3404      	adds	r4, #4
 80084fc:	e79f      	b.n	800843e <__multiply+0x76>
 80084fe:	3e01      	subs	r6, #1
 8008500:	e7a1      	b.n	8008446 <__multiply+0x7e>
 8008502:	bf00      	nop
 8008504:	080090fe 	.word	0x080090fe
 8008508:	0800910f 	.word	0x0800910f

0800850c <__pow5mult>:
 800850c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008510:	4615      	mov	r5, r2
 8008512:	f012 0203 	ands.w	r2, r2, #3
 8008516:	4607      	mov	r7, r0
 8008518:	460e      	mov	r6, r1
 800851a:	d007      	beq.n	800852c <__pow5mult+0x20>
 800851c:	4c25      	ldr	r4, [pc, #148]	@ (80085b4 <__pow5mult+0xa8>)
 800851e:	3a01      	subs	r2, #1
 8008520:	2300      	movs	r3, #0
 8008522:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008526:	f7ff fea7 	bl	8008278 <__multadd>
 800852a:	4606      	mov	r6, r0
 800852c:	10ad      	asrs	r5, r5, #2
 800852e:	d03d      	beq.n	80085ac <__pow5mult+0xa0>
 8008530:	69fc      	ldr	r4, [r7, #28]
 8008532:	b97c      	cbnz	r4, 8008554 <__pow5mult+0x48>
 8008534:	2010      	movs	r0, #16
 8008536:	f7ff fd87 	bl	8008048 <malloc>
 800853a:	4602      	mov	r2, r0
 800853c:	61f8      	str	r0, [r7, #28]
 800853e:	b928      	cbnz	r0, 800854c <__pow5mult+0x40>
 8008540:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008544:	4b1c      	ldr	r3, [pc, #112]	@ (80085b8 <__pow5mult+0xac>)
 8008546:	481d      	ldr	r0, [pc, #116]	@ (80085bc <__pow5mult+0xb0>)
 8008548:	f000 fc2a 	bl	8008da0 <__assert_func>
 800854c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008550:	6004      	str	r4, [r0, #0]
 8008552:	60c4      	str	r4, [r0, #12]
 8008554:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008558:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800855c:	b94c      	cbnz	r4, 8008572 <__pow5mult+0x66>
 800855e:	f240 2171 	movw	r1, #625	@ 0x271
 8008562:	4638      	mov	r0, r7
 8008564:	f7ff ff1a 	bl	800839c <__i2b>
 8008568:	2300      	movs	r3, #0
 800856a:	4604      	mov	r4, r0
 800856c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008570:	6003      	str	r3, [r0, #0]
 8008572:	f04f 0900 	mov.w	r9, #0
 8008576:	07eb      	lsls	r3, r5, #31
 8008578:	d50a      	bpl.n	8008590 <__pow5mult+0x84>
 800857a:	4631      	mov	r1, r6
 800857c:	4622      	mov	r2, r4
 800857e:	4638      	mov	r0, r7
 8008580:	f7ff ff22 	bl	80083c8 <__multiply>
 8008584:	4680      	mov	r8, r0
 8008586:	4631      	mov	r1, r6
 8008588:	4638      	mov	r0, r7
 800858a:	f7ff fe53 	bl	8008234 <_Bfree>
 800858e:	4646      	mov	r6, r8
 8008590:	106d      	asrs	r5, r5, #1
 8008592:	d00b      	beq.n	80085ac <__pow5mult+0xa0>
 8008594:	6820      	ldr	r0, [r4, #0]
 8008596:	b938      	cbnz	r0, 80085a8 <__pow5mult+0x9c>
 8008598:	4622      	mov	r2, r4
 800859a:	4621      	mov	r1, r4
 800859c:	4638      	mov	r0, r7
 800859e:	f7ff ff13 	bl	80083c8 <__multiply>
 80085a2:	6020      	str	r0, [r4, #0]
 80085a4:	f8c0 9000 	str.w	r9, [r0]
 80085a8:	4604      	mov	r4, r0
 80085aa:	e7e4      	b.n	8008576 <__pow5mult+0x6a>
 80085ac:	4630      	mov	r0, r6
 80085ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085b2:	bf00      	nop
 80085b4:	080091c0 	.word	0x080091c0
 80085b8:	0800908f 	.word	0x0800908f
 80085bc:	0800910f 	.word	0x0800910f

080085c0 <__lshift>:
 80085c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085c4:	460c      	mov	r4, r1
 80085c6:	4607      	mov	r7, r0
 80085c8:	4691      	mov	r9, r2
 80085ca:	6923      	ldr	r3, [r4, #16]
 80085cc:	6849      	ldr	r1, [r1, #4]
 80085ce:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80085d2:	68a3      	ldr	r3, [r4, #8]
 80085d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80085d8:	f108 0601 	add.w	r6, r8, #1
 80085dc:	42b3      	cmp	r3, r6
 80085de:	db0b      	blt.n	80085f8 <__lshift+0x38>
 80085e0:	4638      	mov	r0, r7
 80085e2:	f7ff fde7 	bl	80081b4 <_Balloc>
 80085e6:	4605      	mov	r5, r0
 80085e8:	b948      	cbnz	r0, 80085fe <__lshift+0x3e>
 80085ea:	4602      	mov	r2, r0
 80085ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085f0:	4b27      	ldr	r3, [pc, #156]	@ (8008690 <__lshift+0xd0>)
 80085f2:	4828      	ldr	r0, [pc, #160]	@ (8008694 <__lshift+0xd4>)
 80085f4:	f000 fbd4 	bl	8008da0 <__assert_func>
 80085f8:	3101      	adds	r1, #1
 80085fa:	005b      	lsls	r3, r3, #1
 80085fc:	e7ee      	b.n	80085dc <__lshift+0x1c>
 80085fe:	2300      	movs	r3, #0
 8008600:	f100 0114 	add.w	r1, r0, #20
 8008604:	f100 0210 	add.w	r2, r0, #16
 8008608:	4618      	mov	r0, r3
 800860a:	4553      	cmp	r3, sl
 800860c:	db33      	blt.n	8008676 <__lshift+0xb6>
 800860e:	6920      	ldr	r0, [r4, #16]
 8008610:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008614:	f104 0314 	add.w	r3, r4, #20
 8008618:	f019 091f 	ands.w	r9, r9, #31
 800861c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008620:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008624:	d02b      	beq.n	800867e <__lshift+0xbe>
 8008626:	468a      	mov	sl, r1
 8008628:	2200      	movs	r2, #0
 800862a:	f1c9 0e20 	rsb	lr, r9, #32
 800862e:	6818      	ldr	r0, [r3, #0]
 8008630:	fa00 f009 	lsl.w	r0, r0, r9
 8008634:	4310      	orrs	r0, r2
 8008636:	f84a 0b04 	str.w	r0, [sl], #4
 800863a:	f853 2b04 	ldr.w	r2, [r3], #4
 800863e:	459c      	cmp	ip, r3
 8008640:	fa22 f20e 	lsr.w	r2, r2, lr
 8008644:	d8f3      	bhi.n	800862e <__lshift+0x6e>
 8008646:	ebac 0304 	sub.w	r3, ip, r4
 800864a:	3b15      	subs	r3, #21
 800864c:	f023 0303 	bic.w	r3, r3, #3
 8008650:	3304      	adds	r3, #4
 8008652:	f104 0015 	add.w	r0, r4, #21
 8008656:	4560      	cmp	r0, ip
 8008658:	bf88      	it	hi
 800865a:	2304      	movhi	r3, #4
 800865c:	50ca      	str	r2, [r1, r3]
 800865e:	b10a      	cbz	r2, 8008664 <__lshift+0xa4>
 8008660:	f108 0602 	add.w	r6, r8, #2
 8008664:	3e01      	subs	r6, #1
 8008666:	4638      	mov	r0, r7
 8008668:	4621      	mov	r1, r4
 800866a:	612e      	str	r6, [r5, #16]
 800866c:	f7ff fde2 	bl	8008234 <_Bfree>
 8008670:	4628      	mov	r0, r5
 8008672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008676:	f842 0f04 	str.w	r0, [r2, #4]!
 800867a:	3301      	adds	r3, #1
 800867c:	e7c5      	b.n	800860a <__lshift+0x4a>
 800867e:	3904      	subs	r1, #4
 8008680:	f853 2b04 	ldr.w	r2, [r3], #4
 8008684:	459c      	cmp	ip, r3
 8008686:	f841 2f04 	str.w	r2, [r1, #4]!
 800868a:	d8f9      	bhi.n	8008680 <__lshift+0xc0>
 800868c:	e7ea      	b.n	8008664 <__lshift+0xa4>
 800868e:	bf00      	nop
 8008690:	080090fe 	.word	0x080090fe
 8008694:	0800910f 	.word	0x0800910f

08008698 <__mcmp>:
 8008698:	4603      	mov	r3, r0
 800869a:	690a      	ldr	r2, [r1, #16]
 800869c:	6900      	ldr	r0, [r0, #16]
 800869e:	b530      	push	{r4, r5, lr}
 80086a0:	1a80      	subs	r0, r0, r2
 80086a2:	d10e      	bne.n	80086c2 <__mcmp+0x2a>
 80086a4:	3314      	adds	r3, #20
 80086a6:	3114      	adds	r1, #20
 80086a8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80086ac:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80086b0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80086b4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80086b8:	4295      	cmp	r5, r2
 80086ba:	d003      	beq.n	80086c4 <__mcmp+0x2c>
 80086bc:	d205      	bcs.n	80086ca <__mcmp+0x32>
 80086be:	f04f 30ff 	mov.w	r0, #4294967295
 80086c2:	bd30      	pop	{r4, r5, pc}
 80086c4:	42a3      	cmp	r3, r4
 80086c6:	d3f3      	bcc.n	80086b0 <__mcmp+0x18>
 80086c8:	e7fb      	b.n	80086c2 <__mcmp+0x2a>
 80086ca:	2001      	movs	r0, #1
 80086cc:	e7f9      	b.n	80086c2 <__mcmp+0x2a>
	...

080086d0 <__mdiff>:
 80086d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086d4:	4689      	mov	r9, r1
 80086d6:	4606      	mov	r6, r0
 80086d8:	4611      	mov	r1, r2
 80086da:	4648      	mov	r0, r9
 80086dc:	4614      	mov	r4, r2
 80086de:	f7ff ffdb 	bl	8008698 <__mcmp>
 80086e2:	1e05      	subs	r5, r0, #0
 80086e4:	d112      	bne.n	800870c <__mdiff+0x3c>
 80086e6:	4629      	mov	r1, r5
 80086e8:	4630      	mov	r0, r6
 80086ea:	f7ff fd63 	bl	80081b4 <_Balloc>
 80086ee:	4602      	mov	r2, r0
 80086f0:	b928      	cbnz	r0, 80086fe <__mdiff+0x2e>
 80086f2:	f240 2137 	movw	r1, #567	@ 0x237
 80086f6:	4b3e      	ldr	r3, [pc, #248]	@ (80087f0 <__mdiff+0x120>)
 80086f8:	483e      	ldr	r0, [pc, #248]	@ (80087f4 <__mdiff+0x124>)
 80086fa:	f000 fb51 	bl	8008da0 <__assert_func>
 80086fe:	2301      	movs	r3, #1
 8008700:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008704:	4610      	mov	r0, r2
 8008706:	b003      	add	sp, #12
 8008708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800870c:	bfbc      	itt	lt
 800870e:	464b      	movlt	r3, r9
 8008710:	46a1      	movlt	r9, r4
 8008712:	4630      	mov	r0, r6
 8008714:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008718:	bfba      	itte	lt
 800871a:	461c      	movlt	r4, r3
 800871c:	2501      	movlt	r5, #1
 800871e:	2500      	movge	r5, #0
 8008720:	f7ff fd48 	bl	80081b4 <_Balloc>
 8008724:	4602      	mov	r2, r0
 8008726:	b918      	cbnz	r0, 8008730 <__mdiff+0x60>
 8008728:	f240 2145 	movw	r1, #581	@ 0x245
 800872c:	4b30      	ldr	r3, [pc, #192]	@ (80087f0 <__mdiff+0x120>)
 800872e:	e7e3      	b.n	80086f8 <__mdiff+0x28>
 8008730:	f100 0b14 	add.w	fp, r0, #20
 8008734:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008738:	f109 0310 	add.w	r3, r9, #16
 800873c:	60c5      	str	r5, [r0, #12]
 800873e:	f04f 0c00 	mov.w	ip, #0
 8008742:	f109 0514 	add.w	r5, r9, #20
 8008746:	46d9      	mov	r9, fp
 8008748:	6926      	ldr	r6, [r4, #16]
 800874a:	f104 0e14 	add.w	lr, r4, #20
 800874e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008752:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008756:	9301      	str	r3, [sp, #4]
 8008758:	9b01      	ldr	r3, [sp, #4]
 800875a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800875e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008762:	b281      	uxth	r1, r0
 8008764:	9301      	str	r3, [sp, #4]
 8008766:	fa1f f38a 	uxth.w	r3, sl
 800876a:	1a5b      	subs	r3, r3, r1
 800876c:	0c00      	lsrs	r0, r0, #16
 800876e:	4463      	add	r3, ip
 8008770:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008774:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008778:	b29b      	uxth	r3, r3
 800877a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800877e:	4576      	cmp	r6, lr
 8008780:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008784:	f849 3b04 	str.w	r3, [r9], #4
 8008788:	d8e6      	bhi.n	8008758 <__mdiff+0x88>
 800878a:	1b33      	subs	r3, r6, r4
 800878c:	3b15      	subs	r3, #21
 800878e:	f023 0303 	bic.w	r3, r3, #3
 8008792:	3415      	adds	r4, #21
 8008794:	3304      	adds	r3, #4
 8008796:	42a6      	cmp	r6, r4
 8008798:	bf38      	it	cc
 800879a:	2304      	movcc	r3, #4
 800879c:	441d      	add	r5, r3
 800879e:	445b      	add	r3, fp
 80087a0:	461e      	mov	r6, r3
 80087a2:	462c      	mov	r4, r5
 80087a4:	4544      	cmp	r4, r8
 80087a6:	d30e      	bcc.n	80087c6 <__mdiff+0xf6>
 80087a8:	f108 0103 	add.w	r1, r8, #3
 80087ac:	1b49      	subs	r1, r1, r5
 80087ae:	f021 0103 	bic.w	r1, r1, #3
 80087b2:	3d03      	subs	r5, #3
 80087b4:	45a8      	cmp	r8, r5
 80087b6:	bf38      	it	cc
 80087b8:	2100      	movcc	r1, #0
 80087ba:	440b      	add	r3, r1
 80087bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80087c0:	b199      	cbz	r1, 80087ea <__mdiff+0x11a>
 80087c2:	6117      	str	r7, [r2, #16]
 80087c4:	e79e      	b.n	8008704 <__mdiff+0x34>
 80087c6:	46e6      	mov	lr, ip
 80087c8:	f854 1b04 	ldr.w	r1, [r4], #4
 80087cc:	fa1f fc81 	uxth.w	ip, r1
 80087d0:	44f4      	add	ip, lr
 80087d2:	0c08      	lsrs	r0, r1, #16
 80087d4:	4471      	add	r1, lr
 80087d6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80087da:	b289      	uxth	r1, r1
 80087dc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80087e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80087e4:	f846 1b04 	str.w	r1, [r6], #4
 80087e8:	e7dc      	b.n	80087a4 <__mdiff+0xd4>
 80087ea:	3f01      	subs	r7, #1
 80087ec:	e7e6      	b.n	80087bc <__mdiff+0xec>
 80087ee:	bf00      	nop
 80087f0:	080090fe 	.word	0x080090fe
 80087f4:	0800910f 	.word	0x0800910f

080087f8 <__d2b>:
 80087f8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80087fc:	2101      	movs	r1, #1
 80087fe:	4690      	mov	r8, r2
 8008800:	4699      	mov	r9, r3
 8008802:	9e08      	ldr	r6, [sp, #32]
 8008804:	f7ff fcd6 	bl	80081b4 <_Balloc>
 8008808:	4604      	mov	r4, r0
 800880a:	b930      	cbnz	r0, 800881a <__d2b+0x22>
 800880c:	4602      	mov	r2, r0
 800880e:	f240 310f 	movw	r1, #783	@ 0x30f
 8008812:	4b23      	ldr	r3, [pc, #140]	@ (80088a0 <__d2b+0xa8>)
 8008814:	4823      	ldr	r0, [pc, #140]	@ (80088a4 <__d2b+0xac>)
 8008816:	f000 fac3 	bl	8008da0 <__assert_func>
 800881a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800881e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008822:	b10d      	cbz	r5, 8008828 <__d2b+0x30>
 8008824:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	f1b8 0300 	subs.w	r3, r8, #0
 800882e:	d024      	beq.n	800887a <__d2b+0x82>
 8008830:	4668      	mov	r0, sp
 8008832:	9300      	str	r3, [sp, #0]
 8008834:	f7ff fd85 	bl	8008342 <__lo0bits>
 8008838:	e9dd 1200 	ldrd	r1, r2, [sp]
 800883c:	b1d8      	cbz	r0, 8008876 <__d2b+0x7e>
 800883e:	f1c0 0320 	rsb	r3, r0, #32
 8008842:	fa02 f303 	lsl.w	r3, r2, r3
 8008846:	430b      	orrs	r3, r1
 8008848:	40c2      	lsrs	r2, r0
 800884a:	6163      	str	r3, [r4, #20]
 800884c:	9201      	str	r2, [sp, #4]
 800884e:	9b01      	ldr	r3, [sp, #4]
 8008850:	2b00      	cmp	r3, #0
 8008852:	bf0c      	ite	eq
 8008854:	2201      	moveq	r2, #1
 8008856:	2202      	movne	r2, #2
 8008858:	61a3      	str	r3, [r4, #24]
 800885a:	6122      	str	r2, [r4, #16]
 800885c:	b1ad      	cbz	r5, 800888a <__d2b+0x92>
 800885e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008862:	4405      	add	r5, r0
 8008864:	6035      	str	r5, [r6, #0]
 8008866:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800886a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800886c:	6018      	str	r0, [r3, #0]
 800886e:	4620      	mov	r0, r4
 8008870:	b002      	add	sp, #8
 8008872:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008876:	6161      	str	r1, [r4, #20]
 8008878:	e7e9      	b.n	800884e <__d2b+0x56>
 800887a:	a801      	add	r0, sp, #4
 800887c:	f7ff fd61 	bl	8008342 <__lo0bits>
 8008880:	9b01      	ldr	r3, [sp, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	6163      	str	r3, [r4, #20]
 8008886:	3020      	adds	r0, #32
 8008888:	e7e7      	b.n	800885a <__d2b+0x62>
 800888a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800888e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008892:	6030      	str	r0, [r6, #0]
 8008894:	6918      	ldr	r0, [r3, #16]
 8008896:	f7ff fd35 	bl	8008304 <__hi0bits>
 800889a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800889e:	e7e4      	b.n	800886a <__d2b+0x72>
 80088a0:	080090fe 	.word	0x080090fe
 80088a4:	0800910f 	.word	0x0800910f

080088a8 <__sfputc_r>:
 80088a8:	6893      	ldr	r3, [r2, #8]
 80088aa:	b410      	push	{r4}
 80088ac:	3b01      	subs	r3, #1
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	6093      	str	r3, [r2, #8]
 80088b2:	da07      	bge.n	80088c4 <__sfputc_r+0x1c>
 80088b4:	6994      	ldr	r4, [r2, #24]
 80088b6:	42a3      	cmp	r3, r4
 80088b8:	db01      	blt.n	80088be <__sfputc_r+0x16>
 80088ba:	290a      	cmp	r1, #10
 80088bc:	d102      	bne.n	80088c4 <__sfputc_r+0x1c>
 80088be:	bc10      	pop	{r4}
 80088c0:	f7fe bb8d 	b.w	8006fde <__swbuf_r>
 80088c4:	6813      	ldr	r3, [r2, #0]
 80088c6:	1c58      	adds	r0, r3, #1
 80088c8:	6010      	str	r0, [r2, #0]
 80088ca:	7019      	strb	r1, [r3, #0]
 80088cc:	4608      	mov	r0, r1
 80088ce:	bc10      	pop	{r4}
 80088d0:	4770      	bx	lr

080088d2 <__sfputs_r>:
 80088d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088d4:	4606      	mov	r6, r0
 80088d6:	460f      	mov	r7, r1
 80088d8:	4614      	mov	r4, r2
 80088da:	18d5      	adds	r5, r2, r3
 80088dc:	42ac      	cmp	r4, r5
 80088de:	d101      	bne.n	80088e4 <__sfputs_r+0x12>
 80088e0:	2000      	movs	r0, #0
 80088e2:	e007      	b.n	80088f4 <__sfputs_r+0x22>
 80088e4:	463a      	mov	r2, r7
 80088e6:	4630      	mov	r0, r6
 80088e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ec:	f7ff ffdc 	bl	80088a8 <__sfputc_r>
 80088f0:	1c43      	adds	r3, r0, #1
 80088f2:	d1f3      	bne.n	80088dc <__sfputs_r+0xa>
 80088f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080088f8 <_vfiprintf_r>:
 80088f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088fc:	460d      	mov	r5, r1
 80088fe:	4614      	mov	r4, r2
 8008900:	4698      	mov	r8, r3
 8008902:	4606      	mov	r6, r0
 8008904:	b09d      	sub	sp, #116	@ 0x74
 8008906:	b118      	cbz	r0, 8008910 <_vfiprintf_r+0x18>
 8008908:	6a03      	ldr	r3, [r0, #32]
 800890a:	b90b      	cbnz	r3, 8008910 <_vfiprintf_r+0x18>
 800890c:	f7fe f9ca 	bl	8006ca4 <__sinit>
 8008910:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008912:	07d9      	lsls	r1, r3, #31
 8008914:	d405      	bmi.n	8008922 <_vfiprintf_r+0x2a>
 8008916:	89ab      	ldrh	r3, [r5, #12]
 8008918:	059a      	lsls	r2, r3, #22
 800891a:	d402      	bmi.n	8008922 <_vfiprintf_r+0x2a>
 800891c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800891e:	f7fe fcce 	bl	80072be <__retarget_lock_acquire_recursive>
 8008922:	89ab      	ldrh	r3, [r5, #12]
 8008924:	071b      	lsls	r3, r3, #28
 8008926:	d501      	bpl.n	800892c <_vfiprintf_r+0x34>
 8008928:	692b      	ldr	r3, [r5, #16]
 800892a:	b99b      	cbnz	r3, 8008954 <_vfiprintf_r+0x5c>
 800892c:	4629      	mov	r1, r5
 800892e:	4630      	mov	r0, r6
 8008930:	f7fe fb94 	bl	800705c <__swsetup_r>
 8008934:	b170      	cbz	r0, 8008954 <_vfiprintf_r+0x5c>
 8008936:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008938:	07dc      	lsls	r4, r3, #31
 800893a:	d504      	bpl.n	8008946 <_vfiprintf_r+0x4e>
 800893c:	f04f 30ff 	mov.w	r0, #4294967295
 8008940:	b01d      	add	sp, #116	@ 0x74
 8008942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008946:	89ab      	ldrh	r3, [r5, #12]
 8008948:	0598      	lsls	r0, r3, #22
 800894a:	d4f7      	bmi.n	800893c <_vfiprintf_r+0x44>
 800894c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800894e:	f7fe fcb7 	bl	80072c0 <__retarget_lock_release_recursive>
 8008952:	e7f3      	b.n	800893c <_vfiprintf_r+0x44>
 8008954:	2300      	movs	r3, #0
 8008956:	9309      	str	r3, [sp, #36]	@ 0x24
 8008958:	2320      	movs	r3, #32
 800895a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800895e:	2330      	movs	r3, #48	@ 0x30
 8008960:	f04f 0901 	mov.w	r9, #1
 8008964:	f8cd 800c 	str.w	r8, [sp, #12]
 8008968:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008b14 <_vfiprintf_r+0x21c>
 800896c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008970:	4623      	mov	r3, r4
 8008972:	469a      	mov	sl, r3
 8008974:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008978:	b10a      	cbz	r2, 800897e <_vfiprintf_r+0x86>
 800897a:	2a25      	cmp	r2, #37	@ 0x25
 800897c:	d1f9      	bne.n	8008972 <_vfiprintf_r+0x7a>
 800897e:	ebba 0b04 	subs.w	fp, sl, r4
 8008982:	d00b      	beq.n	800899c <_vfiprintf_r+0xa4>
 8008984:	465b      	mov	r3, fp
 8008986:	4622      	mov	r2, r4
 8008988:	4629      	mov	r1, r5
 800898a:	4630      	mov	r0, r6
 800898c:	f7ff ffa1 	bl	80088d2 <__sfputs_r>
 8008990:	3001      	adds	r0, #1
 8008992:	f000 80a7 	beq.w	8008ae4 <_vfiprintf_r+0x1ec>
 8008996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008998:	445a      	add	r2, fp
 800899a:	9209      	str	r2, [sp, #36]	@ 0x24
 800899c:	f89a 3000 	ldrb.w	r3, [sl]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 809f 	beq.w	8008ae4 <_vfiprintf_r+0x1ec>
 80089a6:	2300      	movs	r3, #0
 80089a8:	f04f 32ff 	mov.w	r2, #4294967295
 80089ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089b0:	f10a 0a01 	add.w	sl, sl, #1
 80089b4:	9304      	str	r3, [sp, #16]
 80089b6:	9307      	str	r3, [sp, #28]
 80089b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80089be:	4654      	mov	r4, sl
 80089c0:	2205      	movs	r2, #5
 80089c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089c6:	4853      	ldr	r0, [pc, #332]	@ (8008b14 <_vfiprintf_r+0x21c>)
 80089c8:	f7fe fc7b 	bl	80072c2 <memchr>
 80089cc:	9a04      	ldr	r2, [sp, #16]
 80089ce:	b9d8      	cbnz	r0, 8008a08 <_vfiprintf_r+0x110>
 80089d0:	06d1      	lsls	r1, r2, #27
 80089d2:	bf44      	itt	mi
 80089d4:	2320      	movmi	r3, #32
 80089d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089da:	0713      	lsls	r3, r2, #28
 80089dc:	bf44      	itt	mi
 80089de:	232b      	movmi	r3, #43	@ 0x2b
 80089e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089e4:	f89a 3000 	ldrb.w	r3, [sl]
 80089e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80089ea:	d015      	beq.n	8008a18 <_vfiprintf_r+0x120>
 80089ec:	4654      	mov	r4, sl
 80089ee:	2000      	movs	r0, #0
 80089f0:	f04f 0c0a 	mov.w	ip, #10
 80089f4:	9a07      	ldr	r2, [sp, #28]
 80089f6:	4621      	mov	r1, r4
 80089f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089fc:	3b30      	subs	r3, #48	@ 0x30
 80089fe:	2b09      	cmp	r3, #9
 8008a00:	d94b      	bls.n	8008a9a <_vfiprintf_r+0x1a2>
 8008a02:	b1b0      	cbz	r0, 8008a32 <_vfiprintf_r+0x13a>
 8008a04:	9207      	str	r2, [sp, #28]
 8008a06:	e014      	b.n	8008a32 <_vfiprintf_r+0x13a>
 8008a08:	eba0 0308 	sub.w	r3, r0, r8
 8008a0c:	fa09 f303 	lsl.w	r3, r9, r3
 8008a10:	4313      	orrs	r3, r2
 8008a12:	46a2      	mov	sl, r4
 8008a14:	9304      	str	r3, [sp, #16]
 8008a16:	e7d2      	b.n	80089be <_vfiprintf_r+0xc6>
 8008a18:	9b03      	ldr	r3, [sp, #12]
 8008a1a:	1d19      	adds	r1, r3, #4
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	9103      	str	r1, [sp, #12]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	bfbb      	ittet	lt
 8008a24:	425b      	neglt	r3, r3
 8008a26:	f042 0202 	orrlt.w	r2, r2, #2
 8008a2a:	9307      	strge	r3, [sp, #28]
 8008a2c:	9307      	strlt	r3, [sp, #28]
 8008a2e:	bfb8      	it	lt
 8008a30:	9204      	strlt	r2, [sp, #16]
 8008a32:	7823      	ldrb	r3, [r4, #0]
 8008a34:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a36:	d10a      	bne.n	8008a4e <_vfiprintf_r+0x156>
 8008a38:	7863      	ldrb	r3, [r4, #1]
 8008a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a3c:	d132      	bne.n	8008aa4 <_vfiprintf_r+0x1ac>
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	3402      	adds	r4, #2
 8008a42:	1d1a      	adds	r2, r3, #4
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	9203      	str	r2, [sp, #12]
 8008a48:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a4c:	9305      	str	r3, [sp, #20]
 8008a4e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8008b18 <_vfiprintf_r+0x220>
 8008a52:	2203      	movs	r2, #3
 8008a54:	4650      	mov	r0, sl
 8008a56:	7821      	ldrb	r1, [r4, #0]
 8008a58:	f7fe fc33 	bl	80072c2 <memchr>
 8008a5c:	b138      	cbz	r0, 8008a6e <_vfiprintf_r+0x176>
 8008a5e:	2240      	movs	r2, #64	@ 0x40
 8008a60:	9b04      	ldr	r3, [sp, #16]
 8008a62:	eba0 000a 	sub.w	r0, r0, sl
 8008a66:	4082      	lsls	r2, r0
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	3401      	adds	r4, #1
 8008a6c:	9304      	str	r3, [sp, #16]
 8008a6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a72:	2206      	movs	r2, #6
 8008a74:	4829      	ldr	r0, [pc, #164]	@ (8008b1c <_vfiprintf_r+0x224>)
 8008a76:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a7a:	f7fe fc22 	bl	80072c2 <memchr>
 8008a7e:	2800      	cmp	r0, #0
 8008a80:	d03f      	beq.n	8008b02 <_vfiprintf_r+0x20a>
 8008a82:	4b27      	ldr	r3, [pc, #156]	@ (8008b20 <_vfiprintf_r+0x228>)
 8008a84:	bb1b      	cbnz	r3, 8008ace <_vfiprintf_r+0x1d6>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	3307      	adds	r3, #7
 8008a8a:	f023 0307 	bic.w	r3, r3, #7
 8008a8e:	3308      	adds	r3, #8
 8008a90:	9303      	str	r3, [sp, #12]
 8008a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a94:	443b      	add	r3, r7
 8008a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a98:	e76a      	b.n	8008970 <_vfiprintf_r+0x78>
 8008a9a:	460c      	mov	r4, r1
 8008a9c:	2001      	movs	r0, #1
 8008a9e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008aa2:	e7a8      	b.n	80089f6 <_vfiprintf_r+0xfe>
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	f04f 0c0a 	mov.w	ip, #10
 8008aaa:	4619      	mov	r1, r3
 8008aac:	3401      	adds	r4, #1
 8008aae:	9305      	str	r3, [sp, #20]
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008ab6:	3a30      	subs	r2, #48	@ 0x30
 8008ab8:	2a09      	cmp	r2, #9
 8008aba:	d903      	bls.n	8008ac4 <_vfiprintf_r+0x1cc>
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d0c6      	beq.n	8008a4e <_vfiprintf_r+0x156>
 8008ac0:	9105      	str	r1, [sp, #20]
 8008ac2:	e7c4      	b.n	8008a4e <_vfiprintf_r+0x156>
 8008ac4:	4604      	mov	r4, r0
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	fb0c 2101 	mla	r1, ip, r1, r2
 8008acc:	e7f0      	b.n	8008ab0 <_vfiprintf_r+0x1b8>
 8008ace:	ab03      	add	r3, sp, #12
 8008ad0:	9300      	str	r3, [sp, #0]
 8008ad2:	462a      	mov	r2, r5
 8008ad4:	4630      	mov	r0, r6
 8008ad6:	4b13      	ldr	r3, [pc, #76]	@ (8008b24 <_vfiprintf_r+0x22c>)
 8008ad8:	a904      	add	r1, sp, #16
 8008ada:	f7fd fc9b 	bl	8006414 <_printf_float>
 8008ade:	4607      	mov	r7, r0
 8008ae0:	1c78      	adds	r0, r7, #1
 8008ae2:	d1d6      	bne.n	8008a92 <_vfiprintf_r+0x19a>
 8008ae4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008ae6:	07d9      	lsls	r1, r3, #31
 8008ae8:	d405      	bmi.n	8008af6 <_vfiprintf_r+0x1fe>
 8008aea:	89ab      	ldrh	r3, [r5, #12]
 8008aec:	059a      	lsls	r2, r3, #22
 8008aee:	d402      	bmi.n	8008af6 <_vfiprintf_r+0x1fe>
 8008af0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008af2:	f7fe fbe5 	bl	80072c0 <__retarget_lock_release_recursive>
 8008af6:	89ab      	ldrh	r3, [r5, #12]
 8008af8:	065b      	lsls	r3, r3, #25
 8008afa:	f53f af1f 	bmi.w	800893c <_vfiprintf_r+0x44>
 8008afe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b00:	e71e      	b.n	8008940 <_vfiprintf_r+0x48>
 8008b02:	ab03      	add	r3, sp, #12
 8008b04:	9300      	str	r3, [sp, #0]
 8008b06:	462a      	mov	r2, r5
 8008b08:	4630      	mov	r0, r6
 8008b0a:	4b06      	ldr	r3, [pc, #24]	@ (8008b24 <_vfiprintf_r+0x22c>)
 8008b0c:	a904      	add	r1, sp, #16
 8008b0e:	f7fd ff1f 	bl	8006950 <_printf_i>
 8008b12:	e7e4      	b.n	8008ade <_vfiprintf_r+0x1e6>
 8008b14:	08009168 	.word	0x08009168
 8008b18:	0800916e 	.word	0x0800916e
 8008b1c:	08009172 	.word	0x08009172
 8008b20:	08006415 	.word	0x08006415
 8008b24:	080088d3 	.word	0x080088d3

08008b28 <__sflush_r>:
 8008b28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b2e:	0716      	lsls	r6, r2, #28
 8008b30:	4605      	mov	r5, r0
 8008b32:	460c      	mov	r4, r1
 8008b34:	d454      	bmi.n	8008be0 <__sflush_r+0xb8>
 8008b36:	684b      	ldr	r3, [r1, #4]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	dc02      	bgt.n	8008b42 <__sflush_r+0x1a>
 8008b3c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	dd48      	ble.n	8008bd4 <__sflush_r+0xac>
 8008b42:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b44:	2e00      	cmp	r6, #0
 8008b46:	d045      	beq.n	8008bd4 <__sflush_r+0xac>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008b4e:	682f      	ldr	r7, [r5, #0]
 8008b50:	6a21      	ldr	r1, [r4, #32]
 8008b52:	602b      	str	r3, [r5, #0]
 8008b54:	d030      	beq.n	8008bb8 <__sflush_r+0x90>
 8008b56:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008b58:	89a3      	ldrh	r3, [r4, #12]
 8008b5a:	0759      	lsls	r1, r3, #29
 8008b5c:	d505      	bpl.n	8008b6a <__sflush_r+0x42>
 8008b5e:	6863      	ldr	r3, [r4, #4]
 8008b60:	1ad2      	subs	r2, r2, r3
 8008b62:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b64:	b10b      	cbz	r3, 8008b6a <__sflush_r+0x42>
 8008b66:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b68:	1ad2      	subs	r2, r2, r3
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	4628      	mov	r0, r5
 8008b6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008b70:	6a21      	ldr	r1, [r4, #32]
 8008b72:	47b0      	blx	r6
 8008b74:	1c43      	adds	r3, r0, #1
 8008b76:	89a3      	ldrh	r3, [r4, #12]
 8008b78:	d106      	bne.n	8008b88 <__sflush_r+0x60>
 8008b7a:	6829      	ldr	r1, [r5, #0]
 8008b7c:	291d      	cmp	r1, #29
 8008b7e:	d82b      	bhi.n	8008bd8 <__sflush_r+0xb0>
 8008b80:	4a28      	ldr	r2, [pc, #160]	@ (8008c24 <__sflush_r+0xfc>)
 8008b82:	40ca      	lsrs	r2, r1
 8008b84:	07d6      	lsls	r6, r2, #31
 8008b86:	d527      	bpl.n	8008bd8 <__sflush_r+0xb0>
 8008b88:	2200      	movs	r2, #0
 8008b8a:	6062      	str	r2, [r4, #4]
 8008b8c:	6922      	ldr	r2, [r4, #16]
 8008b8e:	04d9      	lsls	r1, r3, #19
 8008b90:	6022      	str	r2, [r4, #0]
 8008b92:	d504      	bpl.n	8008b9e <__sflush_r+0x76>
 8008b94:	1c42      	adds	r2, r0, #1
 8008b96:	d101      	bne.n	8008b9c <__sflush_r+0x74>
 8008b98:	682b      	ldr	r3, [r5, #0]
 8008b9a:	b903      	cbnz	r3, 8008b9e <__sflush_r+0x76>
 8008b9c:	6560      	str	r0, [r4, #84]	@ 0x54
 8008b9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ba0:	602f      	str	r7, [r5, #0]
 8008ba2:	b1b9      	cbz	r1, 8008bd4 <__sflush_r+0xac>
 8008ba4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008ba8:	4299      	cmp	r1, r3
 8008baa:	d002      	beq.n	8008bb2 <__sflush_r+0x8a>
 8008bac:	4628      	mov	r0, r5
 8008bae:	f7ff fa03 	bl	8007fb8 <_free_r>
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008bb6:	e00d      	b.n	8008bd4 <__sflush_r+0xac>
 8008bb8:	2301      	movs	r3, #1
 8008bba:	4628      	mov	r0, r5
 8008bbc:	47b0      	blx	r6
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	1c50      	adds	r0, r2, #1
 8008bc2:	d1c9      	bne.n	8008b58 <__sflush_r+0x30>
 8008bc4:	682b      	ldr	r3, [r5, #0]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d0c6      	beq.n	8008b58 <__sflush_r+0x30>
 8008bca:	2b1d      	cmp	r3, #29
 8008bcc:	d001      	beq.n	8008bd2 <__sflush_r+0xaa>
 8008bce:	2b16      	cmp	r3, #22
 8008bd0:	d11d      	bne.n	8008c0e <__sflush_r+0xe6>
 8008bd2:	602f      	str	r7, [r5, #0]
 8008bd4:	2000      	movs	r0, #0
 8008bd6:	e021      	b.n	8008c1c <__sflush_r+0xf4>
 8008bd8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008bdc:	b21b      	sxth	r3, r3
 8008bde:	e01a      	b.n	8008c16 <__sflush_r+0xee>
 8008be0:	690f      	ldr	r7, [r1, #16]
 8008be2:	2f00      	cmp	r7, #0
 8008be4:	d0f6      	beq.n	8008bd4 <__sflush_r+0xac>
 8008be6:	0793      	lsls	r3, r2, #30
 8008be8:	bf18      	it	ne
 8008bea:	2300      	movne	r3, #0
 8008bec:	680e      	ldr	r6, [r1, #0]
 8008bee:	bf08      	it	eq
 8008bf0:	694b      	ldreq	r3, [r1, #20]
 8008bf2:	1bf6      	subs	r6, r6, r7
 8008bf4:	600f      	str	r7, [r1, #0]
 8008bf6:	608b      	str	r3, [r1, #8]
 8008bf8:	2e00      	cmp	r6, #0
 8008bfa:	ddeb      	ble.n	8008bd4 <__sflush_r+0xac>
 8008bfc:	4633      	mov	r3, r6
 8008bfe:	463a      	mov	r2, r7
 8008c00:	4628      	mov	r0, r5
 8008c02:	6a21      	ldr	r1, [r4, #32]
 8008c04:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8008c08:	47e0      	blx	ip
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	dc07      	bgt.n	8008c1e <__sflush_r+0xf6>
 8008c0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c16:	f04f 30ff 	mov.w	r0, #4294967295
 8008c1a:	81a3      	strh	r3, [r4, #12]
 8008c1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c1e:	4407      	add	r7, r0
 8008c20:	1a36      	subs	r6, r6, r0
 8008c22:	e7e9      	b.n	8008bf8 <__sflush_r+0xd0>
 8008c24:	20400001 	.word	0x20400001

08008c28 <_fflush_r>:
 8008c28:	b538      	push	{r3, r4, r5, lr}
 8008c2a:	690b      	ldr	r3, [r1, #16]
 8008c2c:	4605      	mov	r5, r0
 8008c2e:	460c      	mov	r4, r1
 8008c30:	b913      	cbnz	r3, 8008c38 <_fflush_r+0x10>
 8008c32:	2500      	movs	r5, #0
 8008c34:	4628      	mov	r0, r5
 8008c36:	bd38      	pop	{r3, r4, r5, pc}
 8008c38:	b118      	cbz	r0, 8008c42 <_fflush_r+0x1a>
 8008c3a:	6a03      	ldr	r3, [r0, #32]
 8008c3c:	b90b      	cbnz	r3, 8008c42 <_fflush_r+0x1a>
 8008c3e:	f7fe f831 	bl	8006ca4 <__sinit>
 8008c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d0f3      	beq.n	8008c32 <_fflush_r+0xa>
 8008c4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008c4c:	07d0      	lsls	r0, r2, #31
 8008c4e:	d404      	bmi.n	8008c5a <_fflush_r+0x32>
 8008c50:	0599      	lsls	r1, r3, #22
 8008c52:	d402      	bmi.n	8008c5a <_fflush_r+0x32>
 8008c54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c56:	f7fe fb32 	bl	80072be <__retarget_lock_acquire_recursive>
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	4621      	mov	r1, r4
 8008c5e:	f7ff ff63 	bl	8008b28 <__sflush_r>
 8008c62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008c64:	4605      	mov	r5, r0
 8008c66:	07da      	lsls	r2, r3, #31
 8008c68:	d4e4      	bmi.n	8008c34 <_fflush_r+0xc>
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	059b      	lsls	r3, r3, #22
 8008c6e:	d4e1      	bmi.n	8008c34 <_fflush_r+0xc>
 8008c70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008c72:	f7fe fb25 	bl	80072c0 <__retarget_lock_release_recursive>
 8008c76:	e7dd      	b.n	8008c34 <_fflush_r+0xc>

08008c78 <__swhatbuf_r>:
 8008c78:	b570      	push	{r4, r5, r6, lr}
 8008c7a:	460c      	mov	r4, r1
 8008c7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c80:	4615      	mov	r5, r2
 8008c82:	2900      	cmp	r1, #0
 8008c84:	461e      	mov	r6, r3
 8008c86:	b096      	sub	sp, #88	@ 0x58
 8008c88:	da0c      	bge.n	8008ca4 <__swhatbuf_r+0x2c>
 8008c8a:	89a3      	ldrh	r3, [r4, #12]
 8008c8c:	2100      	movs	r1, #0
 8008c8e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008c92:	bf14      	ite	ne
 8008c94:	2340      	movne	r3, #64	@ 0x40
 8008c96:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008c9a:	2000      	movs	r0, #0
 8008c9c:	6031      	str	r1, [r6, #0]
 8008c9e:	602b      	str	r3, [r5, #0]
 8008ca0:	b016      	add	sp, #88	@ 0x58
 8008ca2:	bd70      	pop	{r4, r5, r6, pc}
 8008ca4:	466a      	mov	r2, sp
 8008ca6:	f000 f849 	bl	8008d3c <_fstat_r>
 8008caa:	2800      	cmp	r0, #0
 8008cac:	dbed      	blt.n	8008c8a <__swhatbuf_r+0x12>
 8008cae:	9901      	ldr	r1, [sp, #4]
 8008cb0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008cb4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008cb8:	4259      	negs	r1, r3
 8008cba:	4159      	adcs	r1, r3
 8008cbc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008cc0:	e7eb      	b.n	8008c9a <__swhatbuf_r+0x22>

08008cc2 <__smakebuf_r>:
 8008cc2:	898b      	ldrh	r3, [r1, #12]
 8008cc4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cc6:	079d      	lsls	r5, r3, #30
 8008cc8:	4606      	mov	r6, r0
 8008cca:	460c      	mov	r4, r1
 8008ccc:	d507      	bpl.n	8008cde <__smakebuf_r+0x1c>
 8008cce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008cd2:	6023      	str	r3, [r4, #0]
 8008cd4:	6123      	str	r3, [r4, #16]
 8008cd6:	2301      	movs	r3, #1
 8008cd8:	6163      	str	r3, [r4, #20]
 8008cda:	b003      	add	sp, #12
 8008cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cde:	466a      	mov	r2, sp
 8008ce0:	ab01      	add	r3, sp, #4
 8008ce2:	f7ff ffc9 	bl	8008c78 <__swhatbuf_r>
 8008ce6:	9f00      	ldr	r7, [sp, #0]
 8008ce8:	4605      	mov	r5, r0
 8008cea:	4639      	mov	r1, r7
 8008cec:	4630      	mov	r0, r6
 8008cee:	f7ff f9d5 	bl	800809c <_malloc_r>
 8008cf2:	b948      	cbnz	r0, 8008d08 <__smakebuf_r+0x46>
 8008cf4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cf8:	059a      	lsls	r2, r3, #22
 8008cfa:	d4ee      	bmi.n	8008cda <__smakebuf_r+0x18>
 8008cfc:	f023 0303 	bic.w	r3, r3, #3
 8008d00:	f043 0302 	orr.w	r3, r3, #2
 8008d04:	81a3      	strh	r3, [r4, #12]
 8008d06:	e7e2      	b.n	8008cce <__smakebuf_r+0xc>
 8008d08:	89a3      	ldrh	r3, [r4, #12]
 8008d0a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008d0e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d12:	81a3      	strh	r3, [r4, #12]
 8008d14:	9b01      	ldr	r3, [sp, #4]
 8008d16:	6020      	str	r0, [r4, #0]
 8008d18:	b15b      	cbz	r3, 8008d32 <__smakebuf_r+0x70>
 8008d1a:	4630      	mov	r0, r6
 8008d1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d20:	f000 f81e 	bl	8008d60 <_isatty_r>
 8008d24:	b128      	cbz	r0, 8008d32 <__smakebuf_r+0x70>
 8008d26:	89a3      	ldrh	r3, [r4, #12]
 8008d28:	f023 0303 	bic.w	r3, r3, #3
 8008d2c:	f043 0301 	orr.w	r3, r3, #1
 8008d30:	81a3      	strh	r3, [r4, #12]
 8008d32:	89a3      	ldrh	r3, [r4, #12]
 8008d34:	431d      	orrs	r5, r3
 8008d36:	81a5      	strh	r5, [r4, #12]
 8008d38:	e7cf      	b.n	8008cda <__smakebuf_r+0x18>
	...

08008d3c <_fstat_r>:
 8008d3c:	b538      	push	{r3, r4, r5, lr}
 8008d3e:	2300      	movs	r3, #0
 8008d40:	4d06      	ldr	r5, [pc, #24]	@ (8008d5c <_fstat_r+0x20>)
 8008d42:	4604      	mov	r4, r0
 8008d44:	4608      	mov	r0, r1
 8008d46:	4611      	mov	r1, r2
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	f7f8 fc19 	bl	8001580 <_fstat>
 8008d4e:	1c43      	adds	r3, r0, #1
 8008d50:	d102      	bne.n	8008d58 <_fstat_r+0x1c>
 8008d52:	682b      	ldr	r3, [r5, #0]
 8008d54:	b103      	cbz	r3, 8008d58 <_fstat_r+0x1c>
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	bd38      	pop	{r3, r4, r5, pc}
 8008d5a:	bf00      	nop
 8008d5c:	20002890 	.word	0x20002890

08008d60 <_isatty_r>:
 8008d60:	b538      	push	{r3, r4, r5, lr}
 8008d62:	2300      	movs	r3, #0
 8008d64:	4d05      	ldr	r5, [pc, #20]	@ (8008d7c <_isatty_r+0x1c>)
 8008d66:	4604      	mov	r4, r0
 8008d68:	4608      	mov	r0, r1
 8008d6a:	602b      	str	r3, [r5, #0]
 8008d6c:	f7f8 fc17 	bl	800159e <_isatty>
 8008d70:	1c43      	adds	r3, r0, #1
 8008d72:	d102      	bne.n	8008d7a <_isatty_r+0x1a>
 8008d74:	682b      	ldr	r3, [r5, #0]
 8008d76:	b103      	cbz	r3, 8008d7a <_isatty_r+0x1a>
 8008d78:	6023      	str	r3, [r4, #0]
 8008d7a:	bd38      	pop	{r3, r4, r5, pc}
 8008d7c:	20002890 	.word	0x20002890

08008d80 <_sbrk_r>:
 8008d80:	b538      	push	{r3, r4, r5, lr}
 8008d82:	2300      	movs	r3, #0
 8008d84:	4d05      	ldr	r5, [pc, #20]	@ (8008d9c <_sbrk_r+0x1c>)
 8008d86:	4604      	mov	r4, r0
 8008d88:	4608      	mov	r0, r1
 8008d8a:	602b      	str	r3, [r5, #0]
 8008d8c:	f7f8 fc1e 	bl	80015cc <_sbrk>
 8008d90:	1c43      	adds	r3, r0, #1
 8008d92:	d102      	bne.n	8008d9a <_sbrk_r+0x1a>
 8008d94:	682b      	ldr	r3, [r5, #0]
 8008d96:	b103      	cbz	r3, 8008d9a <_sbrk_r+0x1a>
 8008d98:	6023      	str	r3, [r4, #0]
 8008d9a:	bd38      	pop	{r3, r4, r5, pc}
 8008d9c:	20002890 	.word	0x20002890

08008da0 <__assert_func>:
 8008da0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008da2:	4614      	mov	r4, r2
 8008da4:	461a      	mov	r2, r3
 8008da6:	4b09      	ldr	r3, [pc, #36]	@ (8008dcc <__assert_func+0x2c>)
 8008da8:	4605      	mov	r5, r0
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	68d8      	ldr	r0, [r3, #12]
 8008dae:	b14c      	cbz	r4, 8008dc4 <__assert_func+0x24>
 8008db0:	4b07      	ldr	r3, [pc, #28]	@ (8008dd0 <__assert_func+0x30>)
 8008db2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008db6:	9100      	str	r1, [sp, #0]
 8008db8:	462b      	mov	r3, r5
 8008dba:	4906      	ldr	r1, [pc, #24]	@ (8008dd4 <__assert_func+0x34>)
 8008dbc:	f000 f842 	bl	8008e44 <fiprintf>
 8008dc0:	f000 f852 	bl	8008e68 <abort>
 8008dc4:	4b04      	ldr	r3, [pc, #16]	@ (8008dd8 <__assert_func+0x38>)
 8008dc6:	461c      	mov	r4, r3
 8008dc8:	e7f3      	b.n	8008db2 <__assert_func+0x12>
 8008dca:	bf00      	nop
 8008dcc:	20000024 	.word	0x20000024
 8008dd0:	08009183 	.word	0x08009183
 8008dd4:	08009190 	.word	0x08009190
 8008dd8:	080091be 	.word	0x080091be

08008ddc <_calloc_r>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	fba1 5402 	umull	r5, r4, r1, r2
 8008de2:	b934      	cbnz	r4, 8008df2 <_calloc_r+0x16>
 8008de4:	4629      	mov	r1, r5
 8008de6:	f7ff f959 	bl	800809c <_malloc_r>
 8008dea:	4606      	mov	r6, r0
 8008dec:	b928      	cbnz	r0, 8008dfa <_calloc_r+0x1e>
 8008dee:	4630      	mov	r0, r6
 8008df0:	bd70      	pop	{r4, r5, r6, pc}
 8008df2:	220c      	movs	r2, #12
 8008df4:	2600      	movs	r6, #0
 8008df6:	6002      	str	r2, [r0, #0]
 8008df8:	e7f9      	b.n	8008dee <_calloc_r+0x12>
 8008dfa:	462a      	mov	r2, r5
 8008dfc:	4621      	mov	r1, r4
 8008dfe:	f7fe f983 	bl	8007108 <memset>
 8008e02:	e7f4      	b.n	8008dee <_calloc_r+0x12>

08008e04 <__ascii_mbtowc>:
 8008e04:	b082      	sub	sp, #8
 8008e06:	b901      	cbnz	r1, 8008e0a <__ascii_mbtowc+0x6>
 8008e08:	a901      	add	r1, sp, #4
 8008e0a:	b142      	cbz	r2, 8008e1e <__ascii_mbtowc+0x1a>
 8008e0c:	b14b      	cbz	r3, 8008e22 <__ascii_mbtowc+0x1e>
 8008e0e:	7813      	ldrb	r3, [r2, #0]
 8008e10:	600b      	str	r3, [r1, #0]
 8008e12:	7812      	ldrb	r2, [r2, #0]
 8008e14:	1e10      	subs	r0, r2, #0
 8008e16:	bf18      	it	ne
 8008e18:	2001      	movne	r0, #1
 8008e1a:	b002      	add	sp, #8
 8008e1c:	4770      	bx	lr
 8008e1e:	4610      	mov	r0, r2
 8008e20:	e7fb      	b.n	8008e1a <__ascii_mbtowc+0x16>
 8008e22:	f06f 0001 	mvn.w	r0, #1
 8008e26:	e7f8      	b.n	8008e1a <__ascii_mbtowc+0x16>

08008e28 <__ascii_wctomb>:
 8008e28:	4603      	mov	r3, r0
 8008e2a:	4608      	mov	r0, r1
 8008e2c:	b141      	cbz	r1, 8008e40 <__ascii_wctomb+0x18>
 8008e2e:	2aff      	cmp	r2, #255	@ 0xff
 8008e30:	d904      	bls.n	8008e3c <__ascii_wctomb+0x14>
 8008e32:	228a      	movs	r2, #138	@ 0x8a
 8008e34:	f04f 30ff 	mov.w	r0, #4294967295
 8008e38:	601a      	str	r2, [r3, #0]
 8008e3a:	4770      	bx	lr
 8008e3c:	2001      	movs	r0, #1
 8008e3e:	700a      	strb	r2, [r1, #0]
 8008e40:	4770      	bx	lr
	...

08008e44 <fiprintf>:
 8008e44:	b40e      	push	{r1, r2, r3}
 8008e46:	b503      	push	{r0, r1, lr}
 8008e48:	4601      	mov	r1, r0
 8008e4a:	ab03      	add	r3, sp, #12
 8008e4c:	4805      	ldr	r0, [pc, #20]	@ (8008e64 <fiprintf+0x20>)
 8008e4e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008e52:	6800      	ldr	r0, [r0, #0]
 8008e54:	9301      	str	r3, [sp, #4]
 8008e56:	f7ff fd4f 	bl	80088f8 <_vfiprintf_r>
 8008e5a:	b002      	add	sp, #8
 8008e5c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008e60:	b003      	add	sp, #12
 8008e62:	4770      	bx	lr
 8008e64:	20000024 	.word	0x20000024

08008e68 <abort>:
 8008e68:	2006      	movs	r0, #6
 8008e6a:	b508      	push	{r3, lr}
 8008e6c:	f000 f82c 	bl	8008ec8 <raise>
 8008e70:	2001      	movs	r0, #1
 8008e72:	f7f8 fb52 	bl	800151a <_exit>

08008e76 <_raise_r>:
 8008e76:	291f      	cmp	r1, #31
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	4605      	mov	r5, r0
 8008e7c:	460c      	mov	r4, r1
 8008e7e:	d904      	bls.n	8008e8a <_raise_r+0x14>
 8008e80:	2316      	movs	r3, #22
 8008e82:	6003      	str	r3, [r0, #0]
 8008e84:	f04f 30ff 	mov.w	r0, #4294967295
 8008e88:	bd38      	pop	{r3, r4, r5, pc}
 8008e8a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008e8c:	b112      	cbz	r2, 8008e94 <_raise_r+0x1e>
 8008e8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008e92:	b94b      	cbnz	r3, 8008ea8 <_raise_r+0x32>
 8008e94:	4628      	mov	r0, r5
 8008e96:	f000 f831 	bl	8008efc <_getpid_r>
 8008e9a:	4622      	mov	r2, r4
 8008e9c:	4601      	mov	r1, r0
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea4:	f000 b818 	b.w	8008ed8 <_kill_r>
 8008ea8:	2b01      	cmp	r3, #1
 8008eaa:	d00a      	beq.n	8008ec2 <_raise_r+0x4c>
 8008eac:	1c59      	adds	r1, r3, #1
 8008eae:	d103      	bne.n	8008eb8 <_raise_r+0x42>
 8008eb0:	2316      	movs	r3, #22
 8008eb2:	6003      	str	r3, [r0, #0]
 8008eb4:	2001      	movs	r0, #1
 8008eb6:	e7e7      	b.n	8008e88 <_raise_r+0x12>
 8008eb8:	2100      	movs	r1, #0
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ec0:	4798      	blx	r3
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	e7e0      	b.n	8008e88 <_raise_r+0x12>
	...

08008ec8 <raise>:
 8008ec8:	4b02      	ldr	r3, [pc, #8]	@ (8008ed4 <raise+0xc>)
 8008eca:	4601      	mov	r1, r0
 8008ecc:	6818      	ldr	r0, [r3, #0]
 8008ece:	f7ff bfd2 	b.w	8008e76 <_raise_r>
 8008ed2:	bf00      	nop
 8008ed4:	20000024 	.word	0x20000024

08008ed8 <_kill_r>:
 8008ed8:	b538      	push	{r3, r4, r5, lr}
 8008eda:	2300      	movs	r3, #0
 8008edc:	4d06      	ldr	r5, [pc, #24]	@ (8008ef8 <_kill_r+0x20>)
 8008ede:	4604      	mov	r4, r0
 8008ee0:	4608      	mov	r0, r1
 8008ee2:	4611      	mov	r1, r2
 8008ee4:	602b      	str	r3, [r5, #0]
 8008ee6:	f7f8 fb08 	bl	80014fa <_kill>
 8008eea:	1c43      	adds	r3, r0, #1
 8008eec:	d102      	bne.n	8008ef4 <_kill_r+0x1c>
 8008eee:	682b      	ldr	r3, [r5, #0]
 8008ef0:	b103      	cbz	r3, 8008ef4 <_kill_r+0x1c>
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	bd38      	pop	{r3, r4, r5, pc}
 8008ef6:	bf00      	nop
 8008ef8:	20002890 	.word	0x20002890

08008efc <_getpid_r>:
 8008efc:	f7f8 baf6 	b.w	80014ec <_getpid>

08008f00 <_init>:
 8008f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f02:	bf00      	nop
 8008f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f06:	bc08      	pop	{r3}
 8008f08:	469e      	mov	lr, r3
 8008f0a:	4770      	bx	lr

08008f0c <_fini>:
 8008f0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f0e:	bf00      	nop
 8008f10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f12:	bc08      	pop	{r3}
 8008f14:	469e      	mov	lr, r3
 8008f16:	4770      	bx	lr
