Analysis & Synthesis report for Risc_V_Multiciclo
Fri Apr 05 10:33:55 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|State
 12. State Machine - |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Rx_state
 13. State Machine - |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state
 14. Registers Removed During Synthesis
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i
 20. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath
 21. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter
 22. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data
 23. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM
 24. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT
 25. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM
 26. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM
 27. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL
 28. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Register_Mux:Reg_Mux_Write_Read
 29. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register
 30. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register
 31. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register
 32. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File
 33. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero
 34. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra
 35. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp
 36. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp
 37. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp
 38. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0
 39. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1
 40. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2
 41. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0
 42. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1
 43. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0
 44. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1
 45. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2
 46. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3
 47. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4
 48. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5
 49. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6
 50. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7
 51. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2
 52. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3
 53. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4
 54. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5
 55. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6
 56. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7
 57. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8
 58. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9
 59. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10
 60. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11
 61. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3
 62. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4
 63. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5
 64. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6
 65. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs
 66. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt
 67. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register
 68. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register
 69. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input
 70. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input
 71. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU
 72. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register
 73. Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source
 74. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Shift_Register_R_Param:shift_reg
 75. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg
 76. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse
 77. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Counter_Param:Counter_bits
 78. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor
 79. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Counter_Param_Tx:Counter_Param_Tx_i
 80. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|Register:Read_Data_Register
 81. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register
 82. Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder|Reg_Param:UART_RX_Register
 83. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 84. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder"
 85. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder"
 86. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i"
 87. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i"
 88. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor"
 89. Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse"
 90. Port Connectivity Checks: "UART_Tx_Rx:UART"
 91. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register"
 92. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input"
 93. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register"
 94. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register"
 95. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero"
 96. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register"
 97. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM"
 98. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM"
 99. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath"
100. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals"
101. Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control"
102. Port Connectivity Checks: "PLL_Clock_Gen_25M:comb_3"
103. Signal Tap Logic Analyzer Settings
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Connections to In-System Debugging Instance "auto_signaltap_0"
107. Analysis & Synthesis Messages
108. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr 05 10:33:55 2024       ;
; Quartus Prime Version           ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                   ; Risc_V_Multiciclo                           ;
; Top-level Entity Name           ; RISC_V_Multi_Cycle_Processor                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 5809                                        ;
; Total pins                      ; 6                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 37,248                                      ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                       ;
+---------------------------------------------------------------------------------+------------------------------+--------------------+
; Option                                                                          ; Setting                      ; Default Value      ;
+---------------------------------------------------------------------------------+------------------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6               ;                    ;
; Top-level entity name                                                           ; RISC_V_Multi_Cycle_Processor ; Risc_V_Multiciclo  ;
; Family name                                                                     ; Cyclone V                    ; Cyclone V          ;
; Use smart compilation                                                           ; Off                          ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                           ; On                 ;
; Enable compact report table                                                     ; Off                          ; Off                ;
; Restructure Multiplexers                                                        ; Auto                         ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                          ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                          ; Off                ;
; Preserve fewer node names                                                       ; On                           ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                       ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001                 ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                    ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                         ; Auto               ;
; Safe State Machine                                                              ; Off                          ; Off                ;
; Extract Verilog State Machines                                                  ; On                           ; On                 ;
; Extract VHDL State Machines                                                     ; On                           ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                          ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                         ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                           ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                           ; On                 ;
; Parallel Synthesis                                                              ; On                           ; On                 ;
; DSP Block Balancing                                                             ; Auto                         ; Auto               ;
; NOT Gate Push-Back                                                              ; On                           ; On                 ;
; Power-Up Don't Care                                                             ; On                           ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                          ; Off                ;
; Remove Duplicate Registers                                                      ; On                           ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                          ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                          ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                          ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                          ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                          ; Off                ;
; Ignore SOFT Buffers                                                             ; On                           ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                          ; Off                ;
; Optimization Technique                                                          ; Balanced                     ; Balanced           ;
; Carry Chain Length                                                              ; 70                           ; 70                 ;
; Auto Carry Chains                                                               ; On                           ; On                 ;
; Auto Open-Drain Pins                                                            ; On                           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                          ; Off                ;
; Auto ROM Replacement                                                            ; On                           ; On                 ;
; Auto RAM Replacement                                                            ; On                           ; On                 ;
; Auto DSP Block Replacement                                                      ; On                           ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                         ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                           ; On                 ;
; Strict RAM Replacement                                                          ; Off                          ; Off                ;
; Allow Synchronous Control Signals                                               ; On                           ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                          ; Off                ;
; Auto Resource Sharing                                                           ; Off                          ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                          ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                          ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                          ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                           ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                          ; Off                ;
; Timing-Driven Synthesis                                                         ; On                           ; On                 ;
; Report Parameter Settings                                                       ; On                           ; On                 ;
; Report Source Assignments                                                       ; On                           ; On                 ;
; Report Connectivity Checks                                                      ; On                           ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                          ; Off                ;
; Synchronization Register Chain Length                                           ; 3                            ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation           ; Normal compilation ;
; HDL message level                                                               ; Level2                       ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                          ; 100                ;
; Clock MUX Protection                                                            ; On                           ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                          ; Off                ;
; Block Design Naming                                                             ; Auto                         ; Auto               ;
; SDC constraint protection                                                       ; Off                          ; Off                ;
; Synthesis Effort                                                                ; Auto                         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                           ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                          ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                       ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                         ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                           ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                           ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                          ; Off                ;
+---------------------------------------------------------------------------------+------------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                         ; Library           ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; src/PLL/PLL_Clock_Gen/PLL_Clock_Gen_0002.v                         ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen/PLL_Clock_Gen_0002.v                         ; PLL_Clock_Gen     ;
; src/Tx_Register_Decoder.v                                          ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v                                          ;                   ;
; src/UART_Register_Decode.v                                         ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v                                         ;                   ;
; src/UART_Tx_Rx.v                                                   ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v                                                   ;                   ;
; src/Rx_Register_Decoder.v                                          ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v                                          ;                   ;
; src/Tx_Register_Encoder.v                                          ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v                                          ;                   ;
; src/UART_Full_Duplex.v                                             ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v                                             ;                   ;
; src/UART_Tx.v                                                      ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v                                                      ;                   ;
; src/Bit_Rate_Pulse_Tx.v                                            ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v                                            ;                   ;
; src/Uart_Tx_Fsm.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v                                                  ;                   ;
; src/Serializer.v                                                   ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v                                                   ;                   ;
; src/Counter_Param_Tx.v                                             ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v                                             ;                   ;
; src/UART_Rx.v                                                      ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v                                                      ;                   ;
; src/Shift_Register_R_Param.v                                       ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v                                       ;                   ;
; src/Reg_Param.v                                                    ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v                                                    ;                   ;
; src/Heard_Bit.v                                                    ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v                                                    ;                   ;
; src/FSM_UART_Rx.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v                                                  ;                   ;
; src/FF_D_enable.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v                                                  ;                   ;
; src/Counter_Param.v                                                ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v                                                ;                   ;
; src/Bit_Rate_Pulse.v                                               ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v                                               ;                   ;
; src/Sign_Extend.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v                                                  ;                   ;
; src/RISC_V_Multi_Cycle.v                                           ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v                                           ;                   ;
; src/Register_File.v                                                ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v                                                ;                   ;
; src/Register.v                                                     ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v                                                     ;                   ;
; src/Program_Memory.v                                               ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v                                               ;                   ;
; src/Mux32x1.v                                                      ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v                                                      ;                   ;
; src/Mux3x1.v                                                       ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v                                                       ;                   ;
; src/Mux2x1.v                                                       ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v                                                       ;                   ;
; src/Memory_System.v                                                ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v                                                ;                   ;
; src/Instr_Decoder.v                                                ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v                                                ;                   ;
; src/Device_Select.v                                                ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v                                                ;                   ;
; src/Decoder.v                                                      ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v                                                      ;                   ;
; src/Data_Path.v                                                    ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v                                                    ;                   ;
; src/Data_Memory.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v                                                  ;                   ;
; src/Control_Unit.v                                                 ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v                                                 ;                   ;
; src/Control_Signals.v                                              ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v                                              ;                   ;
; src/ALU_Decoder.v                                                  ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v                                                  ;                   ;
; src/ALU.v                                                          ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v                                                          ;                   ;
; src/RISC_V_Multi_Cycle_Processor.v                                 ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v                                 ;                   ;
; src/Register_Mux.v                                                 ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v                                                 ;                   ;
; src/Risc_V_Multiciclo.v                                            ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Risc_V_Multiciclo.v                                            ;                   ;
; src/PLL/PLL_Clock_Gen_25M.v                                        ; yes             ; User Wizard-Generated File                   ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M.v                                        ; PLL_Clock_Gen_25M ;
; src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v                 ; yes             ; User Verilog HDL File                        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v                 ; PLL_Clock_Gen_25M ;
; assembly_code/riscv_test.txt                                       ; yes             ; Auto-Found File                              ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/assembly_code/riscv_test.txt                                       ;                   ;
; altera_pll.v                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                                                                  ;                   ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                             ;                   ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                        ;                   ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                           ;                   ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                              ;                   ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                              ;                   ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                    ;                   ;
; aglobal201.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                                                                ;                   ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                 ;                   ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                  ;                   ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                        ;                   ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                ;                   ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                         ;                   ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                   ;                   ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                ;                   ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                 ;                   ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                                                                    ;                   ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                                                                    ;                   ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                  ;                   ;
; db/altsyncram_ve84.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/altsyncram_ve84.tdf                                             ;                   ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                  ;                   ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                ;                   ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                   ;                   ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                           ;                   ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                ;                   ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                   ;                   ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                    ;                   ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                  ;                   ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altshift.inc                                                                                                  ;                   ;
; db/mux_elc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/mux_elc.tdf                                                     ;                   ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                ;                   ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/declut.inc                                                                                                    ;                   ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                               ;                   ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/decode_vnf.tdf                                                  ;                   ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                               ;                   ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                               ;                   ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                  ;                   ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                               ;                   ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                       ;                   ;
; db/cntr_tai.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_tai.tdf                                                    ;                   ;
; db/cmpr_h9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_h9c.tdf                                                    ;                   ;
; db/cntr_4vi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_4vi.tdf                                                    ;                   ;
; db/cntr_09i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_09i.tdf                                                    ;                   ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_c9c.tdf                                                    ;                   ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_kri.tdf                                                    ;                   ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_99c.tdf                                                    ;                   ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                ;                   ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                 ;                   ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                             ;                   ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                   ; altera_sld        ;
; db/ip/sld618beada/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/alt_sld_fab.v                                    ; alt_sld_fab       ;
; db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab       ;
; db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab       ;
; db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab       ;
; db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab       ;
; db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab       ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                              ;                   ;
; assembly_code/uart_rx_test_factorial_tx.txt                        ; yes             ; Auto-Found File                              ; C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/assembly_code/uart_rx_test_factorial_tx.txt                        ;                   ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                         ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 3934                                                                                                          ;
;                                             ;                                                                                                               ;
; Combinational ALUT usage for logic          ; 2963                                                                                                          ;
;     -- 7 input functions                    ; 23                                                                                                            ;
;     -- 6 input functions                    ; 1974                                                                                                          ;
;     -- 5 input functions                    ; 308                                                                                                           ;
;     -- 4 input functions                    ; 174                                                                                                           ;
;     -- <=3 input functions                  ; 484                                                                                                           ;
;                                             ;                                                                                                               ;
; Dedicated logic registers                   ; 5809                                                                                                          ;
;                                             ;                                                                                                               ;
; I/O pins                                    ; 6                                                                                                             ;
; Total MLAB memory bits                      ; 0                                                                                                             ;
; Total block memory bits                     ; 37248                                                                                                         ;
;                                             ;                                                                                                               ;
; Total DSP Blocks                            ; 2                                                                                                             ;
;                                             ;                                                                                                               ;
; Total PLLs                                  ; 1                                                                                                             ;
;     -- PLLs                                 ; 1                                                                                                             ;
;                                             ;                                                                                                               ;
; Maximum fan-out node                        ; PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3392                                                                                                          ;
; Total fan-out                               ; 39091                                                                                                         ;
; Average fan-out                             ; 4.30                                                                                                          ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------+
; |RISC_V_Multi_Cycle_Processor                                                                                                           ; 2963 (2)            ; 5809 (0)                  ; 37248             ; 2          ; 6    ; 0            ; |RISC_V_Multi_Cycle_Processor                                                                                                                                                                                                                                                                                                                                            ; RISC_V_Multi_Cycle_Processor      ; work              ;
;    |PLL_Clock_Gen_25M:comb_3|                                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|PLL_Clock_Gen_25M:comb_3                                                                                                                                                                                                                                                                                                                   ; PLL_Clock_Gen_25M                 ; PLL_Clock_Gen_25M ;
;       |PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst                                                                                                                                                                                                                                                                     ; PLL_Clock_Gen_25M_0002            ; PLL_Clock_Gen_25M ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                             ; altera_pll                        ; work              ;
;    |RISC_V_Multi_Cycle:RISC_V|                                                                                                          ; 2465 (0)            ; 3278 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V                                                                                                                                                                                                                                                                                                                  ; RISC_V_Multi_Cycle                ; work              ;
;       |Control_Unit:Control|                                                                                                            ; 69 (17)             ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control                                                                                                                                                                                                                                                                                             ; Control_Unit                      ; work              ;
;          |ALU_Decoder:Operation|                                                                                                        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation                                                                                                                                                                                                                                                                       ; ALU_Decoder                       ; work              ;
;          |Control_Signals:State_and_Signals|                                                                                            ; 26 (26)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals                                                                                                                                                                                                                                                           ; Control_Signals                   ; work              ;
;          |Instr_Decoder:Instant_Dec|                                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Instr_Decoder:Instant_Dec                                                                                                                                                                                                                                                                   ; Instr_Decoder                     ; work              ;
;       |Data_Path:DataPath|                                                                                                              ; 2396 (0)            ; 3264 (0)                  ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath                                                                                                                                                                                                                                                                                               ; Data_Path                         ; work              ;
;          |ALU:ALU|                                                                                                                      ; 531 (531)           ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU                                                                                                                                                                                                                                                                                       ; ALU                               ; work              ;
;          |Memory_System:ROM_RAM|                                                                                                        ; 930 (21)            ; 2048 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM                                                                                                                                                                                                                                                                         ; Memory_System                     ; work              ;
;             |Data_Memory:RAM|                                                                                                           ; 780 (780)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM                                                                                                                                                                                                                                                         ; Data_Memory                       ; work              ;
;             |Device_Select:DEV_SEL|                                                                                                     ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL                                                                                                                                                                                                                                                   ; Device_Select                     ; work              ;
;             |Mux2x1:MEM_OUT|                                                                                                            ; 54 (54)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT                                                                                                                                                                                                                                                          ; Mux2x1                            ; work              ;
;             |Program_Memory:ROM|                                                                                                        ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM                                                                                                                                                                                                                                                      ; Program_Memory                    ; work              ;
;          |Mux2x1:Instr_or_Data|                                                                                                         ; 72 (72)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data                                                                                                                                                                                                                                                                          ; Mux2x1                            ; work              ;
;          |Mux3x1:A_Input|                                                                                                               ; 34 (34)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input                                                                                                                                                                                                                                                                                ; Mux3x1                            ; work              ;
;          |Mux3x1:B_Input|                                                                                                               ; 65 (65)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input                                                                                                                                                                                                                                                                                ; Mux3x1                            ; work              ;
;          |Mux3x1:Result_Source|                                                                                                         ; 68 (68)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source                                                                                                                                                                                                                                                                          ; Mux3x1                            ; work              ;
;          |Register:A_Register|                                                                                                          ; 5 (5)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register                                                                                                                                                                                                                                                                           ; Register                          ; work              ;
;          |Register:B_Register|                                                                                                          ; 5 (5)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register                                                                                                                                                                                                                                                                           ; Register                          ; work              ;
;          |Register:Data_Register|                                                                                                       ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register                                                                                                                                                                                                                                                                        ; Register                          ; work              ;
;          |Register:Instruction_Register|                                                                                                ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register                                                                                                                                                                                                                                                                 ; Register                          ; work              ;
;          |Register:OldPC_Register|                                                                                                      ; 1 (1)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register                                                                                                                                                                                                                                                                       ; Register                          ; work              ;
;          |Register:Program_Counter|                                                                                                     ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter                                                                                                                                                                                                                                                                      ; Register                          ; work              ;
;          |Register:Result_Register|                                                                                                     ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register                                                                                                                                                                                                                                                                      ; Register                          ; work              ;
;          |Register_File:Reg_File|                                                                                                       ; 679 (0)             ; 992 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File                                                                                                                                                                                                                                                                        ; Register_File                     ; work              ;
;             |Decoder:DEC|                                                                                                               ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Decoder:DEC                                                                                                                                                                                                                                                            ; Decoder                           ; work              ;
;             |Mux32x1:Rrs|                                                                                                               ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs                                                                                                                                                                                                                                                            ; Mux32x1                           ; work              ;
;             |Mux32x1:Rrt|                                                                                                               ; 320 (320)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt                                                                                                                                                                                                                                                            ; Mux32x1                           ; work              ;
;             |Register:a0|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a1|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a2|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a3|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a4|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a5|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a6|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:a7|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:gp|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:ra|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s0|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s10|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10                                                                                                                                                                                                                                                           ; Register                          ; work              ;
;             |Register:s11|                                                                                                              ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11                                                                                                                                                                                                                                                           ; Register                          ; work              ;
;             |Register:s1|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s2|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s3|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s4|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s5|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s6|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s7|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s8|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:s9|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:sp|                                                                                                               ; 4 (4)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t0|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t1|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t2|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t3|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t4|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t5|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:t6|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;             |Register:tp|                                                                                                               ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp                                                                                                                                                                                                                                                            ; Register                          ; work              ;
;          |Sign_Extend:Sign_Ext|                                                                                                         ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext                                                                                                                                                                                                                                                                          ; Sign_Extend                       ; work              ;
;    |UART_Tx_Rx:UART|                                                                                                                    ; 130 (0)             ; 113 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART                                                                                                                                                                                                                                                                                                                            ; UART_Tx_Rx                        ; work              ;
;       |Register:Read_Data_Register|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|Register:Read_Data_Register                                                                                                                                                                                                                                                                                                ; Register                          ; work              ;
;       |UART_Full_Duplex:UART|                                                                                                           ; 93 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART                                                                                                                                                                                                                                                                                                      ; UART_Full_Duplex                  ; work              ;
;          |UART_Rx:UART_Rx_i|                                                                                                            ; 35 (0)              ; 42 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i                                                                                                                                                                                                                                                                                    ; UART_Rx                           ; work              ;
;             |Bit_Rate_Pulse:BR_pulse|                                                                                                   ; 17 (17)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse                                                                                                                                                                                                                                                            ; Bit_Rate_Pulse                    ; work              ;
;             |Counter_Param:Counter_bits|                                                                                                ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Counter_Param:Counter_bits                                                                                                                                                                                                                                                         ; Counter_Param                     ; work              ;
;             |FF_D_enable:ff_par|                                                                                                        ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par                                                                                                                                                                                                                                                                 ; FF_D_enable                       ; work              ;
;             |FSM_UART_Rx:FSM_Rx|                                                                                                        ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx                                                                                                                                                                                                                                                                 ; FSM_UART_Rx                       ; work              ;
;             |Reg_Param:rx_Data_reg|                                                                                                     ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg                                                                                                                                                                                                                                                              ; Reg_Param                         ; work              ;
;             |Shift_Register_R_Param:shift_reg|                                                                                          ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Shift_Register_R_Param:shift_reg                                                                                                                                                                                                                                                   ; Shift_Register_R_Param            ; work              ;
;          |UART_Tx:UART_Tx_i|                                                                                                            ; 58 (3)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i                                                                                                                                                                                                                                                                                    ; UART_Tx                           ; work              ;
;             |Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i|                                                                                     ; 39 (39)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i                                                                                                                                                                                                                                              ; Bit_Rate_Pulse_Tx                 ; work              ;
;             |Counter_Param_Tx:Counter_Param_Tx_i|                                                                                       ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Counter_Param_Tx:Counter_Param_Tx_i                                                                                                                                                                                                                                                ; Counter_Param_Tx                  ; work              ;
;             |Serializer:Serializer_i|                                                                                                   ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i                                                                                                                                                                                                                                                            ; Serializer                        ; work              ;
;             |Uart_Tx_Fsm:Uart_Tx_Fsm_i|                                                                                                 ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i                                                                                                                                                                                                                                                          ; Uart_Tx_Fsm                       ; work              ;
;       |UART_Register_Decode:UART_Reg|                                                                                                   ; 37 (37)             ; 19 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg                                                                                                                                                                                                                                                                                              ; UART_Register_Decode              ; work              ;
;          |Rx_Register_Decoder:Rx_Decoder|                                                                                               ; 0 (0)               ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder                                                                                                                                                                                                                                                               ; Rx_Register_Decoder               ; work              ;
;             |Reg_Param:UART_RX_Register|                                                                                                ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register                                                                                                                                                                                                                                    ; Reg_Param                         ; work              ;
;          |Tx_Register_Decoder:Tx_Decoder|                                                                                               ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder                                                                                                                                                                                                                                                               ; Tx_Register_Decoder               ; work              ;
;             |Reg_Param:UART_RX_Register|                                                                                                ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder|Reg_Param:UART_RX_Register                                                                                                                                                                                                                                    ; Reg_Param                         ; work              ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld        ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld        ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab       ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab       ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab       ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work              ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work              ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld        ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 275 (2)             ; 2328 (342)                ; 37248             ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 273 (0)             ; 1986 (0)                  ; 37248             ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 273 (67)            ; 1986 (1238)               ; 37248             ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work              ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work              ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 37248             ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work              ;
;                |altsyncram_ve84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 37248             ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ve84:auto_generated                                                                                                                                                 ; altsyncram_ve84                   ; work              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work              ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work              ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 58 (58)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work              ;
;             |sld_ela_control:ela_control|                                                                                               ; 64 (1)              ; 271 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 51 (0)              ; 255 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 153 (153)                 ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 51 (0)              ; 102 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 41 (12)             ; 342 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work              ;
;                   |cntr_tai:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_tai:auto_generated                                                             ; cntr_tai                          ; work              ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work              ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                          ; work              ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work              ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                          ; work              ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work              ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work              ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 291 (291)                 ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work              ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work              ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |RISC_V_Multi_Cycle_Processor|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ve84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 291          ; 128          ; 291          ; 37248 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 2           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |RISC_V_Multi_Cycle_Processor|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                             ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |RISC_V_Multi_Cycle_Processor|PLL_Clock_Gen_25M:comb_3                                                                                                                                                                                                                                            ; src/PLL/PLL_Clock_Gen_25M.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|State ;
+----------------+---------------+--------------+----------------+------------+---------------+-----------------------------------------+
; Name           ; State.TX_Done ; State.STOP_S ; State.PARITY_S ; State.TX_S ; State.START_S ; State.INIT_S                            ;
+----------------+---------------+--------------+----------------+------------+---------------+-----------------------------------------+
; State.INIT_S   ; 0             ; 0            ; 0              ; 0          ; 0             ; 0                                       ;
; State.START_S  ; 0             ; 0            ; 0              ; 0          ; 1             ; 1                                       ;
; State.TX_S     ; 0             ; 0            ; 0              ; 1          ; 0             ; 1                                       ;
; State.PARITY_S ; 0             ; 0            ; 1              ; 0          ; 0             ; 1                                       ;
; State.STOP_S   ; 0             ; 1            ; 0              ; 0          ; 0             ; 1                                       ;
; State.TX_Done  ; 1             ; 0            ; 0              ; 0          ; 0             ; 1                                       ;
+----------------+---------------+--------------+----------------+------------+---------------+-----------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Rx_state                                                                   ;
+---------------------------+---------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Name                      ; Rx_state.SAVE_RX_DATA_S_2 ; Rx_state.SAVE_RX_DATA_S ; Rx_state.STOP_S ; Rx_state.RX_WAIT_S ; Rx_state.SAMPLE_S ; Rx_state.RX_BITS_S ; Rx_state.START_S ; Rx_state.INI_S ;
+---------------------------+---------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+
; Rx_state.INI_S            ; 0                         ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 0              ;
; Rx_state.START_S          ; 0                         ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 1                ; 1              ;
; Rx_state.RX_BITS_S        ; 0                         ; 0                       ; 0               ; 0                  ; 0                 ; 1                  ; 0                ; 1              ;
; Rx_state.SAMPLE_S         ; 0                         ; 0                       ; 0               ; 0                  ; 1                 ; 0                  ; 0                ; 1              ;
; Rx_state.RX_WAIT_S        ; 0                         ; 0                       ; 0               ; 1                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.STOP_S           ; 0                         ; 0                       ; 1               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S   ; 0                         ; 1                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
; Rx_state.SAVE_RX_DATA_S_2 ; 1                         ; 0                       ; 0               ; 0                  ; 0                 ; 0                  ; 0                ; 1              ;
+---------------------------+---------------------------+-------------------------+-----------------+--------------------+-------------------+--------------------+------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state                                                            ;
+---------------+---------------+-------------+----------+------------+----------+------------+------------+-----------+-----------+--------------+------------+------------+----------+----------+
; Name          ; state.JALR_WB ; state.AUIPC ; state.SW ; state.M_WB ; state.LW ; state.LWSW ; state.JALR ; state.JAL ; state.BEQ ; state.ALU_WB ; state.EX_I ; state.EX_R ; state.ID ; state.IF ;
+---------------+---------------+-------------+----------+------------+----------+------------+------------+-----------+-----------+--------------+------------+------------+----------+----------+
; state.IF      ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 0        ;
; state.ID      ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 1        ; 1        ;
; state.EX_R    ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 1          ; 0        ; 1        ;
; state.EX_I    ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 1          ; 0          ; 0        ; 1        ;
; state.ALU_WB  ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 1            ; 0          ; 0          ; 0        ; 1        ;
; state.BEQ     ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 1         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.JAL     ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 1         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.JALR    ; 0             ; 0           ; 0        ; 0          ; 0        ; 0          ; 1          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.LWSW    ; 0             ; 0           ; 0        ; 0          ; 0        ; 1          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.LW      ; 0             ; 0           ; 0        ; 0          ; 1        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.M_WB    ; 0             ; 0           ; 0        ; 1          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.SW      ; 0             ; 0           ; 1        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.AUIPC   ; 0             ; 1           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
; state.JALR_WB ; 1             ; 0           ; 0        ; 0          ; 0        ; 0          ; 0          ; 0         ; 0         ; 0            ; 0          ; 0          ; 0        ; 1        ;
+---------------+---------------+-------------+----------+------------+----------+------------+------------+-----------+-----------+--------------+------------+------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder|Reg_Param:UART_RX_Register|Q[9..31]  ; Stuck at GND due to stuck port data_in                                                                                   ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register|Q[11..31] ; Stuck at GND due to stuck port data_in                                                                                   ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero|q[0..31]                        ; Stuck at GND due to stuck port data_in                                                                                   ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[8]                                ; Merged with UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par|q                                 ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register|Q[8]      ; Merged with UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register|Q[9] ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|State~7                         ; Lost fanout                                                                                                              ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|State~8                         ; Lost fanout                                                                                                              ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|State~9                         ; Lost fanout                                                                                                              ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Rx_state~10                            ; Lost fanout                                                                                                              ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Rx_state~11                            ; Lost fanout                                                                                                              ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Rx_state~12                            ; Lost fanout                                                                                                              ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state~2                          ; Lost fanout                                                                                                              ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state~3                          ; Lost fanout                                                                                                              ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state~4                          ; Lost fanout                                                                                                              ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state~5                          ; Lost fanout                                                                                                              ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state~6                          ; Lost fanout                                                                                                              ;
; Total Number of Removed Registers = 89                                                                            ;                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5809  ;
; Number of registers using Synchronous Clear  ; 211   ;
; Number of registers using Synchronous Load   ; 403   ;
; Number of registers using Asynchronous Clear ; 1901  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3604  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i|data_out                                                                                                                                                                                                                                        ; 1       ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[22]                                                                                                                                                                                                                                                     ; 5       ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp|q[16]                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp|q[28]                                                                                                                                                                                                                                           ; 2       ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp|q[4]                                                                                                                                                                                                                                            ; 2       ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp|q[7]                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 16                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[25]                        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; Yes        ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register|q[8]                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source|Mux26                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux18                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftLeft0                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftLeft0                               ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftRight0                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftRight0                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftRight0                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|ShiftLeft0                               ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT|Mux_Out[16] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT|Mux_Out[1]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT|Mux_Out[8]  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux30                                           ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux22                             ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux9                              ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux30                             ;
; 11:1               ; 8 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux16                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i|Selector3   ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state        ;
; 23:1               ; 12 bits   ; 180 LEs       ; 144 LEs              ; 36 LEs                 ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux15                                    ;
; 23:1               ; 12 bits   ; 180 LEs       ; 144 LEs              ; 36 LEs                 ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux27                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Selector3          ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|Selector6          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 56 LEs               ; 12 LEs                 ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux3                                     ;
; 26:1               ; 3 bits    ; 51 LEs        ; 42 LEs               ; 9 LEs                  ; No         ; |RISC_V_Multi_Cycle_Processor|RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux29                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                        ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                      ;
; fractional_vco_multiplier            ; false                  ; String                                                                      ;
; pll_type                             ; General                ; String                                                                      ;
; pll_subtype                          ; General                ; String                                                                      ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                              ;
; operation_mode                       ; direct                 ; String                                                                      ;
; deserialization_factor               ; 4                      ; Signed Integer                                                              ;
; data_rate                            ; 0                      ; Signed Integer                                                              ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                              ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                                      ;
; phase_shift0                         ; 0 ps                   ; String                                                                      ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                      ;
; phase_shift1                         ; 0 ps                   ; String                                                                      ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                      ;
; phase_shift2                         ; 0 ps                   ; String                                                                      ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                      ;
; phase_shift3                         ; 0 ps                   ; String                                                                      ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                      ;
; phase_shift4                         ; 0 ps                   ; String                                                                      ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                      ;
; phase_shift5                         ; 0 ps                   ; String                                                                      ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                      ;
; phase_shift6                         ; 0 ps                   ; String                                                                      ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                      ;
; phase_shift7                         ; 0 ps                   ; String                                                                      ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                      ;
; phase_shift8                         ; 0 ps                   ; String                                                                      ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                      ;
; phase_shift9                         ; 0 ps                   ; String                                                                      ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                      ;
; phase_shift10                        ; 0 ps                   ; String                                                                      ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                      ;
; phase_shift11                        ; 0 ps                   ; String                                                                      ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                      ;
; phase_shift12                        ; 0 ps                   ; String                                                                      ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                      ;
; phase_shift13                        ; 0 ps                   ; String                                                                      ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                      ;
; phase_shift14                        ; 0 ps                   ; String                                                                      ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                      ;
; phase_shift15                        ; 0 ps                   ; String                                                                      ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                      ;
; phase_shift16                        ; 0 ps                   ; String                                                                      ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                              ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                      ;
; phase_shift17                        ; 0 ps                   ; String                                                                      ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                              ;
; clock_name_0                         ;                        ; String                                                                      ;
; clock_name_1                         ;                        ; String                                                                      ;
; clock_name_2                         ;                        ; String                                                                      ;
; clock_name_3                         ;                        ; String                                                                      ;
; clock_name_4                         ;                        ; String                                                                      ;
; clock_name_5                         ;                        ; String                                                                      ;
; clock_name_6                         ;                        ; String                                                                      ;
; clock_name_7                         ;                        ; String                                                                      ;
; clock_name_8                         ;                        ; String                                                                      ;
; clock_name_global_0                  ; false                  ; String                                                                      ;
; clock_name_global_1                  ; false                  ; String                                                                      ;
; clock_name_global_2                  ; false                  ; String                                                                      ;
; clock_name_global_3                  ; false                  ; String                                                                      ;
; clock_name_global_4                  ; false                  ; String                                                                      ;
; clock_name_global_5                  ; false                  ; String                                                                      ;
; clock_name_global_6                  ; false                  ; String                                                                      ;
; clock_name_global_7                  ; false                  ; String                                                                      ;
; clock_name_global_8                  ; false                  ; String                                                                      ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; m_cnt_bypass_en                      ; false                  ; String                                                                      ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                              ;
; n_cnt_bypass_en                      ; false                  ; String                                                                      ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                      ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                      ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                      ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                      ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                      ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                      ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                      ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                      ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                      ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                      ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                      ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                      ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                      ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                      ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                      ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                      ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                      ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                      ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                      ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                      ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                      ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                      ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                      ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                      ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                      ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                      ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                      ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                      ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                      ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                      ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                      ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                      ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                      ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                      ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                      ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                              ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                              ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                      ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                      ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                      ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                              ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                              ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                              ;
; pll_slf_rst                          ; false                  ; String                                                                      ;
; pll_bw_sel                           ; low                    ; String                                                                      ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                      ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                              ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                              ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                              ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                              ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                      ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                      ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                      ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                      ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                              ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                      ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                      ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                      ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                      ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                      ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                              ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter ;
+----------------+----------------------------------+----------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                           ;
+----------------+----------------------------------+----------------------------------------------------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer                                                 ;
; RESET_VALUE    ; 00000000010000000000000000000000 ; Unsigned Binary                                                ;
+----------------+----------------------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Mux2x1:MEM_OUT ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                                            ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; MEMORY_DEPTH   ; 64    ; Signed Integer                                                                                         ;
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Register_Mux:Reg_Mux_Write_Read ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                 ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:OldPC_Register ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                           ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                          ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                        ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:ra ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp ;
+----------------+----------------------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                     ;
+----------------+----------------------------------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32                               ; Signed Integer                                                           ;
; RESET_VALUE    ; 00010000000000010000000010010000 ; Unsigned Binary                                                          ;
+----------------+----------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:gp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:tp ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:a7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s7 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s8 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s9 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s10 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:s11 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t4 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t5 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:t6 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrt ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                       ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                            ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:Result_Source ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Shift_Register_R_Param:shift_reg ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
; delay_counts   ; 2605  ; Signed Integer                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Counter_Param:Counter_bits ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor ;
+--------------------+----------+-----------------------------------------------------------------------------------------------+
; Parameter Name     ; Value    ; Type                                                                                          ;
+--------------------+----------+-----------------------------------------------------------------------------------------------+
; Half_Period_Counts ; 25000000 ; Signed Integer                                                                                ;
+--------------------+----------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Counter_Param_Tx:Counter_Param_Tx_i ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; n              ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|Register:Read_Data_Register ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder|Reg_Param:UART_RX_Register ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                      ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 291                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 51                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                          ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                          ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                              ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                           ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                              ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                              ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 174                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                            ; Untyped        ;
; sld_storage_qualifier_bits                      ; 291                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                              ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder" ;
+--------------------+-------+----------+------------------------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                                          ;
+--------------------+-------+----------+------------------------------------------------------------------+
; Reg_UART_Tx[31..9] ; Input ; Info     ; Stuck at GND                                                     ;
+--------------------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder" ;
+---------------------+-------+----------+-----------------------------------------------------------------+
; Port                ; Type  ; Severity ; Details                                                         ;
+---------------------+-------+----------+-----------------------------------------------------------------+
; Reg_UART_Rx[31..11] ; Input ; Info     ; Stuck at GND                                                    ;
+---------------------+-------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i"                                                                                                     ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                          ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_i ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i" ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type  ; Severity ; Details                                                                                ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+
; limit[3..2]   ; Input ; Info     ; Stuck at VCC                                                                           ;
; limit[31..12] ; Input ; Info     ; Stuck at GND                                                                           ;
; limit[8..6]   ; Input ; Info     ; Stuck at GND                                                                           ;
; limit[1..0]   ; Input ; Info     ; Stuck at GND                                                                           ;
; limit[11]     ; Input ; Info     ; Stuck at VCC                                                                           ;
; limit[10]     ; Input ; Info     ; Stuck at GND                                                                           ;
; limit[9]      ; Input ; Info     ; Stuck at VCC                                                                           ;
; limit[5]      ; Input ; Info     ; Stuck at VCC                                                                           ;
; limit[4]      ; Input ; Info     ; Stuck at GND                                                                           ;
; enable        ; Input ; Info     ; Stuck at VCC                                                                           ;
+---------------+-------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor" ;
+--------+-------+----------+----------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse" ;
+--------+-------+----------+---------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                         ;
+--------+-------+----------+---------------------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                                    ;
+--------+-------+----------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_Tx_Rx:UART"                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; heard_bit_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Result_Register" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; I_2[31..3] ; Input ; Info     ; Stuck at GND                                            ;
; I_2[1..0]  ; Input ; Info     ; Stuck at GND                                            ;
; I_2[2]     ; Input ; Info     ; Stuck at VCC                                            ;
+------------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:A_Register" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:zero" ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------+
; d    ; Input ; Info     ; Stuck at GND                                                                        ;
+------+-------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Data_Register" ;
+--------+-------+----------+---------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                             ;
+--------+-------+----------+---------------------------------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                                                        ;
+--------+-------+----------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM" ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                   ;
+-----------------+-------+----------+---------------------------------------------------------------------------+
; Address[31..30] ; Input ; Info     ; Stuck at GND                                                              ;
+-----------------+-------+----------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM" ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                      ;
+-----------------+-------+----------+------------------------------------------------------------------------------+
; Address[31..30] ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------+-------+----------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath"                                                                                                                                     ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADRSrc ; Input ; Warning  ; Input port expression (2 bits) is wider than the input port (1 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals"                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AdrSrc ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control"                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ADRSrc[1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_Clock_Gen_25M:comb_3"                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 51                  ; 291              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 3391                        ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 108                         ;
;     ENA               ; 2048                        ;
;     ENA CLR           ; 1137                        ;
;     SCLR              ; 1                           ;
;     plain             ; 13                          ;
; arriav_lcell_comb     ; 2597                        ;
;     arith             ; 123                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 60                          ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 13                          ;
;     extend            ; 22                          ;
;         7 data inputs ; 22                          ;
;     normal            ; 2452                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 74                          ;
;         4 data inputs ; 131                         ;
;         5 data inputs ; 192                         ;
;         6 data inputs ; 1897                        ;
; arriav_mac            ; 2                           ;
; boundary_port         ; 294                         ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 6.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                              ; Details                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL_Clock_Gen:PLL_Clock_Gen_i|outclk_0                                              ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                            ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[0]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[0]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[1]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[1]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[2]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[2]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[3]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[3]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[4]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[4]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[5]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[5]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Op[6]                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register|q[6]                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux31~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux21~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux20~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux19~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux18~2                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux17~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux16~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux15~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux14~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux13~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux12~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux30~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux11~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux10~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux9~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux8~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux7~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux6~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux5~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux4~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux3~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux2~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux29~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux1~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux0~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux28~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux27~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux26~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux25~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux24~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux23~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|A[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input|Mux22~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[0]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux31~1                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[10]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux21~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[11]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux20~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[12]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux19~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[13]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux18~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[14]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux17~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[15]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux16~5                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[16]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux15~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[17]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux14~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[18]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux13~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[19]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux12~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[1]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux30~1                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[20]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux11~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[21]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux10~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[22]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux9~1                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[23]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux8~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[24]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux7~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[25]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux6~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[26]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux5~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[27]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux4~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[28]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux3~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[29]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux2~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[2]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux29~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[30]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux1~0                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[31]                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux0~2                                             ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[3]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux28~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[4]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux27~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[5]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux26~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[6]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux25~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[7]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux24~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[8]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux23~0                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|B[9]                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:B_Input|Mux22~1                                            ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Control[0]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation|WideOr2                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Control[1]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation|WideOr1~1_wirecell                        ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Control[2]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation|WideOr0~3                                 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[0]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux31~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[10]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux21~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[11]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux20~4                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[12]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux19~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[13]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux18~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[14]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux17~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[15]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux16~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[16]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux15~12                                                  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[17]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux14~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[18]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux13~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[19]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux12~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[1]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux30~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[20]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux11~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[21]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux10~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[22]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux9~5                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[23]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux8~6                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[24]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux7~5                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[25]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux6~5                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[26]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux5~6                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[27]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux4~6                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[28]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux3~5                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[29]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux2~4                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[2]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux29~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[30]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux1~4                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[31]                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux0~5                                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[3]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux28~7                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[4]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux27~11                                                  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[5]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux26~6                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[6]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux25~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[7]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux24~6                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[8]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux23~5                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Result[9]                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU|Mux22~6                                                   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[0]~0                                 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[10]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[10]~1                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[11]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[11]~2                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[12]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[12]~3                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[13]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[13]~4                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[14]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[14]~5                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[15]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[15]~6                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[16]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[16]~7                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[17]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[17]~8                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[18]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[18]~9                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[19]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[19]~10                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[1]~11                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[20]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[20]~12                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[21]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[21]~13                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[22]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[22]~14                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[23]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[23]~15                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[24]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[24]~16                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[25]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[25]~17                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[26]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[26]~18                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[27]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[27]~19                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[28]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[28]~20                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[29]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[29]~21                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[2]~22                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[30]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[30]~74                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[31]    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[31]~70                               ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[3]~25                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[4]~26                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[5]~27                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[6]~28                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[7]~29                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[8]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[8]~30                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Address_i[9]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data|Mux_Out[9]~31                                ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[0]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[10]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[11]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[12]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[13]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[14]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[15]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[16]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[17]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[18]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[19]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[1]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[20]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[21]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[22]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[23]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[24]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[25]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[26]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[27]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[28]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[29]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[2]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[30]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[31]                                         ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[3]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[4]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[5]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[6]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[7]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[8]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Data_i[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:B_Register|q[9]                                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Write_Enable_i   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals|state.SW                      ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[0]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[10]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[11]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[12]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[13]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[14]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[15]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[16]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[17]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[18]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[19]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[1]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[20]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[21]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[22]~_wirecell                          ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[23]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[24]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[25]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[26]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[27]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[28]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[29]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[2]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[30]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[31]                                    ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[3]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[4]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[5]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[6]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[7]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[8]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter|q[9]                                     ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[0]~0   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[0]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[0]~0   ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[10]~1  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[10]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[10]~1  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[11]~2  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[11]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[11]~2  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[12]~3  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[12]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[12]~3  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[13]~4  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[13]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[13]~4  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[14]~5  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[14]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[14]~5  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[15]~6  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[15]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[15]~6  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[16]~7  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[16]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[16]~7  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[17]~8  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[17]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[17]~8  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[18]~9  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[18]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[18]~9  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[19]~10 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[19]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[19]~10 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[1]~11  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[1]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[1]~11  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[20]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[20]~12 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[20]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[20]~12 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[21]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[21]~13 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[21]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[21]~13 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[22]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[22]~14 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[22]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[22]~14 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[23]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[23]~15 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[23]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[23]~15 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[24]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[24]~16 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[24]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[24]~16 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[25]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[25]~17 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[25]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[25]~17 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[26]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[26]~18 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[26]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[26]~18 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[27]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[27]~19 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[27]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[27]~19 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[28]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[28]~20 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[28]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[28]~20 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[29]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[29]~21 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[29]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[29]~21 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[2]~22  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[2]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[2]~22  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[30]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[30]~23 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[30]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[30]~23 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[31]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[31]~24 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[31]                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[31]~24 ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[3]~25  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[3]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[3]~25  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[4]~26  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[4]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[4]~26  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[5]~27  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[5]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[5]~27  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[6]~28  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[6]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[6]~28  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[7]~29  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[7]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[7]~29  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[8]~30  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[8]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[8]~30  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[9]~31  ; N/A                                                                                                                                                            ;
; RISC_V_Multi_Cycle:RISC_V|GPIO_Out[9]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Data_Out_Write[9]~31  ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|Rx_Donde                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|enable_out_reg~0                    ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[0]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[0]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[1]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[1]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[2]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[2]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[3]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[3]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[4]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[4]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[5]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[5]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[6]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[6]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[7]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg|Q[7]                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par|q                                   ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Rx_SR[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par|q                                   ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|rx                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rx                                                                                                             ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Start                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Equal0~5              ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Start                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Equal0~5              ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Rx_Done                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|enable_out_reg~0                    ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Rx_Done                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx|enable_out_reg~0                    ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[0]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[0]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[0]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[1]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[1]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[1]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[2]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[2]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[2]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[3]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[3]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[3]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[4]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[4]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[4]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[5]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[5]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[5]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[6]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[6]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[6]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[7]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|UART_Tx_Data[7]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|Register:Read_Data_Register|q[7]                                                               ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[0]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux31~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[10]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux21~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[11]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[12]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[13]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[14]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[15]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[16]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[17]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[18]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[19]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[1]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux30~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[20]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[21]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[22]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[23]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[24]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[25]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[26]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[27]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[28]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[29]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[2]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux29~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[30]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[31]                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                            ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[3]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux28~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[4]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux27~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[5]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux26~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[6]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux25~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[7]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux24~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[8]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux23~0                                                          ; N/A                                                                                                                                                            ;
; UART_Tx_Rx:UART|UART_Register_out[9]                                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Mux22~0                                                          ; N/A                                                                                                                                                            ;
; reset                                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                                                                                          ; N/A                                                                                                                                                            ;
; MAX10_CLK1_50                                                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                                ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                            ; N/A                                                                                                                                                            ;
; rx                                                                                  ; post-fitting  ; connected ; Top                            ; post-synthesis    ; rx                                                                                                             ; N/A                                                                                                                                                            ;
+-------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Apr 05 10:33:14 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Risc_V_Multiciclo -c Risc_V_Multiciclo
Warning (125092): Tcl Script File src/PLL_Clock_Gen.qip not found
    Info (125063): set_global_assignment -name QIP_FILE src/PLL_Clock_Gen.qip
Warning (125092): Tcl Script File src/PLL_Clock_Gen.sip not found
    Info (125063): set_global_assignment -name SIP_FILE src/PLL_Clock_Gen.sip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen.v
    Info (12023): Found entity 1: PLL_Clock_Gen File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen/pll_clock_gen_0002.v
    Info (12023): Found entity 1: PLL_Clock_Gen_0002 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen/PLL_Clock_Gen_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_register_decoder.v
    Info (12023): Found entity 1: Tx_Register_Decoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_register_decode.v
    Info (12023): Found entity 1: UART_Register_Decode File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_rx.v
    Info (12023): Found entity 1: UART_Tx_Rx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/rx_register_decoder.v
    Info (12023): Found entity 1: Rx_Register_Decoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/tx_register_encoder.v
    Info (12023): Found entity 1: Tx_Register_Encoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Tx_Register_Encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_rx_tb.v
    Info (12023): Found entity 1: UART_Tx_Rx_TB File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_full_duplex.v
    Info (12023): Found entity 1: UART_Full_Duplex File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx.v
    Info (12023): Found entity 1: UART_Tx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/bit_rate_pulse_tx.v
    Info (12023): Found entity 1: Bit_Rate_Pulse_Tx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse_Tx.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_fsm.v
    Info (12023): Found entity 1: Uart_Tx_Fsm File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Uart_Tx_Fsm.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/decoderbindec7seg.v
    Info (12023): Found entity 1: decoder_bin_hex_7seg File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/DecoderBinDec7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/serializer.v
    Info (12023): Found entity 1: Serializer File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Serializer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/counter_param_tx.v
    Info (12023): Found entity 1: Counter_Param_Tx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param_Tx.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_rx_tb.v
    Info (12023): Found entity 1: UART_Rx_TB File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx_TB.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_rx.v
    Info (12023): Found entity 1: UART_Rx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_register_r_param.v
    Info (12023): Found entity 1: Shift_Register_R_Param File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Register_R_Param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/reg_param.v
    Info (12023): Found entity 1: Reg_Param File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Reg_Param.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file src/heard_bit.v
    Info (12023): Found entity 1: Heard_Bit File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Heard_Bit.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/fsm_uart_rx.v
    Info (12023): Found entity 1: FSM_UART_Rx File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FSM_UART_Rx.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/ff_d_enable.v
    Info (12023): Found entity 1: FF_D_enable File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/FF_D_enable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file src/counter_param.v
    Info (12023): Found entity 1: Counter_Param File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Counter_Param.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/bit_rate_pulse.v
    Info (12023): Found entity 1: Bit_Rate_Pulse File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Bit_Rate_Pulse.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_tx_tb.v
    Info (12023): Found entity 1: UART_Tx_tb File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/sign_extend.v
    Info (12023): Found entity 1: Sign_Extend File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Sign_Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left_2.v
    Info (12023): Found entity 1: Shift_Left_2 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Shift_Left_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle.v
    Info (12023): Found entity 1: RISC_V_Multi_Cycle File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/register_file.v
    Info (12023): Found entity 1: Register_File File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/register.v
    Info (12023): Found entity 1: Register File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/program_memory.v
    Info (12023): Found entity 1: Program_Memory File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux32x1.v
    Info (12023): Found entity 1: Mux32x1 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux32x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux4x1.v
    Info (12023): Found entity 1: Mux4x1 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux4x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux3x1.v
    Info (12023): Found entity 1: Mux3x1 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux3x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/mux2x1.v
    Info (12023): Found entity 1: Mux2x1 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Mux2x1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/memory_system.v
    Info (12023): Found entity 1: Memory_System File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/instr_decoder.v
    Info (12023): Found entity 1: Instr_Decoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Instr_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/extend.v
    Info (12023): Found entity 1: Extend File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/device_select.v
    Info (12023): Found entity 1: Device_Select File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/decoder.v
    Info (12023): Found entity 1: Decoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_path.v
    Info (12023): Found entity 1: Data_Path File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/data_memory.v
    Info (12023): Found entity 1: Data_Memory File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/control_unit.v
    Info (12023): Found entity 1: Control_Unit File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/control_signals.v
    Info (12023): Found entity 1: Control_Signals File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Signals.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alu_decoder.v
    Info (12023): Found entity 1: ALU_Decoder File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.v
    Info (12023): Found entity 1: ALU File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor.v
    Info (12023): Found entity 1: RISC_V_Multi_Cycle_Processor File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/device_selector.v
    Info (12023): Found entity 1: Device_Selector File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Selector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_multi_cycle_processor_tb.v
    Info (12023): Found entity 1: RISC_V_Multi_Cycle_Processor_TB File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor_TB.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/register_mux.v
    Info (12023): Found entity 1: Register_Mux File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_Mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/risc_v_multiciclo.v
    Info (12023): Found entity 1: RISC_V_MultyCycle File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Risc_V_Multiciclo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen_25m.v
    Info (12023): Found entity 1: PLL_Clock_Gen_25M File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll_clock_gen_25m/pll_clock_gen_25m_0002.v
    Info (12023): Found entity 1: PLL_Clock_Gen_25M_0002 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at RISC_V_Multi_Cycle_Processor.v(58): created implicit net for "heard_bit_out" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 58
Critical Warning (10846): Verilog HDL Instantiation warning at RISC_V_Multi_Cycle_Processor.v(34): instance has no name File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 34
Info (12127): Elaborating entity "RISC_V_Multi_Cycle_Processor" for the top level hierarchy
Warning (10034): Output port "LED_Lock_PLL" at RISC_V_Multi_Cycle_Processor.v(8) has no driver File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 8
Warning (10034): Output port "LED_heard_bit_out" at RISC_V_Multi_Cycle_Processor.v(10) has no driver File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 10
Info (12128): Elaborating entity "PLL_Clock_Gen_25M" for hierarchy "PLL_Clock_Gen_25M:comb_3" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 34
Info (12128): Elaborating entity "PLL_Clock_Gen_25M_0002" for hierarchy "PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v Line: 85
Info (12133): Instantiated megafunction "PLL_Clock_Gen_25M:comb_3|PLL_Clock_Gen_25M_0002:pll_clock_gen_25m_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/PLL/PLL_Clock_Gen_25M/PLL_Clock_Gen_25M_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "RISC_V_Multi_Cycle" for hierarchy "RISC_V_Multi_Cycle:RISC_V" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 44
Info (12128): Elaborating entity "Control_Unit" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v Line: 53
Info (12128): Elaborating entity "Control_Signals" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Control_Signals:State_and_Signals" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v Line: 46
Info (12128): Elaborating entity "ALU_Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|ALU_Decoder:Operation" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v Line: 55
Info (12128): Elaborating entity "Instr_Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Control_Unit:Control|Instr_Decoder:Instant_Dec" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Control_Unit.v Line: 60
Info (12128): Elaborating entity "Data_Path" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle.v Line: 87
Info (12128): Elaborating entity "Register" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Program_Counter" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 66
Info (12128): Elaborating entity "Mux2x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux2x1:Instr_or_Data" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 73
Info (12128): Elaborating entity "Memory_System" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 84
Info (12128): Elaborating entity "Program_Memory" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v Line: 39
Warning (10030): Net "rom.data_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v Line: 12
Warning (10030): Net "rom.waddr_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v Line: 12
Warning (10030): Net "rom.we_a" at Program_Memory.v(12) has no driver or initial value, using a default initial value '0' File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v Line: 12
Info (12128): Elaborating entity "Data_Memory" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v Line: 47
Info (12128): Elaborating entity "Device_Select" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Memory_System.v Line: 67
Warning (10762): Verilog HDL Case Statement warning at Device_Select.v(34): can't check case statement for completeness because the case expression has too many possible states File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v Line: 34
Info (12128): Elaborating entity "Register_Mux" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Device_Select:DEV_SEL|Register_Mux:Reg_Mux_Write_Read" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Device_Select.v Line: 72
Info (12128): Elaborating entity "Register" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register:Instruction_Register" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 92
Info (12128): Elaborating entity "Register_File" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 122
Info (12128): Elaborating entity "Decoder" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Decoder:DEC" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v Line: 24
Info (12128): Elaborating entity "Register" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Register:sp" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v Line: 53
Info (12128): Elaborating entity "Mux32x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Mux32x1:Rrs" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Register_File.v Line: 322
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Sign_Extend:Sign_Ext" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 144
Info (12128): Elaborating entity "Mux3x1" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Mux3x1:A_Input" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 153
Info (12128): Elaborating entity "ALU" for hierarchy "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|ALU:ALU" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Path.v Line: 168
Info (12128): Elaborating entity "UART_Tx_Rx" for hierarchy "UART_Tx_Rx:UART" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 60
Warning (10230): Verilog HDL assignment warning at UART_Tx_Rx.v(46): truncated value with size 32 to match size of target (1) File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v Line: 46
Info (12128): Elaborating entity "UART_Full_Duplex" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v Line: 43
Info (12128): Elaborating entity "UART_Rx" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v Line: 36
Warning (10036): Verilog HDL or VHDL warning at UART_Rx.v(61): object "bit_rate_w" assigned a value but never read File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 61
Info (12128): Elaborating entity "Shift_Register_R_Param" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Shift_Register_R_Param:shift_reg" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 34
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Reg_Param:rx_Data_reg" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 45
Info (12128): Elaborating entity "FF_D_enable" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FF_D_enable:ff_par" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 53
Info (12128): Elaborating entity "Bit_Rate_Pulse" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Bit_Rate_Pulse:BR_pulse" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 73
Info (12128): Elaborating entity "FSM_UART_Rx" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|FSM_UART_Rx:FSM_Rx" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 87
Info (12128): Elaborating entity "Counter_Param" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Counter_Param:Counter_bits" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 97
Info (12128): Elaborating entity "Heard_Bit" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Rx:UART_Rx_i|Heard_Bit:design_monitor" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Rx.v Line: 107
Info (12128): Elaborating entity "UART_Tx" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Full_Duplex.v Line: 46
Info (12128): Elaborating entity "Counter_Param_Tx" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Counter_Param_Tx:Counter_Param_Tx_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v Line: 42
Info (12128): Elaborating entity "Bit_Rate_Pulse_Tx" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Bit_Rate_Pulse_Tx:Bit_Rate_Pulse_Tx_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v Line: 50
Info (12128): Elaborating entity "Uart_Tx_Fsm" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Uart_Tx_Fsm:Uart_Tx_Fsm_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v Line: 63
Info (12128): Elaborating entity "Serializer" for hierarchy "UART_Tx_Rx:UART|UART_Full_Duplex:UART|UART_Tx:UART_Tx_i|Serializer:Serializer_i" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx.v Line: 74
Info (12128): Elaborating entity "UART_Register_Decode" for hierarchy "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Tx_Rx.v Line: 78
Info (12128): Elaborating entity "Rx_Register_Decoder" for hierarchy "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v Line: 55
Info (12128): Elaborating entity "Reg_Param" for hierarchy "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Rx_Register_Decoder:Rx_Decoder|Reg_Param:UART_RX_Register" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Rx_Register_Decoder.v Line: 22
Info (12128): Elaborating entity "Tx_Register_Encoder" for hierarchy "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Encoder:Tx_Encoder" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v Line: 68
Info (12128): Elaborating entity "Tx_Register_Decoder" for hierarchy "UART_Tx_Rx:UART|UART_Register_Decode:UART_Reg|Tx_Register_Decoder:Tx_Decoder" File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/UART_Register_Decode.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ve84.tdf
    Info (12023): Found entity 1: altsyncram_ve84 File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/altsyncram_ve84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/mux_elc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tai.tdf
    Info (12023): Found entity 1: cntr_tai File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_tai.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_4vi.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_09i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.04.05.10:33:35 Progress: Loading sld618beada/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld618beada/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/db/ip/sld618beada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Register_File:Reg_File|Decoder:DEC|Ram0" is uninferred due to inappropriate RAM size File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Decoder.v Line: 9
    Info (276007): RAM logic "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Data_Memory:RAM|ram" is uninferred due to asynchronous read logic File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Data_Memory.v Line: 16
    Info (276004): RAM logic "RISC_V_Multi_Cycle:RISC_V|Data_Path:DataPath|Memory_System:ROM_RAM|Program_Memory:ROM|rom" is uninferred due to inappropriate RAM size File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/Program_Memory.v Line: 12
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_Lock_PLL" is stuck at GND File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 8
    Warning (13410): Pin "LED_heard_bit_out" is stuck at GND File: C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/src/RISC_V_Multi_Cycle_Processor.v Line: 10
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 11 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 13 assignments for entity "PLL_Clock_Gen" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "PLL_Clock_Gen_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 374 of its 375 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8681 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 4 output pins
    Info (21061): Implemented 8376 logic cells
    Info (21064): Implemented 291 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4962 megabytes
    Info: Processing ended: Fri Apr 05 10:33:55 2024
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/disenio_de_microprocesadores/Practica_1/disenio_de_microprocesadores/Quartus/Risc_V_Multiciclo/output_files/Risc_V_Multiciclo.map.smsg.


