/* Generated by Tessent Shell 2022.4 at Wed Apr 16 16:29:31 IST 2025 */
module mcrb(mc_rb_ef1_svld_i, gctl_rclk_orst_n_i, skew_addr_cntr_o, mc_rb_fuse_vld_i, 
            mc_rb_ef1_sclk_i, ts_si, ts_so, scan_en);
  input mc_rb_ef1_svld_i, gctl_rclk_orst_n_i, mc_rb_fuse_vld_i, 
        mc_rb_ef1_sclk_i, scan_en;
  output [4:0] skew_addr_cntr_o;
  input [2:0] ts_si;
  output [2:0] ts_so;
endmodule

