Fitter Status : Successful - Tue Dec 27 01:26:12 2016
Quartus II 64-Bit Version : 13.1.0 Build 162 10/23/2013 SJ Full Version
Revision Name : ppl_cpu2
Top-level Entity Name : ppl_cpu2
Family : Cyclone V
Device : 5CSEMA5F31C6
Timing Models : Preliminary
Logic utilization (in ALMs) : 1,734 / 32,070 ( 5 % )
Total registers : 1487
Total pins : 52 / 457 ( 11 % )
Total virtual pins : 0
Total block memory bits : 3,072 / 4,065,280 ( < 1 % )
Total DSP Blocks : 0 / 87 ( 0 % )
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI TX Channels : 0
Total PLLs : 0 / 6 ( 0 % )
Total DLLs : 0 / 4 ( 0 % )
