Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Sat Nov  2 23:23:09 2024
| Host             : henry7090-ROG-Zephyrus-G16 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
| Design           : soc_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.048        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.936        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 80.2         |
| Junction Temperature (C) | 29.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.057 |       26 |       --- |             --- |
| Slice Logic              |     0.018 |    67059 |       --- |             --- |
|   LUT as Logic           |     0.015 |    28592 |     63400 |           45.10 |
|   LUT as Distributed RAM |     0.001 |     1746 |     19000 |            9.19 |
|   Register               |     0.001 |    25550 |    126800 |           20.15 |
|   CARRY4                 |    <0.001 |      875 |     15850 |            5.52 |
|   F7/F8 Muxes            |    <0.001 |     1513 |     63400 |            2.39 |
|   LUT as Shift Register  |    <0.001 |      704 |     19000 |            3.71 |
|   Others                 |     0.000 |     1459 |       --- |             --- |
| Signals                  |     0.025 |    55153 |       --- |             --- |
| Block RAM                |     0.149 |    123.5 |       135 |           91.48 |
| MMCM                     |     0.195 |        2 |         6 |           33.33 |
| PLL                      |     0.117 |        1 |         6 |           16.67 |
| DSPs                     |    <0.001 |        8 |       240 |            3.33 |
| I/O                      |     0.259 |       60 |       210 |           28.57 |
| PHASER                   |     0.113 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     1.048 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.294 |       0.273 |      0.021 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.290 |       0.271 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.121 |       0.117 |      0.004 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.016 |       0.013 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                          | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_i                                                                                                                                                     | clk_i                                                                                                                                                                                           |            10.0 |
| clk_out1_clk_wiz_0                                                                                                                                        | Clock_Generator/inst/clk_out1_clk_wiz_0                                                                                                                                                         |            24.0 |
| clk_out2_clk_wiz_0                                                                                                                                        | Clock_Generator/inst/clk_out2_clk_wiz_0                                                                                                                                                         |             6.0 |
| clk_out3_clk_wiz_0                                                                                                                                        | Clock_Generator/inst/clk_out3_clk_wiz_0                                                                                                                                                         |             5.0 |
| clk_pll_i                                                                                                                                                 | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.0 |
| clkfbout_clk_wiz_0                                                                                                                                        | Clock_Generator/inst/clkfbout_clk_wiz_0                                                                                                                                                         |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                               |            33.0 |
| freq_refclk                                                                                                                                               | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| iserdes_clkdiv                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.0 |
| iserdes_clkdiv_1                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.0 |
| mem_refclk                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.0 |
| oserdes_clk                                                                                                                                               | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.0 |
| oserdes_clk_1                                                                                                                                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.0 |
| oserdes_clk_2                                                                                                                                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.0 |
| oserdes_clk_3                                                                                                                                             | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.0 |
| oserdes_clkdiv                                                                                                                                            | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_1                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.0 |
| oserdes_clkdiv_2                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.0 |
| oserdes_clkdiv_3                                                                                                                                          | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.0 |
| pll_clk3_out                                                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.0 |
| pll_clkfbout                                                                                                                                              | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |             6.0 |
| sync_pulse                                                                                                                                                | MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            48.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.0 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | MIG/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.0 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| soc_top                             |     0.936 |
|   Clock_Generator                   |     0.108 |
|     inst                            |     0.108 |
|   L2_Cache                          |     0.043 |
|     genblk1[0].DATA_BRAM            |     0.008 |
|     genblk1[1].DATA_BRAM            |     0.008 |
|     genblk1[2].DATA_BRAM            |     0.007 |
|     genblk1[3].DATA_BRAM            |     0.007 |
|     genblk2[0].TAG_BRAM             |     0.002 |
|     genblk2[1].TAG_BRAM             |     0.002 |
|     genblk2[2].TAG_BRAM             |     0.002 |
|     genblk2[3].TAG_BRAM             |     0.002 |
|   MIG                               |     0.613 |
|     u_mig_7series_0_mig             |     0.612 |
|       temp_mon_enabled.u_tempmon    |     0.007 |
|       u_ddr3_infrastructure         |     0.206 |
|       u_memc_ui_top_std             |     0.399 |
|   Memory_Arbiter                    |     0.002 |
|   SD_Card_Controller                |     0.002 |
|     U0                              |     0.002 |
|       NO_DUAL_QUAD_MODE.QSPI_NORMAL |     0.002 |
|   dbg_hub                           |     0.002 |
|     inst                            |     0.002 |
|       BSCANID.u_xsdbm_id            |     0.002 |
|   genblk1[0].Aquila_SoC             |     0.066 |
|     D_Cache                         |     0.036 |
|       genblk2[0].DATA_BRAM          |     0.007 |
|       genblk2[1].DATA_BRAM          |     0.006 |
|       genblk2[2].DATA_BRAM          |     0.006 |
|       genblk2[3].DATA_BRAM          |     0.007 |
|       genblk3[0].TAG_BRAM           |     0.002 |
|       genblk3[1].TAG_BRAM           |     0.002 |
|       genblk3[2].TAG_BRAM           |     0.002 |
|       genblk3[3].TAG_BRAM           |     0.002 |
|     I_Cache                         |     0.012 |
|       genblk1[0].DATA_BRAM          |     0.003 |
|       genblk1[1].DATA_BRAM          |     0.003 |
|       genblk1[2].DATA_BRAM          |     0.003 |
|       genblk1[3].DATA_BRAM          |     0.003 |
|     RISCV_CORE                      |     0.004 |
|       Execute                       |     0.001 |
|       Register_File                 |     0.001 |
|     TCM                             |     0.013 |
|   genblk1[1].Aquila_SoC             |     0.066 |
|     D_Cache                         |     0.035 |
|       genblk2[0].DATA_BRAM          |     0.007 |
|       genblk2[1].DATA_BRAM          |     0.006 |
|       genblk2[2].DATA_BRAM          |     0.006 |
|       genblk2[3].DATA_BRAM          |     0.007 |
|       genblk3[0].TAG_BRAM           |     0.002 |
|       genblk3[1].TAG_BRAM           |     0.002 |
|       genblk3[2].TAG_BRAM           |     0.002 |
|       genblk3[3].TAG_BRAM           |     0.002 |
|     I_Cache                         |     0.012 |
|       genblk1[0].DATA_BRAM          |     0.003 |
|       genblk1[1].DATA_BRAM          |     0.003 |
|       genblk1[2].DATA_BRAM          |     0.003 |
|       genblk1[3].DATA_BRAM          |     0.003 |
|     RISCV_CORE                      |     0.004 |
|       Execute                       |     0.001 |
|       Register_File                 |     0.001 |
|     TCM                             |     0.013 |
|   genblk3[0].synchronizer           |     0.008 |
|     P_rd_data                       |     0.001 |
|       U0                            |     0.001 |
|     P_wt_data                       |     0.003 |
|       U0                            |     0.003 |
|   genblk3[1].synchronizer           |     0.008 |
|     P_rd_data                       |     0.001 |
|       U0                            |     0.001 |
|     P_wt_data                       |     0.003 |
|       U0                            |     0.003 |
|   u_ila_0                           |     0.015 |
|     inst                            |     0.015 |
|       ila_core_inst                 |     0.015 |
+-------------------------------------+-----------+


