#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Dec 13 17:15:25 2016
# Process ID: 22240
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pyb/git/oimp/fpga_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 5937.172 ; gain = 180.281 ; free physical = 3014 ; free virtual = 4123
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_125M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- ggm:cogen:redpitaya_adc_dac_clk:1.0 - redpitaya_adc_dac_clk_0
Adding cell -- ggm:cogen:mixer_sin:1.0 - mixer_sin_0
Adding cell -- ggm:cogen:ad9767:1.0 - ad9767_0
Adding cell -- ggm:cogen:fir16RealbitsOneInTwoMult_v1_0:1.0 - fir16RealbitsOneInTwoMult_v1_0_0
Adding cell -- gwbs:user:ltc2145:1.0 - ltc2145_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_0
Adding cell -- ggm:cogen:add_const:1.0 - add_const_1
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_1
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_0
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_1
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_2
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_0
Adding cell -- user.org:user:nco_counter:1.0 - nco_counter_1
Adding cell -- ggm:cogen:data16_multi_to_ram:1.0 - data16_multi_to_ram_1
Adding cell -- ggm:cogen:add_const:1.0 - add_const_2
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_3
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_4
Adding cell -- ggm:cogen:expanderReal:1.0 - expanderReal_0
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_2
Adding cell -- ggm:cogen:add_const:1.0 - add_const_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_4
Adding cell -- ggm:cogen:moyenneurReal:1.0 - moyenneurReal_3
Adding cell -- ggm:cogen:dupplReal_1_to_2:1.0 - dupplReal_1_to_2_3
Adding cell -- ggm:cogen:add_const:1.0 - add_const_5
Adding cell -- ggm:cogen:add_const:1.0 - add_const_6
Adding cell -- ggm:cogen:add_const:1.0 - add_const_7
Adding cell -- user.org:user:red_pitaya_pidv2:1.0 - red_pitaya_pidv2_0
Adding cell -- ggm:cogen:shifterReal:1.0 - shifterReal_5
Adding cell -- ggm:cogen:data32Real_multi_to_ram:1.0 - data32Real_multi_to_ram_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <test_pound> from BD file </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd>
startgroup
set_property -dict [list CONFIG.ADDR_SIZE {1}] [get_bd_cells data32Real_multi_to_ram_0]
endgroup
save_bd_design
Wrote  : </home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 17:20:51 2016...
