Reading pref.tcl

# 2024.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 17:51:06 on Apr 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location proj/src/TopLevel/mem.vhd:35
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2to1(dataflow)#1
# Loading work.pc_module(structural)#1
# Loading work.n_reg(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.nadder_sub(behavioral)#1
# Loading work.fetchmodule(structural)#1
# Loading work.sll26bto28b(dataflow)#1
# Loading work.append(dataflow)#1
# Loading work.sll2_32bit(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.invg(dataflow)#1
# Loading work.xor_32(behavioral)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.zeroflag(dataflow)#1
# Loading work.control(dataflow)#1
# Loading work.hazzarddetection(dataflow)#1
# Loading work.extender(dataflow)#1
# Loading work.mux2to1_5bit(structural)#1
# Loading work.my_package
# Loading work.mip_reg(structural)#1
# Loading work.n_decoder(dataflow)#1
# Loading work.n_reg(structural)#2
# Loading work.dffg(mixed)#2
# Loading work.mux32t1(dataflow)#1
# Loading work.mux4to1_32bit(behavioral)#1
# Loading work.control_package
# Loading work.alu(structural)#1
# Loading work.and_32(behavioral)#1
# Loading work.or_32(behavioral)#1
# Loading work.onescomp(structural)#1
# Loading work.shifter(structural)#1
# Loading work.mux16t1_32bit(dataflow)#1
# Loading work.forward_unit(dataflow)#1
# Loading work.lh_module(behavioral)#1
# Loading work.lb_module(behavioral)#1
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/MainALU/g_bigmux
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/MainALU/g_shifter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/MainALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/MainRegister/g_mux2
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/MainRegister/g_mux1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 1  Instance: /tb/MyMips/MainALU/g_bigmux
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 2  Instance: /tb/MyMips/MainALU/g_bigmux
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 5 ns  Iteration: 3  Instance: /tb/MyMips/MainALU/g_shifter
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 5 ns  Iteration: 4  Instance: /tb/MyMips/MainALU
# ** Note: Data structure takes 61101112 bytes of memory
#          Process time 0.11 seconds
#          stop
#    Time: 8540 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/choong/CPRE381/CPRE-3810-Project-1/Proj 2/Hardware Speedup/cpre381-toolflow/cpre381-toolflow/internal/testpy/tb.vhd line 150
# Stopped at /home/choong/CPRE381/CPRE-3810-Project-1/Proj 2/Hardware Speedup/cpre381-toolflow/cpre381-toolflow/internal/testpy/tb.vhd line 150
# End time: 17:51:07 on Apr 30,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 12
Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
