# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Bitmap-VHDL-Package/rtl/bmp_pkg.vhd" \
"../../../../../Bitmap-VHDL-Package/rtl/bmp_sink.vhd" \
"../../../../../Bitmap-VHDL-Package/rtl/bmp_source.vhd" \
"../../../../../Bitmap-VHDL-Package/sim/bmp_source_sink_TB.vhd" \

# Do not sort compile order
nosort
