Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Apr 14 20:38:28 2017
| Host              : shirasu running 64-bit Debian GNU/Linux 8.7 (jessie)
| Command           : report_timing -nworst 50 -file work/Ctrl_timing_route.rpt
| Design            : ctrl
| Device            : 7v2000t-flg1925
| Speed File        : -1  PRODUCTION 1.10 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 r  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 f  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 f  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 f  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 r  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 f  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 r  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 row/r_min_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_alpha_reg[6][22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.669ns  (logic 1.121ns (14.617%)  route 6.548ns (85.383%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT3=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 14.081 - 10.000 ) 
    Source Clock Delay      (SCD):    4.695ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.209ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    4.081ns
    Common Clock Delay      (CCD):    2.685ns
    Prorating Factor         (PF):    0.150

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y40                                               0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.748     0.748 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.923     2.671    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.120     2.791 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.904     4.695    row/CLK
    SLR Crossing[1->2]
    SLICE_X154Y354                                                    r  row/r_min_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y354       FDSE (Prop_fdse_C_Q)         0.308     5.003 r  row/r_min_reg[3]/Q
                         net (fo=4, routed)           1.115     6.119    row/n_0_r_min_reg[3]
    SLICE_X154Y336       LUT1 (Prop_lut1_I0_O)        0.053     6.172 f  row/r_alpha[8][3]_i_4/O
                         net (fo=1, routed)           0.000     6.172    row/n_0_r_alpha[8][3]_i_4
    SLICE_X154Y336       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.388 r  row/r_alpha_reg[8][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.388    row/n_0_r_alpha_reg[8][3]_i_2
    SLICE_X154Y337       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.448 r  row/r_alpha_reg[8][7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.448    row/n_0_r_alpha_reg[8][7]_i_2
    SLICE_X154Y338       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.508 r  row/r_alpha_reg[8][11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.508    row/n_0_r_alpha_reg[8][11]_i_2
    SLICE_X154Y339       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.568 f  row/r_alpha_reg[8][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.568    row/n_0_r_alpha_reg[8][15]_i_2
    SLICE_X154Y340       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.628 f  row/r_alpha_reg[8][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    row/n_0_r_alpha_reg[8][19]_i_2
    SLICE_X154Y341       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     6.765 r  row/r_alpha_reg[8][23]_i_2/O[2]
                         net (fo=1, routed)           0.551     7.315    row/n_5_r_alpha_reg[8][23]_i_2
    SLICE_X155Y340       LUT3 (Prop_lut3_I0_O)        0.167     7.482 r  row/r_alpha[8][22]_i_1/O
                         net (fo=12, routed)          4.882    12.364    w_o_data_row[22]
    SLR Crossing[2->1]
    SLICE_X104Y263       FDCE                                         r  r_alpha_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y40                                               0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    Y40                  IBUF (Prop_ibuf_I_O)         0.623    10.623 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.832    12.455    clk_IBUF
    BUFGCTRL_X0Y48       BUFG (Prop_bufg_I_O)         0.113    12.568 r  clk_IBUF_BUFG_inst/O
                         net (fo=947, routed)         1.513    14.081    clk_IBUF_BUFG
    SLICE_X104Y263                                                    r  r_alpha_reg[6][22]/C
                         clock pessimism              0.233    14.314    
                         inter-SLR compensation      -0.209    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X104Y263       FDCE (Setup_fdce_C_D)       -0.148    13.921    r_alpha_reg[6][22]
  -------------------------------------------------------------------
                         required time                         13.921    
                         arrival time                         -12.364    
  -------------------------------------------------------------------
                         slack                                  1.557    




