<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4576" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4576{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4576{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4576{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4576{left:189px;bottom:998px;}
#t5_4576{left:424px;bottom:998px;letter-spacing:-0.11px;}
#t6_4576{left:424px;bottom:981px;letter-spacing:-0.11px;}
#t7_4576{left:189px;bottom:956px;letter-spacing:-0.12px;}
#t8_4576{left:424px;bottom:956px;letter-spacing:-0.12px;}
#t9_4576{left:189px;bottom:932px;letter-spacing:-0.13px;}
#ta_4576{left:424px;bottom:932px;letter-spacing:-0.12px;}
#tb_4576{left:189px;bottom:907px;letter-spacing:-0.14px;}
#tc_4576{left:424px;bottom:907px;letter-spacing:-0.15px;}
#td_4576{left:424px;bottom:886px;letter-spacing:-0.11px;}
#te_4576{left:424px;bottom:869px;letter-spacing:-0.11px;}
#tf_4576{left:424px;bottom:852px;letter-spacing:-0.12px;}
#tg_4576{left:424px;bottom:831px;letter-spacing:-0.11px;}
#th_4576{left:424px;bottom:814px;letter-spacing:-0.12px;}
#ti_4576{left:424px;bottom:793px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_4576{left:189px;bottom:768px;letter-spacing:-0.15px;}
#tk_4576{left:424px;bottom:768px;letter-spacing:-0.14px;}
#tl_4576{left:424px;bottom:747px;letter-spacing:-0.12px;}
#tm_4576{left:424px;bottom:730px;letter-spacing:-0.11px;}
#tn_4576{left:424px;bottom:709px;letter-spacing:-0.11px;}
#to_4576{left:424px;bottom:687px;letter-spacing:-0.11px;}
#tp_4576{left:424px;bottom:671px;letter-spacing:-0.1px;}
#tq_4576{left:189px;bottom:646px;letter-spacing:-0.14px;}
#tr_4576{left:424px;bottom:646px;letter-spacing:-0.12px;}
#ts_4576{left:78px;bottom:622px;letter-spacing:-0.19px;}
#tt_4576{left:136px;bottom:622px;letter-spacing:-0.16px;}
#tu_4576{left:189px;bottom:622px;letter-spacing:-0.14px;}
#tv_4576{left:424px;bottom:622px;letter-spacing:-0.12px;}
#tw_4576{left:424px;bottom:600px;letter-spacing:-0.11px;}
#tx_4576{left:424px;bottom:584px;letter-spacing:-0.11px;word-spacing:-0.32px;}
#ty_4576{left:424px;bottom:567px;letter-spacing:-0.1px;word-spacing:-0.55px;}
#tz_4576{left:424px;bottom:550px;letter-spacing:-0.11px;}
#t10_4576{left:424px;bottom:529px;letter-spacing:-0.13px;}
#t11_4576{left:424px;bottom:507px;letter-spacing:-0.14px;}
#t12_4576{left:424px;bottom:486px;letter-spacing:-0.14px;}
#t13_4576{left:424px;bottom:464px;letter-spacing:-0.13px;}
#t14_4576{left:424px;bottom:448px;letter-spacing:-0.13px;}
#t15_4576{left:424px;bottom:431px;letter-spacing:-0.13px;}
#t16_4576{left:689px;bottom:622px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_4576{left:189px;bottom:406px;}
#t18_4576{left:424px;bottom:406px;letter-spacing:-0.11px;}
#t19_4576{left:424px;bottom:389px;letter-spacing:-0.1px;word-spacing:-0.36px;}
#t1a_4576{left:189px;bottom:365px;}
#t1b_4576{left:424px;bottom:365px;letter-spacing:-0.12px;}
#t1c_4576{left:424px;bottom:344px;letter-spacing:-0.12px;}
#t1d_4576{left:424px;bottom:327px;letter-spacing:-0.11px;}
#t1e_4576{left:424px;bottom:310px;letter-spacing:-0.12px;}
#t1f_4576{left:189px;bottom:286px;}
#t1g_4576{left:424px;bottom:286px;letter-spacing:-0.11px;}
#t1h_4576{left:424px;bottom:264px;letter-spacing:-0.12px;}
#t1i_4576{left:424px;bottom:247px;letter-spacing:-0.12px;}
#t1j_4576{left:424px;bottom:226px;letter-spacing:-0.11px;}
#t1k_4576{left:424px;bottom:209px;letter-spacing:-0.12px;}
#t1l_4576{left:308px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1m_4576{left:384px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1n_4576{left:99px;bottom:1063px;letter-spacing:-0.11px;}
#t1o_4576{left:100px;bottom:1046px;letter-spacing:-0.13px;}
#t1p_4576{left:191px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.28px;}
#t1q_4576{left:239px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_4576{left:489px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1s_4576{left:739px;bottom:1046px;letter-spacing:-0.16px;}
#t1t_4576{left:82px;bottom:1022px;letter-spacing:-0.17px;}
#t1u_4576{left:128px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4576{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4576{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4576{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4576{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4576{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4576" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4576Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4576" style="-webkit-user-select: none;"><object width="935" height="1210" data="4576/4576.svg" type="image/svg+xml" id="pdf4576" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4576" class="t s1_4576">2-54 </span><span id="t2_4576" class="t s1_4576">Vol. 4 </span>
<span id="t3_4576" class="t s2_4576">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4576" class="t s3_4576">2 </span><span id="t5_4576" class="t s3_4576">Support for AES-XTS 256-bit encryption </span>
<span id="t6_4576" class="t s3_4576">algorithm. </span>
<span id="t7_4576" class="t s3_4576">30:3 </span><span id="t8_4576" class="t s3_4576">Reserved. </span>
<span id="t9_4576" class="t s3_4576">31 </span><span id="ta_4576" class="t s3_4576">TME encryption bypass supported. </span>
<span id="tb_4576" class="t s3_4576">35:32 </span><span id="tc_4576" class="t s3_4576">MK_TME_MAX_KEYID_BITS </span>
<span id="td_4576" class="t s3_4576">Number of bits which can be allocated for </span>
<span id="te_4576" class="t s3_4576">usage as key identifiers for multi-key </span>
<span id="tf_4576" class="t s3_4576">memory encryption. </span>
<span id="tg_4576" class="t s3_4576">4 bits allow for a maximum value of 15, </span>
<span id="th_4576" class="t s3_4576">which could address 32K keys. </span>
<span id="ti_4576" class="t s3_4576">Zero if TME-MK is not supported. </span>
<span id="tj_4576" class="t s3_4576">50:36 </span><span id="tk_4576" class="t s3_4576">MK_TME_MAX_KEYS </span>
<span id="tl_4576" class="t s3_4576">Indicates the maximum number of keys </span>
<span id="tm_4576" class="t s3_4576">which are available for usage. </span>
<span id="tn_4576" class="t s3_4576">This value may not be a power of 2. </span>
<span id="to_4576" class="t s3_4576">KeyID 0 is specially reserved and is not </span>
<span id="tp_4576" class="t s3_4576">accounted for in this field. </span>
<span id="tq_4576" class="t s3_4576">63:51 </span><span id="tr_4576" class="t s3_4576">Reserved. </span>
<span id="ts_4576" class="t s3_4576">982H </span><span id="tt_4576" class="t s3_4576">2434 </span><span id="tu_4576" class="t s3_4576">IA32_TME_ACTIVATE </span><span id="tv_4576" class="t s3_4576">Memory Encryption Activation MSR </span>
<span id="tw_4576" class="t s3_4576">This MSR is used to lock the MSRs listed </span>
<span id="tx_4576" class="t s3_4576">below. Any write to the following MSRs will </span>
<span id="ty_4576" class="t s3_4576">be ignored after they are locked. The lock is </span>
<span id="tz_4576" class="t s3_4576">reset when CPU is reset. </span>
<span id="t10_4576" class="t s3_4576">• IA32_TME_ACTIVATE </span>
<span id="t11_4576" class="t s3_4576">• IA32_TME_EXCLUDE_MASK </span>
<span id="t12_4576" class="t s3_4576">• IA32_TME_EXCLUDE_BASE </span>
<span id="t13_4576" class="t s3_4576">Note that IA32_TME_EXCLUDE_MASK and </span>
<span id="t14_4576" class="t s3_4576">IA32_TME_EXCLUDE_BASE must be </span>
<span id="t15_4576" class="t s3_4576">configured before IA32_TME_ACTIVATE. </span>
<span id="t16_4576" class="t s3_4576">If CPUID.07H:ECX.[13] = 1 </span>
<span id="t17_4576" class="t s3_4576">0 </span><span id="t18_4576" class="t s3_4576">Lock R/O – Will be set upon successful </span>
<span id="t19_4576" class="t s3_4576">WRMSR (or first SMI); written value ignored. </span>
<span id="t1a_4576" class="t s3_4576">1 </span><span id="t1b_4576" class="t s3_4576">Hardware Encryption Enable </span>
<span id="t1c_4576" class="t s3_4576">This bit also enables TME-MK; TME-MK </span>
<span id="t1d_4576" class="t s3_4576">cannot be enabled without enabling </span>
<span id="t1e_4576" class="t s3_4576">encryption hardware. </span>
<span id="t1f_4576" class="t s3_4576">2 </span><span id="t1g_4576" class="t s3_4576">Key Select </span>
<span id="t1h_4576" class="t s3_4576">0: Create a new TME key (expected </span>
<span id="t1i_4576" class="t s3_4576">cold/warm boot). </span>
<span id="t1j_4576" class="t s3_4576">1: Restore the TME key from storage </span>
<span id="t1k_4576" class="t s3_4576">(Expected when resume from standby). </span>
<span id="t1l_4576" class="t s4_4576">Table 2-2. </span><span id="t1m_4576" class="t s4_4576">IA-32 Architectural MSRs (Contd.) </span>
<span id="t1n_4576" class="t s5_4576">Register </span>
<span id="t1o_4576" class="t s5_4576">Address </span>
<span id="t1p_4576" class="t s5_4576">Architectural MSR Name / Bit Fields </span>
<span id="t1q_4576" class="t s5_4576">(Former MSR Name) </span><span id="t1r_4576" class="t s5_4576">MSR/Bit Description </span><span id="t1s_4576" class="t s5_4576">Comment </span>
<span id="t1t_4576" class="t s5_4576">Hex </span><span id="t1u_4576" class="t s5_4576">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
