# vsim -voptargs="+acc" -assertdebug -coverage top_dut -c -do "set WildcardFilter None;add wave -r top_dut/*;run -all; quit;" 
# Start time: 17:29:31 on Apr 26,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_slave_model(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "i2c_master(fast)".
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.top_dut_sv_unit(fast)
# Loading work.top_dut(fast)
# Loading work.intf(fast)
# Loading work.apb_to_i2c_top(fast)
# Loading work.apb_slave(fast)
# Loading work.async_fifo(fast)
# Loading work.sync_r2w(fast)
# Loading work.sync_w2r(fast)
# Loading work.fifomem(fast)
# Loading work.rptr_empty(fast)
# Loading work.wptr_full(fast)
# Loading work.i2c_master(fast)
# Loading work.i2c_slave_model(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.intf(fast)
# ** Error: (vsim-3567) ../sim/monitor.sv(48): No field named 'read'.
#    Time: 0 ns  Iteration: 0  Region: /top_dut_sv_unit File: ../sim/packet.sv
# ** Error: (vsim-3567) ../sim/monitor.sv(48): No field named 'read'.
#    Time: 0 ns  Iteration: 0  Region: /top_dut_sv_unit File: ../sim/packet.sv
# Error loading design
# End time: 17:29:34 on Apr 26,2024, Elapsed time: 0:00:03
# Errors: 2, Warnings: 0
