//
// File created by:  ncxlmode
// Do not modify this file
//
/home/grossfe2/ece425.work/adder_8bit_run1/testfixture.template
/software/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/nmos/functional/verilog.v
/software/ncsu-cdk-1.6.0.beta/lib/NCSU_Analog_Parts/pmos/functional/verilog.v
/home/grossfe2/ece425.work/adder_8bit_run1/ihnl/cds0/netlist
/home/grossfe2/ece425.work/adder_8bit_run1/ihnl/cds1/netlist
/home/grossfe2/ece425.work/adder_8bit_run1/ihnl/cds5/netlist
/home/grossfe2/ece425.work/adder_8bit_run1/ihnl/cds4/netlist
/home/grossfe2/ece425.work/adder_8bit_run1/hdlFilesDir/cds_globals.v
