--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml AU.twx AU.ncd -o AU.twr AU.pcf -ucf Pin.ucf

Design file:              AU.ncd
Physical constraint file: AU.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D0          |   -1.587(R)|    3.507(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.324(R)|    3.035(R)|XLXI_2/XLXN_1     |   0.000|
D1          |   -1.315(R)|    3.289(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.294(R)|    3.076(R)|XLXI_2/XLXN_1     |   0.000|
D2          |   -1.136(R)|    2.898(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.830(R)|    3.505(R)|XLXI_2/XLXN_1     |   0.000|
D3          |   -1.293(R)|    3.282(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.281(R)|    3.020(R)|XLXI_2/XLXN_1     |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock RegSel
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
D0          |   -1.308(R)|    3.159(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.070(R)|    2.718(R)|XLXI_2/XLXN_1     |   0.000|
D1          |   -1.036(R)|    2.941(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.040(R)|    2.759(R)|XLXI_2/XLXN_1     |   0.000|
D2          |   -0.857(R)|    2.550(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.576(R)|    3.188(R)|XLXI_2/XLXN_1     |   0.000|
D3          |   -1.014(R)|    2.934(R)|XLXI_1/XLXN_1     |   0.000|
            |   -1.027(R)|    2.703(R)|XLXI_2/XLXN_1     |   0.000|
------------+------------+------------+------------------+--------+

Clock Clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C_Out       |   14.344(R)|XLXI_1/XLXN_1     |   0.000|
            |   13.919(R)|XLXI_2/XLXN_1     |   0.000|
S0          |   11.848(R)|XLXI_1/XLXN_1     |   0.000|
            |   11.511(R)|XLXI_2/XLXN_1     |   0.000|
S1          |   12.275(R)|XLXI_1/XLXN_1     |   0.000|
            |   12.157(R)|XLXI_2/XLXN_1     |   0.000|
S2          |   14.922(R)|XLXI_1/XLXN_1     |   0.000|
            |   14.578(R)|XLXI_2/XLXN_1     |   0.000|
S3          |   13.387(R)|XLXI_1/XLXN_1     |   0.000|
            |   13.298(R)|XLXI_2/XLXN_1     |   0.000|
Z_Out       |   16.978(R)|XLXI_1/XLXN_1     |   0.000|
            |   16.606(R)|XLXI_2/XLXN_1     |   0.000|
------------+------------+------------------+--------+

Clock RegSel to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
C_Out       |   13.996(R)|XLXI_1/XLXN_1     |   0.000|
            |   13.602(R)|XLXI_2/XLXN_1     |   0.000|
S0          |   11.500(R)|XLXI_1/XLXN_1     |   0.000|
            |   11.194(R)|XLXI_2/XLXN_1     |   0.000|
S1          |   11.927(R)|XLXI_1/XLXN_1     |   0.000|
            |   11.840(R)|XLXI_2/XLXN_1     |   0.000|
S2          |   14.574(R)|XLXI_1/XLXN_1     |   0.000|
            |   14.261(R)|XLXI_2/XLXN_1     |   0.000|
S3          |   13.039(R)|XLXI_1/XLXN_1     |   0.000|
            |   12.981(R)|XLXI_2/XLXN_1     |   0.000|
Z_Out       |   16.630(R)|XLXI_1/XLXN_1     |   0.000|
            |   16.289(R)|XLXI_2/XLXN_1     |   0.000|
------------+------------+------------------+--------+


Analysis completed Thu Oct 26 16:44:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 151 MB



