import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a_reg = std_reg(32);
    b_reg = std_reg(32);
    c_reg = std_reg(32);
    d_reg = std_reg(32);
    a = std_add(32);
    ud = undef(1);
  }
  wires {
    static<1> group A0 {
      a_reg.write_en = 1'd1;
      a_reg.in = 32'd5;
    }
    static<10> group D0 {
      d_reg.write_en = 1'd1;
      d_reg.in = a_reg.out;
    }
    static<10> group C0 {
      c_reg.write_en = 1'd1;
      c_reg.in = 32'd10;
    }
    static<1> group B0 {
      b_reg.write_en = 1'd1;
      a.right = c_reg.out;
      a.left = a_reg.out;
      b_reg.in = a.out;
    }
  }
  control {
    @promoted static<11> par {
      static<11> seq  {
        A0;
        D0;
      }
      static<11> seq  {
        C0;
        B0;
      }
    }
  }
}
