i<>.\src\PipelineProcessor.v
i<>.\src\ClockGenerator.v
i<>.\src\parameter.v
i<>.\src\DataMemory.v
i<>.\src\InstructionMemory.v
i<>.\src\RegisterFile.v
i<>.\src\ControlUnit.v
i<>.\src\ALU.v
i<>.\src\DataMemoryTestbench.v
i<>.\src\IFStage.v
i<>.\src\mux.v
i<>.\src\PC.v
i<>.\src\DCStage.v
i<>.\src\Compare.v
i<>.\src\Extender.v
i<>.\src\EXEStage.v
i<>.\src\MEMStage.v
i<>.\src\WBStage.v
i<>.\src\IF_2_ID.v
i<>.\src\ID_2_EXE.v
i<>.\src\EXE_2_MEM.v
i<>.\src\MEM_2_WB.v
