	always @ (posedge <<clk>>)
	begin
        <<target1>> <= <<rom>>[<<read_address1>>];
	end