# RISK_IV-Verilog
Custom 16-bit architecture processor written in verilog

**Load programs into memory by running ```conv.py``` file**
