`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: USTC ESLAB
// Engineer: Huang Yifan (hyf15@mail.ustc.edu.cn)
// 
// Design Name: RV32I Core
// Module Name: ALU
// Tool Versions: Vivado 2017.4.1
// Description: Arithmetic and logic computation module
// 
//////////////////////////////////////////////////////////////////////////////////

//  åŠŸèƒ½è¯´æ˜Ž
    //  ç®—æ•°è¿ç®—å’Œé?»è¾‘è¿ç®—åŠŸèƒ½éƒ¨ä»¶
// è¾“å…¥
    // op1               ç¬¬ä¸€ä¸ªæ“ä½œæ•°
    // op2               ç¬¬äºŒä¸ªæ“ä½œæ•°
    // ALU_func          è¿ç®—ç±»åž‹
// è¾“å‡º
    // ALU_out           è¿ç®—ç»“æžœ
// å®žéªŒè¦æ±‚
    // è¡¥å…¨æ¨¡å—

`include "Parameters.v"   
module ALU(
    input wire [31:0] op1,
    input wire [31:0] op2,
    input wire [3:0] ALU_func,
    output reg [31:0] ALU_out
    );
    always@(*) begin
        case (ALU_func)
            `ADD: ALU_out = op1 + op2;
            `SUB: ALU_out = op1 - op2;
            `XOR: ALU_out = op1 ^ op2;
            `OR:  ALU_out = op1 | op2;
            `AND: ALU_out = op1 & op2;
            `SRL: ALU_out = (op1>>op2[4:0]);
            `SLL: ALU_out = (op1<<op2[4:0]);
            `SRA: ALU_out = ($signed(op1)>>>op2[4:0]);
            `SLT: ALU_out = ($signed(op1) < $signed(op2)) ? 32'b1 : 32'b0;
            `SLTU:ALU_out = (op1 < op2) ? 32'b1 : 32'b0;
            `LUI: ALU_out = op2;
            `CSR: ALU_out = op1;
            default:  ALU_out = op1 + op2;
        endcase
    end

endmodule

