# ZeroSoC

A basic RISC-V SoC based on Ibex and OpenTitan peripherals for demonstrating the capabilities of SiliconCompiler.

## Memory map
Peripheral | Base Address
-----------|-------------
RAM        | 0x00000000
UART       | 0x40000000
GPIO       | 0x40010000
