;***************************************************************************
;**
;** Version: regtc39x.xml 1.3
;** Generated by TASKING BV
;** 
;** This file contains all SFR and BIT names and on-chip register definitions
;** It is based on the following document(s):
;** - mira/TC39X_ts_MCSFR_V1.3.0p3_fixed.xml (V1.3.0p2)
;** 
;** Copyright 2002-2018 TASKING BV
;**
;***************************************************************************
	.if	!@DEF('_REGTC39X_DEF')
	.define	_REGTC39X_DEF '1'
; Macros, such as TASK_ASI, that expand to a 16-bit number do not directly represent a memory address.
; They are intended to be used with the instructions mfcr and mtcr.
core_base      	.equ	0xf881    	; The base address off the memory for the CSFR's
core_base_0    	.equ	0xf881    	; The base address off the memory for the CSFR's CPU0
core_base_1    	.equ	0xf883    	; The base address off the memory for the CSFR's CPU1
core_base_2    	.equ	0xf885    	; The base address off the memory for the CSFR's CPU2
core_base_3    	.equ	0xf887    	; The base address off the memory for the CSFR's CPU3
core_base_4    	.equ	0xf889    	; The base address off the memory for the CSFR's CPU4
core_base_5    	.equ	0xf88d    	; The base address off the memory for the CSFR's CPU5
TASK_ASI       	.equ	0x8004    	; CPUn Task Address Space Identifier Register
PMA0           	.equ	0x8100    	; CPUn Data Access CacheabilityRegister
PMA1           	.equ	0x8104    	; CPUn Code Access CacheabilityRegister
PMA2           	.equ	0x8108    	; CPUn Peripheral Space Identifier register
SMACON         	.equ	0x900c    	; CPUn SIST Mode Access Control Register
DIEAR          	.equ	0x9020    	; CPUn Data Integrity Error Address Register
DIETR          	.equ	0x9024    	; CPUn Data Integrity Error Trap Register
PCON1          	.equ	0x9204    	; CPUn Program Control 1
PCON2          	.equ	0x9208    	; CPUn Program Control 2
PCON0          	.equ	0x920c    	; CPUn Program Control 0
PSTR           	.equ	0x9200    	; CPUn Program Synchronous Trap Register
DCON0          	.equ	0x9040    	; CPUn Data Memory Control Register
DCON2          	.equ	0x9000    	; CPUn Data Control Register 2
DSTR           	.equ	0x9010    	; CPUn Data Synchronous Trap Register
DATR           	.equ	0x9018    	; CPUn Data Asynchronous Trap Register
DEADD          	.equ	0x901c    	; CPUn Data Error Address Register
PIEAR          	.equ	0x9210    	; CPUn Program Integrity Error Address Register
PIETR          	.equ	0x9214    	; CPUn Program Integrity Error Trap Register
COMPAT         	.equ	0x9400    	; CPUn Compatibility Control Register
FPU_TRAP_CON   	.equ	0xa000    	; CPUn Trap Control Register
FPU_TRAP_PC    	.equ	0xa004    	; CPUn Trapping Instruction Program Counter Register
FPU_TRAP_OPC   	.equ	0xa008    	; CPUn Trapping Instruction Opcode Register
FPU_TRAP_SRC1  	.equ	0xa010    	; CPUn Trapping Instruction Operand Register
FPU_TRAP_SRC2  	.equ	0xa014    	; CPUn Trapping Instruction Operand Register
FPU_TRAP_SRC3  	.equ	0xa018    	; CPUn Trapping Instruction Operand Register
DPR0_L         	.equ	0xc000    	; CPUn Data Protection Range 0, Lower Bound Register
DPR1_L         	.equ	0xc008    	; CPUn Data Protection Range 1, Lower Bound Register
DPR2_L         	.equ	0xc010    	; CPUn Data Protection Range 2, Lower Bound Register
DPR3_L         	.equ	0xc018    	; CPUn Data Protection Range 3, Lower Bound Register
DPR4_L         	.equ	0xc020    	; CPUn Data Protection Range 4, Lower Bound Register
DPR5_L         	.equ	0xc028    	; CPUn Data Protection Range 5, Lower Bound Register
DPR6_L         	.equ	0xc030    	; CPUn Data Protection Range 6, Lower Bound Register
DPR7_L         	.equ	0xc038    	; CPUn Data Protection Range 7, Lower Bound Register
DPR8_L         	.equ	0xc040    	; CPUn Data Protection Range 8, Lower Bound Register
DPR9_L         	.equ	0xc048    	; CPUn Data Protection Range 9, Lower Bound Register
DPR10_L        	.equ	0xc050    	; CPUn Data Protection Range 10, Lower Bound Register
DPR11_L        	.equ	0xc058    	; CPUn Data Protection Range 11, Lower Bound Register
DPR12_L        	.equ	0xc060    	; CPUn Data Protection Range 12, Lower Bound Register
DPR13_L        	.equ	0xc068    	; CPUn Data Protection Range 13, Lower Bound Register
DPR14_L        	.equ	0xc070    	; CPUn Data Protection Range 14, Lower Bound Register
DPR15_L        	.equ	0xc078    	; CPUn Data Protection Range 15, Lower Bound Register
DPR16_L        	.equ	0xc080    	; CPUn Data Protection Range 16, Lower Bound Register
DPR17_L        	.equ	0xc088    	; CPUn Data Protection Range 17, Lower Bound Register
DPR0_U         	.equ	0xc004    	; CPUn Data Protection Range 0, Upper Bound Register
DPR1_U         	.equ	0xc00c    	; CPUn Data Protection Range 1, Upper Bound Register
DPR2_U         	.equ	0xc014    	; CPUn Data Protection Range 2, Upper Bound Register
DPR3_U         	.equ	0xc01c    	; CPUn Data Protection Range 3, Upper Bound Register
DPR4_U         	.equ	0xc024    	; CPUn Data Protection Range 4, Upper Bound Register
DPR5_U         	.equ	0xc02c    	; CPUn Data Protection Range 5, Upper Bound Register
DPR6_U         	.equ	0xc034    	; CPUn Data Protection Range 6, Upper Bound Register
DPR7_U         	.equ	0xc03c    	; CPUn Data Protection Range 7, Upper Bound Register
DPR8_U         	.equ	0xc044    	; CPUn Data Protection Range 8, Upper Bound Register
DPR9_U         	.equ	0xc04c    	; CPUn Data Protection Range 9, Upper Bound Register
DPR10_U        	.equ	0xc054    	; CPUn Data Protection Range 10, Upper Bound Register
DPR11_U        	.equ	0xc05c    	; CPUn Data Protection Range 11, Upper Bound Register
DPR12_U        	.equ	0xc064    	; CPUn Data Protection Range 12, Upper Bound Register
DPR13_U        	.equ	0xc06c    	; CPUn Data Protection Range 13, Upper Bound Register
DPR14_U        	.equ	0xc074    	; CPUn Data Protection Range 14, Upper Bound Register
DPR15_U        	.equ	0xc07c    	; CPUn Data Protection Range 15, Upper Bound Register
DPR16_U        	.equ	0xc084    	; CPUn Data Protection Range 16, Upper Bound Register
DPR17_U        	.equ	0xc08c    	; CPUn Data Protection Range 17, Upper Bound Register
CPR0_L         	.equ	0xd000    	; CPUn Code Protection Range 0 Lower Bound Register
CPR1_L         	.equ	0xd008    	; CPUn Code Protection Range 1 Lower Bound Register
CPR2_L         	.equ	0xd010    	; CPUn Code Protection Range 2 Lower Bound Register
CPR3_L         	.equ	0xd018    	; CPUn Code Protection Range 3 Lower Bound Register
CPR4_L         	.equ	0xd020    	; CPUn Code Protection Range 4 Lower Bound Register
CPR5_L         	.equ	0xd028    	; CPUn Code Protection Range 5 Lower Bound Register
CPR6_L         	.equ	0xd030    	; CPUn Code Protection Range 6 Lower Bound Register
CPR7_L         	.equ	0xd038    	; CPUn Code Protection Range 7 Lower Bound Register
CPR8_L         	.equ	0xd040    	; CPUn Code Protection Range 8 Lower Bound Register
CPR9_L         	.equ	0xd048    	; CPUn Code Protection Range 9 Lower Bound Register
CPR0_U         	.equ	0xd004    	; CPUn Code Protection Range 0 Upper Bound Register
CPR1_U         	.equ	0xd00c    	; CPUn Code Protection Range 1 Upper Bound Register
CPR2_U         	.equ	0xd014    	; CPUn Code Protection Range 2 Upper Bound Register
CPR3_U         	.equ	0xd01c    	; CPUn Code Protection Range 3 Upper Bound Register
CPR4_U         	.equ	0xd024    	; CPUn Code Protection Range 4 Upper Bound Register
CPR5_U         	.equ	0xd02c    	; CPUn Code Protection Range 5 Upper Bound Register
CPR6_U         	.equ	0xd034    	; CPUn Code Protection Range 6 Upper Bound Register
CPR7_U         	.equ	0xd03c    	; CPUn Code Protection Range 7 Upper Bound Register
CPR8_U         	.equ	0xd044    	; CPUn Code Protection Range 8 Upper Bound Register
CPR9_U         	.equ	0xd04c    	; CPUn Code Protection Range 9 Upper Bound Register
DPRE_0         	.equ	0xe010    	; CPUn Data Protection Read Enable Register Set 0
DPRE_1         	.equ	0xe014    	; CPUn Data Protection Read Enable Register Set 1
DPRE_2         	.equ	0xe018    	; CPUn Data Protection Read Enable Register Set 2
DPRE_3         	.equ	0xe01c    	; CPUn Data Protection Read Enable Register Set 3
DPRE_4         	.equ	0xe050    	; CPUn Data Protection Read Enable Register Set 4
DPRE_5         	.equ	0xe054    	; CPUn Data Protection Read Enable Register Set 5
DPWE_0         	.equ	0xe020    	; CPUn Data Protection Write Enable Register Set 0
DPWE_1         	.equ	0xe024    	; CPUn Data Protection Write Enable Register Set 1
DPWE_2         	.equ	0xe028    	; CPUn Data Protection Write Enable Register Set 2
DPWE_3         	.equ	0xe02c    	; CPUn Data Protection Write Enable Register Set 3
DPWE_4         	.equ	0xe060    	; CPUn Data Protection Write Enable Register Set 4
DPWE_5         	.equ	0xe064    	; CPUn Data Protection Write Enable Register Set 5
CPXE_0         	.equ	0xe000    	; CPUn Code Protection Execute Enable Register Set 0
CPXE_1         	.equ	0xe004    	; CPUn Code Protection Execute Enable Register Set 1
CPXE_2         	.equ	0xe008    	; CPUn Code Protection Execute Enable Register Set 2
CPXE_3         	.equ	0xe00c    	; CPUn Code Protection Execute Enable Register Set 3
CPXE_4         	.equ	0xe040    	; CPUn Code Protection Execute Enable Register Set 4
CPXE_5         	.equ	0xe044    	; CPUn Code Protection Execute Enable Register Set 5
TPS_TIMER1     	.equ	0xe408    	; CPUn Temporal Protection System Timer Register 0
TPS_TIMER0     	.equ	0xe404    	; CORE0 Temporal Protection System Timer Register 0
TPS_TIMER2     	.equ	0xe40c    	; CPUn Temporal Protection System Timer Register 0
TPS_CON        	.equ	0xe400    	; CPUn Temporal Protection System Control Register
TPS_EXTIM_ENTRY_LVAL	.equ	0xe440    	; CPUException Timer Load Value
TPS_EXTIM_EXIT_LVAL	.equ	0xe448    	; CPUn Exception Timer Load Value
TPS_EXTIM_ENTRY_CVAL	.equ	0xe444    	; CPUn Exception Timer Current Value
TPS_EXTIM_EXIT_CVAL	.equ	0xe44c    	; CPUn Exception Timer Current Value
TPS_EXTIM_CLASS_EN	.equ	0xe450    	; CPUn Exception Timer Class Enable Register
TPS_EXTIM_STAT 	.equ	0xe454    	; CPUn Exception Timer Status Register
TPS_EXTIM_FCX  	.equ	0xe458    	; CPUn Exception Timer Status Register
DBGSR          	.equ	0xfd00    	; CPUn Debug Status Register
EXEVT          	.equ	0xfd08    	; CPUn External Event Register
CREVT          	.equ	0xfd0c    	; CPUn Core Register Access Event
SWEVT          	.equ	0xfd10    	; CPUn Software Debug Event
TR0EVT         	.equ	0xf000    	; CPUn Trigger Event 0
TR1EVT         	.equ	0xf008    	; CPUn Trigger Event 1
TR2EVT         	.equ	0xf010    	; CPUn Trigger Event 2
TR3EVT         	.equ	0xf018    	; CPUn Trigger Event 3
TR4EVT         	.equ	0xf020    	; CPUn Trigger Event 4
TR5EVT         	.equ	0xf028    	; CPUn Trigger Event 5
TR6EVT         	.equ	0xf030    	; CPUn Trigger Event 6
TR7EVT         	.equ	0xf038    	; CPUn Trigger Event 7
TR0ADR         	.equ	0xf004    	; CPUn Trigger Address 0
TR1ADR         	.equ	0xf00c    	; CPUn Trigger Address 1
TR2ADR         	.equ	0xf014    	; CPUn Trigger Address 2
TR3ADR         	.equ	0xf01c    	; CPUn Trigger Address 3
TR4ADR         	.equ	0xf024    	; CPUn Trigger Address 4
TR5ADR         	.equ	0xf02c    	; CPUn Trigger Address 5
TR6ADR         	.equ	0xf034    	; CPUn Trigger Address 6
TR7ADR         	.equ	0xf03c    	; CPUn Trigger Address 7
TRIG_ACC       	.equ	0xfd30    	; CPUn TriggerAddressx
DMS            	.equ	0xfd40    	; CPUn Debug Monitor Start Address
DCX            	.equ	0xfd44    	; CPUn Debug Context Save Area Pointer
DBGTCR         	.equ	0xfd48    	; CPUn Debug Trap Control Register
CCTRL          	.equ	0xfc00    	; CPUn Counter Control
CCNT           	.equ	0xfc04    	; CPUn CPU Clock Cycle Count
ICNT           	.equ	0xfc08    	; CPUn Instruction Count
M1CNT          	.equ	0xfc0c    	; CPUn Multi-Count Register 1
M2CNT          	.equ	0xfc10    	; CPUn Multi-Count Register 2
M3CNT          	.equ	0xfc14    	; CPUn Multi-Count Register 3
PCXI           	.equ	0xfe00    	; CPUn Previous Context Information Register
PC             	.equ	0xfe08    	; CPUn Program Counter
PSW            	.equ	0xfe04    	; CPUn Program Status Word
SYSCON         	.equ	0xfe14    	; CPUn System Configuration Register
CORE_ID        	.equ	0xfe1c    	; CPUn Core Identification Register
CPU_ID         	.equ	0xfe18    	; CPUn Identification Register TC1.6.2P
CUS_ID         	.equ	0xfe50    	; CPUn Customer ID register
BIV            	.equ	0xfe20    	; CPUn Base Interrupt Vector Table Pointer
BTV            	.equ	0xfe24    	; CPUn Base Trap Vector Table Pointer
ISP            	.equ	0xfe28    	; CPUn Interrupt Stack Pointer
ICR            	.equ	0xfe2c    	; CPUn Interrupt Control Register
FCX            	.equ	0xfe38    	; CPUn Free CSA List Head Pointer
LCX            	.equ	0xfe3c    	; CPUn Free CSA List Limit Pointer
SEGEN          	.equ	0x1030    	; CPUn SRI Error Generation Register
CIFBBB_ACCEN0  	.equ	0xfa001f0c	; Access Enable Register 0
CIFBBB_ACCEN1  	.equ	0xfa001f10	; Access Enable Register 1
CIFBBB_CLC     	.equ	0xfa001f00	; Clock Control Register
CIFBBB_GPCTL   	.equ	0xfa001f08	; General Purpose Control Register
CIFBBB_KRST0   	.equ	0xfa001f14	; Kernel Reset Register 0
CIFBBB_KRST1   	.equ	0xfa001f18	; Kernel Reset Register 1
CIFBBB_KRSTCLR 	.equ	0xfa001f1c	; Kernel Reset Status Clear Register
CIFBBB_MODID   	.equ	0xfa001f04	; Module Identification Register
CIFDP_CTRL     	.equ	0xfa004700	; Debug Path Control Register
CIFDP_FLC_STAT 	.equ	0xfa004708	; Debug Path Frame/Line Counter Status Register
CIFDP_PDIV_CTRL	.equ	0xfa004704	; Debug Path Predivider Control Register
CIFDP_PDIV_STAT	.equ	0xfa00470c	; Debug Path Predivider Counter Status Register
CIFDP_TSC_STAT 	.equ	0xfa004710	; Debug Path Timestamp Counter Status Register
CIFDP_UDS_1    	.equ	0xfa004714	; Debug Path User Defined Symbol 1 Register
CIFDP_UDS_2    	.equ	0xfa004718	; Debug Path User Defined Symbol 2 Register
CIFDP_UDS_3    	.equ	0xfa00471c	; Debug Path User Defined Symbol 3 Register
CIFDP_UDS_4    	.equ	0xfa004720	; Debug Path User Defined Symbol 4 Register
CIFDP_UDS_5    	.equ	0xfa004724	; Debug Path User Defined Symbol 5 Register
CIFDP_UDS_6    	.equ	0xfa004728	; Debug Path User Defined Symbol 6 Register
CIFDP_UDS_7    	.equ	0xfa00472c	; Debug Path User Defined Symbol 7 Register
CIFDP_UDS_8    	.equ	0xfa004730	; Debug Path User Defined Symbol 8 Register
CIFEP_1_IC_CTRL	.equ	0xfa004900	; Extra Path 1 Image Cropping Control Register
CIFEP_1_IC_DISPLACE	.equ	0xfa004920	; Extra Path 1 Image Cropping Camera Displacement Register
CIFEP_1_IC_H_OFFS	.equ	0xfa004908	; Extra Path 1 Image Cropping Horizontal Offset of Output Window Register
CIFEP_1_IC_H_OFFS_SHD	.equ	0xfa004924	; Extra Path 1 Image Cropping Current Horizontal Offset of Output Window Shadow Register
CIFEP_1_IC_H_SIZE	.equ	0xfa004910	; Extra Path 1 Image Cropping Output Horizontal Picture Size Register
CIFEP_1_IC_H_SIZE_SHD	.equ	0xfa00492c	; Extra Path 1 Image Cropping Current Output Horizontal Picture Size Shadow Register
CIFEP_1_IC_MAX_DX	.equ	0xfa004918	; Extra Path 1 Image Cropping Maximum Horizontal Displacement Register
CIFEP_1_IC_MAX_DY	.equ	0xfa00491c	; Extra Path 1 Image Cropping Maximum Vertical Displacement Register
CIFEP_1_IC_RECENTER	.equ	0xfa004904	; Extra Path 1 Image Cropping Recenter Register
CIFEP_1_IC_V_OFFS	.equ	0xfa00490c	; Extra Path 1 Image Cropping Vertical Offset Of Output Window Register
CIFEP_1_IC_V_OFFS_SHD	.equ	0xfa004928	; Extra Path 1 Image Cropping Current Vertical Offset Of Output Window Shadow Register
CIFEP_1_IC_V_SIZE	.equ	0xfa004914	; Extra Path 1 Image Cropping Output Vertical Picture Size Register
CIFEP_1_IC_V_SIZE_SHD	.equ	0xfa004930	; Extra Path 1 Image Cropping Current Output Vertical Picture Size Shadow Register
CIFEP_2_IC_CTRL	.equ	0xfa004a00	; Extra Path 2 Image Cropping Control Register
CIFEP_2_IC_DISPLACE	.equ	0xfa004a20	; Extra Path 2 Image Cropping Camera Displacement Register
CIFEP_2_IC_H_OFFS	.equ	0xfa004a08	; Extra Path 2 Image Cropping Horizontal Offset of Output Window Register
CIFEP_2_IC_H_OFFS_SHD	.equ	0xfa004a24	; Extra Path 2 Image Cropping Current Horizontal Offset of Output Window Shadow Register
CIFEP_2_IC_H_SIZE	.equ	0xfa004a10	; Extra Path 2 Image Cropping Output Horizontal Picture Size Register
CIFEP_2_IC_H_SIZE_SHD	.equ	0xfa004a2c	; Extra Path 2 Image Cropping Current Output Horizontal Picture Size Shadow Register
CIFEP_2_IC_MAX_DX	.equ	0xfa004a18	; Extra Path 2 Image Cropping Maximum Horizontal Displacement Register
CIFEP_2_IC_MAX_DY	.equ	0xfa004a1c	; Extra Path 2 Image Cropping Maximum Vertical Displacement Register
CIFEP_2_IC_RECENTER	.equ	0xfa004a04	; Extra Path 2 Image Cropping Recenter Register
CIFEP_2_IC_V_OFFS	.equ	0xfa004a0c	; Extra Path 2 Image Cropping Vertical Offset Of Output Window Register
CIFEP_2_IC_V_OFFS_SHD	.equ	0xfa004a28	; Extra Path 2 Image Cropping Current Vertical Offset Of Output Window Shadow Register
CIFEP_2_IC_V_SIZE	.equ	0xfa004a14	; Extra Path 2 Image Cropping Output Vertical Picture Size Register
CIFEP_2_IC_V_SIZE_SHD	.equ	0xfa004a30	; Extra Path 2 Image Cropping Current Output Vertical Picture Size Shadow Register
CIFEP_3_IC_CTRL	.equ	0xfa004b00	; Extra Path 3 Image Cropping Control Register
CIFEP_3_IC_DISPLACE	.equ	0xfa004b20	; Extra Path 3 Image Cropping Camera Displacement Register
CIFEP_3_IC_H_OFFS	.equ	0xfa004b08	; Extra Path 3 Image Cropping Horizontal Offset of Output Window Register
CIFEP_3_IC_H_OFFS_SHD	.equ	0xfa004b24	; Extra Path 3 Image Cropping Current Horizontal Offset of Output Window Shadow Register
CIFEP_3_IC_H_SIZE	.equ	0xfa004b10	; Extra Path 3 Image Cropping Output Horizontal Picture Size Register
CIFEP_3_IC_H_SIZE_SHD	.equ	0xfa004b2c	; Extra Path 3 Image Cropping Current Output Horizontal Picture Size Shadow Register
CIFEP_3_IC_MAX_DX	.equ	0xfa004b18	; Extra Path 3 Image Cropping Maximum Horizontal Displacement Register
CIFEP_3_IC_MAX_DY	.equ	0xfa004b1c	; Extra Path 3 Image Cropping Maximum Vertical Displacement Register
CIFEP_3_IC_RECENTER	.equ	0xfa004b04	; Extra Path 3 Image Cropping Recenter Register
CIFEP_3_IC_V_OFFS	.equ	0xfa004b0c	; Extra Path 3 Image Cropping Vertical Offset Of Output Window Register
CIFEP_3_IC_V_OFFS_SHD	.equ	0xfa004b28	; Extra Path 3 Image Cropping Current Vertical Offset Of Output Window Shadow Register
CIFEP_3_IC_V_SIZE	.equ	0xfa004b14	; Extra Path 3 Image Cropping Output Vertical Picture Size Register
CIFEP_3_IC_V_SIZE_SHD	.equ	0xfa004b30	; Extra Path 3 Image Cropping Current Output Vertical Picture Size Shadow Register
CIFEP_4_IC_CTRL	.equ	0xfa004c00	; Extra Path 4 Image Cropping Control Register
CIFEP_4_IC_DISPLACE	.equ	0xfa004c20	; Extra Path 4 Image Cropping Camera Displacement Register
CIFEP_4_IC_H_OFFS	.equ	0xfa004c08	; Extra Path 4 Image Cropping Horizontal Offset of Output Window Register
CIFEP_4_IC_H_OFFS_SHD	.equ	0xfa004c24	; Extra Path 4 Image Cropping Current Horizontal Offset of Output Window Shadow Register
CIFEP_4_IC_H_SIZE	.equ	0xfa004c10	; Extra Path 4 Image Cropping Output Horizontal Picture Size Register
CIFEP_4_IC_H_SIZE_SHD	.equ	0xfa004c2c	; Extra Path 4 Image Cropping Current Output Horizontal Picture Size Shadow Register
CIFEP_4_IC_MAX_DX	.equ	0xfa004c18	; Extra Path 4 Image Cropping Maximum Horizontal Displacement Register
CIFEP_4_IC_MAX_DY	.equ	0xfa004c1c	; Extra Path 4 Image Cropping Maximum Vertical Displacement Register
CIFEP_4_IC_RECENTER	.equ	0xfa004c04	; Extra Path 4 Image Cropping Recenter Register
CIFEP_4_IC_V_OFFS	.equ	0xfa004c0c	; Extra Path 4 Image Cropping Vertical Offset Of Output Window Register
CIFEP_4_IC_V_OFFS_SHD	.equ	0xfa004c28	; Extra Path 4 Image Cropping Current Vertical Offset Of Output Window Shadow Register
CIFEP_4_IC_V_SIZE	.equ	0xfa004c14	; Extra Path 4 Image Cropping Output Vertical Picture Size Register
CIFEP_4_IC_V_SIZE_SHD	.equ	0xfa004c30	; Extra Path 4 Image Cropping Current Output Vertical Picture Size Shadow Register
CIFEP_5_IC_CTRL	.equ	0xfa004d00	; Extra Path 5 Image Cropping Control Register
CIFEP_5_IC_DISPLACE	.equ	0xfa004d20	; Extra Path 5 Image Cropping Camera Displacement Register
CIFEP_5_IC_H_OFFS	.equ	0xfa004d08	; Extra Path 5 Image Cropping Horizontal Offset of Output Window Register
CIFEP_5_IC_H_OFFS_SHD	.equ	0xfa004d24	; Extra Path 5 Image Cropping Current Horizontal Offset of Output Window Shadow Register
CIFEP_5_IC_H_SIZE	.equ	0xfa004d10	; Extra Path 5 Image Cropping Output Horizontal Picture Size Register
CIFEP_5_IC_H_SIZE_SHD	.equ	0xfa004d2c	; Extra Path 5 Image Cropping Current Output Horizontal Picture Size Shadow Register
CIFEP_5_IC_MAX_DX	.equ	0xfa004d18	; Extra Path 5 Image Cropping Maximum Horizontal Displacement Register
CIFEP_5_IC_MAX_DY	.equ	0xfa004d1c	; Extra Path 5 Image Cropping Maximum Vertical Displacement Register
CIFEP_5_IC_RECENTER	.equ	0xfa004d04	; Extra Path 5 Image Cropping Recenter Register
CIFEP_5_IC_V_OFFS	.equ	0xfa004d0c	; Extra Path 5 Image Cropping Vertical Offset Of Output Window Register
CIFEP_5_IC_V_OFFS_SHD	.equ	0xfa004d28	; Extra Path 5 Image Cropping Current Vertical Offset Of Output Window Shadow Register
CIFEP_5_IC_V_SIZE	.equ	0xfa004d14	; Extra Path 5 Image Cropping Output Vertical Picture Size Register
CIFEP_5_IC_V_SIZE_SHD	.equ	0xfa004d30	; Extra Path 5 Image Cropping Current Output Vertical Picture Size Shadow Register
CIFISPIS_CTRL  	.equ	0xfa004300	; ISP Image Stabilization Control Register
CIFISPIS_DISPLACE	.equ	0xfa004320	; ISP Image Stabilization Camera Displacement Register
CIFISPIS_H_OFFS	.equ	0xfa004308	; ISP Image Stabilization Horizontal Offset Of Output Window Register
CIFISPIS_H_OFFS_SHD	.equ	0xfa004324	; ISP Image Current Horizontal Offset Of Output Window Shadow Register
CIFISPIS_H_SIZE	.equ	0xfa004310	; ISP Image Stabilization Output Horizontal Picture Size Register
CIFISPIS_H_SIZE_SHD	.equ	0xfa00432c	; ISP Image Current Output Horizontal Picture Size Shadow Register
CIFISPIS_MAX_DX	.equ	0xfa004318	; ISP Image Stabilization Maximum Horizontal Displacement Register
CIFISPIS_MAX_DY	.equ	0xfa00431c	; ISP Image Stabilization Maximum Vertical Displacement Register
CIFISPIS_RECENTER	.equ	0xfa004304	; ISP Image Stabilization Recenter Register
CIFISPIS_V_OFFS	.equ	0xfa00430c	; ISP Image Stabilization Vertical Offset Of Output Window Register
CIFISPIS_V_OFFS_SHD	.equ	0xfa004328	; ISP Image Current Vertical Offset Of Output Window Shadow Register
CIFISPIS_V_SIZE	.equ	0xfa004314	; ISP Image Stabilization Output Vertical Picture Size Register
CIFISPIS_V_SIZE_SHD	.equ	0xfa004330	; ISP Image Current Output Vertical Picture Size Shadow Register
CIFISP_ACQ_H_OFFS	.equ	0xfa002408	; ISP Acquisition Horizontal Offset Register
CIFISP_ACQ_H_SIZE	.equ	0xfa002410	; ISP Acquisition Horizontal Size Register
CIFISP_ACQ_NR_FRAMES	.equ	0xfa002418	; ISP Acquisition Number of Frames Register
CIFISP_ACQ_PROP	.equ	0xfa002404	; ISP Acquisition Properties Register
CIFISP_ACQ_V_OFFS	.equ	0xfa00240c	; ISP Acquistion Vertical Offset Register
CIFISP_ACQ_V_SIZE	.equ	0xfa002414	; ISP Acquisition Vertical Size Register
CIFISP_CTRL    	.equ	0xfa002400	; ISP Global Control Register
CIFISP_ERR     	.equ	0xfa00263c	; ISP Error Register
CIFISP_ERR_CLR 	.equ	0xfa002640	; ISP Error Clear Register
CIFISP_FLAGS_SHD	.equ	0xfa0025a8	; ISP Shadow Flags Register
CIFISP_FRAME_COUNT	.equ	0xfa002644	; ISP Frame Counter Register
CIFISP_ICR     	.equ	0xfa0025c8	; ISP Interrupt Clear Register
CIFISP_IMSC    	.equ	0xfa0025bc	; ISP Interrupt Mask Register
CIFISP_ISR     	.equ	0xfa0025cc	; ISP Interrupt Set Register
CIFISP_MIS     	.equ	0xfa0025c4	; ISP Masked Interrupt Status Register
CIFISP_OUT_H_OFFS	.equ	0xfa002594	; ISP Output Window Horizontal Offset Register
CIFISP_OUT_H_OFFS_SHD	.equ	0xfa0025ac	; ISP Output Window Horizontal Offset Shadow Register
CIFISP_OUT_H_SIZE	.equ	0xfa00259c	; ISP Output Horizontal Picture Size Register
CIFISP_OUT_H_SIZE_SHD	.equ	0xfa0025b4	; ISP Output Horizontal Picture Size Shadow Register
CIFISP_OUT_V_OFFS	.equ	0xfa002598	; ISP Output Window Vertical Offset Register
CIFISP_OUT_V_OFFS_SHD	.equ	0xfa0025b0	; ISP Output Window Vertical Offset Shadow Register
CIFISP_OUT_V_SIZE	.equ	0xfa0025a0	; ISP Output Vertical Picture Size Register
CIFISP_OUT_V_SIZE_SHD	.equ	0xfa0025b8	; ISP Output Vertical Picture Size Shadow Register
CIFISP_RIS     	.equ	0xfa0025c0	; ISP Raw Interrupt Status Register
CIFJPE_AC_TABLE_SELECT	.equ	0xfa003838	; JPE Huffman Table Selector For AC Values Register
CIFJPE_CBCR_SCALE_EN	.equ	0xfa003810	; JPE Cb/Cr Value Scaling Control Register
CIFJPE_DC_TABLE_SELECT	.equ	0xfa003834	; JPE Huffman Table Selector For DC Values Register
CIFJPE_DEBUG   	.equ	0xfa003864	; JPE Debug Information Register
CIFJPE_ENCODE  	.equ	0xfa003804	; JPE Start Command To Start JFIF Stream Encoding Register
CIFJPE_ENCODER_BUSY	.equ	0xfa003858	; JPE Encoder Status Flag Register
CIFJPE_ENCODE_MODE	.equ	0xfa003860	; JPE Encode Mode Register
CIFJPE_ENC_HSIZE	.equ	0xfa003818	; JPEG Codec Horizontal Image Size For Encoding Register
CIFJPE_ENC_VSIZE	.equ	0xfa00381c	; JPEG Codec Vertical Image Size For Encoding Register
CIFJPE_ERROR_ICR	.equ	0xfa003874	; JPE Error Interrupt Clear Register
CIFJPE_ERROR_IMR	.equ	0xfa003868	; JPE Error Interrupt Mask Register
CIFJPE_ERROR_ISR	.equ	0xfa003878	; JPE Error Interrupt Set Register
CIFJPE_ERROR_MIS	.equ	0xfa003870	; JPE Error Masked Interrupt Status Register
CIFJPE_ERROR_RIS	.equ	0xfa00386c	; JPE Error Raw Interrupt Status Register
CIFJPE_GEN_HEADER	.equ	0xfa003800	; JPE Command To Start Stream Header Generation Register
CIFJPE_HEADER_MODE	.equ	0xfa00385c	; JPE Header Mode Definition Register
CIFJPE_INIT    	.equ	0xfa003808	; JPE Automatic Configuration Update Register
CIFJPE_PIC_FORMAT	.equ	0xfa003820	; JPEG Picture Encoding Format Register
CIFJPE_RESTART_INTERVAL	.equ	0xfa003824	; JPE Restart Marker Insertion Register
CIFJPE_STATUS_ICR	.equ	0xfa003888	; JPEG Status Interrupt Clear Register
CIFJPE_STATUS_IMR	.equ	0xfa00387c	; JPEG Status Interrupt Mask Register
CIFJPE_STATUS_ISR	.equ	0xfa00388c	; JPEG Status Interrupt Set Register
CIFJPE_STATUS_MIS	.equ	0xfa003884	; JPEG Status Masked Interrupt Status Register
CIFJPE_STATUS_RIS	.equ	0xfa003880	; JPEG Status Raw Interrupt Status Register
CIFJPE_TABLE_DATA	.equ	0xfa00383c	; JPE Table Programming Register
CIFJPE_TABLE_FLUSH	.equ	0xfa003814	; JPE Header Generation Debug Register
CIFJPE_TABLE_ID	.equ	0xfa003840	; JPE Table Programming Select Register
CIFJPE_TAC0_LEN	.equ	0xfa003844	; JPE Huffman AC Table 0 Length Register
CIFJPE_TAC1_LEN	.equ	0xfa00384c	; JPE Huffman AC Table 1 Length Register
CIFJPE_TDC0_LEN	.equ	0xfa003848	; JPE Huffman DC Table 0 Length Register
CIFJPE_TDC1_LEN	.equ	0xfa003850	; JPE Huffman DC Table 1 Length Register
CIFJPE_TQ_U_SELECT	.equ	0xfa00382c	; Q- table Selector 1, Quant. Table For U Component
CIFJPE_TQ_V_SELECT	.equ	0xfa003830	; Q- table Selector 2 Quant Table For V Component
CIFJPE_TQ_Y_SELECT	.equ	0xfa003828	; Q- table Selector 0, Quant. Table For Y Component
CIFJPE_Y_SCALE_EN	.equ	0xfa00380c	; JPE Y Value Scaling Control Register
CIFLDS_CTRL    	.equ	0xfa004500	; Linear Downscaler Control Register
CIFLDS_FAC     	.equ	0xfa004504	; Linear Downscaler Factor Register
CIFMIEP_1_BASE_AD_INIT	.equ	0xfa005508	; Memory Interface Base Address for Extra Path 1 Data Buffer Register
CIFMIEP_1_BASE_AD_SHD	.equ	0xfa005520	; Memory Interface Base Address Shadow Register for Extra Path 1 Buffer Register
CIFMIEP_1_CTRL 	.equ	0xfa005500	; Memory Interface Extra Path 1 Control Register
CIFMIEP_1_CTRL_SHD	.equ	0xfa00551c	; Memory Interface Extra Path 1 Control Internal Shadow Register
CIFMIEP_1_INIT 	.equ	0xfa005504	; Memory Interface Extra Path 1 Control Register For Address Init And Skip Function Register
CIFMIEP_1_IRQ_OFFS_INIT	.equ	0xfa005518	; Memory Interface Fill Level Interrupt Offset Value For Extra Path Data Register
CIFMIEP_1_IRQ_OFFS_SHD	.equ	0xfa00552c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 1 Register
CIFMIEP_1_OFFS_CNT_INIT	.equ	0xfa005510	; Memory Interface Offset Counter Init Value For Extra Path 1 Buffer Register
CIFMIEP_1_OFFS_CNT_SHD	.equ	0xfa005528	; Memory Interface Current Offset Counter of Extra Path 1 Buffer Register
CIFMIEP_1_OFFS_CNT_START	.equ	0xfa005514	; Memory Interface Offset Counter Start Value for Extra Path 1 Register
CIFMIEP_1_SIZE_INIT	.equ	0xfa00550c	; Memory Interface Size of Extra Path 1 Data Buffer Register
CIFMIEP_1_SIZE_SHD	.equ	0xfa005524	; Memory Interface Size Shadow Register of Extra Path 1 Buffer Register
CIFMIEP_2_BASE_AD_INIT	.equ	0xfa005608	; Memory Interface Base Address for Extra Path 2 Data Buffer Register
CIFMIEP_2_BASE_AD_SHD	.equ	0xfa005620	; Memory Interface Base Address Shadow Register for Extra Path 2 Buffer Register
CIFMIEP_2_CTRL 	.equ	0xfa005600	; Memory Interface Extra Path 2 Control Register
CIFMIEP_2_CTRL_SHD	.equ	0xfa00561c	; Memory Interface Extra Path 2 Control Internal Shadow Register
CIFMIEP_2_INIT 	.equ	0xfa005604	; Memory Interface Extra Path 2 Control Register For Address Init And Skip Function Register
CIFMIEP_2_IRQ_OFFS_INIT	.equ	0xfa005618	; Memory Interface Fill Level Interrupt Offset Value For Extra Path Data Register
CIFMIEP_2_IRQ_OFFS_SHD	.equ	0xfa00562c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 2 Register
CIFMIEP_2_OFFS_CNT_INIT	.equ	0xfa005610	; Memory Interface Offset Counter Init Value For Extra Path 2 Buffer Register
CIFMIEP_2_OFFS_CNT_SHD	.equ	0xfa005628	; Memory Interface Current Offset Counter of Extra Path 2 Buffer Register
CIFMIEP_2_OFFS_CNT_START	.equ	0xfa005614	; Memory Interface Offset Counter Start Value for Extra Path 2 Register
CIFMIEP_2_SIZE_INIT	.equ	0xfa00560c	; Memory Interface Size of Extra Path 2 Data Buffer Register
CIFMIEP_2_SIZE_SHD	.equ	0xfa005624	; Memory Interface Size Shadow Register of Extra Path 2 Buffer Register
CIFMIEP_3_BASE_AD_INIT	.equ	0xfa005708	; Memory Interface Base Address for Extra Path 3 Data Buffer Register
CIFMIEP_3_BASE_AD_SHD	.equ	0xfa005720	; Memory Interface Base Address Shadow Register for Extra Path 3 Buffer Register
CIFMIEP_3_CTRL 	.equ	0xfa005700	; Memory Interface Extra Path 3 Control Register
CIFMIEP_3_CTRL_SHD	.equ	0xfa00571c	; Memory Interface Extra Path 3 Control Internal Shadow Register
CIFMIEP_3_INIT 	.equ	0xfa005704	; Memory Interface Extra Path 3 Control Register For Address Init And Skip Function Register
CIFMIEP_3_IRQ_OFFS_INIT	.equ	0xfa005718	; Memory Interface Fill Level Interrupt Offset Value For Extra Path Data Register
CIFMIEP_3_IRQ_OFFS_SHD	.equ	0xfa00572c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 3 Register
CIFMIEP_3_OFFS_CNT_INIT	.equ	0xfa005710	; Memory Interface Offset Counter Init Value For Extra Path 3 Buffer Register
CIFMIEP_3_OFFS_CNT_SHD	.equ	0xfa005728	; Memory Interface Current Offset Counter of Extra Path 3 Buffer Register
CIFMIEP_3_OFFS_CNT_START	.equ	0xfa005714	; Memory Interface Offset Counter Start Value for Extra Path 3 Register
CIFMIEP_3_SIZE_INIT	.equ	0xfa00570c	; Memory Interface Size of Extra Path 3 Data Buffer Register
CIFMIEP_3_SIZE_SHD	.equ	0xfa005724	; Memory Interface Size Shadow Register of Extra Path 3 Buffer Register
CIFMIEP_4_BASE_AD_INIT	.equ	0xfa005808	; Memory Interface Base Address for Extra Path 4 Data Buffer Register
CIFMIEP_4_BASE_AD_SHD	.equ	0xfa005820	; Memory Interface Base Address Shadow Register for Extra Path 4 Buffer Register
CIFMIEP_4_CTRL 	.equ	0xfa005800	; Memory Interface Extra Path 4 Control Register
CIFMIEP_4_CTRL_SHD	.equ	0xfa00581c	; Memory Interface Extra Path 4 Control Internal Shadow Register
CIFMIEP_4_INIT 	.equ	0xfa005804	; Memory Interface Extra Path 4 Control Register For Address Init And Skip Function Register
CIFMIEP_4_IRQ_OFFS_INIT	.equ	0xfa005818	; Memory Interface Fill Level Interrupt Offset Value For Extra Path Data Register
CIFMIEP_4_IRQ_OFFS_SHD	.equ	0xfa00582c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 4 Register
CIFMIEP_4_OFFS_CNT_INIT	.equ	0xfa005810	; Memory Interface Offset Counter Init Value For Extra Path 4 Buffer Register
CIFMIEP_4_OFFS_CNT_SHD	.equ	0xfa005828	; Memory Interface Current Offset Counter of Extra Path 4 Buffer Register
CIFMIEP_4_OFFS_CNT_START	.equ	0xfa005814	; Memory Interface Offset Counter Start Value for Extra Path 4 Register
CIFMIEP_4_SIZE_INIT	.equ	0xfa00580c	; Memory Interface Size of Extra Path 4 Data Buffer Register
CIFMIEP_4_SIZE_SHD	.equ	0xfa005824	; Memory Interface Size Shadow Register of Extra Path 4 Buffer Register
CIFMIEP_5_BASE_AD_INIT	.equ	0xfa005908	; Memory Interface Base Address for Extra Path 5 Data Buffer Register
CIFMIEP_5_BASE_AD_SHD	.equ	0xfa005920	; Memory Interface Base Address Shadow Register for Extra Path 5 Buffer Register
CIFMIEP_5_CTRL 	.equ	0xfa005900	; Memory Interface Extra Path 5 Control Register
CIFMIEP_5_CTRL_SHD	.equ	0xfa00591c	; Memory Interface Extra Path 5 Control Internal Shadow Register
CIFMIEP_5_INIT 	.equ	0xfa005904	; Memory Interface Extra Path 5 Control Register For Address Init And Skip Function Register
CIFMIEP_5_IRQ_OFFS_INIT	.equ	0xfa005918	; Memory Interface Fill Level Interrupt Offset Value For Extra Path Data Register
CIFMIEP_5_IRQ_OFFS_SHD	.equ	0xfa00592c	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Extra Path 5 Register
CIFMIEP_5_OFFS_CNT_INIT	.equ	0xfa005910	; Memory Interface Offset Counter Init Value For Extra Path 5 Buffer Register
CIFMIEP_5_OFFS_CNT_SHD	.equ	0xfa005928	; Memory Interface Current Offset Counter of Extra Path 5 Buffer Register
CIFMIEP_5_OFFS_CNT_START	.equ	0xfa005914	; Memory Interface Offset Counter Start Value for Extra Path 5 Register
CIFMIEP_5_SIZE_INIT	.equ	0xfa00590c	; Memory Interface Size of Extra Path 5 Data Buffer Register
CIFMIEP_5_SIZE_SHD	.equ	0xfa005924	; Memory Interface Size Shadow Register of Extra Path 5 Buffer Register
CIFMIEP_ICR    	.equ	0xfa005414	; MI Extra Path Interrupt Clear Register
CIFMIEP_IMSC   	.equ	0xfa005408	; MI Extra Path Interrupt Mask ?1?: interrupt active, ?0?: interrupt masked
CIFMIEP_ISR    	.equ	0xfa005418	; MI Extra Path Interrupt Set Register
CIFMIEP_MIS    	.equ	0xfa005410	; MI Extra Path Masked Interrupt Status Register
CIFMIEP_RIS    	.equ	0xfa00540c	; MI Extra Path Raw Interrupt Status Register
CIFMIEP_STA_ERR	.equ	0xfa005400	; Extra Path Error Register
CIFMIEP_STA_ERR_CLR	.equ	0xfa005404	; Extra Path Status Error Clear Register
CIFMI_BYTE_CNT 	.equ	0xfa003470	; Memory Interface Counter Value of JPEG or RAW Data Bytes Register
CIFMI_CTRL     	.equ	0xfa003400	; Memory Interface Global Control Register
CIFMI_CTRL_SHD 	.equ	0xfa003474	; Memory Interface Global Control Internal Shadow Register
CIFMI_ICR      	.equ	0xfa003504	; MI Interrupt Clear Register
CIFMI_IMSC     	.equ	0xfa0034f8	; MI Interrupt Mask ?1? interrupt active ?0? interrupt masked
CIFMI_INIT     	.equ	0xfa003404	; Memory Interface Control Register For Address Init And Skip Function Register
CIFMI_ISR      	.equ	0xfa003508	; MI Interrupt Set Register
CIFMI_MIS      	.equ	0xfa003500	; MI Masked Interrupt Status Registe
CIFMI_MP_CB_BASE_AD_INIT	.equ	0xfa00341c	; Memory Interface Base Address For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_BASE_AD_SHD	.equ	0xfa003488	; Memory Interface Base Address Shadow Register For Main Picture Cb Component Ring Register
CIFMI_MP_CB_OFFS_CNT_INIT	.equ	0xfa003424	; Memory Interface Offset Counter Init Value For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_OFFS_CNT_SHD	.equ	0xfa003490	; Memory Interface Current Offset Counter Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_OFFS_CNT_START	.equ	0xfa003428	; Memory Interface Offset Counter Start Value For Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_SIZE_INIT	.equ	0xfa003420	; Memory Interface Size Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CB_SIZE_SHD	.equ	0xfa00348c	; Memory Interface Size Shadow Register Of Main Picture Cb Component Ring Buffer Register
CIFMI_MP_CR_BASE_AD_INIT	.equ	0xfa00342c	; Memory Interface Base Address For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_BASE_AD_SHD	.equ	0xfa003494	; Memory Interface Base Address Shadow Register For Main Picture Cr Component Ring Register
CIFMI_MP_CR_OFFS_CNT_INIT	.equ	0xfa003434	; Memory Interface Offset Counter Init value For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_OFFS_CNT_SHD	.equ	0xfa00349c	; Memory Interface Current Offset Counter Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_OFFS_CNT_START	.equ	0xfa003438	; Memory Interface Offset Counter Start Value For Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_SIZE_INIT	.equ	0xfa003430	; Memory Interface Size Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_CR_SIZE_SHD	.equ	0xfa003498	; Memory Interface Size Shadow Register Of Main Picture Cr Component Ring Buffer Register
CIFMI_MP_Y_BASE_AD_INIT	.equ	0xfa003408	; Memory Interface Base Address For Main Picture Y Component, JPEG or RAW Data Register
CIFMI_MP_Y_BASE_AD_SHD	.equ	0xfa003478	; Memory Interface Base Address Shadow Register For Main Picture Y Component, JPEG Register
CIFMI_MP_Y_IRQ_OFFS_INIT	.equ	0xfa003418	; Memory Interface Fill Level Interrupt Offset Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_IRQ_OFFS_SHD	.equ	0xfa003484	; Memory Interface Shadow Register of Fill Level Interrupt Offset Value For Main Picture Y Register
CIFMI_MP_Y_OFFS_CNT_INIT	.equ	0xfa003410	; Memory Interface Offset Counter Init Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_OFFS_CNT_SHD	.equ	0xfa003480	; Memory Interface Current Offset Counter of Main Picture Y Component JPEG or RAW Register
CIFMI_MP_Y_OFFS_CNT_START	.equ	0xfa003414	; Memory Interface Offset Counter Start Value For Main Picture Y, JPEG or RAW Data Register
CIFMI_MP_Y_SIZE_INIT	.equ	0xfa00340c	; Memory Interface Size of main picture Y component, JPEG or RAW data Register
CIFMI_MP_Y_SIZE_SHD	.equ	0xfa00347c	; Memory Interface Size Shadow Register of Main Picture Y Component,JPEG or RAW Data Register
CIFMI_RIS      	.equ	0xfa0034fc	; MI Raw Interrupt Status Register
CIFMI_STATUS   	.equ	0xfa00350c	; MI Status Register
CIFMI_STATUS_CLR	.equ	0xfa003510	; MI Status Clear Register
CIFWD_CTRL     	.equ	0xfa004400	; Watchdog Control Register
CIFWD_H_TIMEOUT	.equ	0xfa004408	; Watchdog Horizontal Timeout Register
CIFWD_ICR      	.equ	0xfa004418	; Watchdog Interrupt Clear Register
CIFWD_IMSC     	.equ	0xfa00440c	; Watchdog Interrupt Mask Register
CIFWD_ISR      	.equ	0xfa00441c	; Watchdog Interrupt Set Register
CIFWD_MIS      	.equ	0xfa004414	; Watchdog Masked Interrupt Status Register
CIFWD_RIS      	.equ	0xfa004410	; Watchdog Raw Interrupt Status Register
CIFWD_V_TIMEOUT	.equ	0xfa004404	; Watchdog Vertical Timeout Register
CIF_CCL        	.equ	0xfa002000	; Clock Control Register
CIF_DPCL       	.equ	0xfa002018	; CIF Data Path Control Register
CIF_ICCL       	.equ	0xfa002010	; CIF Internal Clock Control Register
CIF_ID         	.equ	0xfa002008	; CIF Revision Identification Register
CIF_IRCL       	.equ	0xfa002014	; CIF Internal Reset Control Register
EMEM0_ACCEN0   	.equ	0xfb000010	; EMEM Access Enable Register 0
EMEM0_ACCEN1   	.equ	0xfb000014	; EMEM Access Enable Register 1
EMEM0_CLC      	.equ	0xfb000000	; EMEM Clock Control Register
EMEM0_MEMCON   	.equ	0xfb000020	; EMEM Memory Control Register
EMEM0_MODID    	.equ	0xfb000008	; EMEM Module ID Register
EMEM0_RGNACCENRA0	.equ	0xfb0000d8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA1	.equ	0xfb0000f8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA2	.equ	0xfb000118	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA3	.equ	0xfb000138	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA4	.equ	0xfb000158	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA5	.equ	0xfb000178	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA6	.equ	0xfb000198	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENRA7	.equ	0xfb0001b8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA0	.equ	0xfb000058	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA1	.equ	0xfb000068	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA2	.equ	0xfb000078	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA3	.equ	0xfb000088	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA4	.equ	0xfb000098	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA5	.equ	0xfb0000a8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA6	.equ	0xfb0000b8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWA7	.equ	0xfb0000c8	; EMEM Region Access Enable Register 0
EMEM0_RGNACCENWB0	.equ	0xfb00005c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB1	.equ	0xfb00006c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB2	.equ	0xfb00007c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB3	.equ	0xfb00008c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB4	.equ	0xfb00009c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB5	.equ	0xfb0000ac	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB6	.equ	0xfb0000bc	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWB7	.equ	0xfb0000cc	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB0	.equ	0xfb0000dc	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB1	.equ	0xfb0000fc	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB2	.equ	0xfb00011c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB3	.equ	0xfb00013c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB4	.equ	0xfb00015c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB5	.equ	0xfb00017c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB6	.equ	0xfb00019c	; EMEM Region Access Enable Register 1
EMEM0_RGNACCENWRB7	.equ	0xfb0001bc	; EMEM Region Access Enable Register 1
EMEM0_RGNLA0   	.equ	0xfb000040	; EMEM Region Lower Address Register
EMEM0_RGNLA1   	.equ	0xfb000060	; EMEM Region Lower Address Register
EMEM0_RGNLA2   	.equ	0xfb000080	; EMEM Region Lower Address Register
EMEM0_RGNLA3   	.equ	0xfb0000a0	; EMEM Region Lower Address Register
EMEM0_RGNLA4   	.equ	0xfb0000c0	; EMEM Region Lower Address Register
EMEM0_RGNLA5   	.equ	0xfb0000e0	; EMEM Region Lower Address Register
EMEM0_RGNLA6   	.equ	0xfb000100	; EMEM Region Lower Address Register
EMEM0_RGNLA7   	.equ	0xfb000120	; EMEM Region Lower Address Register
EMEM0_RGNUA0   	.equ	0xfb000044	; EMEM Region Upper Address Register
EMEM0_RGNUA1   	.equ	0xfb000064	; EMEM Region Upper Address Register
EMEM0_RGNUA2   	.equ	0xfb000084	; EMEM Region Upper Address Register
EMEM0_RGNUA3   	.equ	0xfb0000a4	; EMEM Region Upper Address Register
EMEM0_RGNUA4   	.equ	0xfb0000c4	; EMEM Region Upper Address Register
EMEM0_RGNUA5   	.equ	0xfb0000e4	; EMEM Region Upper Address Register
EMEM0_RGNUA6   	.equ	0xfb000104	; EMEM Region Upper Address Register
EMEM0_RGNUA7   	.equ	0xfb000124	; EMEM Region Upper Address Register
EMEM0_SCTRL    	.equ	0xfb000024	; EMEM Safety Control Register
EMEM1_ACCEN0   	.equ	0xfb010010	; EMEM Access Enable Register 0
EMEM1_ACCEN1   	.equ	0xfb010014	; EMEM Access Enable Register 1
EMEM1_CLC      	.equ	0xfb010000	; EMEM Clock Control Register
EMEM1_MEMCON   	.equ	0xfb010020	; EMEM Memory Control Register
EMEM1_MODID    	.equ	0xfb010008	; EMEM Module ID Register
EMEM1_RGNACCENRA0	.equ	0xfb0100d8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA1	.equ	0xfb0100f8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA2	.equ	0xfb010118	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA3	.equ	0xfb010138	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA4	.equ	0xfb010158	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA5	.equ	0xfb010178	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA6	.equ	0xfb010198	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENRA7	.equ	0xfb0101b8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA0	.equ	0xfb010058	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA1	.equ	0xfb010068	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA2	.equ	0xfb010078	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA3	.equ	0xfb010088	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA4	.equ	0xfb010098	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA5	.equ	0xfb0100a8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA6	.equ	0xfb0100b8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWA7	.equ	0xfb0100c8	; EMEM Region Access Enable Register 0
EMEM1_RGNACCENWB0	.equ	0xfb01005c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB1	.equ	0xfb01006c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB2	.equ	0xfb01007c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB3	.equ	0xfb01008c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB4	.equ	0xfb01009c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB5	.equ	0xfb0100ac	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB6	.equ	0xfb0100bc	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWB7	.equ	0xfb0100cc	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB0	.equ	0xfb0100dc	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB1	.equ	0xfb0100fc	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB2	.equ	0xfb01011c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB3	.equ	0xfb01013c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB4	.equ	0xfb01015c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB5	.equ	0xfb01017c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB6	.equ	0xfb01019c	; EMEM Region Access Enable Register 1
EMEM1_RGNACCENWRB7	.equ	0xfb0101bc	; EMEM Region Access Enable Register 1
EMEM1_RGNLA0   	.equ	0xfb010040	; EMEM Region Lower Address Register
EMEM1_RGNLA1   	.equ	0xfb010060	; EMEM Region Lower Address Register
EMEM1_RGNLA2   	.equ	0xfb010080	; EMEM Region Lower Address Register
EMEM1_RGNLA3   	.equ	0xfb0100a0	; EMEM Region Lower Address Register
EMEM1_RGNLA4   	.equ	0xfb0100c0	; EMEM Region Lower Address Register
EMEM1_RGNLA5   	.equ	0xfb0100e0	; EMEM Region Lower Address Register
EMEM1_RGNLA6   	.equ	0xfb010100	; EMEM Region Lower Address Register
EMEM1_RGNLA7   	.equ	0xfb010120	; EMEM Region Lower Address Register
EMEM1_RGNUA0   	.equ	0xfb010044	; EMEM Region Upper Address Register
EMEM1_RGNUA1   	.equ	0xfb010064	; EMEM Region Upper Address Register
EMEM1_RGNUA2   	.equ	0xfb010084	; EMEM Region Upper Address Register
EMEM1_RGNUA3   	.equ	0xfb0100a4	; EMEM Region Upper Address Register
EMEM1_RGNUA4   	.equ	0xfb0100c4	; EMEM Region Upper Address Register
EMEM1_RGNUA5   	.equ	0xfb0100e4	; EMEM Region Upper Address Register
EMEM1_RGNUA6   	.equ	0xfb010104	; EMEM Region Upper Address Register
EMEM1_RGNUA7   	.equ	0xfb010124	; EMEM Region Upper Address Register
EMEM1_SCTRL    	.equ	0xfb010024	; EMEM Safety Control Register
EMEM2_ACCEN0   	.equ	0xfb020010	; EMEM Access Enable Register 0
EMEM2_ACCEN1   	.equ	0xfb020014	; EMEM Access Enable Register 1
EMEM2_CLC      	.equ	0xfb020000	; EMEM Clock Control Register
EMEM2_MEMCON   	.equ	0xfb020020	; EMEM Memory Control Register
EMEM2_MODID    	.equ	0xfb020008	; EMEM Module ID Register
EMEM2_RGNACCENRA0	.equ	0xfb0200d8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA1	.equ	0xfb0200f8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA2	.equ	0xfb020118	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA3	.equ	0xfb020138	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA4	.equ	0xfb020158	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA5	.equ	0xfb020178	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA6	.equ	0xfb020198	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENRA7	.equ	0xfb0201b8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA0	.equ	0xfb020058	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA1	.equ	0xfb020068	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA2	.equ	0xfb020078	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA3	.equ	0xfb020088	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA4	.equ	0xfb020098	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA5	.equ	0xfb0200a8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA6	.equ	0xfb0200b8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWA7	.equ	0xfb0200c8	; EMEM Region Access Enable Register 0
EMEM2_RGNACCENWB0	.equ	0xfb02005c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB1	.equ	0xfb02006c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB2	.equ	0xfb02007c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB3	.equ	0xfb02008c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB4	.equ	0xfb02009c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB5	.equ	0xfb0200ac	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB6	.equ	0xfb0200bc	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWB7	.equ	0xfb0200cc	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB0	.equ	0xfb0200dc	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB1	.equ	0xfb0200fc	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB2	.equ	0xfb02011c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB3	.equ	0xfb02013c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB4	.equ	0xfb02015c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB5	.equ	0xfb02017c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB6	.equ	0xfb02019c	; EMEM Region Access Enable Register 1
EMEM2_RGNACCENWRB7	.equ	0xfb0201bc	; EMEM Region Access Enable Register 1
EMEM2_RGNLA0   	.equ	0xfb020040	; EMEM Region Lower Address Register
EMEM2_RGNLA1   	.equ	0xfb020060	; EMEM Region Lower Address Register
EMEM2_RGNLA2   	.equ	0xfb020080	; EMEM Region Lower Address Register
EMEM2_RGNLA3   	.equ	0xfb0200a0	; EMEM Region Lower Address Register
EMEM2_RGNLA4   	.equ	0xfb0200c0	; EMEM Region Lower Address Register
EMEM2_RGNLA5   	.equ	0xfb0200e0	; EMEM Region Lower Address Register
EMEM2_RGNLA6   	.equ	0xfb020100	; EMEM Region Lower Address Register
EMEM2_RGNLA7   	.equ	0xfb020120	; EMEM Region Lower Address Register
EMEM2_RGNUA0   	.equ	0xfb020044	; EMEM Region Upper Address Register
EMEM2_RGNUA1   	.equ	0xfb020064	; EMEM Region Upper Address Register
EMEM2_RGNUA2   	.equ	0xfb020084	; EMEM Region Upper Address Register
EMEM2_RGNUA3   	.equ	0xfb0200a4	; EMEM Region Upper Address Register
EMEM2_RGNUA4   	.equ	0xfb0200c4	; EMEM Region Upper Address Register
EMEM2_RGNUA5   	.equ	0xfb0200e4	; EMEM Region Upper Address Register
EMEM2_RGNUA6   	.equ	0xfb020104	; EMEM Region Upper Address Register
EMEM2_RGNUA7   	.equ	0xfb020124	; EMEM Region Upper Address Register
EMEM2_SCTRL    	.equ	0xfb020024	; EMEM Safety Control Register
EMEM3_ACCEN0   	.equ	0xfb030010	; EMEM Access Enable Register 0
EMEM3_ACCEN1   	.equ	0xfb030014	; EMEM Access Enable Register 1
EMEM3_CLC      	.equ	0xfb030000	; EMEM Clock Control Register
EMEM3_MEMCON   	.equ	0xfb030020	; EMEM Memory Control Register
EMEM3_MODID    	.equ	0xfb030008	; EMEM Module ID Register
EMEM3_RGNACCENRA0	.equ	0xfb0300d8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA1	.equ	0xfb0300f8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA2	.equ	0xfb030118	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA3	.equ	0xfb030138	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA4	.equ	0xfb030158	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA5	.equ	0xfb030178	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA6	.equ	0xfb030198	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENRA7	.equ	0xfb0301b8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA0	.equ	0xfb030058	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA1	.equ	0xfb030068	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA2	.equ	0xfb030078	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA3	.equ	0xfb030088	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA4	.equ	0xfb030098	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA5	.equ	0xfb0300a8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA6	.equ	0xfb0300b8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWA7	.equ	0xfb0300c8	; EMEM Region Access Enable Register 0
EMEM3_RGNACCENWB0	.equ	0xfb03005c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB1	.equ	0xfb03006c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB2	.equ	0xfb03007c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB3	.equ	0xfb03008c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB4	.equ	0xfb03009c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB5	.equ	0xfb0300ac	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB6	.equ	0xfb0300bc	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWB7	.equ	0xfb0300cc	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB0	.equ	0xfb0300dc	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB1	.equ	0xfb0300fc	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB2	.equ	0xfb03011c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB3	.equ	0xfb03013c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB4	.equ	0xfb03015c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB5	.equ	0xfb03017c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB6	.equ	0xfb03019c	; EMEM Region Access Enable Register 1
EMEM3_RGNACCENWRB7	.equ	0xfb0301bc	; EMEM Region Access Enable Register 1
EMEM3_RGNLA0   	.equ	0xfb030040	; EMEM Region Lower Address Register
EMEM3_RGNLA1   	.equ	0xfb030060	; EMEM Region Lower Address Register
EMEM3_RGNLA2   	.equ	0xfb030080	; EMEM Region Lower Address Register
EMEM3_RGNLA3   	.equ	0xfb0300a0	; EMEM Region Lower Address Register
EMEM3_RGNLA4   	.equ	0xfb0300c0	; EMEM Region Lower Address Register
EMEM3_RGNLA5   	.equ	0xfb0300e0	; EMEM Region Lower Address Register
EMEM3_RGNLA6   	.equ	0xfb030100	; EMEM Region Lower Address Register
EMEM3_RGNLA7   	.equ	0xfb030120	; EMEM Region Lower Address Register
EMEM3_RGNUA0   	.equ	0xfb030044	; EMEM Region Upper Address Register
EMEM3_RGNUA1   	.equ	0xfb030064	; EMEM Region Upper Address Register
EMEM3_RGNUA2   	.equ	0xfb030084	; EMEM Region Upper Address Register
EMEM3_RGNUA3   	.equ	0xfb0300a4	; EMEM Region Upper Address Register
EMEM3_RGNUA4   	.equ	0xfb0300c4	; EMEM Region Upper Address Register
EMEM3_RGNUA5   	.equ	0xfb0300e4	; EMEM Region Upper Address Register
EMEM3_RGNUA6   	.equ	0xfb030104	; EMEM Region Upper Address Register
EMEM3_RGNUA7   	.equ	0xfb030124	; EMEM Region Upper Address Register
EMEM3_SCTRL    	.equ	0xfb030024	; EMEM Safety Control Register
EMEM_CLC       	.equ	0xfa006000	; Clock Control Register
EMEM_ID        	.equ	0xfa006008	; Module Identification Register
EMEM_SBRCTR    	.equ	0xfa006034	; Standby RAM Control Register
EMEM_TILECC    	.equ	0xfa006024	; Tile Control Common Memory Register
EMEM_TILECONFIG	.equ	0xfa006020	; Tile Configuration Register
EMEM_TILECT    	.equ	0xfa006028	; Tile Control Trace Memory Register
EMEM_TILESTATE 	.equ	0xfa00602c	; Tile Status Register
FCE_ACCEN0     	.equ	0xf00000fc	; Access Enable Register 0
FCE_ACCEN1     	.equ	0xf00000f8	; Access Enable Register 1
FCE_CFG0       	.equ	0xf0000028	; CRC Configuration Register 0
FCE_CFG1       	.equ	0xf0000048	; CRC Configuration Register 1
FCE_CFG2       	.equ	0xf0000068	; CRC Configuration Register 2
FCE_CFG3       	.equ	0xf0000088	; CRC Configuration Register 3
FCE_CHECK0     	.equ	0xf0000034	; CRC Check Register 0
FCE_CHECK1     	.equ	0xf0000054	; CRC Check Register 1
FCE_CHECK2     	.equ	0xf0000074	; CRC Check Register 2
FCE_CHECK3     	.equ	0xf0000094	; CRC Check Register 3
FCE_CLC        	.equ	0xf0000000	; Clock Control Register
FCE_CRC0       	.equ	0xf0000038	; CRC Register 0
FCE_CRC1       	.equ	0xf0000058	; CRC Register 1
FCE_CRC2       	.equ	0xf0000078	; CRC Register 2
FCE_CRC3       	.equ	0xf0000098	; CRC Register 3
FCE_CTR0       	.equ	0xf000003c	; CRC Test Register 0
FCE_CTR1       	.equ	0xf000005c	; CRC Test Register 1
FCE_CTR2       	.equ	0xf000007c	; CRC Test Register 2
FCE_CTR3       	.equ	0xf000009c	; CRC Test Register 3
FCE_ID         	.equ	0xf0000008	; Module Identification Register
FCE_IR0        	.equ	0xf0000020	; Input Register 0
FCE_IR1        	.equ	0xf0000040	; Input Register 1
FCE_IR2        	.equ	0xf0000060	; Input Register 2
FCE_IR3        	.equ	0xf0000080	; Input Register 3
FCE_KRST0      	.equ	0xf00000f4	; Kernel Reset Register 0
FCE_KRST1      	.equ	0xf00000f0	; Kernel Reset Register 1
FCE_KRSTCLR    	.equ	0xf00000ec	; Kernel Reset Status Clear Register
FCE_LENGTH0    	.equ	0xf0000030	; CRC Length Register 0
FCE_LENGTH1    	.equ	0xf0000050	; CRC Length Register 1
FCE_LENGTH2    	.equ	0xf0000070	; CRC Length Register 2
FCE_LENGTH3    	.equ	0xf0000090	; CRC Length Register 3
FCE_RES0       	.equ	0xf0000024	; CRC Result Register 0
FCE_RES1       	.equ	0xf0000044	; CRC Result Register 1
FCE_RES2       	.equ	0xf0000064	; CRC Result Register 2
FCE_RES3       	.equ	0xf0000084	; CRC Result Register 3
FCE_STS0       	.equ	0xf000002c	; CRC Status Register 0
FCE_STS1       	.equ	0xf000004c	; CRC Status Register 1
FCE_STS2       	.equ	0xf000006c	; CRC Status Register 2
FCE_STS3       	.equ	0xf000008c	; CRC Status Register 3
CBS_COMDATA    	.equ	0xf0000468	; Communication Mode Data Register
CBS_ICTSA      	.equ	0xf0000488	; Internally Controlled Trace Source Register
CBS_ICTTA      	.equ	0xf000048c	; Internally Controlled Trace Destination Register
CBS_INTMOD     	.equ	0xf0000484	; Internal Mode Status and Control Register
CBS_IOSR       	.equ	0xf000046c	; IOClientStatus and Control Register
CBS_JDPID      	.equ	0xf0000408	; Module Identification Register
CBS_JTAGID     	.equ	0xf0000464	; JTAGDevice Identification Register
CBS_OCNTRL     	.equ	0xf000047c	; OSCUControl Register
CBS_OEC        	.equ	0xf0000478	; OCDS Enable Control Register
CBS_OIFM       	.equ	0xf000040c	; OCDS Interface Mode Register
CBS_OSTATE     	.equ	0xf0000480	; OSCUStatus Register
CBS_TCCB       	.equ	0xf00004b0	; TG Capture for Cores - BRKOUT
CBS_TCCH       	.equ	0xf00004b4	; TG Capture for Cores - HALT
CBS_TCIP       	.equ	0xf000041c	; TG Capture for TG Input Pins
CBS_TCM        	.equ	0xf00004bc	; TG Capture for MCDS
CBS_TCTGB      	.equ	0xf00004b8	; TG Capture for OTGB0/1
CBS_TCTL       	.equ	0xf0000474	; TG Capture for TG Lines
CBS_TIPR       	.equ	0xf0000410	; TG Input Pins Routing
CBS_TL1ST      	.equ	0xf0000494	; TG Line 1 Suspend Targets
CBS_TLC        	.equ	0xf0000490	; TG Line Control
CBS_TLCC0      	.equ	0xf0000440	; TG Line Counter Control
CBS_TLCC1      	.equ	0xf0000444	; TG Line Counter Control
CBS_TLCHE      	.equ	0xf0000498	; TG Line Capture and Hold Enable
CBS_TLCHS      	.equ	0xf000049c	; TG Line Capture and Hold Clear
CBS_TLCV0      	.equ	0xf0000450	; TG Line Counter Value
CBS_TLCV1      	.equ	0xf0000454	; TG Line Counter Value
CBS_TLS        	.equ	0xf0000470	; TG Line State
CBS_TLT        	.equ	0xf00004a8	; TG Line Timer
CBS_TLTTH      	.equ	0xf00004ac	; TG Lines for Trigger to Host
CBS_TOPPS      	.equ	0xf0000418	; TG Output Pins Pulse Stretcher
CBS_TOPR       	.equ	0xf0000414	; TG Output Pins Routing
CBS_TRC0       	.equ	0xf0000420	; TG Routing for CPU0
CBS_TRC1       	.equ	0xf0000424	; TG Routing for CPU1
CBS_TRC2       	.equ	0xf0000428	; TG Routing for CPU2
CBS_TRC3       	.equ	0xf000042c	; TG Routing for CPU3
CBS_TRC4       	.equ	0xf0000430	; TG Routing for CPU4
CBS_TRC5       	.equ	0xf0000434	; TG Routing for CPU5
CBS_TREC0      	.equ	0xf00004c0	; TG Routing Events of CPU0
CBS_TREC1      	.equ	0xf00004c4	; TG Routing Events of CPU1
CBS_TREC2      	.equ	0xf00004c8	; TG Routing Events of CPU2
CBS_TREC3      	.equ	0xf00004cc	; TG Routing Events of CPU3
CBS_TREC4      	.equ	0xf00004d0	; TG Routing Events of CPU4
CBS_TREC5      	.equ	0xf00004d4	; TG Routing Events of CPU5
CBS_TRHSM      	.equ	0xf0000438	; TG Routing forHSMControl
CBS_TRIG0      	.equ	0xf0000500	; Trigger to Host Register 0
CBS_TRIG1      	.equ	0xf0000504	; Trigger to Host Register 1
CBS_TRIG2      	.equ	0xf0000508	; Trigger to Host Register 2
CBS_TRIG3      	.equ	0xf000050c	; Trigger to Host Register 3
CBS_TRIG4      	.equ	0xf0000510	; Trigger to Host Register 4
CBS_TRIG5      	.equ	0xf0000514	; Trigger to Host Register 5
CBS_TRIGC      	.equ	0xf00004a4	; Clear Trigger to Host Register
CBS_TRIGS      	.equ	0xf00004a0	; Set Trigger to Host Register
CBS_TRMC       	.equ	0xf000043c	; TG Routing for MCDS Control
CBS_TRMT       	.equ	0xf00004dc	; TG Routing for MCDS Triggers
CBS_TRSS       	.equ	0xf0000460	; TG Routing for Special Signals
CBS_TRTGB0H    	.equ	0xf00004e4	; TG Routing for OTGB0 Bits [15:8]
CBS_TRTGB0L    	.equ	0xf00004e0	; TG Routing for OTGB0 Bits [7:0]
CBS_TRTGB1H    	.equ	0xf00004ec	; TG Routing for OTGB1 Bits [15:8]
CBS_TRTGB1L    	.equ	0xf00004e8	; TG Routing for OTGB1 Bits [7:0]
IOM_ACCEN0     	.equ	0xf003502c	; IOM Access Enable Register 0
IOM_ACCEN1     	.equ	0xf0035028	; IOM Access Enable Register 1
IOM_CLC        	.equ	0xf0035000	; IOM Clock Control Register
IOM_ECMCCFG    	.equ	0xf0035030	; IOM Event Combiner Module Counter Configuration Register
IOM_ECMETH0    	.equ	0xf0035038	; IOM Event Combiner Module Event Trigger History Register 0
IOM_ECMETH1    	.equ	0xf003503c	; IOM Event Combiner Module Event Trigger History Register 1
IOM_ECMSELR    	.equ	0xf0035034	; IOM Event Combiner Module Global Event Selection Register
IOM_FPCCTR0    	.equ	0xf0035080	; IOM Filter and Prescaler Cell Control Register0
IOM_FPCCTR1    	.equ	0xf0035084	; IOM Filter and Prescaler Cell Control Register1
IOM_FPCCTR10   	.equ	0xf00350a8	; IOM Filter and Prescaler Cell Control Register10
IOM_FPCCTR11   	.equ	0xf00350ac	; IOM Filter and Prescaler Cell Control Register11
IOM_FPCCTR12   	.equ	0xf00350b0	; IOM Filter and Prescaler Cell Control Register12
IOM_FPCCTR13   	.equ	0xf00350b4	; IOM Filter and Prescaler Cell Control Register13
IOM_FPCCTR14   	.equ	0xf00350b8	; IOM Filter and Prescaler Cell Control Register14
IOM_FPCCTR15   	.equ	0xf00350bc	; IOM Filter and Prescaler Cell Control Register15
IOM_FPCCTR2    	.equ	0xf0035088	; IOM Filter and Prescaler Cell Control Register2
IOM_FPCCTR3    	.equ	0xf003508c	; IOM Filter and Prescaler Cell Control Register3
IOM_FPCCTR4    	.equ	0xf0035090	; IOM Filter and Prescaler Cell Control Register4
IOM_FPCCTR5    	.equ	0xf0035094	; IOM Filter and Prescaler Cell Control Register5
IOM_FPCCTR6    	.equ	0xf0035098	; IOM Filter and Prescaler Cell Control Register6
IOM_FPCCTR7    	.equ	0xf003509c	; IOM Filter and Prescaler Cell Control Register7
IOM_FPCCTR8    	.equ	0xf00350a0	; IOM Filter and Prescaler Cell Control Register8
IOM_FPCCTR9    	.equ	0xf00350a4	; IOM Filter and Prescaler Cell Control Register9
IOM_FPCESR     	.equ	0xf0035078	; IOM Filter and Prescaler Cells Rising 'and' Falling Edge Status Register
IOM_FPCTIM0    	.equ	0xf00350c0	; IOM Filter and Prescaler Cell 0Timer Registerk
IOM_FPCTIM1    	.equ	0xf00350c4	; IOM Filter and Prescaler Cell 1Timer Registerk
IOM_FPCTIM10   	.equ	0xf00350e8	; IOM Filter and Prescaler Cell 10Timer Registerk
IOM_FPCTIM11   	.equ	0xf00350ec	; IOM Filter and Prescaler Cell 11Timer Registerk
IOM_FPCTIM12   	.equ	0xf00350f0	; IOM Filter and Prescaler Cell 12Timer Registerk
IOM_FPCTIM13   	.equ	0xf00350f4	; IOM Filter and Prescaler Cell 13Timer Registerk
IOM_FPCTIM14   	.equ	0xf00350f8	; IOM Filter and Prescaler Cell 14Timer Registerk
IOM_FPCTIM15   	.equ	0xf00350fc	; IOM Filter and Prescaler Cell 15Timer Registerk
IOM_FPCTIM2    	.equ	0xf00350c8	; IOM Filter and Prescaler Cell 2Timer Registerk
IOM_FPCTIM3    	.equ	0xf00350cc	; IOM Filter and Prescaler Cell 3Timer Registerk
IOM_FPCTIM4    	.equ	0xf00350d0	; IOM Filter and Prescaler Cell 4Timer Registerk
IOM_FPCTIM5    	.equ	0xf00350d4	; IOM Filter and Prescaler Cell 5Timer Registerk
IOM_FPCTIM6    	.equ	0xf00350d8	; IOM Filter and Prescaler Cell 6Timer Registerk
IOM_FPCTIM7    	.equ	0xf00350dc	; IOM Filter and Prescaler Cell 7Timer Registerk
IOM_FPCTIM8    	.equ	0xf00350e0	; IOM Filter and Prescaler Cell 8Timer Registerk
IOM_FPCTIM9    	.equ	0xf00350e4	; IOM Filter and Prescaler Cell 9Timer Registerk
IOM_GTMEXR     	.equ	0xf0035040	; IOM GTM Input EXOR Combiner Selection Register
IOM_ID         	.equ	0xf0035008	; IOM Identification Register
IOM_KRST0      	.equ	0xf0035024	; IOM Kernel Reset Register 0
IOM_KRST1      	.equ	0xf0035020	; IOM Kernel Reset Register 1
IOM_KRSTCLR    	.equ	0xf003501c	; IOM Kernel Reset Status Clear Register
IOM_LAMCFG0    	.equ	0xf0035180	; IOM Logic Analyzer Module Configuration Register0
IOM_LAMCFG1    	.equ	0xf0035184	; IOM Logic Analyzer Module Configuration Register1
IOM_LAMCFG10   	.equ	0xf00351a8	; IOM Logic Analyzer Module Configuration Register10
IOM_LAMCFG11   	.equ	0xf00351ac	; IOM Logic Analyzer Module Configuration Register11
IOM_LAMCFG12   	.equ	0xf00351b0	; IOM Logic Analyzer Module Configuration Register12
IOM_LAMCFG13   	.equ	0xf00351b4	; IOM Logic Analyzer Module Configuration Register13
IOM_LAMCFG14   	.equ	0xf00351b8	; IOM Logic Analyzer Module Configuration Register14
IOM_LAMCFG15   	.equ	0xf00351bc	; IOM Logic Analyzer Module Configuration Register15
IOM_LAMCFG2    	.equ	0xf0035188	; IOM Logic Analyzer Module Configuration Register2
IOM_LAMCFG3    	.equ	0xf003518c	; IOM Logic Analyzer Module Configuration Register3
IOM_LAMCFG4    	.equ	0xf0035190	; IOM Logic Analyzer Module Configuration Register4
IOM_LAMCFG5    	.equ	0xf0035194	; IOM Logic Analyzer Module Configuration Register5
IOM_LAMCFG6    	.equ	0xf0035198	; IOM Logic Analyzer Module Configuration Register6
IOM_LAMCFG7    	.equ	0xf003519c	; IOM Logic Analyzer Module Configuration Register7
IOM_LAMCFG8    	.equ	0xf00351a0	; IOM Logic Analyzer Module Configuration Register8
IOM_LAMCFG9    	.equ	0xf00351a4	; IOM Logic Analyzer Module Configuration Register9
IOM_LAMEWC0    	.equ	0xf0035100	; IOM Logic Analyzer Module Event Window Count Status Register0
IOM_LAMEWC1    	.equ	0xf0035104	; IOM Logic Analyzer Module Event Window Count Status Register1
IOM_LAMEWC10   	.equ	0xf0035128	; IOM Logic Analyzer Module Event Window Count Status Register10
IOM_LAMEWC11   	.equ	0xf003512c	; IOM Logic Analyzer Module Event Window Count Status Register11
IOM_LAMEWC12   	.equ	0xf0035130	; IOM Logic Analyzer Module Event Window Count Status Register12
IOM_LAMEWC13   	.equ	0xf0035134	; IOM Logic Analyzer Module Event Window Count Status Register13
IOM_LAMEWC14   	.equ	0xf0035138	; IOM Logic Analyzer Module Event Window Count Status Register14
IOM_LAMEWC15   	.equ	0xf003513c	; IOM Logic Analyzer Module Event Window Count Status Register15
IOM_LAMEWC2    	.equ	0xf0035108	; IOM Logic Analyzer Module Event Window Count Status Register2
IOM_LAMEWC3    	.equ	0xf003510c	; IOM Logic Analyzer Module Event Window Count Status Register3
IOM_LAMEWC4    	.equ	0xf0035110	; IOM Logic Analyzer Module Event Window Count Status Register4
IOM_LAMEWC5    	.equ	0xf0035114	; IOM Logic Analyzer Module Event Window Count Status Register5
IOM_LAMEWC6    	.equ	0xf0035118	; IOM Logic Analyzer Module Event Window Count Status Register6
IOM_LAMEWC7    	.equ	0xf003511c	; IOM Logic Analyzer Module Event Window Count Status Register7
IOM_LAMEWC8    	.equ	0xf0035120	; IOM Logic Analyzer Module Event Window Count Status Register8
IOM_LAMEWC9    	.equ	0xf0035124	; IOM Logic Analyzer Module Event Window Count Status Register9
IOM_LAMEWS0    	.equ	0xf00351c0	; IOM Logic Analyzer Module Event Window Configuration Register0
IOM_LAMEWS1    	.equ	0xf00351c4	; IOM Logic Analyzer Module Event Window Configuration Register1
IOM_LAMEWS10   	.equ	0xf00351e8	; IOM Logic Analyzer Module Event Window Configuration Register10
IOM_LAMEWS11   	.equ	0xf00351ec	; IOM Logic Analyzer Module Event Window Configuration Register11
IOM_LAMEWS12   	.equ	0xf00351f0	; IOM Logic Analyzer Module Event Window Configuration Register12
IOM_LAMEWS13   	.equ	0xf00351f4	; IOM Logic Analyzer Module Event Window Configuration Register13
IOM_LAMEWS14   	.equ	0xf00351f8	; IOM Logic Analyzer Module Event Window Configuration Register14
IOM_LAMEWS15   	.equ	0xf00351fc	; IOM Logic Analyzer Module Event Window Configuration Register15
IOM_LAMEWS2    	.equ	0xf00351c8	; IOM Logic Analyzer Module Event Window Configuration Register2
IOM_LAMEWS3    	.equ	0xf00351cc	; IOM Logic Analyzer Module Event Window Configuration Register3
IOM_LAMEWS4    	.equ	0xf00351d0	; IOM Logic Analyzer Module Event Window Configuration Register4
IOM_LAMEWS5    	.equ	0xf00351d4	; IOM Logic Analyzer Module Event Window Configuration Register5
IOM_LAMEWS6    	.equ	0xf00351d8	; IOM Logic Analyzer Module Event Window Configuration Register6
IOM_LAMEWS7    	.equ	0xf00351dc	; IOM Logic Analyzer Module Event Window Configuration Register7
IOM_LAMEWS8    	.equ	0xf00351e0	; IOM Logic Analyzer Module Event Window Configuration Register8
IOM_LAMEWS9    	.equ	0xf00351e4	; IOM Logic Analyzer Module Event Window Configuration Register9
RIF0_ACCEN0    	.equ	0xfa0400fc	; Access Enable Register 0
RIF0_ACCEN1    	.equ	0xfa0400f8	; Access Enable Register 1
RIF0_CLC       	.equ	0xfa040000	; Clock Control Register
RIF0_DBG0      	.equ	0xfa040080	; Debug Data Register 0
RIF0_DBG1      	.equ	0xfa040084	; Debug Data Register 1
RIF0_DBGDLY0   	.equ	0xfa040054	; Debug Delay Register 0
RIF0_DBGDLY1   	.equ	0xfa040058	; Debug Delay Register 1
RIF0_DFU       	.equ	0xfa04003c	; Data Formatting Unit Register
RIF0_DMI       	.equ	0xfa04001c	; Data Memory Interface Register
RIF0_ESI       	.equ	0xfa040010	; External Serial Interface Register
RIF0_FLAGSCL   	.equ	0xfa040034	; Flags Clear Register
RIF0_FLAGSSET  	.equ	0xfa040030	; Flags Set Register
RIF0_FLM       	.equ	0xfa040018	; FIFO and Lane Management Register
RIF0_FWDG      	.equ	0xfa040038	; Frame Watchdog Register
RIF0_ID        	.equ	0xfa040008	; Module Identification Register
RIF0_INTCON    	.equ	0xfa04002c	; Interrupt Control Register
RIF0_IPI       	.equ	0xfa040014	; Internal Parallel Interface Register
RIF0_KRST0     	.equ	0xfa0400f4	; Kernel Reset Register 0
RIF0_KRST1     	.equ	0xfa0400f0	; Kernel Reset Register 1
RIF0_KRSTCLR   	.equ	0xfa0400ec	; Kernel Reset Status Clear Register
RIF0_LVDSCON0  	.equ	0xfa04004c	; LVDS Control Register 0
RIF0_LVDSCON1  	.equ	0xfa040050	; LVDS Control Register 1
RIF0_OCS       	.equ	0xfa0400e8	; OCDS Control and Status
RIF0_RSM0      	.equ	0xfa040020	; Radar State Machine Register 0
RIF0_RSM1      	.equ	0xfa040024	; Radar State Machine Register 1
RIF0_RSM2      	.equ	0xfa040028	; Radar State Machine Register 2
RIF0_RSM2CAP   	.equ	0xfa040044	; Radar State Machine 2 Capture Register
RIF0_SRIFOVRCFG	.equ	0xfa040040	; SRIF Override Configuration Register
RIF1_ACCEN0    	.equ	0xfa0402fc	; Access Enable Register 0
RIF1_ACCEN1    	.equ	0xfa0402f8	; Access Enable Register 1
RIF1_CLC       	.equ	0xfa040200	; Clock Control Register
RIF1_DBG0      	.equ	0xfa040280	; Debug Data Register 0
RIF1_DBG1      	.equ	0xfa040284	; Debug Data Register 1
RIF1_DBGDLY0   	.equ	0xfa040254	; Debug Delay Register 0
RIF1_DBGDLY1   	.equ	0xfa040258	; Debug Delay Register 1
RIF1_DFU       	.equ	0xfa04023c	; Data Formatting Unit Register
RIF1_DMI       	.equ	0xfa04021c	; Data Memory Interface Register
RIF1_ESI       	.equ	0xfa040210	; External Serial Interface Register
RIF1_FLAGSCL   	.equ	0xfa040234	; Flags Clear Register
RIF1_FLAGSSET  	.equ	0xfa040230	; Flags Set Register
RIF1_FLM       	.equ	0xfa040218	; FIFO and Lane Management Register
RIF1_FWDG      	.equ	0xfa040238	; Frame Watchdog Register
RIF1_ID        	.equ	0xfa040208	; Module Identification Register
RIF1_INTCON    	.equ	0xfa04022c	; Interrupt Control Register
RIF1_IPI       	.equ	0xfa040214	; Internal Parallel Interface Register
RIF1_KRST0     	.equ	0xfa0402f4	; Kernel Reset Register 0
RIF1_KRST1     	.equ	0xfa0402f0	; Kernel Reset Register 1
RIF1_KRSTCLR   	.equ	0xfa0402ec	; Kernel Reset Status Clear Register
RIF1_LVDSCON0  	.equ	0xfa04024c	; LVDS Control Register 0
RIF1_LVDSCON1  	.equ	0xfa040250	; LVDS Control Register 1
RIF1_OCS       	.equ	0xfa0402e8	; OCDS Control and Status
RIF1_RSM0      	.equ	0xfa040220	; Radar State Machine Register 0
RIF1_RSM1      	.equ	0xfa040224	; Radar State Machine Register 1
RIF1_RSM2      	.equ	0xfa040228	; Radar State Machine Register 2
RIF1_RSM2CAP   	.equ	0xfa040244	; Radar State Machine 2 Capture Register
RIF1_SRIFOVRCFG	.equ	0xfa040240	; SRIF Override Configuration Register
SPU0_ACCEN0    	.equ	0xfa8003e4	; Access Enable Register 0
SPU0_ACCEN1    	.equ	0xfa8003e8	; Access Enable Register 1
SPU0_BE0_A0_ANTOFST	.equ	0xfa800048	; Antenna Offset
SPU0_BE0_A1_ANTOFST	.equ	0xfa80004c	; Antenna Offset
SPU0_BE0_A2_ANTOFST	.equ	0xfa800050	; Antenna Offset
SPU0_BE0_A3_ANTOFST	.equ	0xfa800054	; Antenna Offset
SPU0_BE0_CFARCTRL	.equ	0xfa800078	; CFAR Module Control
SPU0_BE0_LDR_CONF	.equ	0xfa800040	; Loader Configuration
SPU0_BE0_LDR_CONF2	.equ	0xfa800044	; Loader Configuration E0tended
SPU0_BE0_NCICTRL	.equ	0xfa800068	; NCI Control
SPU0_BE0_ODP_CONF	.equ	0xfa800064	; Output Data Processor Configuration
SPU0_BE0_PWRCTRL	.equ	0xfa800074	; Power Information Channel Control
SPU0_BE0_PWRSUM	.equ	0xfa800070	; Power Summation
SPU0_BE0_SBCTRL	.equ	0xfa80007c	; Sideband Control
SPU0_BE0_SUMCTRL	.equ	0xfa80006c	; Summation Unit Control
SPU0_BE0_UNLDR_CONF	.equ	0xfa800058	; Unloader Configuration
SPU0_BE0_UNLDR_CONF2	.equ	0xfa80005c	; Unloader Configuration 2
SPU0_BE1_A0_ANTOFST	.equ	0xfa800088	; Antenna Offset
SPU0_BE1_A1_ANTOFST	.equ	0xfa80008c	; Antenna Offset
SPU0_BE1_A2_ANTOFST	.equ	0xfa800090	; Antenna Offset
SPU0_BE1_A3_ANTOFST	.equ	0xfa800094	; Antenna Offset
SPU0_BE1_CFARCTRL	.equ	0xfa8000b8	; CFAR Module Control
SPU0_BE1_LDR_CONF	.equ	0xfa800080	; Loader Configuration
SPU0_BE1_LDR_CONF2	.equ	0xfa800084	; Loader Configuration E1tended
SPU0_BE1_NCICTRL	.equ	0xfa8000a8	; NCI Control
SPU0_BE1_ODP_CONF	.equ	0xfa8000a4	; Output Data Processor Configuration
SPU0_BE1_PWRCTRL	.equ	0xfa8000b4	; Power Information Channel Control
SPU0_BE1_PWRSUM	.equ	0xfa8000b0	; Power Summation
SPU0_BE1_SBCTRL	.equ	0xfa8000bc	; Sideband Control
SPU0_BE1_SUMCTRL	.equ	0xfa8000ac	; Summation Unit Control
SPU0_BE1_UNLDR_CONF	.equ	0xfa800098	; Unloader Configuration
SPU0_BE1_UNLDR_CONF2	.equ	0xfa80009c	; Unloader Configuration 2
SPU0_BIN0_REJ  	.equ	0xfa8000c0	; Bin Rejection Mask
SPU0_BIN10_REJ 	.equ	0xfa8000e8	; Bin Rejection Mask
SPU0_BIN11_REJ 	.equ	0xfa8000ec	; Bin Rejection Mask
SPU0_BIN12_REJ 	.equ	0xfa8000f0	; Bin Rejection Mask
SPU0_BIN13_REJ 	.equ	0xfa8000f4	; Bin Rejection Mask
SPU0_BIN14_REJ 	.equ	0xfa8000f8	; Bin Rejection Mask
SPU0_BIN15_REJ 	.equ	0xfa8000fc	; Bin Rejection Mask
SPU0_BIN16_REJ 	.equ	0xfa800100	; Bin Rejection Mask
SPU0_BIN17_REJ 	.equ	0xfa800104	; Bin Rejection Mask
SPU0_BIN18_REJ 	.equ	0xfa800108	; Bin Rejection Mask
SPU0_BIN19_REJ 	.equ	0xfa80010c	; Bin Rejection Mask
SPU0_BIN1_REJ  	.equ	0xfa8000c4	; Bin Rejection Mask
SPU0_BIN20_REJ 	.equ	0xfa800110	; Bin Rejection Mask
SPU0_BIN21_REJ 	.equ	0xfa800114	; Bin Rejection Mask
SPU0_BIN22_REJ 	.equ	0xfa800118	; Bin Rejection Mask
SPU0_BIN23_REJ 	.equ	0xfa80011c	; Bin Rejection Mask
SPU0_BIN24_REJ 	.equ	0xfa800120	; Bin Rejection Mask
SPU0_BIN25_REJ 	.equ	0xfa800124	; Bin Rejection Mask
SPU0_BIN26_REJ 	.equ	0xfa800128	; Bin Rejection Mask
SPU0_BIN27_REJ 	.equ	0xfa80012c	; Bin Rejection Mask
SPU0_BIN28_REJ 	.equ	0xfa800130	; Bin Rejection Mask
SPU0_BIN29_REJ 	.equ	0xfa800134	; Bin Rejection Mask
SPU0_BIN2_REJ  	.equ	0xfa8000c8	; Bin Rejection Mask
SPU0_BIN30_REJ 	.equ	0xfa800138	; Bin Rejection Mask
SPU0_BIN31_REJ 	.equ	0xfa80013c	; Bin Rejection Mask
SPU0_BIN32_REJ 	.equ	0xfa800140	; Bin Rejection Mask
SPU0_BIN33_REJ 	.equ	0xfa800144	; Bin Rejection Mask
SPU0_BIN34_REJ 	.equ	0xfa800148	; Bin Rejection Mask
SPU0_BIN35_REJ 	.equ	0xfa80014c	; Bin Rejection Mask
SPU0_BIN36_REJ 	.equ	0xfa800150	; Bin Rejection Mask
SPU0_BIN37_REJ 	.equ	0xfa800154	; Bin Rejection Mask
SPU0_BIN38_REJ 	.equ	0xfa800158	; Bin Rejection Mask
SPU0_BIN39_REJ 	.equ	0xfa80015c	; Bin Rejection Mask
SPU0_BIN3_REJ  	.equ	0xfa8000cc	; Bin Rejection Mask
SPU0_BIN40_REJ 	.equ	0xfa800160	; Bin Rejection Mask
SPU0_BIN41_REJ 	.equ	0xfa800164	; Bin Rejection Mask
SPU0_BIN42_REJ 	.equ	0xfa800168	; Bin Rejection Mask
SPU0_BIN43_REJ 	.equ	0xfa80016c	; Bin Rejection Mask
SPU0_BIN44_REJ 	.equ	0xfa800170	; Bin Rejection Mask
SPU0_BIN45_REJ 	.equ	0xfa800174	; Bin Rejection Mask
SPU0_BIN46_REJ 	.equ	0xfa800178	; Bin Rejection Mask
SPU0_BIN47_REJ 	.equ	0xfa80017c	; Bin Rejection Mask
SPU0_BIN48_REJ 	.equ	0xfa800180	; Bin Rejection Mask
SPU0_BIN49_REJ 	.equ	0xfa800184	; Bin Rejection Mask
SPU0_BIN4_REJ  	.equ	0xfa8000d0	; Bin Rejection Mask
SPU0_BIN50_REJ 	.equ	0xfa800188	; Bin Rejection Mask
SPU0_BIN51_REJ 	.equ	0xfa80018c	; Bin Rejection Mask
SPU0_BIN52_REJ 	.equ	0xfa800190	; Bin Rejection Mask
SPU0_BIN53_REJ 	.equ	0xfa800194	; Bin Rejection Mask
SPU0_BIN54_REJ 	.equ	0xfa800198	; Bin Rejection Mask
SPU0_BIN55_REJ 	.equ	0xfa80019c	; Bin Rejection Mask
SPU0_BIN56_REJ 	.equ	0xfa8001a0	; Bin Rejection Mask
SPU0_BIN57_REJ 	.equ	0xfa8001a4	; Bin Rejection Mask
SPU0_BIN58_REJ 	.equ	0xfa8001a8	; Bin Rejection Mask
SPU0_BIN59_REJ 	.equ	0xfa8001ac	; Bin Rejection Mask
SPU0_BIN5_REJ  	.equ	0xfa8000d4	; Bin Rejection Mask
SPU0_BIN60_REJ 	.equ	0xfa8001b0	; Bin Rejection Mask
SPU0_BIN61_REJ 	.equ	0xfa8001b4	; Bin Rejection Mask
SPU0_BIN62_REJ 	.equ	0xfa8001b8	; Bin Rejection Mask
SPU0_BIN63_REJ 	.equ	0xfa8001bc	; Bin Rejection Mask
SPU0_BIN6_REJ  	.equ	0xfa8000d8	; Bin Rejection Mask
SPU0_BIN7_REJ  	.equ	0xfa8000dc	; Bin Rejection Mask
SPU0_BIN8_REJ  	.equ	0xfa8000e0	; Bin Rejection Mask
SPU0_BIN9_REJ  	.equ	0xfa8000e4	; Bin Rejection Mask
SPU0_BINREJCTRL	.equ	0xfa8001e8	; Bin Rejection Unit Control
SPU0_BRCNT     	.equ	0xfa80029c	; Bin Rejection Unit Load Count
SPU0_CFARCFG   	.equ	0xfa8001d4	; CFAR Configuration
SPU0_CFARCFG2  	.equ	0xfa8001d8	; CFAR Configuration 2
SPU0_CFARCFG3  	.equ	0xfa8001dc	; CFAR Configuration 3
SPU0_CFARCNT   	.equ	0xfa8002a0	; CFAR Unit Load Count
SPU0_CLC       	.equ	0xfa800000	; Clock Control
SPU0_CNTCLR    	.equ	0xfa8002c4	; Safety Counter Clear
SPU0_CTRL      	.equ	0xfa8001f0	; SPU Control
SPU0_DPASS_CONF	.equ	0xfa80003c	; Double Pass Configuration
SPU0_FFTRCNT   	.equ	0xfa800290	; FFT Unload Count
SPU0_FFTWCNT   	.equ	0xfa80028c	; FFT Load Count
SPU0_IBMCNT    	.equ	0xfa800284	; Input Buffer Memory Count
SPU0_IDMCNT    	.equ	0xfa800280	; Input DMA Count
SPU0_ID_CONF   	.equ	0xfa800010	; Input DMA Configuration
SPU0_ID_CONF2  	.equ	0xfa800014	; Input DMA Configuration 2
SPU0_ID_RM_ACFG0	.equ	0xfa800030	; 
SPU0_ID_RM_ACFG1	.equ	0xfa800034	; 
SPU0_ID_RM_BLO 	.equ	0xfa800024	; Bin Offset Address Configuration
SPU0_ID_RM_BLR 	.equ	0xfa80002c	; Bin Loop Repeat
SPU0_ID_RM_CONF	.equ	0xfa800018	; Input DMA Configuration: Radar Memory
SPU0_ID_RM_ILO 	.equ	0xfa80001c	; Inner Loop Address Offset
SPU0_ID_RM_IOLR	.equ	0xfa800028	; Inner and Outer Loop Repeat
SPU0_ID_RM_OLO 	.equ	0xfa800020	; Outer Loop Address Offset
SPU0_KRST0     	.equ	0xfa8003f4	; Kernel Reset Register 0
SPU0_KRST1     	.equ	0xfa8003f8	; Kernel Reset Register 1
SPU0_KRSTCLR   	.equ	0xfa8003fc	; Kernel Reset Clear
SPU0_LCLMAX    	.equ	0xfa8001ec	; Local Maximum Control
SPU0_LDRCNT    	.equ	0xfa800288	; Input Buffer Memory Read Count
SPU0_MAGAPPROX 	.equ	0xfa8001c0	; Magnitude Approximation Constants
SPU0_MD0_METADATA	.equ	0xfa800200	; Dataset Metadata
SPU0_MD1_METADATA	.equ	0xfa800204	; Dataset Metadata
SPU0_MODID     	.equ	0xfa800004	; Module Identification Register
SPU0_MONITOR   	.equ	0xfa8002c8	; SPU Monitor
SPU0_NCISCALAR0	.equ	0xfa8001c4	; NCI Antennae Scaling Factor
SPU0_NCISCALAR1	.equ	0xfa8001c8	; NCI Antennae Scaling Factor
SPU0_NCISCALAR2	.equ	0xfa8001cc	; NCI Antennae Scaling Factor
SPU0_NCISCALAR3	.equ	0xfa8001d0	; NCI Antennae Scaling Factor
SPU0_OCS       	.equ	0xfa8003ec	; OCDS Control and Status
SPU0_ODA       	.equ	0xfa8003f0	; OCDS Debug Access Register
SPU0_ODMACNT0_ODMACNT	.equ	0xfa8002a4	; Out0ut DMA Port Write Count
SPU0_ODMACNT1_ODMACNT	.equ	0xfa8002a8	; Out1ut DMA Port Write Count
SPU0_ODMACNT2_ODMACNT	.equ	0xfa8002ac	; Out2ut DMA Port Write Count
SPU0_ODMACNT3_ODMACNT	.equ	0xfa8002b0	; Out3ut DMA Port Write Count
SPU0_ODMACNT4_ODMACNT	.equ	0xfa8002b4	; Out4ut DMA Port Write Count
SPU0_ODMACNT5_ODMACNT	.equ	0xfa8002b8	; Out5ut DMA Port Write Count
SPU0_ODMACNT6_ODMACNT	.equ	0xfa8002bc	; Out6ut DMA Port Write Count
SPU0_ODMACNT7_ODMACNT	.equ	0xfa8002c0	; Out7ut DMA Port Write Count
SPU0_ODMCNT    	.equ	0xfa800298	; Output Buffer Memory Read Count
SPU0_PACTR     	.equ	0xfa800038	; Partial-Acquisition Counter
SPU0_SCALARADD 	.equ	0xfa8001e0	; Scalar Addition Operand
SPU0_SCALARMULT	.equ	0xfa8001e4	; Scalar Multiplication Operand
SPU0_STAT      	.equ	0xfa800008	; Status and Reporting
SPU0_ULDRCNT   	.equ	0xfa800294	; Output Buffer Memory Write Count
SPU1_ACCEN0    	.equ	0xfac003e4	; Access Enable Register 0
SPU1_ACCEN1    	.equ	0xfac003e8	; Access Enable Register 1
SPU1_BE0_A0_ANTOFST	.equ	0xfac00048	; Antenna Offset
SPU1_BE0_A1_ANTOFST	.equ	0xfac0004c	; Antenna Offset
SPU1_BE0_A2_ANTOFST	.equ	0xfac00050	; Antenna Offset
SPU1_BE0_A3_ANTOFST	.equ	0xfac00054	; Antenna Offset
SPU1_BE0_CFARCTRL	.equ	0xfac00078	; CFAR Module Control
SPU1_BE0_LDR_CONF	.equ	0xfac00040	; Loader Configuration
SPU1_BE0_LDR_CONF2	.equ	0xfac00044	; Loader Configuration E0tended
SPU1_BE0_NCICTRL	.equ	0xfac00068	; NCI Control
SPU1_BE0_ODP_CONF	.equ	0xfac00064	; Output Data Processor Configuration
SPU1_BE0_PWRCTRL	.equ	0xfac00074	; Power Information Channel Control
SPU1_BE0_PWRSUM	.equ	0xfac00070	; Power Summation
SPU1_BE0_SBCTRL	.equ	0xfac0007c	; Sideband Control
SPU1_BE0_SUMCTRL	.equ	0xfac0006c	; Summation Unit Control
SPU1_BE0_UNLDR_CONF	.equ	0xfac00058	; Unloader Configuration
SPU1_BE0_UNLDR_CONF2	.equ	0xfac0005c	; Unloader Configuration 2
SPU1_BE1_A0_ANTOFST	.equ	0xfac00088	; Antenna Offset
SPU1_BE1_A1_ANTOFST	.equ	0xfac0008c	; Antenna Offset
SPU1_BE1_A2_ANTOFST	.equ	0xfac00090	; Antenna Offset
SPU1_BE1_A3_ANTOFST	.equ	0xfac00094	; Antenna Offset
SPU1_BE1_CFARCTRL	.equ	0xfac000b8	; CFAR Module Control
SPU1_BE1_LDR_CONF	.equ	0xfac00080	; Loader Configuration
SPU1_BE1_LDR_CONF2	.equ	0xfac00084	; Loader Configuration E1tended
SPU1_BE1_NCICTRL	.equ	0xfac000a8	; NCI Control
SPU1_BE1_ODP_CONF	.equ	0xfac000a4	; Output Data Processor Configuration
SPU1_BE1_PWRCTRL	.equ	0xfac000b4	; Power Information Channel Control
SPU1_BE1_PWRSUM	.equ	0xfac000b0	; Power Summation
SPU1_BE1_SBCTRL	.equ	0xfac000bc	; Sideband Control
SPU1_BE1_SUMCTRL	.equ	0xfac000ac	; Summation Unit Control
SPU1_BE1_UNLDR_CONF	.equ	0xfac00098	; Unloader Configuration
SPU1_BE1_UNLDR_CONF2	.equ	0xfac0009c	; Unloader Configuration 2
SPU1_BIN0_REJ  	.equ	0xfac000c0	; Bin Rejection Mask
SPU1_BIN10_REJ 	.equ	0xfac000e8	; Bin Rejection Mask
SPU1_BIN11_REJ 	.equ	0xfac000ec	; Bin Rejection Mask
SPU1_BIN12_REJ 	.equ	0xfac000f0	; Bin Rejection Mask
SPU1_BIN13_REJ 	.equ	0xfac000f4	; Bin Rejection Mask
SPU1_BIN14_REJ 	.equ	0xfac000f8	; Bin Rejection Mask
SPU1_BIN15_REJ 	.equ	0xfac000fc	; Bin Rejection Mask
SPU1_BIN16_REJ 	.equ	0xfac00100	; Bin Rejection Mask
SPU1_BIN17_REJ 	.equ	0xfac00104	; Bin Rejection Mask
SPU1_BIN18_REJ 	.equ	0xfac00108	; Bin Rejection Mask
SPU1_BIN19_REJ 	.equ	0xfac0010c	; Bin Rejection Mask
SPU1_BIN1_REJ  	.equ	0xfac000c4	; Bin Rejection Mask
SPU1_BIN20_REJ 	.equ	0xfac00110	; Bin Rejection Mask
SPU1_BIN21_REJ 	.equ	0xfac00114	; Bin Rejection Mask
SPU1_BIN22_REJ 	.equ	0xfac00118	; Bin Rejection Mask
SPU1_BIN23_REJ 	.equ	0xfac0011c	; Bin Rejection Mask
SPU1_BIN24_REJ 	.equ	0xfac00120	; Bin Rejection Mask
SPU1_BIN25_REJ 	.equ	0xfac00124	; Bin Rejection Mask
SPU1_BIN26_REJ 	.equ	0xfac00128	; Bin Rejection Mask
SPU1_BIN27_REJ 	.equ	0xfac0012c	; Bin Rejection Mask
SPU1_BIN28_REJ 	.equ	0xfac00130	; Bin Rejection Mask
SPU1_BIN29_REJ 	.equ	0xfac00134	; Bin Rejection Mask
SPU1_BIN2_REJ  	.equ	0xfac000c8	; Bin Rejection Mask
SPU1_BIN30_REJ 	.equ	0xfac00138	; Bin Rejection Mask
SPU1_BIN31_REJ 	.equ	0xfac0013c	; Bin Rejection Mask
SPU1_BIN32_REJ 	.equ	0xfac00140	; Bin Rejection Mask
SPU1_BIN33_REJ 	.equ	0xfac00144	; Bin Rejection Mask
SPU1_BIN34_REJ 	.equ	0xfac00148	; Bin Rejection Mask
SPU1_BIN35_REJ 	.equ	0xfac0014c	; Bin Rejection Mask
SPU1_BIN36_REJ 	.equ	0xfac00150	; Bin Rejection Mask
SPU1_BIN37_REJ 	.equ	0xfac00154	; Bin Rejection Mask
SPU1_BIN38_REJ 	.equ	0xfac00158	; Bin Rejection Mask
SPU1_BIN39_REJ 	.equ	0xfac0015c	; Bin Rejection Mask
SPU1_BIN3_REJ  	.equ	0xfac000cc	; Bin Rejection Mask
SPU1_BIN40_REJ 	.equ	0xfac00160	; Bin Rejection Mask
SPU1_BIN41_REJ 	.equ	0xfac00164	; Bin Rejection Mask
SPU1_BIN42_REJ 	.equ	0xfac00168	; Bin Rejection Mask
SPU1_BIN43_REJ 	.equ	0xfac0016c	; Bin Rejection Mask
SPU1_BIN44_REJ 	.equ	0xfac00170	; Bin Rejection Mask
SPU1_BIN45_REJ 	.equ	0xfac00174	; Bin Rejection Mask
SPU1_BIN46_REJ 	.equ	0xfac00178	; Bin Rejection Mask
SPU1_BIN47_REJ 	.equ	0xfac0017c	; Bin Rejection Mask
SPU1_BIN48_REJ 	.equ	0xfac00180	; Bin Rejection Mask
SPU1_BIN49_REJ 	.equ	0xfac00184	; Bin Rejection Mask
SPU1_BIN4_REJ  	.equ	0xfac000d0	; Bin Rejection Mask
SPU1_BIN50_REJ 	.equ	0xfac00188	; Bin Rejection Mask
SPU1_BIN51_REJ 	.equ	0xfac0018c	; Bin Rejection Mask
SPU1_BIN52_REJ 	.equ	0xfac00190	; Bin Rejection Mask
SPU1_BIN53_REJ 	.equ	0xfac00194	; Bin Rejection Mask
SPU1_BIN54_REJ 	.equ	0xfac00198	; Bin Rejection Mask
SPU1_BIN55_REJ 	.equ	0xfac0019c	; Bin Rejection Mask
SPU1_BIN56_REJ 	.equ	0xfac001a0	; Bin Rejection Mask
SPU1_BIN57_REJ 	.equ	0xfac001a4	; Bin Rejection Mask
SPU1_BIN58_REJ 	.equ	0xfac001a8	; Bin Rejection Mask
SPU1_BIN59_REJ 	.equ	0xfac001ac	; Bin Rejection Mask
SPU1_BIN5_REJ  	.equ	0xfac000d4	; Bin Rejection Mask
SPU1_BIN60_REJ 	.equ	0xfac001b0	; Bin Rejection Mask
SPU1_BIN61_REJ 	.equ	0xfac001b4	; Bin Rejection Mask
SPU1_BIN62_REJ 	.equ	0xfac001b8	; Bin Rejection Mask
SPU1_BIN63_REJ 	.equ	0xfac001bc	; Bin Rejection Mask
SPU1_BIN6_REJ  	.equ	0xfac000d8	; Bin Rejection Mask
SPU1_BIN7_REJ  	.equ	0xfac000dc	; Bin Rejection Mask
SPU1_BIN8_REJ  	.equ	0xfac000e0	; Bin Rejection Mask
SPU1_BIN9_REJ  	.equ	0xfac000e4	; Bin Rejection Mask
SPU1_BINREJCTRL	.equ	0xfac001e8	; Bin Rejection Unit Control
SPU1_BRCNT     	.equ	0xfac0029c	; Bin Rejection Unit Load Count
SPU1_CFARCFG   	.equ	0xfac001d4	; CFAR Configuration
SPU1_CFARCFG2  	.equ	0xfac001d8	; CFAR Configuration 2
SPU1_CFARCFG3  	.equ	0xfac001dc	; CFAR Configuration 3
SPU1_CFARCNT   	.equ	0xfac002a0	; CFAR Unit Load Count
SPU1_CLC       	.equ	0xfac00000	; Clock Control
SPU1_CNTCLR    	.equ	0xfac002c4	; Safety Counter Clear
SPU1_CTRL      	.equ	0xfac001f0	; SPU Control
SPU1_DPASS_CONF	.equ	0xfac0003c	; Double Pass Configuration
SPU1_FFTRCNT   	.equ	0xfac00290	; FFT Unload Count
SPU1_FFTWCNT   	.equ	0xfac0028c	; FFT Load Count
SPU1_IBMCNT    	.equ	0xfac00284	; Input Buffer Memory Count
SPU1_IDMCNT    	.equ	0xfac00280	; Input DMA Count
SPU1_ID_CONF   	.equ	0xfac00010	; Input DMA Configuration
SPU1_ID_CONF2  	.equ	0xfac00014	; Input DMA Configuration 2
SPU1_ID_RM_ACFG0	.equ	0xfac00030	; 
SPU1_ID_RM_ACFG1	.equ	0xfac00034	; 
SPU1_ID_RM_BLO 	.equ	0xfac00024	; Bin Offset Address Configuration
SPU1_ID_RM_BLR 	.equ	0xfac0002c	; Bin Loop Repeat
SPU1_ID_RM_CONF	.equ	0xfac00018	; Input DMA Configuration: Radar Memory
SPU1_ID_RM_ILO 	.equ	0xfac0001c	; Inner Loop Address Offset
SPU1_ID_RM_IOLR	.equ	0xfac00028	; Inner and Outer Loop Repeat
SPU1_ID_RM_OLO 	.equ	0xfac00020	; Outer Loop Address Offset
SPU1_KRST0     	.equ	0xfac003f4	; Kernel Reset Register 0
SPU1_KRST1     	.equ	0xfac003f8	; Kernel Reset Register 1
SPU1_KRSTCLR   	.equ	0xfac003fc	; Kernel Reset Clear
SPU1_LCLMAX    	.equ	0xfac001ec	; Local Maximum Control
SPU1_LDRCNT    	.equ	0xfac00288	; Input Buffer Memory Read Count
SPU1_MAGAPPROX 	.equ	0xfac001c0	; Magnitude Approximation Constants
SPU1_MD0_METADATA	.equ	0xfac00200	; Dataset Metadata
SPU1_MD1_METADATA	.equ	0xfac00204	; Dataset Metadata
SPU1_MODID     	.equ	0xfac00004	; Module Identification Register
SPU1_MONITOR   	.equ	0xfac002c8	; SPU Monitor
SPU1_NCISCALAR0	.equ	0xfac001c4	; NCI Antennae Scaling Factor
SPU1_NCISCALAR1	.equ	0xfac001c8	; NCI Antennae Scaling Factor
SPU1_NCISCALAR2	.equ	0xfac001cc	; NCI Antennae Scaling Factor
SPU1_NCISCALAR3	.equ	0xfac001d0	; NCI Antennae Scaling Factor
SPU1_OCS       	.equ	0xfac003ec	; OCDS Control and Status
SPU1_ODA       	.equ	0xfac003f0	; OCDS Debug Access Register
SPU1_ODMACNT0_ODMACNT	.equ	0xfac002a4	; Out0ut DMA Port Write Count
SPU1_ODMACNT1_ODMACNT	.equ	0xfac002a8	; Out1ut DMA Port Write Count
SPU1_ODMACNT2_ODMACNT	.equ	0xfac002ac	; Out2ut DMA Port Write Count
SPU1_ODMACNT3_ODMACNT	.equ	0xfac002b0	; Out3ut DMA Port Write Count
SPU1_ODMACNT4_ODMACNT	.equ	0xfac002b4	; Out4ut DMA Port Write Count
SPU1_ODMACNT5_ODMACNT	.equ	0xfac002b8	; Out5ut DMA Port Write Count
SPU1_ODMACNT6_ODMACNT	.equ	0xfac002bc	; Out6ut DMA Port Write Count
SPU1_ODMACNT7_ODMACNT	.equ	0xfac002c0	; Out7ut DMA Port Write Count
SPU1_ODMCNT    	.equ	0xfac00298	; Output Buffer Memory Read Count
SPU1_PACTR     	.equ	0xfac00038	; Partial-Acquisition Counter
SPU1_SCALARADD 	.equ	0xfac001e0	; Scalar Addition Operand
SPU1_SCALARMULT	.equ	0xfac001e4	; Scalar Multiplication Operand
SPU1_STAT      	.equ	0xfac00008	; Status and Reporting
SPU1_ULDRCNT   	.equ	0xfac00294	; Output Buffer Memory Write Count
P00_ACCEN0     	.equ	0xf003a0fc	; Port 00 Access Enable Register 0
P00_ACCEN1     	.equ	0xf003a0f8	; Port 00 Access Enable Register 1
P00_ESR        	.equ	0xf003a050	; Port 00 Emergency Stop Register
P00_ID         	.equ	0xf003a008	; Port 00 Identification Register
P00_IN         	.equ	0xf003a024	; Port 00 Input Register
P00_IOCR0      	.equ	0xf003a010	; Port 00 Input/Output Control Register 0
P00_IOCR12     	.equ	0xf003a01c	; Port 00 Input/Output Control Register 12
P00_IOCR4      	.equ	0xf003a014	; Port 00 Input/Output Control Register 4
P00_IOCR8      	.equ	0xf003a018	; Port 00 Input/Output Control Register 8
P00_OMCR       	.equ	0xf003a094	; Port 00 Output Modification Clear Register
P00_OMCR0      	.equ	0xf003a080	; Port 00 Output Modification Clear Register 0
P00_OMCR12     	.equ	0xf003a08c	; Port 00 Output Modification Clear Register 12
P00_OMCR4      	.equ	0xf003a084	; Port 00 Output Modification Clear Register 4
P00_OMCR8      	.equ	0xf003a088	; Port 00 Output Modification Clear Register 8
P00_OMR        	.equ	0xf003a004	; Port 00 Output Modification Register
P00_OMSR       	.equ	0xf003a090	; Port 00 Output Modification Set Register
P00_OMSR0      	.equ	0xf003a070	; Port 00 Output Modification Set Register 0
P00_OMSR12     	.equ	0xf003a07c	; Port 00 Output Modification Set Register 12
P00_OMSR4      	.equ	0xf003a074	; Port 00 Output Modification Set Register 4
P00_OMSR8      	.equ	0xf003a078	; Port 00 Output Modification Set Register 8
P00_OUT        	.equ	0xf003a000	; Port 00 Output Register
P00_PCSR       	.equ	0xf003a064	; Port 00 Pin Controller Select Register
P00_PDISC      	.equ	0xf003a060	; Port 00 Pin Function Decision Control Register
P00_PDR0       	.equ	0xf003a040	; Port 00 Pad Driver Mode Register 0
P00_PDR1       	.equ	0xf003a044	; Port 00 Pad Driver Mode Register 1
P01_ACCEN0     	.equ	0xf003a1fc	; Port 01 Access Enable Register 0
P01_ACCEN1     	.equ	0xf003a1f8	; Port 01 Access Enable Register 1
P01_ESR        	.equ	0xf003a150	; Port 01 Emergency Stop Register
P01_ID         	.equ	0xf003a108	; Port 01 Identification Register
P01_IN         	.equ	0xf003a124	; Port 01 Input Register
P01_IOCR0      	.equ	0xf003a110	; Port 01 Input/Output Control Register 0
P01_IOCR12     	.equ	0xf003a11c	; Port 01 Input/Output Control Register 12
P01_IOCR4      	.equ	0xf003a114	; Port 01 Input/Output Control Register 4
P01_IOCR8      	.equ	0xf003a118	; Port 01 Input/Output Control Register 8
P01_OMCR       	.equ	0xf003a194	; Port 01 Output Modification Clear Register
P01_OMCR0      	.equ	0xf003a180	; Port 01 Output Modification Clear Register 0
P01_OMCR12     	.equ	0xf003a18c	; Port 01 Output Modification Clear Register 12
P01_OMCR4      	.equ	0xf003a184	; Port 01 Output Modification Clear Register 4
P01_OMCR8      	.equ	0xf003a188	; Port 01 Output Modification Clear Register 8
P01_OMR        	.equ	0xf003a104	; Port 01 Output Modification Register
P01_OMSR       	.equ	0xf003a190	; Port 01 Output Modification Set Register
P01_OMSR0      	.equ	0xf003a170	; Port 01 Output Modification Set Register 0
P01_OMSR12     	.equ	0xf003a17c	; Port 01 Output Modification Set Register 12
P01_OMSR4      	.equ	0xf003a174	; Port 01 Output Modification Set Register 4
P01_OMSR8      	.equ	0xf003a178	; Port 01 Output Modification Set Register 8
P01_OUT        	.equ	0xf003a100	; Port 01 Output Register
P01_PCSR       	.equ	0xf003a164	; Port 01 Pin Controller Select Register
P01_PDISC      	.equ	0xf003a160	; Port 01 Pin Function Decision Control Register
P01_PDR0       	.equ	0xf003a140	; Port 01 Pad Driver Mode Register 0
P01_PDR1       	.equ	0xf003a144	; Port 01 Pad Driver Mode Register 1
P02_ACCEN0     	.equ	0xf003a2fc	; Port 02 Access Enable Register 0
P02_ACCEN1     	.equ	0xf003a2f8	; Port 02 Access Enable Register 1
P02_ESR        	.equ	0xf003a250	; Port 02 Emergency Stop Register
P02_ID         	.equ	0xf003a208	; Port 02 Identification Register
P02_IN         	.equ	0xf003a224	; Port 02 Input Register
P02_IOCR0      	.equ	0xf003a210	; Port 02 Input/Output Control Register 0
P02_IOCR12     	.equ	0xf003a21c	; Port 02 Input/Output Control Register 12
P02_IOCR4      	.equ	0xf003a214	; Port 02 Input/Output Control Register 4
P02_IOCR8      	.equ	0xf003a218	; Port 02 Input/Output Control Register 8
P02_OMCR       	.equ	0xf003a294	; Port 02 Output Modification Clear Register
P02_OMCR0      	.equ	0xf003a280	; Port 02 Output Modification Clear Register 0
P02_OMCR12     	.equ	0xf003a28c	; Port 02 Output Modification Clear Register 12
P02_OMCR4      	.equ	0xf003a284	; Port 02 Output Modification Clear Register 4
P02_OMCR8      	.equ	0xf003a288	; Port 02 Output Modification Clear Register 8
P02_OMR        	.equ	0xf003a204	; Port 02 Output Modification Register
P02_OMSR       	.equ	0xf003a290	; Port 02 Output Modification Set Register
P02_OMSR0      	.equ	0xf003a270	; Port 02 Output Modification Set Register 0
P02_OMSR12     	.equ	0xf003a27c	; Port 02 Output Modification Set Register 12
P02_OMSR4      	.equ	0xf003a274	; Port 02 Output Modification Set Register 4
P02_OMSR8      	.equ	0xf003a278	; Port 02 Output Modification Set Register 8
P02_OUT        	.equ	0xf003a200	; Port 02 Output Register
P02_PCSR       	.equ	0xf003a264	; Port 02 Pin Controller Select Register
P02_PDISC      	.equ	0xf003a260	; Port 02 Pin Function Decision Control Register
P02_PDR0       	.equ	0xf003a240	; Port 02 Pad Driver Mode Register 0
P02_PDR1       	.equ	0xf003a244	; Port 02 Pad Driver Mode Register 1
P10_ACCEN0     	.equ	0xf003aafc	; Port 10 Access Enable Register 0
P10_ACCEN1     	.equ	0xf003aaf8	; Port 10 Access Enable Register 1
P10_ESR        	.equ	0xf003aa50	; Port 10 Emergency Stop Register
P10_ID         	.equ	0xf003aa08	; Port 10 Identification Register
P10_IN         	.equ	0xf003aa24	; Port 10 Input Register
P10_IOCR0      	.equ	0xf003aa10	; Port 10 Input/Output Control Register 0
P10_IOCR12     	.equ	0xf003aa1c	; Port 10 Input/Output Control Register 12
P10_IOCR4      	.equ	0xf003aa14	; Port 10 Input/Output Control Register 4
P10_IOCR8      	.equ	0xf003aa18	; Port 10 Input/Output Control Register 8
P10_OMCR       	.equ	0xf003aa94	; Port 10 Output Modification Clear Register
P10_OMCR0      	.equ	0xf003aa80	; Port 10 Output Modification Clear Register 0
P10_OMCR12     	.equ	0xf003aa8c	; Port 10 Output Modification Clear Register 12
P10_OMCR4      	.equ	0xf003aa84	; Port 10 Output Modification Clear Register 4
P10_OMCR8      	.equ	0xf003aa88	; Port 10 Output Modification Clear Register 8
P10_OMR        	.equ	0xf003aa04	; Port 10 Output Modification Register
P10_OMSR       	.equ	0xf003aa90	; Port 10 Output Modification Set Register
P10_OMSR0      	.equ	0xf003aa70	; Port 10 Output Modification Set Register 0
P10_OMSR12     	.equ	0xf003aa7c	; Port 10 Output Modification Set Register 12
P10_OMSR4      	.equ	0xf003aa74	; Port 10 Output Modification Set Register 4
P10_OMSR8      	.equ	0xf003aa78	; Port 10 Output Modification Set Register 8
P10_OUT        	.equ	0xf003aa00	; Port 10 Output Register
P10_PCSR       	.equ	0xf003aa64	; Port 10 Pin Controller Select Register
P10_PDISC      	.equ	0xf003aa60	; Port 10 Pin Function Decision Control Register
P10_PDR0       	.equ	0xf003aa40	; Port 10 Pad Driver Mode Register 0
P10_PDR1       	.equ	0xf003aa44	; Port 10 Pad Driver Mode Register 1
P11_ACCEN0     	.equ	0xf003abfc	; Port 11 Access Enable Register 0
P11_ACCEN1     	.equ	0xf003abf8	; Port 11 Access Enable Register 1
P11_ESR        	.equ	0xf003ab50	; Port 11 Emergency Stop Register
P11_ID         	.equ	0xf003ab08	; Port 11 Identification Register
P11_IN         	.equ	0xf003ab24	; Port 11 Input Register
P11_IOCR0      	.equ	0xf003ab10	; Port 11 Input/Output Control Register 0
P11_IOCR12     	.equ	0xf003ab1c	; Port 11 Input/Output Control Register 12
P11_IOCR4      	.equ	0xf003ab14	; Port 11 Input/Output Control Register 4
P11_IOCR8      	.equ	0xf003ab18	; Port 11 Input/Output Control Register 8
P11_OMCR       	.equ	0xf003ab94	; Port 11 Output Modification Clear Register
P11_OMCR0      	.equ	0xf003ab80	; Port 11 Output Modification Clear Register 0
P11_OMCR12     	.equ	0xf003ab8c	; Port 11 Output Modification Clear Register 12
P11_OMCR4      	.equ	0xf003ab84	; Port 11 Output Modification Clear Register 4
P11_OMCR8      	.equ	0xf003ab88	; Port 11 Output Modification Clear Register 8
P11_OMR        	.equ	0xf003ab04	; Port 11 Output Modification Register
P11_OMSR       	.equ	0xf003ab90	; Port 11 Output Modification Set Register
P11_OMSR0      	.equ	0xf003ab70	; Port 11 Output Modification Set Register 0
P11_OMSR12     	.equ	0xf003ab7c	; Port 11 Output Modification Set Register 12
P11_OMSR4      	.equ	0xf003ab74	; Port 11 Output Modification Set Register 4
P11_OMSR8      	.equ	0xf003ab78	; Port 11 Output Modification Set Register 8
P11_OUT        	.equ	0xf003ab00	; Port 11 Output Register
P11_PCSR       	.equ	0xf003ab64	; Port 11 Pin Controller Select Register
P11_PDISC      	.equ	0xf003ab60	; Port 11 Pin Function Decision Control Register
P11_PDR0       	.equ	0xf003ab40	; Port 11 Pad Driver Mode Register 0
P11_PDR1       	.equ	0xf003ab44	; Port 11 Pad Driver Mode Register 1
P12_ACCEN0     	.equ	0xf003acfc	; Port 12 Access Enable Register 0
P12_ACCEN1     	.equ	0xf003acf8	; Port 12 Access Enable Register 1
P12_ESR        	.equ	0xf003ac50	; Port 12 Emergency Stop Register
P12_ID         	.equ	0xf003ac08	; Port 12 Identification Register
P12_IN         	.equ	0xf003ac24	; Port 12 Input Register
P12_IOCR0      	.equ	0xf003ac10	; Port 12 Input/Output Control Register 0
P12_OMCR       	.equ	0xf003ac94	; Port 12 Output Modification Clear Register
P12_OMCR0      	.equ	0xf003ac80	; Port 12 Output Modification Clear Register 0
P12_OMR        	.equ	0xf003ac04	; Port 12 Output Modification Register
P12_OMSR       	.equ	0xf003ac90	; Port 12 Output Modification Set Register
P12_OMSR0      	.equ	0xf003ac70	; Port 12 Output Modification Set Register 0
P12_OUT        	.equ	0xf003ac00	; Port 12 Output Register
P12_PCSR       	.equ	0xf003ac64	; Port 12 Pin Controller Select Register
P12_PDISC      	.equ	0xf003ac60	; Port 12 Pin Function Decision Control Register
P12_PDR0       	.equ	0xf003ac40	; Port 12 Pad Driver Mode Register 0
P13_ACCEN0     	.equ	0xf003adfc	; Port 13 Access Enable Register 0
P13_ACCEN1     	.equ	0xf003adf8	; Port 13 Access Enable Register 1
P13_ESR        	.equ	0xf003ad50	; Port 13 Emergency Stop Register
P13_ID         	.equ	0xf003ad08	; Port 13 Identification Register
P13_IN         	.equ	0xf003ad24	; Port 13 Input Register
P13_IOCR0      	.equ	0xf003ad10	; Port 13 Input/Output Control Register 0
P13_IOCR12     	.equ	0xf003ad1c	; Port 13 Input/Output Control Register 12
P13_IOCR4      	.equ	0xf003ad14	; Port 13 Input/Output Control Register 4
P13_IOCR8      	.equ	0xf003ad18	; Port 13 Input/Output Control Register 8
P13_LPCR0      	.equ	0xf003ada0	; Port 13 LVDS Pad Control Register 0
P13_LPCR1      	.equ	0xf003ada4	; Port 13 LVDS Pad Control Register 1
P13_LPCR2      	.equ	0xf003ada8	; Port 13 LVDS Pad Control Register 2
P13_LPCR3      	.equ	0xf003adac	; Port 13 LVDS Pad Control Register 3
P13_OMCR       	.equ	0xf003ad94	; Port 13 Output Modification Clear Register
P13_OMCR0      	.equ	0xf003ad80	; Port 13 Output Modification Clear Register 0
P13_OMCR12     	.equ	0xf003ad8c	; Port 13 Output Modification Clear Register 12
P13_OMCR4      	.equ	0xf003ad84	; Port 13 Output Modification Clear Register 4
P13_OMCR8      	.equ	0xf003ad88	; Port 13 Output Modification Clear Register 8
P13_OMR        	.equ	0xf003ad04	; Port 13 Output Modification Register
P13_OMSR       	.equ	0xf003ad90	; Port 13 Output Modification Set Register
P13_OMSR0      	.equ	0xf003ad70	; Port 13 Output Modification Set Register 0
P13_OMSR12     	.equ	0xf003ad7c	; Port 13 Output Modification Set Register 12
P13_OMSR4      	.equ	0xf003ad74	; Port 13 Output Modification Set Register 4
P13_OMSR8      	.equ	0xf003ad78	; Port 13 Output Modification Set Register 8
P13_OUT        	.equ	0xf003ad00	; Port 13 Output Register
P13_PCSR       	.equ	0xf003ad64	; Port 13 Pin Controller Select Register
P13_PDISC      	.equ	0xf003ad60	; Port 13 Pin Function Decision Control Register
P13_PDR0       	.equ	0xf003ad40	; Port 13 Pad Driver Mode Register 0
P13_PDR1       	.equ	0xf003ad44	; Port 13 Pad Driver Mode Register 1
P14_ACCEN0     	.equ	0xf003aefc	; Port 14 Access Enable Register 0
P14_ACCEN1     	.equ	0xf003aef8	; Port 14 Access Enable Register 1
P14_ESR        	.equ	0xf003ae50	; Port 14 Emergency Stop Register
P14_ID         	.equ	0xf003ae08	; Port 14 Identification Register
P14_IN         	.equ	0xf003ae24	; Port 14 Input Register
P14_IOCR0      	.equ	0xf003ae10	; Port 14 Input/Output Control Register 0
P14_IOCR12     	.equ	0xf003ae1c	; Port 14 Input/Output Control Register 12
P14_IOCR4      	.equ	0xf003ae14	; Port 14 Input/Output Control Register 4
P14_IOCR8      	.equ	0xf003ae18	; Port 14 Input/Output Control Register 8
P14_LPCR5      	.equ	0xf003aeb4	; Port 14 LVDS Pad Control Register 5
P14_OMCR       	.equ	0xf003ae94	; Port 14 Output Modification Clear Register
P14_OMCR0      	.equ	0xf003ae80	; Port 14 Output Modification Clear Register 0
P14_OMCR12     	.equ	0xf003ae8c	; Port 14 Output Modification Clear Register 12
P14_OMCR4      	.equ	0xf003ae84	; Port 14 Output Modification Clear Register 4
P14_OMCR8      	.equ	0xf003ae88	; Port 14 Output Modification Clear Register 8
P14_OMR        	.equ	0xf003ae04	; Port 14 Output Modification Register
P14_OMSR       	.equ	0xf003ae90	; Port 14 Output Modification Set Register
P14_OMSR0      	.equ	0xf003ae70	; Port 14 Output Modification Set Register 0
P14_OMSR12     	.equ	0xf003ae7c	; Port 14 Output Modification Set Register 12
P14_OMSR4      	.equ	0xf003ae74	; Port 14 Output Modification Set Register 4
P14_OMSR8      	.equ	0xf003ae78	; Port 14 Output Modification Set Register 8
P14_OUT        	.equ	0xf003ae00	; Port 14 Output Register
P14_PCSR       	.equ	0xf003ae64	; Port 14 Pin Controller Select Register
P14_PDISC      	.equ	0xf003ae60	; Port 14 Pin Function Decision Control Register
P14_PDR0       	.equ	0xf003ae40	; Port 14 Pad Driver Mode Register 0
P14_PDR1       	.equ	0xf003ae44	; Port 14 Pad Driver Mode Register 1
P15_ACCEN0     	.equ	0xf003affc	; Port 15 Access Enable Register 0
P15_ACCEN1     	.equ	0xf003aff8	; Port 15 Access Enable Register 1
P15_ESR        	.equ	0xf003af50	; Port 15 Emergency Stop Register
P15_ID         	.equ	0xf003af08	; Port 15 Identification Register
P15_IN         	.equ	0xf003af24	; Port 15 Input Register
P15_IOCR0      	.equ	0xf003af10	; Port 15 Input/Output Control Register 0
P15_IOCR12     	.equ	0xf003af1c	; Port 15 Input/Output Control Register 12
P15_IOCR4      	.equ	0xf003af14	; Port 15 Input/Output Control Register 4
P15_IOCR8      	.equ	0xf003af18	; Port 15 Input/Output Control Register 8
P15_LPCR5      	.equ	0xf003afb4	; Port 15 LVDS Pad Control Register 5
P15_LPCR6      	.equ	0xf003afb8	; Port 15 LVDS Pad Control Register 6
P15_OMCR       	.equ	0xf003af94	; Port 15 Output Modification Clear Register
P15_OMCR0      	.equ	0xf003af80	; Port 15 Output Modification Clear Register 0
P15_OMCR12     	.equ	0xf003af8c	; Port 15 Output Modification Clear Register 12
P15_OMCR4      	.equ	0xf003af84	; Port 15 Output Modification Clear Register 4
P15_OMCR8      	.equ	0xf003af88	; Port 15 Output Modification Clear Register 8
P15_OMR        	.equ	0xf003af04	; Port 15 Output Modification Register
P15_OMSR       	.equ	0xf003af90	; Port 15 Output Modification Set Register
P15_OMSR0      	.equ	0xf003af70	; Port 15 Output Modification Set Register 0
P15_OMSR12     	.equ	0xf003af7c	; Port 15 Output Modification Set Register 12
P15_OMSR4      	.equ	0xf003af74	; Port 15 Output Modification Set Register 4
P15_OMSR8      	.equ	0xf003af78	; Port 15 Output Modification Set Register 8
P15_OUT        	.equ	0xf003af00	; Port 15 Output Register
P15_PCSR       	.equ	0xf003af64	; Port 15 Pin Controller Select Register
P15_PDISC      	.equ	0xf003af60	; Port 15 Pin Function Decision Control Register
P15_PDR0       	.equ	0xf003af40	; Port 15 Pad Driver Mode Register 0
P15_PDR1       	.equ	0xf003af44	; Port 15 Pad Driver Mode Register 1
P20_ACCEN0     	.equ	0xf003b4fc	; Port 20 Access Enable Register 0
P20_ACCEN1     	.equ	0xf003b4f8	; Port 20 Access Enable Register 1
P20_ESR        	.equ	0xf003b450	; Port 20 Emergency Stop Register
P20_ID         	.equ	0xf003b408	; Port 20 Identification Register
P20_IN         	.equ	0xf003b424	; Port 20 Input Register
P20_IOCR0      	.equ	0xf003b410	; Port 20 Input/Output Control Register 0
P20_IOCR12     	.equ	0xf003b41c	; Port 20 Input/Output Control Register 12
P20_IOCR4      	.equ	0xf003b414	; Port 20 Input/Output Control Register 4
P20_IOCR8      	.equ	0xf003b418	; Port 20 Input/Output Control Register 8
P20_OMCR       	.equ	0xf003b494	; Port 20 Output Modification Clear Register
P20_OMCR0      	.equ	0xf003b480	; Port 20 Output Modification Clear Register 0
P20_OMCR12     	.equ	0xf003b48c	; Port 20 Output Modification Clear Register 12
P20_OMCR4      	.equ	0xf003b484	; Port 20 Output Modification Clear Register 4
P20_OMCR8      	.equ	0xf003b488	; Port 20 Output Modification Clear Register 8
P20_OMR        	.equ	0xf003b404	; Port 20 Output Modification Register
P20_OMSR       	.equ	0xf003b490	; Port 20 Output Modification Set Register
P20_OMSR0      	.equ	0xf003b470	; Port 20 Output Modification Set Register 0
P20_OMSR12     	.equ	0xf003b47c	; Port 20 Output Modification Set Register 12
P20_OMSR4      	.equ	0xf003b474	; Port 20 Output Modification Set Register 4
P20_OMSR8      	.equ	0xf003b478	; Port 20 Output Modification Set Register 8
P20_OUT        	.equ	0xf003b400	; Port 20 Output Register
P20_PCSR       	.equ	0xf003b464	; Port 20 Pin Controller Select Register
P20_PDISC      	.equ	0xf003b460	; Port 20 Pin Function Decision Control Register
P20_PDR0       	.equ	0xf003b440	; Port 20 Pad Driver Mode Register 0
P20_PDR1       	.equ	0xf003b444	; Port 20 Pad Driver Mode Register 1
P21_ACCEN0     	.equ	0xf003b5fc	; Port 21 Access Enable Register 0
P21_ACCEN1     	.equ	0xf003b5f8	; Port 21 Access Enable Register 1
P21_ESR        	.equ	0xf003b550	; Port 21 Emergency Stop Register
P21_ID         	.equ	0xf003b508	; Port 21 Identification Register
P21_IN         	.equ	0xf003b524	; Port 21 Input Register
P21_IOCR0      	.equ	0xf003b510	; Port 21 Input/Output Control Register 0
P21_IOCR4      	.equ	0xf003b514	; Port 21 Input/Output Control Register 4
P21_LPCR0      	.equ	0xf003b5a0	; Port 21 LVDS Pad Control Register 0
P21_LPCR1      	.equ	0xf003b5a4	; Port 21 LVDS Pad Control Register 1
P21_LPCR2      	.equ	0xf003b5a8	; Port 21 LVDS Pad Control Register 2
P21_OMCR       	.equ	0xf003b594	; Port 21 Output Modification Clear Register
P21_OMCR0      	.equ	0xf003b580	; Port 21 Output Modification Clear Register 0
P21_OMCR4      	.equ	0xf003b584	; Port 21 Output Modification Clear Register 4
P21_OMR        	.equ	0xf003b504	; Port 21 Output Modification Register
P21_OMSR       	.equ	0xf003b590	; Port 21 Output Modification Set Register
P21_OMSR0      	.equ	0xf003b570	; Port 21 Output Modification Set Register 0
P21_OMSR4      	.equ	0xf003b574	; Port 21 Output Modification Set Register 4
P21_OUT        	.equ	0xf003b500	; Port 21 Output Register
P21_PCSR       	.equ	0xf003b564	; Port 21 Pin Controller Select Register
P21_PDISC      	.equ	0xf003b560	; Port 21 Pin Function Decision Control Register
P21_PDR0       	.equ	0xf003b540	; Port 21 Pad Driver Mode Register 0
P22_ACCEN0     	.equ	0xf003b6fc	; Port 22 Access Enable Register 0
P22_ACCEN1     	.equ	0xf003b6f8	; Port 22 Access Enable Register 1
P22_ESR        	.equ	0xf003b650	; Port 22 Emergency Stop Register
P22_ID         	.equ	0xf003b608	; Port 22 Identification Register
P22_IN         	.equ	0xf003b624	; Port 22 Input Register
P22_IOCR0      	.equ	0xf003b610	; Port 22 Input/Output Control Register 0
P22_IOCR4      	.equ	0xf003b614	; Port 22 Input/Output Control Register 4
P22_IOCR8      	.equ	0xf003b618	; Port 22 Input/Output Control Register 8
P22_LPCR0      	.equ	0xf003b6a0	; Port 22 LVDS Pad Control Register 0
P22_LPCR1      	.equ	0xf003b6a4	; Port 22 LVDS Pad Control Register 1
P22_OMCR       	.equ	0xf003b694	; Port 22 Output Modification Clear Register
P22_OMCR0      	.equ	0xf003b680	; Port 22 Output Modification Clear Register 0
P22_OMCR4      	.equ	0xf003b684	; Port 22 Output Modification Clear Register 4
P22_OMCR8      	.equ	0xf003b688	; Port 22 Output Modification Clear Register 8
P22_OMR        	.equ	0xf003b604	; Port 22 Output Modification Register
P22_OMSR       	.equ	0xf003b690	; Port 22 Output Modification Set Register
P22_OMSR0      	.equ	0xf003b670	; Port 22 Output Modification Set Register 0
P22_OMSR4      	.equ	0xf003b674	; Port 22 Output Modification Set Register 4
P22_OMSR8      	.equ	0xf003b678	; Port 22 Output Modification Set Register 8
P22_OUT        	.equ	0xf003b600	; Port 22 Output Register
P22_PCSR       	.equ	0xf003b664	; Port 22 Pin Controller Select Register
P22_PDISC      	.equ	0xf003b660	; Port 22 Pin Function Decision Control Register
P22_PDR0       	.equ	0xf003b640	; Port 22 Pad Driver Mode Register 0
P22_PDR1       	.equ	0xf003b644	; Port 22 Pad Driver Mode Register 1
P23_ACCEN0     	.equ	0xf003b7fc	; Port 23 Access Enable Register 0
P23_ACCEN1     	.equ	0xf003b7f8	; Port 23 Access Enable Register 1
P23_ESR        	.equ	0xf003b750	; Port 23 Emergency Stop Register
P23_ID         	.equ	0xf003b708	; Port 23 Identification Register
P23_IN         	.equ	0xf003b724	; Port 23 Input Register
P23_IOCR0      	.equ	0xf003b710	; Port 23 Input/Output Control Register 0
P23_IOCR4      	.equ	0xf003b714	; Port 23 Input/Output Control Register 4
P23_OMCR       	.equ	0xf003b794	; Port 23 Output Modification Clear Register
P23_OMCR0      	.equ	0xf003b780	; Port 23 Output Modification Clear Register 0
P23_OMCR4      	.equ	0xf003b784	; Port 23 Output Modification Clear Register 4
P23_OMR        	.equ	0xf003b704	; Port 23 Output Modification Register
P23_OMSR       	.equ	0xf003b790	; Port 23 Output Modification Set Register
P23_OMSR0      	.equ	0xf003b770	; Port 23 Output Modification Set Register 0
P23_OMSR4      	.equ	0xf003b774	; Port 23 Output Modification Set Register 4
P23_OUT        	.equ	0xf003b700	; Port 23 Output Register
P23_PCSR       	.equ	0xf003b764	; Port 23 Pin Controller Select Register
P23_PDISC      	.equ	0xf003b760	; Port 23 Pin Function Decision Control Register
P23_PDR0       	.equ	0xf003b740	; Port 23 Pad Driver Mode Register 0
P24_ACCEN0     	.equ	0xf003b8fc	; Port 24 Access Enable Register 0
P24_ACCEN1     	.equ	0xf003b8f8	; Port 24 Access Enable Register 1
P24_ESR        	.equ	0xf003b850	; Port 24 Emergency Stop Register
P24_ID         	.equ	0xf003b808	; Port 24 Identification Register
P24_IN         	.equ	0xf003b824	; Port 24 Input Register
P24_IOCR0      	.equ	0xf003b810	; Port 24 Input/Output Control Register 0
P24_IOCR12     	.equ	0xf003b81c	; Port 24 Input/Output Control Register 12
P24_IOCR4      	.equ	0xf003b814	; Port 24 Input/Output Control Register 4
P24_IOCR8      	.equ	0xf003b818	; Port 24 Input/Output Control Register 8
P24_OMCR       	.equ	0xf003b894	; Port 24 Output Modification Clear Register
P24_OMCR0      	.equ	0xf003b880	; Port 24 Output Modification Clear Register 0
P24_OMCR12     	.equ	0xf003b88c	; Port 24 Output Modification Clear Register 12
P24_OMCR4      	.equ	0xf003b884	; Port 24 Output Modification Clear Register 4
P24_OMCR8      	.equ	0xf003b888	; Port 24 Output Modification Clear Register 8
P24_OMR        	.equ	0xf003b804	; Port 24 Output Modification Register
P24_OMSR       	.equ	0xf003b890	; Port 24 Output Modification Set Register
P24_OMSR0      	.equ	0xf003b870	; Port 24 Output Modification Set Register 0
P24_OMSR12     	.equ	0xf003b87c	; Port 24 Output Modification Set Register 12
P24_OMSR4      	.equ	0xf003b874	; Port 24 Output Modification Set Register 4
P24_OMSR8      	.equ	0xf003b878	; Port 24 Output Modification Set Register 8
P24_OUT        	.equ	0xf003b800	; Port 24 Output Register
P24_PCSR       	.equ	0xf003b864	; Port 24 Pin Controller Select Register
P24_PDISC      	.equ	0xf003b860	; Port 24 Pin Function Decision Control Register
P24_PDR0       	.equ	0xf003b840	; Port 24 Pad Driver Mode Register 0
P24_PDR1       	.equ	0xf003b844	; Port 24 Pad Driver Mode Register 1
P25_ACCEN0     	.equ	0xf003b9fc	; Port 25 Access Enable Register 0
P25_ACCEN1     	.equ	0xf003b9f8	; Port 25 Access Enable Register 1
P25_ESR        	.equ	0xf003b950	; Port 25 Emergency Stop Register
P25_ID         	.equ	0xf003b908	; Port 25 Identification Register
P25_IN         	.equ	0xf003b924	; Port 25 Input Register
P25_IOCR0      	.equ	0xf003b910	; Port 25 Input/Output Control Register 0
P25_IOCR12     	.equ	0xf003b91c	; Port 25 Input/Output Control Register 12
P25_IOCR4      	.equ	0xf003b914	; Port 25 Input/Output Control Register 4
P25_IOCR8      	.equ	0xf003b918	; Port 25 Input/Output Control Register 8
P25_OMCR       	.equ	0xf003b994	; Port 25 Output Modification Clear Register
P25_OMCR0      	.equ	0xf003b980	; Port 25 Output Modification Clear Register 0
P25_OMCR12     	.equ	0xf003b98c	; Port 25 Output Modification Clear Register 12
P25_OMCR4      	.equ	0xf003b984	; Port 25 Output Modification Clear Register 4
P25_OMCR8      	.equ	0xf003b988	; Port 25 Output Modification Clear Register 8
P25_OMR        	.equ	0xf003b904	; Port 25 Output Modification Register
P25_OMSR       	.equ	0xf003b990	; Port 25 Output Modification Set Register
P25_OMSR0      	.equ	0xf003b970	; Port 25 Output Modification Set Register 0
P25_OMSR12     	.equ	0xf003b97c	; Port 25 Output Modification Set Register 12
P25_OMSR4      	.equ	0xf003b974	; Port 25 Output Modification Set Register 4
P25_OMSR8      	.equ	0xf003b978	; Port 25 Output Modification Set Register 8
P25_OUT        	.equ	0xf003b900	; Port 25 Output Register
P25_PCSR       	.equ	0xf003b964	; Port 25 Pin Controller Select Register
P25_PDISC      	.equ	0xf003b960	; Port 25 Pin Function Decision Control Register
P25_PDR0       	.equ	0xf003b940	; Port 25 Pad Driver Mode Register 0
P25_PDR1       	.equ	0xf003b944	; Port 25 Pad Driver Mode Register 1
P26_ACCEN0     	.equ	0xf003bafc	; Port 26 Access Enable Register 0
P26_ACCEN1     	.equ	0xf003baf8	; Port 26 Access Enable Register 1
P26_ESR        	.equ	0xf003ba50	; Port 26 Emergency Stop Register
P26_ID         	.equ	0xf003ba08	; Port 26 Identification Register
P26_IN         	.equ	0xf003ba24	; Port 26 Input Register
P26_IOCR0      	.equ	0xf003ba10	; Port 26 Input/Output Control Register 0
P26_OMCR       	.equ	0xf003ba94	; Port 26 Output Modification Clear Register
P26_OMCR0      	.equ	0xf003ba80	; Port 26 Output Modification Clear Register 0
P26_OMR        	.equ	0xf003ba04	; Port 26 Output Modification Register
P26_OMSR       	.equ	0xf003ba90	; Port 26 Output Modification Set Register
P26_OMSR0      	.equ	0xf003ba70	; Port 26 Output Modification Set Register 0
P26_OUT        	.equ	0xf003ba00	; Port 26 Output Register
P26_PCSR       	.equ	0xf003ba64	; Port 26 Pin Controller Select Register
P26_PDISC      	.equ	0xf003ba60	; Port 26 Pin Function Decision Control Register
P26_PDR0       	.equ	0xf003ba40	; Port 26 Pad Driver Mode Register 0
P30_ACCEN0     	.equ	0xf003befc	; Port 30 Access Enable Register 0
P30_ACCEN1     	.equ	0xf003bef8	; Port 30 Access Enable Register 1
P30_ESR        	.equ	0xf003be50	; Port 30 Emergency Stop Register
P30_ID         	.equ	0xf003be08	; Port 30 Identification Register
P30_IN         	.equ	0xf003be24	; Port 30 Input Register
P30_IOCR0      	.equ	0xf003be10	; Port 30 Input/Output Control Register 0
P30_IOCR12     	.equ	0xf003be1c	; Port 30 Input/Output Control Register 12
P30_IOCR4      	.equ	0xf003be14	; Port 30 Input/Output Control Register 4
P30_IOCR8      	.equ	0xf003be18	; Port 30 Input/Output Control Register 8
P30_OMCR       	.equ	0xf003be94	; Port 30 Output Modification Clear Register
P30_OMCR0      	.equ	0xf003be80	; Port 30 Output Modification Clear Register 0
P30_OMCR12     	.equ	0xf003be8c	; Port 30 Output Modification Clear Register 12
P30_OMCR4      	.equ	0xf003be84	; Port 30 Output Modification Clear Register 4
P30_OMCR8      	.equ	0xf003be88	; Port 30 Output Modification Clear Register 8
P30_OMR        	.equ	0xf003be04	; Port 30 Output Modification Register
P30_OMSR       	.equ	0xf003be90	; Port 30 Output Modification Set Register
P30_OMSR0      	.equ	0xf003be70	; Port 30 Output Modification Set Register 0
P30_OMSR12     	.equ	0xf003be7c	; Port 30 Output Modification Set Register 12
P30_OMSR4      	.equ	0xf003be74	; Port 30 Output Modification Set Register 4
P30_OMSR8      	.equ	0xf003be78	; Port 30 Output Modification Set Register 8
P30_OUT        	.equ	0xf003be00	; Port 30 Output Register
P30_PCSR       	.equ	0xf003be64	; Port 30 Pin Controller Select Register
P30_PDISC      	.equ	0xf003be60	; Port 30 Pin Function Decision Control Register
P30_PDR0       	.equ	0xf003be40	; Port 30 Pad Driver Mode Register 0
P30_PDR1       	.equ	0xf003be44	; Port 30 Pad Driver Mode Register 1
P31_ACCEN0     	.equ	0xf003bffc	; Port 31 Access Enable Register 0
P31_ACCEN1     	.equ	0xf003bff8	; Port 31 Access Enable Register 1
P31_ESR        	.equ	0xf003bf50	; Port 31 Emergency Stop Register
P31_ID         	.equ	0xf003bf08	; Port 31 Identification Register
P31_IN         	.equ	0xf003bf24	; Port 31 Input Register
P31_IOCR0      	.equ	0xf003bf10	; Port 31 Input/Output Control Register 0
P31_IOCR12     	.equ	0xf003bf1c	; Port 31 Input/Output Control Register 12
P31_IOCR4      	.equ	0xf003bf14	; Port 31 Input/Output Control Register 4
P31_IOCR8      	.equ	0xf003bf18	; Port 31 Input/Output Control Register 8
P31_OMCR       	.equ	0xf003bf94	; Port 31 Output Modification Clear Register
P31_OMCR0      	.equ	0xf003bf80	; Port 31 Output Modification Clear Register 0
P31_OMCR12     	.equ	0xf003bf8c	; Port 31 Output Modification Clear Register 12
P31_OMCR4      	.equ	0xf003bf84	; Port 31 Output Modification Clear Register 4
P31_OMCR8      	.equ	0xf003bf88	; Port 31 Output Modification Clear Register 8
P31_OMR        	.equ	0xf003bf04	; Port 31 Output Modification Register
P31_OMSR       	.equ	0xf003bf90	; Port 31 Output Modification Set Register
P31_OMSR0      	.equ	0xf003bf70	; Port 31 Output Modification Set Register 0
P31_OMSR12     	.equ	0xf003bf7c	; Port 31 Output Modification Set Register 12
P31_OMSR4      	.equ	0xf003bf74	; Port 31 Output Modification Set Register 4
P31_OMSR8      	.equ	0xf003bf78	; Port 31 Output Modification Set Register 8
P31_OUT        	.equ	0xf003bf00	; Port 31 Output Register
P31_PCSR       	.equ	0xf003bf64	; Port 31 Pin Controller Select Register
P31_PDISC      	.equ	0xf003bf60	; Port 31 Pin Function Decision Control Register
P31_PDR0       	.equ	0xf003bf40	; Port 31 Pad Driver Mode Register 0
P31_PDR1       	.equ	0xf003bf44	; Port 31 Pad Driver Mode Register 1
P32_ACCEN0     	.equ	0xf003c0fc	; Port 32 Access Enable Register 0
P32_ACCEN1     	.equ	0xf003c0f8	; Port 32 Access Enable Register 1
P32_ESR        	.equ	0xf003c050	; Port 32 Emergency Stop Register
P32_ID         	.equ	0xf003c008	; Port 32 Identification Register
P32_IN         	.equ	0xf003c024	; Port 32 Input Register
P32_IOCR0      	.equ	0xf003c010	; Port 32 Input/Output Control Register 0
P32_IOCR4      	.equ	0xf003c014	; Port 32 Input/Output Control Register 4
P32_OMCR       	.equ	0xf003c094	; Port 32 Output Modification Clear Register
P32_OMCR0      	.equ	0xf003c080	; Port 32 Output Modification Clear Register 0
P32_OMCR4      	.equ	0xf003c084	; Port 32 Output Modification Clear Register 4
P32_OMR        	.equ	0xf003c004	; Port 32 Output Modification Register
P32_OMSR       	.equ	0xf003c090	; Port 32 Output Modification Set Register
P32_OMSR0      	.equ	0xf003c070	; Port 32 Output Modification Set Register 0
P32_OMSR4      	.equ	0xf003c074	; Port 32 Output Modification Set Register 4
P32_OUT        	.equ	0xf003c000	; Port 32 Output Register
P32_PCSR       	.equ	0xf003c064	; Port 32 Pin Controller Select Register
P32_PDISC      	.equ	0xf003c060	; Port 32 Pin Function Decision Control Register
P32_PDR0       	.equ	0xf003c040	; Port 32 Pad Driver Mode Register 0
P33_ACCEN0     	.equ	0xf003c1fc	; Port 33 Access Enable Register 0
P33_ACCEN1     	.equ	0xf003c1f8	; Port 33 Access Enable Register 1
P33_ESR        	.equ	0xf003c150	; Port 33 Emergency Stop Register
P33_ID         	.equ	0xf003c108	; Port 33 Identification Register
P33_IN         	.equ	0xf003c124	; Port 33 Input Register
P33_IOCR0      	.equ	0xf003c110	; Port 33 Input/Output Control Register 0
P33_IOCR12     	.equ	0xf003c11c	; Port 33 Input/Output Control Register 12
P33_IOCR4      	.equ	0xf003c114	; Port 33 Input/Output Control Register 4
P33_IOCR8      	.equ	0xf003c118	; Port 33 Input/Output Control Register 8
P33_OMCR       	.equ	0xf003c194	; Port 33 Output Modification Clear Register
P33_OMCR0      	.equ	0xf003c180	; Port 33 Output Modification Clear Register 0
P33_OMCR12     	.equ	0xf003c18c	; Port 33 Output Modification Clear Register 12
P33_OMCR4      	.equ	0xf003c184	; Port 33 Output Modification Clear Register 4
P33_OMCR8      	.equ	0xf003c188	; Port 33 Output Modification Clear Register 8
P33_OMR        	.equ	0xf003c104	; Port 33 Output Modification Register
P33_OMSR       	.equ	0xf003c190	; Port 33 Output Modification Set Register
P33_OMSR0      	.equ	0xf003c170	; Port 33 Output Modification Set Register 0
P33_OMSR12     	.equ	0xf003c17c	; Port 33 Output Modification Set Register 12
P33_OMSR4      	.equ	0xf003c174	; Port 33 Output Modification Set Register 4
P33_OMSR8      	.equ	0xf003c178	; Port 33 Output Modification Set Register 8
P33_OUT        	.equ	0xf003c100	; Port 33 Output Register
P33_PCSR       	.equ	0xf003c164	; Port 33 Pin Controller Select Register
P33_PDISC      	.equ	0xf003c160	; Port 33 Pin Function Decision Control Register
P33_PDR0       	.equ	0xf003c140	; Port 33 Pad Driver Mode Register 0
P33_PDR1       	.equ	0xf003c144	; Port 33 Pad Driver Mode Register 1
P34_ACCEN0     	.equ	0xf003c2fc	; Port 34 Access Enable Register 0
P34_ACCEN1     	.equ	0xf003c2f8	; Port 34 Access Enable Register 1
P34_ESR        	.equ	0xf003c250	; Port 34 Emergency Stop Register
P34_ID         	.equ	0xf003c208	; Port 34 Identification Register
P34_IN         	.equ	0xf003c224	; Port 34 Input Register
P34_IOCR0      	.equ	0xf003c210	; Port 34 Input/Output Control Register 0
P34_IOCR4      	.equ	0xf003c214	; Port 34 Input/Output Control Register 4
P34_OMCR       	.equ	0xf003c294	; Port 34 Output Modification Clear Register
P34_OMCR0      	.equ	0xf003c280	; Port 34 Output Modification Clear Register 0
P34_OMCR4      	.equ	0xf003c284	; Port 34 Output Modification Clear Register 4
P34_OMR        	.equ	0xf003c204	; Port 34 Output Modification Register
P34_OMSR       	.equ	0xf003c290	; Port 34 Output Modification Set Register
P34_OMSR0      	.equ	0xf003c270	; Port 34 Output Modification Set Register 0
P34_OMSR4      	.equ	0xf003c274	; Port 34 Output Modification Set Register 4
P34_OUT        	.equ	0xf003c200	; Port 34 Output Register
P34_PCSR       	.equ	0xf003c264	; Port 34 Pin Controller Select Register
P34_PDISC      	.equ	0xf003c260	; Port 34 Pin Function Decision Control Register
P34_PDR0       	.equ	0xf003c240	; Port 34 Pad Driver Mode Register 0
P40_ACCEN0     	.equ	0xf003c8fc	; Port 40 Access Enable Register 0
P40_ACCEN1     	.equ	0xf003c8f8	; Port 40 Access Enable Register 1
P40_ESR        	.equ	0xf003c850	; Port 40 Emergency Stop Register
P40_ID         	.equ	0xf003c808	; Port 40 Identification Register
P40_IN         	.equ	0xf003c824	; Port 40 Input Register
P40_IOCR0      	.equ	0xf003c810	; Port 40 Input/Output Control Register 0
P40_IOCR12     	.equ	0xf003c81c	; Port 40 Input/Output Control Register 12
P40_IOCR4      	.equ	0xf003c814	; Port 40 Input/Output Control Register 4
P40_IOCR8      	.equ	0xf003c818	; Port 40 Input/Output Control Register 8
P40_OMCR       	.equ	0xf003c894	; Port 40 Output Modification Clear Register
P40_OMCR0      	.equ	0xf003c880	; Port 40 Output Modification Clear Register 0
P40_OMCR12     	.equ	0xf003c88c	; Port 40 Output Modification Clear Register 12
P40_OMCR4      	.equ	0xf003c884	; Port 40 Output Modification Clear Register 4
P40_OMCR8      	.equ	0xf003c888	; Port 40 Output Modification Clear Register 8
P40_OMR        	.equ	0xf003c804	; Port 40 Output Modification Register
P40_OMSR       	.equ	0xf003c890	; Port 40 Output Modification Set Register
P40_OMSR0      	.equ	0xf003c870	; Port 40 Output Modification Set Register 0
P40_OMSR12     	.equ	0xf003c87c	; Port 40 Output Modification Set Register 12
P40_OMSR4      	.equ	0xf003c874	; Port 40 Output Modification Set Register 4
P40_OMSR8      	.equ	0xf003c878	; Port 40 Output Modification Set Register 8
P40_OUT        	.equ	0xf003c800	; Port 40 Output Register
P40_PCSR       	.equ	0xf003c864	; Port 40 Pin Controller Select Register
P40_PDISC      	.equ	0xf003c860	; Port 40 Pin Function Decision Control Register
P40_PDR0       	.equ	0xf003c840	; Port 40 Pad Driver Mode Register 0
P40_PDR1       	.equ	0xf003c844	; Port 40 Pad Driver Mode Register 1
P41_ACCEN0     	.equ	0xf003c9fc	; Port 41 Access Enable Register 0
P41_ACCEN1     	.equ	0xf003c9f8	; Port 41 Access Enable Register 1
P41_ESR        	.equ	0xf003c950	; Port 41 Emergency Stop Register
P41_ID         	.equ	0xf003c908	; Port 41 Identification Register
P41_IN         	.equ	0xf003c924	; Port 41 Input Register
P41_IOCR0      	.equ	0xf003c910	; Port 41 Input/Output Control Register 0
P41_IOCR4      	.equ	0xf003c914	; Port 41 Input/Output Control Register 4
P41_IOCR8      	.equ	0xf003c918	; Port 41 Input/Output Control Register 8
P41_OMCR       	.equ	0xf003c994	; Port 41 Output Modification Clear Register
P41_OMCR0      	.equ	0xf003c980	; Port 41 Output Modification Clear Register 0
P41_OMCR4      	.equ	0xf003c984	; Port 41 Output Modification Clear Register 4
P41_OMCR8      	.equ	0xf003c988	; Port 41 Output Modification Clear Register 8
P41_OMR        	.equ	0xf003c904	; Port 41 Output Modification Register
P41_OMSR       	.equ	0xf003c990	; Port 41 Output Modification Set Register
P41_OMSR0      	.equ	0xf003c970	; Port 41 Output Modification Set Register 0
P41_OMSR4      	.equ	0xf003c974	; Port 41 Output Modification Set Register 4
P41_OMSR8      	.equ	0xf003c978	; Port 41 Output Modification Set Register 8
P41_OUT        	.equ	0xf003c900	; Port 41 Output Register
P41_PCSR       	.equ	0xf003c964	; Port 41 Pin Controller Select Register
P41_PDISC      	.equ	0xf003c960	; Port 41 Pin Function Decision Control Register
P41_PDR0       	.equ	0xf003c940	; Port 41 Pad Driver Mode Register 0
P41_PDR1       	.equ	0xf003c944	; Port 41 Pad Driver Mode Register 1
EBU_ACCEN0     	.equ	0xf84000b0	; EBU Access Enable Register 0
EBU_ACCEN1     	.equ	0xf84000b4	; EBU Access Enable Register 1
EBU_ADDRSEL0   	.equ	0xf8400018	; EBU Address Select Register 0
EBU_ADDRSEL1   	.equ	0xf840001c	; EBU Address Select Register 1-2
EBU_ADDRSEL2   	.equ	0xf8400020	; EBU Address Select Register 1-2
EBU_BUSRAP0    	.equ	0xf840002c	; EBU Bus Read Access Parameter Register
EBU_BUSRAP1    	.equ	0xf840003c	; EBU Bus Read Access Parameter Register
EBU_BUSRAP2    	.equ	0xf840004c	; EBU Bus Read Access Parameter Register
EBU_BUSRCON0   	.equ	0xf8400028	; EBU Bus Configuration Register
EBU_BUSRCON1   	.equ	0xf8400038	; EBU Bus Configuration Register
EBU_BUSRCON2   	.equ	0xf8400048	; EBU Bus Configuration Register
EBU_BUSWAP0    	.equ	0xf8400034	; EBU Bus Write Access Parameter Register
EBU_BUSWAP1    	.equ	0xf8400044	; EBU Bus Write Access Parameter Register
EBU_BUSWAP2    	.equ	0xf8400054	; EBU Bus Write Access Parameter Register
EBU_BUSWCON0   	.equ	0xf8400030	; EBU Bus Write Configuration Register
EBU_BUSWCON1   	.equ	0xf8400040	; EBU Bus Write Configuration Register
EBU_BUSWCON2   	.equ	0xf8400050	; EBU Bus Write Configuration Register
EBU_CLC        	.equ	0xf8400000	; EBU Clock Control Register
EBU_EXTBOOT    	.equ	0xf8400010	; EBU External Boot Configuration Register
EBU_ID         	.equ	0xf8400008	; EBU Module Identification Register
EBU_MODCON     	.equ	0xf8400004	; EBU Configuration Register
EBU_SDRMCON    	.equ	0xf8400068	; EBU SDRAM Control Register
EBU_SDRMOD     	.equ	0xf840006c	; EBU SDRAM Mode Register
EBU_SDRMREF    	.equ	0xf8400070	; EBU SDRAM Refresh Control Register
EBU_SDRSTAT    	.equ	0xf8400074	; EBU SDRAM Status Register
EBU_USERCON    	.equ	0xf840000c	; EBU Test/Control Configuration Register
INT_ACCEN_CONFIG0	.equ	0xf00370f0	; Access Enable CONFIG, Register 0
INT_ACCEN_CONFIG1	.equ	0xf00370f4	; Access Enable CONFIG, Register 1
INT_ACCEN_SRB00	.equ	0xf0037100	; Access Enable SRB0, Register 0
INT_ACCEN_SRB01	.equ	0xf0037104	; Access Enable SRB0, Register 1
INT_ACCEN_SRB10	.equ	0xf0037108	; Access Enable SRB1, Register 0
INT_ACCEN_SRB11	.equ	0xf003710c	; Access Enable SRB1, Register 1
INT_ACCEN_SRB20	.equ	0xf0037110	; Access Enable SRB2, Register 0
INT_ACCEN_SRB21	.equ	0xf0037114	; Access Enable SRB2, Register 1
INT_ACCEN_SRB30	.equ	0xf0037118	; Access Enable SRB3, Register 0
INT_ACCEN_SRB31	.equ	0xf003711c	; Access Enable SRB3, Register 1
INT_ACCEN_SRB40	.equ	0xf0037120	; Access Enable SRB4, Register 0
INT_ACCEN_SRB41	.equ	0xf0037124	; Access Enable SRB4, Register 1
INT_ACCEN_SRB50	.equ	0xf0037128	; Access Enable SRB5, Register 0
INT_ACCEN_SRB51	.equ	0xf003712c	; Access Enable SRB5, Register 1
INT_ACCEN_SRC_TOS00	.equ	0xf0037180	; Access Enable SRC[31:16] TOS0, Register 0
INT_ACCEN_SRC_TOS01	.equ	0xf0037184	; Access Enable SRC[15:0] TOS0, Register 1
INT_ACCEN_SRC_TOS10	.equ	0xf0037188	; Access Enable SRC[31:16] TOS1, Register 0
INT_ACCEN_SRC_TOS11	.equ	0xf003718c	; Access Enable SRC[15:0] TOS1, Register 1
INT_ACCEN_SRC_TOS20	.equ	0xf0037190	; Access Enable SRC[31:16] TOS2, Register 0
INT_ACCEN_SRC_TOS21	.equ	0xf0037194	; Access Enable SRC[15:0] TOS2, Register 1
INT_ACCEN_SRC_TOS30	.equ	0xf0037198	; Access Enable SRC[31:16] TOS3, Register 0
INT_ACCEN_SRC_TOS31	.equ	0xf003719c	; Access Enable SRC[15:0] TOS3, Register 1
INT_ACCEN_SRC_TOS40	.equ	0xf00371a0	; Access Enable SRC[31:16] TOS4, Register 0
INT_ACCEN_SRC_TOS41	.equ	0xf00371a4	; Access Enable SRC[15:0] TOS4, Register 1
INT_ACCEN_SRC_TOS50	.equ	0xf00371a8	; Access Enable SRC[31:16] TOS5, Register 0
INT_ACCEN_SRC_TOS51	.equ	0xf00371ac	; Access Enable SRC[15:0] TOS5, Register 1
INT_ACCEN_SRC_TOS60	.equ	0xf00371b0	; Access Enable SRC[31:16] TOS6, Register 0
INT_ACCEN_SRC_TOS61	.equ	0xf00371b4	; Access Enable SRC[15:0] TOS6, Register 1
INT_ACCEN_SRC_TOS70	.equ	0xf00371b8	; Access Enable SRC[31:16] TOS7, Register 0
INT_ACCEN_SRC_TOS71	.equ	0xf00371bc	; Access Enable SRC[15:0] TOS7, Register 1
INT_ECR0       	.equ	0xf0037208	; Error Capture Register 0
INT_ECR1       	.equ	0xf0037218	; Error Capture Register 1
INT_ECR2       	.equ	0xf0037228	; Error Capture Register 2
INT_ECR3       	.equ	0xf0037238	; Error Capture Register 3
INT_ECR4       	.equ	0xf0037248	; Error Capture Register 4
INT_ECR5       	.equ	0xf0037258	; Error Capture Register 5
INT_ECR6       	.equ	0xf0037268	; Error Capture Register 6
INT_ECR7       	.equ	0xf0037278	; Error Capture Register 7
INT_ID         	.equ	0xf0037008	; Module Identification Register
INT_LASR0      	.equ	0xf0037204	; Last Acknowledged Service Request Register 0
INT_LASR1      	.equ	0xf0037214	; Last Acknowledged Service Request Register 1
INT_LASR2      	.equ	0xf0037224	; Last Acknowledged Service Request Register 2
INT_LASR3      	.equ	0xf0037234	; Last Acknowledged Service Request Register 3
INT_LASR4      	.equ	0xf0037244	; Last Acknowledged Service Request Register 4
INT_LASR5      	.equ	0xf0037254	; Last Acknowledged Service Request Register 5
INT_LASR6      	.equ	0xf0037264	; Last Acknowledged Service Request Register 6
INT_LASR7      	.equ	0xf0037274	; Last Acknowledged Service Request Register 7
INT_LWSR0      	.equ	0xf0037200	; Latest Winning Service Request Register 0
INT_LWSR1      	.equ	0xf0037210	; Latest Winning Service Request Register 1
INT_LWSR2      	.equ	0xf0037220	; Latest Winning Service Request Register 2
INT_LWSR3      	.equ	0xf0037230	; Latest Winning Service Request Register 3
INT_LWSR4      	.equ	0xf0037240	; Latest Winning Service Request Register 4
INT_LWSR5      	.equ	0xf0037250	; Latest Winning Service Request Register 5
INT_LWSR6      	.equ	0xf0037260	; Latest Winning Service Request Register 6
INT_LWSR7      	.equ	0xf0037270	; Latest Winning Service Request Register 7
INT_OIT        	.equ	0xf00370a0	; OTGM IRQ Trace
INT_OIXMS      	.equ	0xf003708c	; OTGM IRQ MUX Missed IRQ Select
INT_OIXS0      	.equ	0xf0037090	; OTGM IRQ MUX Select 0
INT_OIXS1      	.equ	0xf0037094	; OTGM IRQ MUX Select 1
INT_OIXTS      	.equ	0xf0037088	; OTGM IRQ MUX Trigger Set Select
INT_OMISN      	.equ	0xf00370a8	; OTGM MCDS I/F Sensitivity Negedge
INT_OMISP      	.equ	0xf00370a4	; OTGM MCDS I/F Sensitivity Posedge
INT_OOBS       	.equ	0xf0037080	; OTGM OTGB0/1 Status
INT_OSSIC      	.equ	0xf0037084	; OTGM SSI Control
INT_SRB0       	.equ	0xf0037010	; Service Request Broadcast Register 0
INT_SRB1       	.equ	0xf0037014	; Service Request Broadcast Register 1
INT_SRB2       	.equ	0xf0037018	; Service Request Broadcast Register 2
INT_SRB3       	.equ	0xf003701c	; Service Request Broadcast Register 3
INT_SRB4       	.equ	0xf0037020	; Service Request Broadcast Register 4
INT_SRB5       	.equ	0xf0037024	; Service Request Broadcast Register 5
SRC_AGBT       	.equ	0xf003802c	; AGBT Service Request
SRC_ASCLIN0ERR 	.equ	0xf0038058	; ASCLIN 0 Error Service Request
SRC_ASCLIN0RX  	.equ	0xf0038054	; ASCLIN 0 Receive Service Request
SRC_ASCLIN0TX  	.equ	0xf0038050	; ASCLIN 0 Transmit Service Request
SRC_ASCLIN1ERR 	.equ	0xf0038064	; ASCLIN 1 Error Service Request
SRC_ASCLIN1RX  	.equ	0xf0038060	; ASCLIN 1 Receive Service Request
SRC_ASCLIN1TX  	.equ	0xf003805c	; ASCLIN 1 Transmit Service Request
SRC_ASCLIN2ERR 	.equ	0xf0038070	; ASCLIN 2 Error Service Request
SRC_ASCLIN2RX  	.equ	0xf003806c	; ASCLIN 2 Receive Service Request
SRC_ASCLIN2TX  	.equ	0xf0038068	; ASCLIN 2 Transmit Service Request
SRC_ASCLIN3ERR 	.equ	0xf003807c	; ASCLIN 3 Error Service Request
SRC_ASCLIN3RX  	.equ	0xf0038078	; ASCLIN 3 Receive Service Request
SRC_ASCLIN3TX  	.equ	0xf0038074	; ASCLIN 3 Transmit Service Request
SRC_ASCLIN4ERR 	.equ	0xf0038088	; ASCLIN 4 Error Service Request
SRC_ASCLIN4RX  	.equ	0xf0038084	; ASCLIN 4 Receive Service Request
SRC_ASCLIN4TX  	.equ	0xf0038080	; ASCLIN 4 Transmit Service Request
SRC_ASCLIN5ERR 	.equ	0xf0038094	; ASCLIN 5 Error Service Request
SRC_ASCLIN5RX  	.equ	0xf0038090	; ASCLIN 5 Receive Service Request
SRC_ASCLIN5TX  	.equ	0xf003808c	; ASCLIN 5 Transmit Service Request
SRC_ASCLIN6ERR 	.equ	0xf00380a0	; ASCLIN 6 Error Service Request
SRC_ASCLIN6RX  	.equ	0xf003809c	; ASCLIN 6 Receive Service Request
SRC_ASCLIN6TX  	.equ	0xf0038098	; ASCLIN 6 Transmit Service Request
SRC_ASCLIN7ERR 	.equ	0xf00380ac	; ASCLIN 7 Error Service Request
SRC_ASCLIN7RX  	.equ	0xf00380a8	; ASCLIN 7 Receive Service Request
SRC_ASCLIN7TX  	.equ	0xf00380a4	; ASCLIN 7 Transmit Service Request
SRC_BCUBBB     	.equ	0xf0038024	; Bus Control Unit BBB Service Request
SRC_BCUSPB     	.equ	0xf0038020	; Bus Control Unit SPB Service Request
SRC_CAN0INT0   	.equ	0xf0038580	; CAN 0 Service Request 0
SRC_CAN0INT1   	.equ	0xf0038584	; CAN 0 Service Request 1
SRC_CAN0INT10  	.equ	0xf00385a8	; CAN 0 Service Request 10
SRC_CAN0INT11  	.equ	0xf00385ac	; CAN 0 Service Request 11
SRC_CAN0INT12  	.equ	0xf00385b0	; CAN 0 Service Request 12
SRC_CAN0INT13  	.equ	0xf00385b4	; CAN 0 Service Request 13
SRC_CAN0INT14  	.equ	0xf00385b8	; CAN 0 Service Request 14
SRC_CAN0INT15  	.equ	0xf00385bc	; CAN 0 Service Request 15
SRC_CAN0INT2   	.equ	0xf0038588	; CAN 0 Service Request 2
SRC_CAN0INT3   	.equ	0xf003858c	; CAN 0 Service Request 3
SRC_CAN0INT4   	.equ	0xf0038590	; CAN 0 Service Request 4
SRC_CAN0INT5   	.equ	0xf0038594	; CAN 0 Service Request 5
SRC_CAN0INT6   	.equ	0xf0038598	; CAN 0 Service Request 6
SRC_CAN0INT7   	.equ	0xf003859c	; CAN 0 Service Request 7
SRC_CAN0INT8   	.equ	0xf00385a0	; CAN 0 Service Request 8
SRC_CAN0INT9   	.equ	0xf00385a4	; CAN 0 Service Request 9
SRC_CAN1INT0   	.equ	0xf00385c0	; CAN 1 Service Request 0
SRC_CAN1INT1   	.equ	0xf00385c4	; CAN 1 Service Request 1
SRC_CAN1INT10  	.equ	0xf00385e8	; CAN 1 Service Request 10
SRC_CAN1INT11  	.equ	0xf00385ec	; CAN 1 Service Request 11
SRC_CAN1INT12  	.equ	0xf00385f0	; CAN 1 Service Request 12
SRC_CAN1INT13  	.equ	0xf00385f4	; CAN 1 Service Request 13
SRC_CAN1INT14  	.equ	0xf00385f8	; CAN 1 Service Request 14
SRC_CAN1INT15  	.equ	0xf00385fc	; CAN 1 Service Request 15
SRC_CAN1INT2   	.equ	0xf00385c8	; CAN 1 Service Request 2
SRC_CAN1INT3   	.equ	0xf00385cc	; CAN 1 Service Request 3
SRC_CAN1INT4   	.equ	0xf00385d0	; CAN 1 Service Request 4
SRC_CAN1INT5   	.equ	0xf00385d4	; CAN 1 Service Request 5
SRC_CAN1INT6   	.equ	0xf00385d8	; CAN 1 Service Request 6
SRC_CAN1INT7   	.equ	0xf00385dc	; CAN 1 Service Request 7
SRC_CAN1INT8   	.equ	0xf00385e0	; CAN 1 Service Request 8
SRC_CAN1INT9   	.equ	0xf00385e4	; CAN 1 Service Request 9
SRC_CAN2INT0   	.equ	0xf0038600	; CAN 2 Service Request 0
SRC_CAN2INT1   	.equ	0xf0038604	; CAN 2 Service Request 1
SRC_CAN2INT10  	.equ	0xf0038628	; CAN 2 Service Request 10
SRC_CAN2INT11  	.equ	0xf003862c	; CAN 2 Service Request 11
SRC_CAN2INT12  	.equ	0xf0038630	; CAN 2 Service Request 12
SRC_CAN2INT13  	.equ	0xf0038634	; CAN 2 Service Request 13
SRC_CAN2INT14  	.equ	0xf0038638	; CAN 2 Service Request 14
SRC_CAN2INT15  	.equ	0xf003863c	; CAN 2 Service Request 15
SRC_CAN2INT2   	.equ	0xf0038608	; CAN 2 Service Request 2
SRC_CAN2INT3   	.equ	0xf003860c	; CAN 2 Service Request 3
SRC_CAN2INT4   	.equ	0xf0038610	; CAN 2 Service Request 4
SRC_CAN2INT5   	.equ	0xf0038614	; CAN 2 Service Request 5
SRC_CAN2INT6   	.equ	0xf0038618	; CAN 2 Service Request 6
SRC_CAN2INT7   	.equ	0xf003861c	; CAN 2 Service Request 7
SRC_CAN2INT8   	.equ	0xf0038620	; CAN 2 Service Request 8
SRC_CAN2INT9   	.equ	0xf0038624	; CAN 2 Service Request 9
SRC_CCU60SR0   	.equ	0xf00382a0	; CCU6 0 Service Request 0
SRC_CCU60SR1   	.equ	0xf00382a4	; CCU6 0 Service Request 1
SRC_CCU60SR2   	.equ	0xf00382a8	; CCU6 0 Service Request 2
SRC_CCU60SR3   	.equ	0xf00382ac	; CCU6 0 Service Request 3
SRC_CCU61SR0   	.equ	0xf00382b0	; CCU6 1 Service Request 0
SRC_CCU61SR1   	.equ	0xf00382b4	; CCU6 1 Service Request 1
SRC_CCU61SR2   	.equ	0xf00382b8	; CCU6 1 Service Request 2
SRC_CCU61SR3   	.equ	0xf00382bc	; CCU6 1 Service Request 3
SRC_CERBERUS0  	.equ	0xf0038040	; Cerberus Service Request 0
SRC_CERBERUS1  	.equ	0xf0038044	; Cerberus Service Request 1
SRC_CIFISP     	.equ	0xf0038938	; CIF ISP Service Request
SRC_CIFMI      	.equ	0xf0038930	; CIF MI Service Request
SRC_CIFMIEP    	.equ	0xf0038934	; CIF MI EP Service Request
SRC_CIFMJPEG   	.equ	0xf003893c	; CIF MJPEG Service Request
SRC_CPU0SB     	.equ	0xf0038000	; CPU0 Software Breakpoint Service Request
SRC_CPU1SB     	.equ	0xf0038004	; CPU1 Software Breakpoint Service Request
SRC_CPU2SB     	.equ	0xf0038008	; CPU2 Software Breakpoint Service Request
SRC_CPU3SB     	.equ	0xf003800c	; CPU3 Software Breakpoint Service Request
SRC_CPU4SB     	.equ	0xf0038010	; CPU4 Software Breakpoint Service Request
SRC_CPU5SB     	.equ	0xf0038014	; CPU5 Software Breakpoint Service Request
SRC_DAM0DR     	.equ	0xf0038910	; DAM0 DMA Ready Service Request x
SRC_DAM0ERR    	.equ	0xf0038914	; DAM0 DMA Error Service Request x
SRC_DAM0LI0    	.equ	0xf0038900	; DAM0 Limit 0 Service Request x
SRC_DAM0LI1    	.equ	0xf0038908	; DAM0 Limit 1 Service Request x
SRC_DAM0RI0    	.equ	0xf0038904	; DAM0 Ready 0 Service Request x
SRC_DAM0RI1    	.equ	0xf003890c	; DAM0 Ready 1 Service Request x
SRC_DAM1DR     	.equ	0xf0038928	; DAM1 DMA Ready Service Request x
SRC_DAM1ERR    	.equ	0xf003892c	; DAM1 DMA Error Service Request x
SRC_DAM1LI0    	.equ	0xf0038918	; DAM1 Limit 0 Service Request x
SRC_DAM1LI1    	.equ	0xf0038920	; DAM1 Limit 1 Service Request x
SRC_DAM1RI0    	.equ	0xf003891c	; DAM1 Ready 0 Service Request x
SRC_DAM1RI1    	.equ	0xf0038924	; DAM1 Ready 1 Service Request x
SRC_DMACH0     	.equ	0xf0038350	; DMA Channel 0 Service Request
SRC_DMACH1     	.equ	0xf0038354	; DMA Channel 1 Service Request
SRC_DMACH10    	.equ	0xf0038378	; DMA Channel 10 Service Request
SRC_DMACH100   	.equ	0xf00384e0	; DMA Channel 100 Service Request
SRC_DMACH101   	.equ	0xf00384e4	; DMA Channel 101 Service Request
SRC_DMACH102   	.equ	0xf00384e8	; DMA Channel 102 Service Request
SRC_DMACH103   	.equ	0xf00384ec	; DMA Channel 103 Service Request
SRC_DMACH104   	.equ	0xf00384f0	; DMA Channel 104 Service Request
SRC_DMACH105   	.equ	0xf00384f4	; DMA Channel 105 Service Request
SRC_DMACH106   	.equ	0xf00384f8	; DMA Channel 106 Service Request
SRC_DMACH107   	.equ	0xf00384fc	; DMA Channel 107 Service Request
SRC_DMACH108   	.equ	0xf0038500	; DMA Channel 108 Service Request
SRC_DMACH109   	.equ	0xf0038504	; DMA Channel 109 Service Request
SRC_DMACH11    	.equ	0xf003837c	; DMA Channel 11 Service Request
SRC_DMACH110   	.equ	0xf0038508	; DMA Channel 110 Service Request
SRC_DMACH111   	.equ	0xf003850c	; DMA Channel 111 Service Request
SRC_DMACH112   	.equ	0xf0038510	; DMA Channel 112 Service Request
SRC_DMACH113   	.equ	0xf0038514	; DMA Channel 113 Service Request
SRC_DMACH114   	.equ	0xf0038518	; DMA Channel 114 Service Request
SRC_DMACH115   	.equ	0xf003851c	; DMA Channel 115 Service Request
SRC_DMACH116   	.equ	0xf0038520	; DMA Channel 116 Service Request
SRC_DMACH117   	.equ	0xf0038524	; DMA Channel 117 Service Request
SRC_DMACH118   	.equ	0xf0038528	; DMA Channel 118 Service Request
SRC_DMACH119   	.equ	0xf003852c	; DMA Channel 119 Service Request
SRC_DMACH12    	.equ	0xf0038380	; DMA Channel 12 Service Request
SRC_DMACH120   	.equ	0xf0038530	; DMA Channel 120 Service Request
SRC_DMACH121   	.equ	0xf0038534	; DMA Channel 121 Service Request
SRC_DMACH122   	.equ	0xf0038538	; DMA Channel 122 Service Request
SRC_DMACH123   	.equ	0xf003853c	; DMA Channel 123 Service Request
SRC_DMACH124   	.equ	0xf0038540	; DMA Channel 124 Service Request
SRC_DMACH125   	.equ	0xf0038544	; DMA Channel 125 Service Request
SRC_DMACH126   	.equ	0xf0038548	; DMA Channel 126 Service Request
SRC_DMACH127   	.equ	0xf003854c	; DMA Channel 127 Service Request
SRC_DMACH13    	.equ	0xf0038384	; DMA Channel 13 Service Request
SRC_DMACH14    	.equ	0xf0038388	; DMA Channel 14 Service Request
SRC_DMACH15    	.equ	0xf003838c	; DMA Channel 15 Service Request
SRC_DMACH16    	.equ	0xf0038390	; DMA Channel 16 Service Request
SRC_DMACH17    	.equ	0xf0038394	; DMA Channel 17 Service Request
SRC_DMACH18    	.equ	0xf0038398	; DMA Channel 18 Service Request
SRC_DMACH19    	.equ	0xf003839c	; DMA Channel 19 Service Request
SRC_DMACH2     	.equ	0xf0038358	; DMA Channel 2 Service Request
SRC_DMACH20    	.equ	0xf00383a0	; DMA Channel 20 Service Request
SRC_DMACH21    	.equ	0xf00383a4	; DMA Channel 21 Service Request
SRC_DMACH22    	.equ	0xf00383a8	; DMA Channel 22 Service Request
SRC_DMACH23    	.equ	0xf00383ac	; DMA Channel 23 Service Request
SRC_DMACH24    	.equ	0xf00383b0	; DMA Channel 24 Service Request
SRC_DMACH25    	.equ	0xf00383b4	; DMA Channel 25 Service Request
SRC_DMACH26    	.equ	0xf00383b8	; DMA Channel 26 Service Request
SRC_DMACH27    	.equ	0xf00383bc	; DMA Channel 27 Service Request
SRC_DMACH28    	.equ	0xf00383c0	; DMA Channel 28 Service Request
SRC_DMACH29    	.equ	0xf00383c4	; DMA Channel 29 Service Request
SRC_DMACH3     	.equ	0xf003835c	; DMA Channel 3 Service Request
SRC_DMACH30    	.equ	0xf00383c8	; DMA Channel 30 Service Request
SRC_DMACH31    	.equ	0xf00383cc	; DMA Channel 31 Service Request
SRC_DMACH32    	.equ	0xf00383d0	; DMA Channel 32 Service Request
SRC_DMACH33    	.equ	0xf00383d4	; DMA Channel 33 Service Request
SRC_DMACH34    	.equ	0xf00383d8	; DMA Channel 34 Service Request
SRC_DMACH35    	.equ	0xf00383dc	; DMA Channel 35 Service Request
SRC_DMACH36    	.equ	0xf00383e0	; DMA Channel 36 Service Request
SRC_DMACH37    	.equ	0xf00383e4	; DMA Channel 37 Service Request
SRC_DMACH38    	.equ	0xf00383e8	; DMA Channel 38 Service Request
SRC_DMACH39    	.equ	0xf00383ec	; DMA Channel 39 Service Request
SRC_DMACH4     	.equ	0xf0038360	; DMA Channel 4 Service Request
SRC_DMACH40    	.equ	0xf00383f0	; DMA Channel 40 Service Request
SRC_DMACH41    	.equ	0xf00383f4	; DMA Channel 41 Service Request
SRC_DMACH42    	.equ	0xf00383f8	; DMA Channel 42 Service Request
SRC_DMACH43    	.equ	0xf00383fc	; DMA Channel 43 Service Request
SRC_DMACH44    	.equ	0xf0038400	; DMA Channel 44 Service Request
SRC_DMACH45    	.equ	0xf0038404	; DMA Channel 45 Service Request
SRC_DMACH46    	.equ	0xf0038408	; DMA Channel 46 Service Request
SRC_DMACH47    	.equ	0xf003840c	; DMA Channel 47 Service Request
SRC_DMACH48    	.equ	0xf0038410	; DMA Channel 48 Service Request
SRC_DMACH49    	.equ	0xf0038414	; DMA Channel 49 Service Request
SRC_DMACH5     	.equ	0xf0038364	; DMA Channel 5 Service Request
SRC_DMACH50    	.equ	0xf0038418	; DMA Channel 50 Service Request
SRC_DMACH51    	.equ	0xf003841c	; DMA Channel 51 Service Request
SRC_DMACH52    	.equ	0xf0038420	; DMA Channel 52 Service Request
SRC_DMACH53    	.equ	0xf0038424	; DMA Channel 53 Service Request
SRC_DMACH54    	.equ	0xf0038428	; DMA Channel 54 Service Request
SRC_DMACH55    	.equ	0xf003842c	; DMA Channel 55 Service Request
SRC_DMACH56    	.equ	0xf0038430	; DMA Channel 56 Service Request
SRC_DMACH57    	.equ	0xf0038434	; DMA Channel 57 Service Request
SRC_DMACH58    	.equ	0xf0038438	; DMA Channel 58 Service Request
SRC_DMACH59    	.equ	0xf003843c	; DMA Channel 59 Service Request
SRC_DMACH6     	.equ	0xf0038368	; DMA Channel 6 Service Request
SRC_DMACH60    	.equ	0xf0038440	; DMA Channel 60 Service Request
SRC_DMACH61    	.equ	0xf0038444	; DMA Channel 61 Service Request
SRC_DMACH62    	.equ	0xf0038448	; DMA Channel 62 Service Request
SRC_DMACH63    	.equ	0xf003844c	; DMA Channel 63 Service Request
SRC_DMACH64    	.equ	0xf0038450	; DMA Channel 64 Service Request
SRC_DMACH65    	.equ	0xf0038454	; DMA Channel 65 Service Request
SRC_DMACH66    	.equ	0xf0038458	; DMA Channel 66 Service Request
SRC_DMACH67    	.equ	0xf003845c	; DMA Channel 67 Service Request
SRC_DMACH68    	.equ	0xf0038460	; DMA Channel 68 Service Request
SRC_DMACH69    	.equ	0xf0038464	; DMA Channel 69 Service Request
SRC_DMACH7     	.equ	0xf003836c	; DMA Channel 7 Service Request
SRC_DMACH70    	.equ	0xf0038468	; DMA Channel 70 Service Request
SRC_DMACH71    	.equ	0xf003846c	; DMA Channel 71 Service Request
SRC_DMACH72    	.equ	0xf0038470	; DMA Channel 72 Service Request
SRC_DMACH73    	.equ	0xf0038474	; DMA Channel 73 Service Request
SRC_DMACH74    	.equ	0xf0038478	; DMA Channel 74 Service Request
SRC_DMACH75    	.equ	0xf003847c	; DMA Channel 75 Service Request
SRC_DMACH76    	.equ	0xf0038480	; DMA Channel 76 Service Request
SRC_DMACH77    	.equ	0xf0038484	; DMA Channel 77 Service Request
SRC_DMACH78    	.equ	0xf0038488	; DMA Channel 78 Service Request
SRC_DMACH79    	.equ	0xf003848c	; DMA Channel 79 Service Request
SRC_DMACH8     	.equ	0xf0038370	; DMA Channel 8 Service Request
SRC_DMACH80    	.equ	0xf0038490	; DMA Channel 80 Service Request
SRC_DMACH81    	.equ	0xf0038494	; DMA Channel 81 Service Request
SRC_DMACH82    	.equ	0xf0038498	; DMA Channel 82 Service Request
SRC_DMACH83    	.equ	0xf003849c	; DMA Channel 83 Service Request
SRC_DMACH84    	.equ	0xf00384a0	; DMA Channel 84 Service Request
SRC_DMACH85    	.equ	0xf00384a4	; DMA Channel 85 Service Request
SRC_DMACH86    	.equ	0xf00384a8	; DMA Channel 86 Service Request
SRC_DMACH87    	.equ	0xf00384ac	; DMA Channel 87 Service Request
SRC_DMACH88    	.equ	0xf00384b0	; DMA Channel 88 Service Request
SRC_DMACH89    	.equ	0xf00384b4	; DMA Channel 89 Service Request
SRC_DMACH9     	.equ	0xf0038374	; DMA Channel 9 Service Request
SRC_DMACH90    	.equ	0xf00384b8	; DMA Channel 90 Service Request
SRC_DMACH91    	.equ	0xf00384bc	; DMA Channel 91 Service Request
SRC_DMACH92    	.equ	0xf00384c0	; DMA Channel 92 Service Request
SRC_DMACH93    	.equ	0xf00384c4	; DMA Channel 93 Service Request
SRC_DMACH94    	.equ	0xf00384c8	; DMA Channel 94 Service Request
SRC_DMACH95    	.equ	0xf00384cc	; DMA Channel 95 Service Request
SRC_DMACH96    	.equ	0xf00384d0	; DMA Channel 96 Service Request
SRC_DMACH97    	.equ	0xf00384d4	; DMA Channel 97 Service Request
SRC_DMACH98    	.equ	0xf00384d8	; DMA Channel 98 Service Request
SRC_DMACH99    	.equ	0xf00384dc	; DMA Channel 99 Service Request
SRC_DMAERR     	.equ	0xf0038340	; DMA Error Service Request
SRC_DSADCSRA0  	.equ	0xf0038774	; DSADC SRA0 Service Request
SRC_DSADCSRA1  	.equ	0xf003877c	; DSADC SRA1 Service Request
SRC_DSADCSRA10 	.equ	0xf00387c4	; DSADC SRA10 Service Request
SRC_DSADCSRA11 	.equ	0xf00387cc	; DSADC SRA11 Service Request
SRC_DSADCSRA12 	.equ	0xf00387d4	; DSADC SRA12 Service Request
SRC_DSADCSRA13 	.equ	0xf00387dc	; DSADC SRA13 Service Request
SRC_DSADCSRA2  	.equ	0xf0038784	; DSADC SRA2 Service Request
SRC_DSADCSRA3  	.equ	0xf003878c	; DSADC SRA3 Service Request
SRC_DSADCSRA4  	.equ	0xf0038794	; DSADC SRA4 Service Request
SRC_DSADCSRA5  	.equ	0xf003879c	; DSADC SRA5 Service Request
SRC_DSADCSRA6  	.equ	0xf00387a4	; DSADC SRA6 Service Request
SRC_DSADCSRA7  	.equ	0xf00387ac	; DSADC SRA7 Service Request
SRC_DSADCSRA8  	.equ	0xf00387b4	; DSADC SRA8 Service Request
SRC_DSADCSRA9  	.equ	0xf00387bc	; DSADC SRA9 Service Request
SRC_DSADCSRM0  	.equ	0xf0038770	; DSADC SRM0 Service Request
SRC_DSADCSRM1  	.equ	0xf0038778	; DSADC SRM1 Service Request
SRC_DSADCSRM10 	.equ	0xf00387c0	; DSADC SRM10 Service Request
SRC_DSADCSRM11 	.equ	0xf00387c8	; DSADC SRM11 Service Request
SRC_DSADCSRM12 	.equ	0xf00387d0	; DSADC SRM12 Service Request
SRC_DSADCSRM13 	.equ	0xf00387d8	; DSADC SRM13 Service Request
SRC_DSADCSRM2  	.equ	0xf0038780	; DSADC SRM2 Service Request
SRC_DSADCSRM3  	.equ	0xf0038788	; DSADC SRM3 Service Request
SRC_DSADCSRM4  	.equ	0xf0038790	; DSADC SRM4 Service Request
SRC_DSADCSRM5  	.equ	0xf0038798	; DSADC SRM5 Service Request
SRC_DSADCSRM6  	.equ	0xf00387a0	; DSADC SRM6 Service Request
SRC_DSADCSRM7  	.equ	0xf00387a8	; DSADC SRM7 Service Request
SRC_DSADCSRM8  	.equ	0xf00387b0	; DSADC SRM8 Service Request
SRC_DSADCSRM9  	.equ	0xf00387b8	; DSADC SRM9 Service Request
SRC_ERAY0IBUSY 	.equ	0xf0038824	; E-RAY 0 Input Buffer Busy Service Request
SRC_ERAY0INT0  	.equ	0xf0038800	; E-RAY 0 Service Request 0
SRC_ERAY0INT1  	.equ	0xf0038804	; E-RAY 0 Service Request 1
SRC_ERAY0MBSC0 	.equ	0xf0038818	; E-RAY 0 Message Buffer Status Changed 0 Service Request
SRC_ERAY0MBSC1 	.equ	0xf003881c	; E-RAY 0 Message Buffer Status Changed 1 Service Request
SRC_ERAY0NDAT0 	.equ	0xf0038810	; E-RAY 0 New Data 0 Service Request
SRC_ERAY0NDAT1 	.equ	0xf0038814	; E-RAY 0 New Data 1 Service Request
SRC_ERAY0OBUSY 	.equ	0xf0038820	; E-RAY 0 Output Buffer Busy Service Request
SRC_ERAY0TINT0 	.equ	0xf0038808	; E-RAY 0 Timer Interrupt 0 Service Request
SRC_ERAY0TINT1 	.equ	0xf003880c	; E-RAY 0 Timer Interrupt 1 Service Request
SRC_ERAY1IBUSY 	.equ	0xf0038854	; E-RAY 1 Input Buffer Busy Service Request
SRC_ERAY1INT0  	.equ	0xf0038830	; E-RAY 1 Service Request 0
SRC_ERAY1INT1  	.equ	0xf0038834	; E-RAY 1 Service Request 1
SRC_ERAY1MBSC0 	.equ	0xf0038848	; E-RAY 1 Message Buffer Status Changed 0 Service Request
SRC_ERAY1MBSC1 	.equ	0xf003884c	; E-RAY 1 Message Buffer Status Changed 1 Service Request
SRC_ERAY1NDAT0 	.equ	0xf0038840	; E-RAY 1 New Data 0 Service Request
SRC_ERAY1NDAT1 	.equ	0xf0038844	; E-RAY 1 New Data 1 Service Request
SRC_ERAY1OBUSY 	.equ	0xf0038850	; E-RAY 1 Output Buffer Busy Service Request
SRC_ERAY1TINT0 	.equ	0xf0038838	; E-RAY 1 Timer Interrupt 0 Service Request
SRC_ERAY1TINT1 	.equ	0xf003883c	; E-RAY 1 Timer Interrupt 1 Service Request
SRC_ETH        	.equ	0xf0038560	; Ethernet Service Request
SRC_FCE0       	.equ	0xf0038330	; FCE 0 Error Service Request
SRC_GPSR00     	.equ	0xf0038990	; GPSR Group 0 Service Request 00
SRC_GPSR01     	.equ	0xf0038994	; GPSR Group 0 Service Request 01
SRC_GPSR02     	.equ	0xf0038998	; GPSR Group 0 Service Request 02
SRC_GPSR03     	.equ	0xf003899c	; GPSR Group 0 Service Request 03
SRC_GPSR04     	.equ	0xf00389a0	; GPSR Group 0 Service Request 04
SRC_GPSR05     	.equ	0xf00389a4	; GPSR Group 0 Service Request 05
SRC_GPSR06     	.equ	0xf00389a8	; GPSR Group 0 Service Request 06
SRC_GPSR07     	.equ	0xf00389ac	; GPSR Group 0 Service Request 07
SRC_GPSR10     	.equ	0xf00389b0	; GPSR Group 1 Service Request 10
SRC_GPSR11     	.equ	0xf00389b4	; GPSR Group 1 Service Request 11
SRC_GPSR12     	.equ	0xf00389b8	; GPSR Group 1 Service Request 12
SRC_GPSR13     	.equ	0xf00389bc	; GPSR Group 1 Service Request 13
SRC_GPSR14     	.equ	0xf00389c0	; GPSR Group 1 Service Request 14
SRC_GPSR15     	.equ	0xf00389c4	; GPSR Group 1 Service Request 15
SRC_GPSR16     	.equ	0xf00389c8	; GPSR Group 1 Service Request 16
SRC_GPSR17     	.equ	0xf00389cc	; GPSR Group 1 Service Request 17
SRC_GPSR20     	.equ	0xf00389d0	; GPSR Group 2 Service Request 20
SRC_GPSR21     	.equ	0xf00389d4	; GPSR Group 2 Service Request 21
SRC_GPSR22     	.equ	0xf00389d8	; GPSR Group 2 Service Request 22
SRC_GPSR23     	.equ	0xf00389dc	; GPSR Group 2 Service Request 23
SRC_GPSR24     	.equ	0xf00389e0	; GPSR Group 2 Service Request 24
SRC_GPSR25     	.equ	0xf00389e4	; GPSR Group 2 Service Request 25
SRC_GPSR26     	.equ	0xf00389e8	; GPSR Group 2 Service Request 26
SRC_GPSR27     	.equ	0xf00389ec	; GPSR Group 2 Service Request 27
SRC_GPSR30     	.equ	0xf00389f0	; GPSR Group 3 Service Request 30
SRC_GPSR31     	.equ	0xf00389f4	; GPSR Group 3 Service Request 31
SRC_GPSR32     	.equ	0xf00389f8	; GPSR Group 3 Service Request 32
SRC_GPSR33     	.equ	0xf00389fc	; GPSR Group 3 Service Request 33
SRC_GPSR34     	.equ	0xf0038a00	; GPSR Group 3 Service Request 34
SRC_GPSR35     	.equ	0xf0038a04	; GPSR Group 3 Service Request 35
SRC_GPSR36     	.equ	0xf0038a08	; GPSR Group 3 Service Request 36
SRC_GPSR37     	.equ	0xf0038a0c	; GPSR Group 3 Service Request 37
SRC_GPSR40     	.equ	0xf0038a10	; GPSR Group 4 Service Request 40
SRC_GPSR41     	.equ	0xf0038a14	; GPSR Group 4 Service Request 41
SRC_GPSR42     	.equ	0xf0038a18	; GPSR Group 4 Service Request 42
SRC_GPSR43     	.equ	0xf0038a1c	; GPSR Group 4 Service Request 43
SRC_GPSR44     	.equ	0xf0038a20	; GPSR Group 4 Service Request 44
SRC_GPSR45     	.equ	0xf0038a24	; GPSR Group 4 Service Request 45
SRC_GPSR46     	.equ	0xf0038a28	; GPSR Group 4 Service Request 46
SRC_GPSR47     	.equ	0xf0038a2c	; GPSR Group 4 Service Request 47
SRC_GPSR50     	.equ	0xf0038a30	; GPSR Group 5 Service Request 50
SRC_GPSR51     	.equ	0xf0038a34	; GPSR Group 5 Service Request 51
SRC_GPSR52     	.equ	0xf0038a38	; GPSR Group 5 Service Request 52
SRC_GPSR53     	.equ	0xf0038a3c	; GPSR Group 5 Service Request 53
SRC_GPSR54     	.equ	0xf0038a40	; GPSR Group 5 Service Request 54
SRC_GPSR55     	.equ	0xf0038a44	; GPSR Group 5 Service Request 55
SRC_GPSR56     	.equ	0xf0038a48	; GPSR Group 5 Service Request 56
SRC_GPSR57     	.equ	0xf0038a4c	; GPSR Group 5 Service Request 57
SRC_GPT120CIRQ 	.equ	0xf00382e0	; GPT120 CAPREL Service Request
SRC_GPT120T2   	.equ	0xf00382e4	; GPT120 T2 Overflow/Underflow Service Request
SRC_GPT120T3   	.equ	0xf00382e8	; GPT120 T3 Overflow/Underflow Service Request
SRC_GPT120T4   	.equ	0xf00382ec	; GPT120 T4 Overflow/Underflow Service Request
SRC_GPT120T5   	.equ	0xf00382f0	; GPT120 T5 Overflow/Underflow Service Request
SRC_GPT120T6   	.equ	0xf00382f4	; GPT120 T6 Overflow/Underflow Service Request
SRC_GTMAEIIRQ  	.equ	0xf0038a70	; GTM AEI Shared Service Request
SRC_GTMARUIRQ0 	.equ	0xf0038a74	; GTM ARU Shared Service Request 0
SRC_GTMARUIRQ1 	.equ	0xf0038a78	; GTM ARU Shared Service Request 1
SRC_GTMARUIRQ2 	.equ	0xf0038a7c	; GTM ARU Shared Service Request 2
SRC_GTMATOM00  	.equ	0xf0038ef0	; GTM ATOM 0 Shared Service Request 0
SRC_GTMATOM01  	.equ	0xf0038ef4	; GTM ATOM 0 Shared Service Request 1
SRC_GTMATOM02  	.equ	0xf0038ef8	; GTM ATOM 0 Shared Service Request 2
SRC_GTMATOM03  	.equ	0xf0038efc	; GTM ATOM 0 Shared Service Request 3
SRC_GTMATOM10  	.equ	0xf0038f00	; GTM ATOM 1 Shared Service Request 0
SRC_GTMATOM100 	.equ	0xf0038f90	; GTM ATOM 10 Shared Service Request 0
SRC_GTMATOM101 	.equ	0xf0038f94	; GTM ATOM 10 Shared Service Request 1
SRC_GTMATOM102 	.equ	0xf0038f98	; GTM ATOM 10 Shared Service Request 2
SRC_GTMATOM103 	.equ	0xf0038f9c	; GTM ATOM 10 Shared Service Request 3
SRC_GTMATOM11  	.equ	0xf0038f04	; GTM ATOM 1 Shared Service Request 1
SRC_GTMATOM110 	.equ	0xf0038fa0	; GTM ATOM 11 Shared Service Request 0
SRC_GTMATOM111 	.equ	0xf0038fa4	; GTM ATOM 11 Shared Service Request 1
SRC_GTMATOM112 	.equ	0xf0038fa8	; GTM ATOM 11 Shared Service Request 2
SRC_GTMATOM113 	.equ	0xf0038fac	; GTM ATOM 11 Shared Service Request 3
SRC_GTMATOM12  	.equ	0xf0038f08	; GTM ATOM 1 Shared Service Request 2
SRC_GTMATOM13  	.equ	0xf0038f0c	; GTM ATOM 1 Shared Service Request 3
SRC_GTMATOM20  	.equ	0xf0038f10	; GTM ATOM 2 Shared Service Request 0
SRC_GTMATOM21  	.equ	0xf0038f14	; GTM ATOM 2 Shared Service Request 1
SRC_GTMATOM22  	.equ	0xf0038f18	; GTM ATOM 2 Shared Service Request 2
SRC_GTMATOM23  	.equ	0xf0038f1c	; GTM ATOM 2 Shared Service Request 3
SRC_GTMATOM30  	.equ	0xf0038f20	; GTM ATOM 3 Shared Service Request 0
SRC_GTMATOM31  	.equ	0xf0038f24	; GTM ATOM 3 Shared Service Request 1
SRC_GTMATOM32  	.equ	0xf0038f28	; GTM ATOM 3 Shared Service Request 2
SRC_GTMATOM33  	.equ	0xf0038f2c	; GTM ATOM 3 Shared Service Request 3
SRC_GTMATOM40  	.equ	0xf0038f30	; GTM ATOM 4 Shared Service Request 0
SRC_GTMATOM41  	.equ	0xf0038f34	; GTM ATOM 4 Shared Service Request 1
SRC_GTMATOM42  	.equ	0xf0038f38	; GTM ATOM 4 Shared Service Request 2
SRC_GTMATOM43  	.equ	0xf0038f3c	; GTM ATOM 4 Shared Service Request 3
SRC_GTMATOM50  	.equ	0xf0038f40	; GTM ATOM 5 Shared Service Request 0
SRC_GTMATOM51  	.equ	0xf0038f44	; GTM ATOM 5 Shared Service Request 1
SRC_GTMATOM52  	.equ	0xf0038f48	; GTM ATOM 5 Shared Service Request 2
SRC_GTMATOM53  	.equ	0xf0038f4c	; GTM ATOM 5 Shared Service Request 3
SRC_GTMATOM60  	.equ	0xf0038f50	; GTM ATOM 6 Shared Service Request 0
SRC_GTMATOM61  	.equ	0xf0038f54	; GTM ATOM 6 Shared Service Request 1
SRC_GTMATOM62  	.equ	0xf0038f58	; GTM ATOM 6 Shared Service Request 2
SRC_GTMATOM63  	.equ	0xf0038f5c	; GTM ATOM 6 Shared Service Request 3
SRC_GTMATOM70  	.equ	0xf0038f60	; GTM ATOM 7 Shared Service Request 0
SRC_GTMATOM71  	.equ	0xf0038f64	; GTM ATOM 7 Shared Service Request 1
SRC_GTMATOM72  	.equ	0xf0038f68	; GTM ATOM 7 Shared Service Request 2
SRC_GTMATOM73  	.equ	0xf0038f6c	; GTM ATOM 7 Shared Service Request 3
SRC_GTMATOM80  	.equ	0xf0038f70	; GTM ATOM 8 Shared Service Request 0
SRC_GTMATOM81  	.equ	0xf0038f74	; GTM ATOM 8 Shared Service Request 1
SRC_GTMATOM82  	.equ	0xf0038f78	; GTM ATOM 8 Shared Service Request 2
SRC_GTMATOM83  	.equ	0xf0038f7c	; GTM ATOM 8 Shared Service Request 3
SRC_GTMATOM90  	.equ	0xf0038f80	; GTM ATOM 9Shared Service Request 0
SRC_GTMATOM91  	.equ	0xf0038f84	; GTM ATOM 9Shared Service Request 1
SRC_GTMATOM92  	.equ	0xf0038f88	; GTM ATOM 9Shared Service Request 2
SRC_GTMATOM93  	.equ	0xf0038f8c	; GTM ATOM 9Shared Service Request 3
SRC_GTMBRCIRQ  	.equ	0xf0038a80	; GTM BRC Shared Service Request
SRC_GTMCMPIRQ  	.equ	0xf0038a84	; GTM CMP Shared Service Request
SRC_GTMDPLL0   	.equ	0xf0038b00	; GTM DPLL Service Request 0
SRC_GTMDPLL1   	.equ	0xf0038b04	; GTM DPLL Service Request 1
SRC_GTMDPLL10  	.equ	0xf0038b28	; GTM DPLL Service Request 10
SRC_GTMDPLL11  	.equ	0xf0038b2c	; GTM DPLL Service Request 11
SRC_GTMDPLL12  	.equ	0xf0038b30	; GTM DPLL Service Request 12
SRC_GTMDPLL13  	.equ	0xf0038b34	; GTM DPLL Service Request 13
SRC_GTMDPLL14  	.equ	0xf0038b38	; GTM DPLL Service Request 14
SRC_GTMDPLL15  	.equ	0xf0038b3c	; GTM DPLL Service Request 15
SRC_GTMDPLL16  	.equ	0xf0038b40	; GTM DPLL Service Request 16
SRC_GTMDPLL17  	.equ	0xf0038b44	; GTM DPLL Service Request 17
SRC_GTMDPLL18  	.equ	0xf0038b48	; GTM DPLL Service Request 18
SRC_GTMDPLL19  	.equ	0xf0038b4c	; GTM DPLL Service Request 19
SRC_GTMDPLL2   	.equ	0xf0038b08	; GTM DPLL Service Request 2
SRC_GTMDPLL20  	.equ	0xf0038b50	; GTM DPLL Service Request 20
SRC_GTMDPLL21  	.equ	0xf0038b54	; GTM DPLL Service Request 21
SRC_GTMDPLL22  	.equ	0xf0038b58	; GTM DPLL Service Request 22
SRC_GTMDPLL23  	.equ	0xf0038b5c	; GTM DPLL Service Request 23
SRC_GTMDPLL24  	.equ	0xf0038b60	; GTM DPLL Service Request 24
SRC_GTMDPLL25  	.equ	0xf0038b64	; GTM DPLL Service Request 25
SRC_GTMDPLL26  	.equ	0xf0038b68	; GTM DPLL Service Request 26
SRC_GTMDPLL3   	.equ	0xf0038b0c	; GTM DPLL Service Request 3
SRC_GTMDPLL4   	.equ	0xf0038b10	; GTM DPLL Service Request 4
SRC_GTMDPLL5   	.equ	0xf0038b14	; GTM DPLL Service Request 5
SRC_GTMDPLL6   	.equ	0xf0038b18	; GTM DPLL Service Request 6
SRC_GTMDPLL7   	.equ	0xf0038b1c	; GTM DPLL Service Request 7
SRC_GTMDPLL8   	.equ	0xf0038b20	; GTM DPLL Service Request 8
SRC_GTMDPLL9   	.equ	0xf0038b24	; GTM DPLL Service Request 9
SRC_GTMERR     	.equ	0xf0038b70	; GTM Error Service Request
SRC_GTMMCS00   	.equ	0xf0038cb0	; GTM MCS 0 Shared Service Request 0
SRC_GTMMCS01   	.equ	0xf0038cb4	; GTM MCS 0 Shared Service Request 1
SRC_GTMMCS02   	.equ	0xf0038cb8	; GTM MCS 0 Shared Service Request 2
SRC_GTMMCS03   	.equ	0xf0038cbc	; GTM MCS 0 Shared Service Request 3
SRC_GTMMCS04   	.equ	0xf0038cc0	; GTM MCS 0 Shared Service Request 4
SRC_GTMMCS05   	.equ	0xf0038cc4	; GTM MCS 0 Shared Service Request 5
SRC_GTMMCS06   	.equ	0xf0038cc8	; GTM MCS 0 Shared Service Request 6
SRC_GTMMCS07   	.equ	0xf0038ccc	; GTM MCS 0 Shared Service Request 7
SRC_GTMMCS10   	.equ	0xf0038cd0	; GTM MCS 1 Shared Service Request 0
SRC_GTMMCS11   	.equ	0xf0038cd4	; GTM MCS 1 Shared Service Request 1
SRC_GTMMCS12   	.equ	0xf0038cd8	; GTM MCS 1 Shared Service Request 2
SRC_GTMMCS13   	.equ	0xf0038cdc	; GTM MCS 1 Shared Service Request 3
SRC_GTMMCS14   	.equ	0xf0038ce0	; GTM MCS 1 Shared Service Request 4
SRC_GTMMCS15   	.equ	0xf0038ce4	; GTM MCS 1 Shared Service Request 5
SRC_GTMMCS16   	.equ	0xf0038ce8	; GTM MCS 1 Shared Service Request 6
SRC_GTMMCS17   	.equ	0xf0038cec	; GTM MCS 1 Shared Service Request 7
SRC_GTMMCS20   	.equ	0xf0038cf0	; GTM MCS 2 Shared Service Request 0
SRC_GTMMCS21   	.equ	0xf0038cf4	; GTM MCS 2 Shared Service Request 1
SRC_GTMMCS22   	.equ	0xf0038cf8	; GTM MCS 2 Shared Service Request 2
SRC_GTMMCS23   	.equ	0xf0038cfc	; GTM MCS 2 Shared Service Request 3
SRC_GTMMCS24   	.equ	0xf0038d00	; GTM MCS 2 Shared Service Request 4
SRC_GTMMCS25   	.equ	0xf0038d04	; GTM MCS 2 Shared Service Request 5
SRC_GTMMCS26   	.equ	0xf0038d08	; GTM MCS 2 Shared Service Request 6
SRC_GTMMCS27   	.equ	0xf0038d0c	; GTM MCS 2 Shared Service Request 7
SRC_GTMMCS30   	.equ	0xf0038d10	; GTM MCS 3 Shared Service Request 0
SRC_GTMMCS31   	.equ	0xf0038d14	; GTM MCS 3 Shared Service Request 1
SRC_GTMMCS32   	.equ	0xf0038d18	; GTM MCS 3 Shared Service Request 2
SRC_GTMMCS33   	.equ	0xf0038d1c	; GTM MCS 3 Shared Service Request 3
SRC_GTMMCS34   	.equ	0xf0038d20	; GTM MCS 3 Shared Service Request 4
SRC_GTMMCS35   	.equ	0xf0038d24	; GTM MCS 3 Shared Service Request 5
SRC_GTMMCS36   	.equ	0xf0038d28	; GTM MCS 3 Shared Service Request 6
SRC_GTMMCS37   	.equ	0xf0038d2c	; GTM MCS 3 Shared Service Request 7
SRC_GTMMCS40   	.equ	0xf0038d30	; GTM MCS 4 Shared Service Request 0
SRC_GTMMCS41   	.equ	0xf0038d34	; GTM MCS 4 Shared Service Request 1
SRC_GTMMCS42   	.equ	0xf0038d38	; GTM MCS 4 Shared Service Request 2
SRC_GTMMCS43   	.equ	0xf0038d3c	; GTM MCS 4 Shared Service Request 3
SRC_GTMMCS44   	.equ	0xf0038d40	; GTM MCS 4 Shared Service Request 4
SRC_GTMMCS45   	.equ	0xf0038d44	; GTM MCS 4 Shared Service Request 5
SRC_GTMMCS46   	.equ	0xf0038d48	; GTM MCS 4 Shared Service Request 6
SRC_GTMMCS47   	.equ	0xf0038d4c	; GTM MCS 4 Shared Service Request 7
SRC_GTMMCS50   	.equ	0xf0038d50	; GTM MCS 5 Shared Service Request 0
SRC_GTMMCS51   	.equ	0xf0038d54	; GTM MCS 5 Shared Service Request 1
SRC_GTMMCS52   	.equ	0xf0038d58	; GTM MCS 5 Shared Service Request 2
SRC_GTMMCS53   	.equ	0xf0038d5c	; GTM MCS 5 Shared Service Request 3
SRC_GTMMCS54   	.equ	0xf0038d60	; GTM MCS 5 Shared Service Request 4
SRC_GTMMCS55   	.equ	0xf0038d64	; GTM MCS 5 Shared Service Request 5
SRC_GTMMCS56   	.equ	0xf0038d68	; GTM MCS 5 Shared Service Request 6
SRC_GTMMCS57   	.equ	0xf0038d6c	; GTM MCS 5 Shared Service Request 7
SRC_GTMMCS60   	.equ	0xf0038d70	; GTM MCS 6 Shared Service Request 0
SRC_GTMMCS61   	.equ	0xf0038d74	; GTM MCS 6 Shared Service Request 1
SRC_GTMMCS62   	.equ	0xf0038d78	; GTM MCS 6 Shared Service Request 2
SRC_GTMMCS63   	.equ	0xf0038d7c	; GTM MCS 6 Shared Service Request 3
SRC_GTMMCS64   	.equ	0xf0038d80	; GTM MCS 6 Shared Service Request 4
SRC_GTMMCS65   	.equ	0xf0038d84	; GTM MCS 6 Shared Service Request 5
SRC_GTMMCS66   	.equ	0xf0038d88	; GTM MCS 6 Shared Service Request 6
SRC_GTMMCS67   	.equ	0xf0038d8c	; GTM MCS 6 Shared Service Request 7
SRC_GTMMCS70   	.equ	0xf0038d90	; GTM MCS 7Shared Service Request 0
SRC_GTMMCS71   	.equ	0xf0038d94	; GTM MCS 7Shared Service Request 1
SRC_GTMMCS72   	.equ	0xf0038d98	; GTM MCS 7Shared Service Request 2
SRC_GTMMCS73   	.equ	0xf0038d9c	; GTM MCS 7Shared Service Request 3
SRC_GTMMCS74   	.equ	0xf0038da0	; GTM MCS 7Shared Service Request 4
SRC_GTMMCS75   	.equ	0xf0038da4	; GTM MCS 7Shared Service Request 5
SRC_GTMMCS76   	.equ	0xf0038da8	; GTM MCS 7Shared Service Request 6
SRC_GTMMCS77   	.equ	0xf0038dac	; GTM MCS 7Shared Service Request 7
SRC_GTMMCS80   	.equ	0xf0038db0	; GTM MCS 8Shared Service Request 0
SRC_GTMMCS81   	.equ	0xf0038db4	; GTM MCS 8Shared Service Request 1
SRC_GTMMCS82   	.equ	0xf0038db8	; GTM MCS 8Shared Service Request 2
SRC_GTMMCS83   	.equ	0xf0038dbc	; GTM MCS 8Shared Service Request 3
SRC_GTMMCS84   	.equ	0xf0038dc0	; GTM MCS 8Shared Service Request 4
SRC_GTMMCS85   	.equ	0xf0038dc4	; GTM MCS 8Shared Service Request 5
SRC_GTMMCS86   	.equ	0xf0038dc8	; GTM MCS 8Shared Service Request 6
SRC_GTMMCS87   	.equ	0xf0038dcc	; GTM MCS 8Shared Service Request 7
SRC_GTMMCS90   	.equ	0xf0038dd0	; GTM MCS 9Shared Service Request 0
SRC_GTMMCS91   	.equ	0xf0038dd4	; GTM MCS 9Shared Service Request 1
SRC_GTMMCS92   	.equ	0xf0038dd8	; GTM MCS 9Shared Service Request 2
SRC_GTMMCS93   	.equ	0xf0038ddc	; GTM MCS 9Shared Service Request 3
SRC_GTMMCS94   	.equ	0xf0038de0	; GTM MCS 9Shared Service Request 4
SRC_GTMMCS95   	.equ	0xf0038de4	; GTM MCS 9Shared Service Request 5
SRC_GTMMCS96   	.equ	0xf0038de8	; GTM MCS 9Shared Service Request 6
SRC_GTMMCS97   	.equ	0xf0038dec	; GTM MCS 9Shared Service Request 7
SRC_GTMMCSW0   	.equ	0xf0038fd0	; GTM Multi Channel Sequencer Service Request 0
SRC_GTMMCSW1   	.equ	0xf0038fd4	; GTM Multi Channel Sequencer Service Request 1
SRC_GTMMCSW2   	.equ	0xf0038fd8	; GTM Multi Channel Sequencer Service Request 2
SRC_GTMMCSW3   	.equ	0xf0038fdc	; GTM Multi Channel Sequencer Service Request 3
SRC_GTMMCSW4   	.equ	0xf0038fe0	; GTM Multi Channel Sequencer Service Request 4
SRC_GTMMCSW5   	.equ	0xf0038fe4	; GTM Multi Channel Sequencer Service Request 5
SRC_GTMMCSW6   	.equ	0xf0038fe8	; GTM Multi Channel Sequencer Service Request 6
SRC_GTMMCSW7   	.equ	0xf0038fec	; GTM Multi Channel Sequencer Service Request 7
SRC_GTMMCSW8   	.equ	0xf0038ff0	; GTM Multi Channel Sequencer Service Request 8
SRC_GTMMCSW9   	.equ	0xf0038ff4	; GTM Multi Channel Sequencer Service Request 9
SRC_GTMPSM00   	.equ	0xf0038aa0	; GTM PSM 0 Shared Service Request 0
SRC_GTMPSM01   	.equ	0xf0038aa4	; GTM PSM 0 Shared Service Request 1
SRC_GTMPSM02   	.equ	0xf0038aa8	; GTM PSM 0 Shared Service Request 2
SRC_GTMPSM03   	.equ	0xf0038aac	; GTM PSM 0 Shared Service Request 3
SRC_GTMPSM04   	.equ	0xf0038ab0	; GTM PSM 0 Shared Service Request 4
SRC_GTMPSM05   	.equ	0xf0038ab4	; GTM PSM 0 Shared Service Request 5
SRC_GTMPSM06   	.equ	0xf0038ab8	; GTM PSM 0 Shared Service Request 6
SRC_GTMPSM07   	.equ	0xf0038abc	; GTM PSM 0 Shared Service Request 7
SRC_GTMPSM10   	.equ	0xf0038ac0	; GTM PSM 1 Shared Service Request 0
SRC_GTMPSM11   	.equ	0xf0038ac4	; GTM PSM 1 Shared Service Request 1
SRC_GTMPSM12   	.equ	0xf0038ac8	; GTM PSM 1 Shared Service Request 2
SRC_GTMPSM13   	.equ	0xf0038acc	; GTM PSM 1 Shared Service Request 3
SRC_GTMPSM14   	.equ	0xf0038ad0	; GTM PSM 1 Shared Service Request 4
SRC_GTMPSM15   	.equ	0xf0038ad4	; GTM PSM 1 Shared Service Request 5
SRC_GTMPSM16   	.equ	0xf0038ad8	; GTM PSM 1 Shared Service Request 6
SRC_GTMPSM17   	.equ	0xf0038adc	; GTM PSM 1 Shared Service Request 7
SRC_GTMPSM20   	.equ	0xf0038ae0	; GTM PSM 2 Shared Service Request 0
SRC_GTMPSM21   	.equ	0xf0038ae4	; GTM PSM 2 Shared Service Request 1
SRC_GTMPSM22   	.equ	0xf0038ae8	; GTM PSM 2 Shared Service Request 2
SRC_GTMPSM23   	.equ	0xf0038aec	; GTM PSM 2 Shared Service Request 3
SRC_GTMPSM24   	.equ	0xf0038af0	; GTM PSM 2 Shared Service Request 4
SRC_GTMPSM25   	.equ	0xf0038af4	; GTM PSM 2 Shared Service Request 5
SRC_GTMPSM26   	.equ	0xf0038af8	; GTM PSM 2 Shared Service Request 6
SRC_GTMPSM27   	.equ	0xf0038afc	; GTM PSM 2 Shared Service Request 7
SRC_GTMSPE0IRQ 	.equ	0xf0038a88	; GTM SPE0 Shared Service Request
SRC_GTMSPE1IRQ 	.equ	0xf0038a8c	; GTM SPE1 Shared Service Request
SRC_GTMSPE2IRQ 	.equ	0xf0038a90	; GTM SPE2 Shared Service Request
SRC_GTMSPE3IRQ 	.equ	0xf0038a94	; GTM SPE3 Shared Service Request
SRC_GTMSPE4IRQ 	.equ	0xf0038a98	; GTM SPE4 Shared Service Request
SRC_GTMSPE5IRQ 	.equ	0xf0038a9c	; GTM SPE5 Shared Service Request
SRC_GTMTIM00   	.equ	0xf0038b90	; GTM TIM 0 Shared Service Request 0
SRC_GTMTIM01   	.equ	0xf0038b94	; GTM TIM 0 Shared Service Request 1
SRC_GTMTIM02   	.equ	0xf0038b98	; GTM TIM 0 Shared Service Request 2
SRC_GTMTIM03   	.equ	0xf0038b9c	; GTM TIM 0 Shared Service Request 3
SRC_GTMTIM04   	.equ	0xf0038ba0	; GTM TIM 0 Shared Service Request 4
SRC_GTMTIM05   	.equ	0xf0038ba4	; GTM TIM 0 Shared Service Request 5
SRC_GTMTIM06   	.equ	0xf0038ba8	; GTM TIM 0 Shared Service Request 6
SRC_GTMTIM07   	.equ	0xf0038bac	; GTM TIM 0 Shared Service Request 7
SRC_GTMTIM10   	.equ	0xf0038bb0	; GTM TIM 1 Shared Service Request 0
SRC_GTMTIM11   	.equ	0xf0038bb4	; GTM TIM 1 Shared Service Request 1
SRC_GTMTIM12   	.equ	0xf0038bb8	; GTM TIM 1 Shared Service Request 2
SRC_GTMTIM13   	.equ	0xf0038bbc	; GTM TIM 1 Shared Service Request 3
SRC_GTMTIM14   	.equ	0xf0038bc0	; GTM TIM 1 Shared Service Request 4
SRC_GTMTIM15   	.equ	0xf0038bc4	; GTM TIM 1 Shared Service Request 5
SRC_GTMTIM16   	.equ	0xf0038bc8	; GTM TIM 1 Shared Service Request 6
SRC_GTMTIM17   	.equ	0xf0038bcc	; GTM TIM 1 Shared Service Request 7
SRC_GTMTIM20   	.equ	0xf0038bd0	; GTM TIM 2 Shared Service Request 0
SRC_GTMTIM21   	.equ	0xf0038bd4	; GTM TIM 2 Shared Service Request 1
SRC_GTMTIM22   	.equ	0xf0038bd8	; GTM TIM 2 Shared Service Request 2
SRC_GTMTIM23   	.equ	0xf0038bdc	; GTM TIM 2 Shared Service Request 3
SRC_GTMTIM24   	.equ	0xf0038be0	; GTM TIM 2 Shared Service Request 4
SRC_GTMTIM25   	.equ	0xf0038be4	; GTM TIM 2 Shared Service Request 5
SRC_GTMTIM26   	.equ	0xf0038be8	; GTM TIM 2 Shared Service Request 6
SRC_GTMTIM27   	.equ	0xf0038bec	; GTM TIM 2 Shared Service Request 7
SRC_GTMTIM30   	.equ	0xf0038bf0	; GTM TIM 3 Shared Service Request 0
SRC_GTMTIM31   	.equ	0xf0038bf4	; GTM TIM 3 Shared Service Request 1
SRC_GTMTIM32   	.equ	0xf0038bf8	; GTM TIM 3 Shared Service Request 2
SRC_GTMTIM33   	.equ	0xf0038bfc	; GTM TIM 3 Shared Service Request 3
SRC_GTMTIM34   	.equ	0xf0038c00	; GTM TIM 3 Shared Service Request 4
SRC_GTMTIM35   	.equ	0xf0038c04	; GTM TIM 3 Shared Service Request 5
SRC_GTMTIM36   	.equ	0xf0038c08	; GTM TIM 3 Shared Service Request 6
SRC_GTMTIM37   	.equ	0xf0038c0c	; GTM TIM 3 Shared Service Request 7
SRC_GTMTIM40   	.equ	0xf0038c10	; GTM TIM 4 Shared Service Request 0
SRC_GTMTIM41   	.equ	0xf0038c14	; GTM TIM 4 Shared Service Request 1
SRC_GTMTIM42   	.equ	0xf0038c18	; GTM TIM 4 Shared Service Request 2
SRC_GTMTIM43   	.equ	0xf0038c1c	; GTM TIM 4 Shared Service Request 3
SRC_GTMTIM44   	.equ	0xf0038c20	; GTM TIM 4 Shared Service Request 4
SRC_GTMTIM45   	.equ	0xf0038c24	; GTM TIM 4 Shared Service Request 5
SRC_GTMTIM46   	.equ	0xf0038c28	; GTM TIM 4 Shared Service Request 6
SRC_GTMTIM47   	.equ	0xf0038c2c	; GTM TIM 4 Shared Service Request 7
SRC_GTMTIM50   	.equ	0xf0038c30	; GTM TIM 5 Shared Service Request 0
SRC_GTMTIM51   	.equ	0xf0038c34	; GTM TIM 5 Shared Service Request 1
SRC_GTMTIM52   	.equ	0xf0038c38	; GTM TIM 5 Shared Service Request 2
SRC_GTMTIM53   	.equ	0xf0038c3c	; GTM TIM 5 Shared Service Request 3
SRC_GTMTIM54   	.equ	0xf0038c40	; GTM TIM 5 Shared Service Request 4
SRC_GTMTIM55   	.equ	0xf0038c44	; GTM TIM 5 Shared Service Request 5
SRC_GTMTIM56   	.equ	0xf0038c48	; GTM TIM 5 Shared Service Request 6
SRC_GTMTIM57   	.equ	0xf0038c4c	; GTM TIM 5 Shared Service Request 7
SRC_GTMTIM60   	.equ	0xf0038c50	; GTM TIM 6 Shared Service Request 0
SRC_GTMTIM61   	.equ	0xf0038c54	; GTM TIM 6 Shared Service Request 1
SRC_GTMTIM62   	.equ	0xf0038c58	; GTM TIM 6 Shared Service Request 2
SRC_GTMTIM63   	.equ	0xf0038c5c	; GTM TIM 6 Shared Service Request 3
SRC_GTMTIM64   	.equ	0xf0038c60	; GTM TIM 6 Shared Service Request 4
SRC_GTMTIM65   	.equ	0xf0038c64	; GTM TIM 6 Shared Service Request 5
SRC_GTMTIM66   	.equ	0xf0038c68	; GTM TIM 6 Shared Service Request 6
SRC_GTMTIM67   	.equ	0xf0038c6c	; GTM TIM 6 Shared Service Request 7
SRC_GTMTIM70   	.equ	0xf0038c70	; GTM TIM 7Shared Service Request 0
SRC_GTMTIM71   	.equ	0xf0038c74	; GTM TIM 7Shared Service Request 1
SRC_GTMTIM72   	.equ	0xf0038c78	; GTM TIM 7Shared Service Request 2
SRC_GTMTIM73   	.equ	0xf0038c7c	; GTM TIM 7Shared Service Request 3
SRC_GTMTIM74   	.equ	0xf0038c80	; GTM TIM 7Shared Service Request 4
SRC_GTMTIM75   	.equ	0xf0038c84	; GTM TIM 7Shared Service Request 5
SRC_GTMTIM76   	.equ	0xf0038c88	; GTM TIM 7Shared Service Request 6
SRC_GTMTIM77   	.equ	0xf0038c8c	; GTM TIM 7Shared Service Request 7
SRC_GTMTOM00   	.equ	0xf0038e10	; GTM TOM 0 Shared Service Request 0
SRC_GTMTOM01   	.equ	0xf0038e14	; GTM TOM 0 Shared Service Request 1
SRC_GTMTOM02   	.equ	0xf0038e18	; GTM TOM 0 Shared Service Request 2
SRC_GTMTOM03   	.equ	0xf0038e1c	; GTM TOM 0 Shared Service Request 3
SRC_GTMTOM04   	.equ	0xf0038e20	; GTM TOM 0 Shared Service Request 4
SRC_GTMTOM05   	.equ	0xf0038e24	; GTM TOM 0 Shared Service Request 5
SRC_GTMTOM06   	.equ	0xf0038e28	; GTM TOM 0 Shared Service Request 6
SRC_GTMTOM07   	.equ	0xf0038e2c	; GTM TOM 0 Shared Service Request 7
SRC_GTMTOM10   	.equ	0xf0038e30	; GTM TOM 1 Shared Service Request 0
SRC_GTMTOM11   	.equ	0xf0038e34	; GTM TOM 1 Shared Service Request 1
SRC_GTMTOM12   	.equ	0xf0038e38	; GTM TOM 1 Shared Service Request 2
SRC_GTMTOM13   	.equ	0xf0038e3c	; GTM TOM 1 Shared Service Request 3
SRC_GTMTOM14   	.equ	0xf0038e40	; GTM TOM 1 Shared Service Request 4
SRC_GTMTOM15   	.equ	0xf0038e44	; GTM TOM 1 Shared Service Request 5
SRC_GTMTOM16   	.equ	0xf0038e48	; GTM TOM 1 Shared Service Request 6
SRC_GTMTOM17   	.equ	0xf0038e4c	; GTM TOM 1 Shared Service Request 7
SRC_GTMTOM20   	.equ	0xf0038e50	; GTM TOM 2 Shared Service Request 0
SRC_GTMTOM21   	.equ	0xf0038e54	; GTM TOM 2 Shared Service Request 1
SRC_GTMTOM22   	.equ	0xf0038e58	; GTM TOM 2 Shared Service Request 2
SRC_GTMTOM23   	.equ	0xf0038e5c	; GTM TOM 2 Shared Service Request 3
SRC_GTMTOM24   	.equ	0xf0038e60	; GTM TOM 2 Shared Service Request 4
SRC_GTMTOM25   	.equ	0xf0038e64	; GTM TOM 2 Shared Service Request 5
SRC_GTMTOM26   	.equ	0xf0038e68	; GTM TOM 2 Shared Service Request 6
SRC_GTMTOM27   	.equ	0xf0038e6c	; GTM TOM 2 Shared Service Request 7
SRC_GTMTOM30   	.equ	0xf0038e70	; GTM TOM 3 Shared Service Request 0
SRC_GTMTOM31   	.equ	0xf0038e74	; GTM TOM 3 Shared Service Request 1
SRC_GTMTOM32   	.equ	0xf0038e78	; GTM TOM 3 Shared Service Request 2
SRC_GTMTOM33   	.equ	0xf0038e7c	; GTM TOM 3 Shared Service Request 3
SRC_GTMTOM34   	.equ	0xf0038e80	; GTM TOM 3 Shared Service Request 4
SRC_GTMTOM35   	.equ	0xf0038e84	; GTM TOM 3 Shared Service Request 5
SRC_GTMTOM36   	.equ	0xf0038e88	; GTM TOM 3 Shared Service Request 6
SRC_GTMTOM37   	.equ	0xf0038e8c	; GTM TOM 3 Shared Service Request 7
SRC_GTMTOM40   	.equ	0xf0038e90	; GTM TOM 4 Shared Service Request 0
SRC_GTMTOM41   	.equ	0xf0038e94	; GTM TOM 4 Shared Service Request 1
SRC_GTMTOM42   	.equ	0xf0038e98	; GTM TOM 4 Shared Service Request 2
SRC_GTMTOM43   	.equ	0xf0038e9c	; GTM TOM 4 Shared Service Request 3
SRC_GTMTOM44   	.equ	0xf0038ea0	; GTM TOM 4 Shared Service Request 4
SRC_GTMTOM45   	.equ	0xf0038ea4	; GTM TOM 4 Shared Service Request 5
SRC_GTMTOM46   	.equ	0xf0038ea8	; GTM TOM 4 Shared Service Request 6
SRC_GTMTOM47   	.equ	0xf0038eac	; GTM TOM 4 Shared Service Request 7
SRC_GTMTOM50   	.equ	0xf0038eb0	; GTM TOM 5 Shared Service Request 0
SRC_GTMTOM51   	.equ	0xf0038eb4	; GTM TOM 5 Shared Service Request 1
SRC_GTMTOM52   	.equ	0xf0038eb8	; GTM TOM 5 Shared Service Request 2
SRC_GTMTOM53   	.equ	0xf0038ebc	; GTM TOM 5 Shared Service Request 3
SRC_GTMTOM54   	.equ	0xf0038ec0	; GTM TOM 5 Shared Service Request 4
SRC_GTMTOM55   	.equ	0xf0038ec4	; GTM TOM 5 Shared Service Request 5
SRC_GTMTOM56   	.equ	0xf0038ec8	; GTM TOM 5 Shared Service Request 6
SRC_GTMTOM57   	.equ	0xf0038ecc	; GTM TOM 5 Shared Service Request 7
SRC_HSCT0      	.equ	0xf0038160	; HSCT0 Service Request
SRC_HSCT1      	.equ	0xf0038164	; HSCT1 Service Request
SRC_HSM0       	.equ	0xf0038870	; HSM Service Request 0
SRC_HSM1       	.equ	0xf0038874	; HSM Service Request 1
SRC_HSSL0COK0  	.equ	0xf0038170	; Channel 0 OK Service Request m
SRC_HSSL0COK1  	.equ	0xf0038180	; Channel 1 OK Service Request m
SRC_HSSL0COK2  	.equ	0xf0038190	; Channel 2 OK Service Request m
SRC_HSSL0COK3  	.equ	0xf00381a0	; Channel 3 OK Service Request m
SRC_HSSL0ERR0  	.equ	0xf0038178	; Channel 0 Error ServiceRequest m
SRC_HSSL0ERR1  	.equ	0xf0038188	; Channel 1 Error ServiceRequest m
SRC_HSSL0ERR2  	.equ	0xf0038198	; Channel 2 Error ServiceRequest m
SRC_HSSL0ERR3  	.equ	0xf00381a8	; Channel 3 Error ServiceRequest m
SRC_HSSL0EXI   	.equ	0xf00381b0	; Exception Service Request
SRC_HSSL0RDI0  	.equ	0xf0038174	; Channel 0 Read Data Service Request m
SRC_HSSL0RDI1  	.equ	0xf0038184	; Channel 1 Read Data Service Request m
SRC_HSSL0RDI2  	.equ	0xf0038194	; Channel 2 Read Data Service Request m
SRC_HSSL0RDI3  	.equ	0xf00381a4	; Channel 3 Read Data Service Request m
SRC_HSSL0TRG0  	.equ	0xf003817c	; Channel 0 Trigger Service Request m
SRC_HSSL0TRG1  	.equ	0xf003818c	; Channel 1 Trigger Service Request m
SRC_HSSL0TRG2  	.equ	0xf003819c	; Channel 2 Trigger Service Request m
SRC_HSSL0TRG3  	.equ	0xf00381ac	; Channel 3 Trigger Service Request m
SRC_HSSL1COK0  	.equ	0xf00381b4	; Channel 0 OK Service Request m
SRC_HSSL1COK1  	.equ	0xf00381c4	; Channel 1 OK Service Request m
SRC_HSSL1COK2  	.equ	0xf00381d4	; Channel 2 OK Service Request m
SRC_HSSL1COK3  	.equ	0xf00381e4	; Channel 3 OK Service Request m
SRC_HSSL1ERR0  	.equ	0xf00381bc	; Channel 0 Error ServiceRequest m
SRC_HSSL1ERR1  	.equ	0xf00381cc	; Channel 1 Error ServiceRequest m
SRC_HSSL1ERR2  	.equ	0xf00381dc	; Channel 2 Error ServiceRequest m
SRC_HSSL1ERR3  	.equ	0xf00381ec	; Channel 3 Error ServiceRequest m
SRC_HSSL1EXI   	.equ	0xf00381f4	; Exception Service Request
SRC_HSSL1RDI0  	.equ	0xf00381b8	; Channel 0 Read Data Service Request m
SRC_HSSL1RDI1  	.equ	0xf00381c8	; Channel 1 Read Data Service Request m
SRC_HSSL1RDI2  	.equ	0xf00381d8	; Channel 2 Read Data Service Request m
SRC_HSSL1RDI3  	.equ	0xf00381e8	; Channel 3 Read Data Service Request m
SRC_HSSL1TRG0  	.equ	0xf00381c0	; Channel 0 Trigger Service Request m
SRC_HSSL1TRG1  	.equ	0xf00381d0	; Channel 1 Trigger Service Request m
SRC_HSSL1TRG2  	.equ	0xf00381e0	; Channel 2 Trigger Service Request m
SRC_HSSL1TRG3  	.equ	0xf00381f0	; Channel 3 Trigger Service Request m
SRC_I2C0DTR    	.equ	0xf0038200	; I2C 0 Data Transfer Request
SRC_I2C0ERR    	.equ	0xf0038204	; I2C 0 Error Service Request
SRC_I2C0P      	.equ	0xf0038208	; I2C 0 Kernel Service Request
SRC_I2C1DTR    	.equ	0xf0038210	; I2C 1 Data Transfer Request
SRC_I2C1ERR    	.equ	0xf0038214	; I2C 1 Error Service Request
SRC_I2C1P      	.equ	0xf0038218	; I2C 1 Kernel Service Request
SRC_MSC0SR0    	.equ	0xf0038250	; MSC 0 Service Request 0
SRC_MSC0SR1    	.equ	0xf0038254	; MSC 0 Service Request 1
SRC_MSC0SR2    	.equ	0xf0038258	; MSC 0 Service Request 2
SRC_MSC0SR3    	.equ	0xf003825c	; MSC 0 Service Request 3
SRC_MSC0SR4    	.equ	0xf0038260	; MSC 0 Service Request 4
SRC_MSC1SR0    	.equ	0xf0038264	; MSC 1 Service Request 0
SRC_MSC1SR1    	.equ	0xf0038268	; MSC 1 Service Request 1
SRC_MSC1SR2    	.equ	0xf003826c	; MSC 1 Service Request 2
SRC_MSC1SR3    	.equ	0xf0038270	; MSC 1 Service Request 3
SRC_MSC1SR4    	.equ	0xf0038274	; MSC 1 Service Request 4
SRC_MSC2SR0    	.equ	0xf0038278	; MSC 2 Service Request 0
SRC_MSC2SR1    	.equ	0xf003827c	; MSC 2 Service Request 1
SRC_MSC2SR2    	.equ	0xf0038280	; MSC 2 Service Request 2
SRC_MSC2SR3    	.equ	0xf0038284	; MSC 2 Service Request 3
SRC_MSC2SR4    	.equ	0xf0038288	; MSC 2 Service Request 4
SRC_MSC3SR0    	.equ	0xf003828c	; MSC 3 Service Request 0
SRC_MSC3SR1    	.equ	0xf0038290	; MSC 3 Service Request 1
SRC_MSC3SR2    	.equ	0xf0038294	; MSC 3 Service Request 2
SRC_MSC3SR3    	.equ	0xf0038298	; MSC 3 Service Request 3
SRC_MSC3SR4    	.equ	0xf003829c	; MSC 3 Service Request 4
SRC_MTUDONE    	.equ	0xf00380bc	; MTU DONE Service Request m
SRC_PDMAERR    	.equ	0xf0038550	; PDMA Error Service Request
SRC_PDMARDY    	.equ	0xf0038554	; PDMA ReadyService Request
SRC_PMS0       	.equ	0xf00388a0	; Power Management System Service Request 0
SRC_PMS1       	.equ	0xf00388a4	; Power Management System Service Request 1
SRC_PMS2       	.equ	0xf00388a8	; Power Management System Service Request 2
SRC_PMS3       	.equ	0xf00388ac	; Power Management System Service Request 3
SRC_PMSDTS     	.equ	0xf003889c	; SCU PMS DTS Service Request
SRC_PMUFSI     	.equ	0xf0038864	; PMU FSI Service Request
SRC_PMUHOST    	.equ	0xf0038860	; PMU HOST Service Request
SRC_PSI50      	.equ	0xf00388d0	; PSI5 Service Request 0
SRC_PSI51      	.equ	0xf00388d4	; PSI5 Service Request 1
SRC_PSI52      	.equ	0xf00388d8	; PSI5 Service Request 2
SRC_PSI53      	.equ	0xf00388dc	; PSI5 Service Request 3
SRC_PSI54      	.equ	0xf00388e0	; PSI5 Service Request 4
SRC_PSI55      	.equ	0xf00388e4	; PSI5 Service Request 5
SRC_PSI56      	.equ	0xf00388e8	; PSI5 Service Request 6
SRC_PSI57      	.equ	0xf00388ec	; PSI5 Service Request 7
SRC_PSI5S0     	.equ	0xf0038950	; PSI5-S Service Request 0
SRC_PSI5S1     	.equ	0xf0038954	; PSI5-S Service Request 1
SRC_PSI5S2     	.equ	0xf0038958	; PSI5-S Service Request 2
SRC_PSI5S3     	.equ	0xf003895c	; PSI5-S Service Request 3
SRC_PSI5S4     	.equ	0xf0038960	; PSI5-S Service Request 4
SRC_PSI5S5     	.equ	0xf0038964	; PSI5-S Service Request 5
SRC_PSI5S6     	.equ	0xf0038968	; PSI5-S Service Request 6
SRC_PSI5S7     	.equ	0xf003896c	; PSI5-S Service Request 7
SRC_QSPI0ERR   	.equ	0xf00380c8	; QSPI 0 Error Service Request
SRC_QSPI0PT    	.equ	0xf00380cc	; QSPI 0 Phase Transition Service Request
SRC_QSPI0RX    	.equ	0xf00380c4	; QSPI 0 Receive Service Request
SRC_QSPI0TX    	.equ	0xf00380c0	; QSPI 0 Transmit Service Request
SRC_QSPI0U     	.equ	0xf00380d0	; QSPI 0 User Defined Service Request
SRC_QSPI1ERR   	.equ	0xf00380dc	; QSPI 1 Error Service Request
SRC_QSPI1PT    	.equ	0xf00380e0	; QSPI 1 Phase Transition Service Request
SRC_QSPI1RX    	.equ	0xf00380d8	; QSPI 1 Receive Service Request
SRC_QSPI1TX    	.equ	0xf00380d4	; QSPI 1 Transmit Service Request
SRC_QSPI1U     	.equ	0xf00380e4	; QSPI 1 User Defined Service Request
SRC_QSPI2ERR   	.equ	0xf00380f0	; QSPI 2 Error Service Request
SRC_QSPI2HC    	.equ	0xf0038158	; QSPI 2 High Speed Capture Service Request
SRC_QSPI2PT    	.equ	0xf00380f4	; QSPI 2 Phase Transition Service Request
SRC_QSPI2RX    	.equ	0xf00380ec	; QSPI 2 Receive Service Request
SRC_QSPI2TX    	.equ	0xf00380e8	; QSPI 2 Transmit Service Request
SRC_QSPI2U     	.equ	0xf00380f8	; QSPI 2 User Defined Service Request
SRC_QSPI3ERR   	.equ	0xf0038104	; QSPI 3 Error Service Request
SRC_QSPI3HC    	.equ	0xf003815c	; QSPI 3 High Speed Capture Service Request
SRC_QSPI3PT    	.equ	0xf0038108	; QSPI 3 Phase Transition Service Request
SRC_QSPI3RX    	.equ	0xf0038100	; QSPI 3 Receive Service Request
SRC_QSPI3TX    	.equ	0xf00380fc	; QSPI 3 Transmit Service Request
SRC_QSPI3U     	.equ	0xf003810c	; QSPI 3 User Defined Service Request
SRC_QSPI4ERR   	.equ	0xf0038118	; QSPI 4 Error Service Request
SRC_QSPI4PT    	.equ	0xf003811c	; QSPI 4 Phase Transition Service Request
SRC_QSPI4RX    	.equ	0xf0038114	; QSPI 4 Receive Service Request
SRC_QSPI4TX    	.equ	0xf0038110	; QSPI 4 Transmit Service Request
SRC_QSPI4U     	.equ	0xf0038120	; QSPI 4 User Defined Service Request
SRC_QSPI5ERR   	.equ	0xf003812c	; QSPI 5 Error Service Request
SRC_QSPI5PT    	.equ	0xf0038130	; QSPI 5 Phase Transition Service Request
SRC_QSPI5RX    	.equ	0xf0038128	; QSPI 5 Receive Service Request
SRC_QSPI5TX    	.equ	0xf0038124	; QSPI 5 Transmit Service Request
SRC_QSPI5U     	.equ	0xf0038134	; QSPI 5 User Defined Service Request
SRC_RIF0ERR    	.equ	0xf0038970	; Radar Interface 0 Error Service Request
SRC_RIF0INT    	.equ	0xf0038974	; Radar Interface 0 Service Request
SRC_RIF1ERR    	.equ	0xf0038978	; Radar Interface 1 Error Service Request
SRC_RIF1INT    	.equ	0xf003897c	; Radar Interface 1 Service Request
SRC_SCR        	.equ	0xf00388b0	; Stand By Controller Service Request
SRC_SCUERU0    	.equ	0xf0038880	; SCU ERU Service Request 0
SRC_SCUERU1    	.equ	0xf0038884	; SCU ERU Service Request 1
SRC_SCUERU2    	.equ	0xf0038888	; SCU ERU Service Request 2
SRC_SCUERU3    	.equ	0xf003888c	; SCU ERU Service Request 3
SRC_SENT0      	.equ	0xf0038220	; SENT TRIG0 Service Request
SRC_SENT1      	.equ	0xf0038224	; SENT TRIG1 Service Request
SRC_SENT2      	.equ	0xf0038228	; SENT TRIG2 Service Request
SRC_SENT3      	.equ	0xf003822c	; SENT TRIG3 Service Request
SRC_SENT4      	.equ	0xf0038230	; SENT TRIG4 Service Request
SRC_SENT5      	.equ	0xf0038234	; SENT TRIG5 Service Request
SRC_SENT6      	.equ	0xf0038238	; SENT TRIG6 Service Request
SRC_SENT7      	.equ	0xf003823c	; SENT TRIG7 Service Request
SRC_SENT8      	.equ	0xf0038240	; SENT TRIG8 Service Request
SRC_SENT9      	.equ	0xf0038244	; SENT TRIG9 Service Request
SRC_SMU0       	.equ	0xf00388c0	; SMU Service Request 0
SRC_SMU1       	.equ	0xf00388c4	; SMU Service Request 1
SRC_SMU2       	.equ	0xf00388c8	; SMU Service Request 2
SRC_SPU0ERR    	.equ	0xf0038980	; Signal Processing Unit 0 Error Service Request
SRC_SPU0INT    	.equ	0xf0038984	; Signal Processing Unit 0 Service Request
SRC_SPU1ERR    	.equ	0xf0038988	; Signal Processing Unit 1Error Service Request
SRC_SPU1INT    	.equ	0xf003898c	; Signal Processing Unit 1Service Request
SRC_STM0SR0    	.equ	0xf0038300	; System Timer 0 Service Request 0
SRC_STM0SR1    	.equ	0xf0038304	; System Timer 0 Service Request 1
SRC_STM1SR0    	.equ	0xf0038308	; System Timer 1 Service Request 0
SRC_STM1SR1    	.equ	0xf003830c	; System Timer 1 Service Request 1
SRC_STM2SR0    	.equ	0xf0038310	; System Timer 2 Service Request 0
SRC_STM2SR1    	.equ	0xf0038314	; System Timer 2 Service Request 1
SRC_STM3SR0    	.equ	0xf0038318	; System Timer 3 Service Request 0
SRC_STM3SR1    	.equ	0xf003831c	; System Timer 3 Service Request 1
SRC_STM4SR0    	.equ	0xf0038320	; System Timer 4 Service Request 0
SRC_STM4SR1    	.equ	0xf0038324	; System Timer 4 Service Request 1
SRC_STM5SR0    	.equ	0xf0038328	; System Timer 5 Service Request 0
SRC_STM5SR1    	.equ	0xf003832c	; System Timer 5 Service Request 1
SRC_VADCCG0SR0 	.equ	0xf0038750	; VADC Common Group 0 Service Request 0
SRC_VADCCG0SR1 	.equ	0xf0038754	; VADC Common Group 0 Service Request 1
SRC_VADCCG0SR2 	.equ	0xf0038758	; VADC Common Group 0 Service Request 2
SRC_VADCCG0SR3 	.equ	0xf003875c	; VADC Common Group 0 Service Request 3
SRC_VADCCG1SR0 	.equ	0xf0038760	; VADC Common Group 1 Service Request 0
SRC_VADCCG1SR1 	.equ	0xf0038764	; VADC Common Group 1 Service Request 1
SRC_VADCCG1SR2 	.equ	0xf0038768	; VADC Common Group 1 Service Request 2
SRC_VADCCG1SR3 	.equ	0xf003876c	; VADC Common Group 1 Service Request 3
SRC_VADCG0SR0  	.equ	0xf0038670	; VADC Group 0 Service Request 0
SRC_VADCG0SR1  	.equ	0xf0038674	; VADC Group 0 Service Request 1
SRC_VADCG0SR2  	.equ	0xf0038678	; VADC Group 0 Service Request 2
SRC_VADCG0SR3  	.equ	0xf003867c	; VADC Group 0 Service Request 3
SRC_VADCG10SR0 	.equ	0xf0038710	; VADC Group 10 Service Request 0
SRC_VADCG10SR1 	.equ	0xf0038714	; VADC Group 10 Service Request 1
SRC_VADCG10SR2 	.equ	0xf0038718	; VADC Group 10 Service Request 2
SRC_VADCG10SR3 	.equ	0xf003871c	; VADC Group 10 Service Request 3
SRC_VADCG11SR0 	.equ	0xf0038720	; VADC Group 11 Service Request 0
SRC_VADCG11SR1 	.equ	0xf0038724	; VADC Group 11 Service Request 1
SRC_VADCG11SR2 	.equ	0xf0038728	; VADC Group 11 Service Request 2
SRC_VADCG11SR3 	.equ	0xf003872c	; VADC Group 11 Service Request 3
SRC_VADCG12SR0 	.equ	0xf0038730	; VADC Group 12 Service Request 0
SRC_VADCG13SR0 	.equ	0xf0038734	; VADC Group 13 Service Request 0
SRC_VADCG14SR0 	.equ	0xf0038738	; VADC Group 14 Service Request 0
SRC_VADCG15SR0 	.equ	0xf003873c	; VADC Group 15 Service Request 0
SRC_VADCG16SR0 	.equ	0xf0038740	; VADC Group 16 Service Request 0
SRC_VADCG17SR0 	.equ	0xf0038744	; VADC Group 17 Service Request 0
SRC_VADCG18SR0 	.equ	0xf0038748	; VADC Group 18 Service Request 0
SRC_VADCG19SR0 	.equ	0xf003874c	; VADC Group 19 Service Request 0
SRC_VADCG1SR0  	.equ	0xf0038680	; VADC Group 1 Service Request 0
SRC_VADCG1SR1  	.equ	0xf0038684	; VADC Group 1 Service Request 1
SRC_VADCG1SR2  	.equ	0xf0038688	; VADC Group 1 Service Request 2
SRC_VADCG1SR3  	.equ	0xf003868c	; VADC Group 1 Service Request 3
SRC_VADCG2SR0  	.equ	0xf0038690	; VADC Group 2 Service Request 0
SRC_VADCG2SR1  	.equ	0xf0038694	; VADC Group 2 Service Request 1
SRC_VADCG2SR2  	.equ	0xf0038698	; VADC Group 2 Service Request 2
SRC_VADCG2SR3  	.equ	0xf003869c	; VADC Group 2 Service Request 3
SRC_VADCG3SR0  	.equ	0xf00386a0	; VADC Group 3 Service Request 0
SRC_VADCG3SR1  	.equ	0xf00386a4	; VADC Group 3 Service Request 1
SRC_VADCG3SR2  	.equ	0xf00386a8	; VADC Group 3 Service Request 2
SRC_VADCG3SR3  	.equ	0xf00386ac	; VADC Group 3 Service Request 3
SRC_VADCG4SR0  	.equ	0xf00386b0	; VADC Group 4 Service Request 0
SRC_VADCG4SR1  	.equ	0xf00386b4	; VADC Group 4 Service Request 1
SRC_VADCG4SR2  	.equ	0xf00386b8	; VADC Group 4 Service Request 2
SRC_VADCG4SR3  	.equ	0xf00386bc	; VADC Group 4 Service Request 3
SRC_VADCG5SR0  	.equ	0xf00386c0	; VADC Group 5 Service Request 0
SRC_VADCG5SR1  	.equ	0xf00386c4	; VADC Group 5 Service Request 1
SRC_VADCG5SR2  	.equ	0xf00386c8	; VADC Group 5 Service Request 2
SRC_VADCG5SR3  	.equ	0xf00386cc	; VADC Group 5 Service Request 3
SRC_VADCG6SR0  	.equ	0xf00386d0	; VADC Group 6 Service Request 0
SRC_VADCG6SR1  	.equ	0xf00386d4	; VADC Group 6 Service Request 1
SRC_VADCG6SR2  	.equ	0xf00386d8	; VADC Group 6 Service Request 2
SRC_VADCG6SR3  	.equ	0xf00386dc	; VADC Group 6 Service Request 3
SRC_VADCG7SR0  	.equ	0xf00386e0	; VADC Group 7 Service Request 0
SRC_VADCG7SR1  	.equ	0xf00386e4	; VADC Group 7 Service Request 1
SRC_VADCG7SR2  	.equ	0xf00386e8	; VADC Group 7 Service Request 2
SRC_VADCG7SR3  	.equ	0xf00386ec	; VADC Group 7 Service Request 3
SRC_VADCG8SR0  	.equ	0xf00386f0	; VADC Group 8 Service Request 0
SRC_VADCG8SR1  	.equ	0xf00386f4	; VADC Group 8 Service Request 1
SRC_VADCG8SR2  	.equ	0xf00386f8	; VADC Group 8 Service Request 2
SRC_VADCG8SR3  	.equ	0xf00386fc	; VADC Group 8 Service Request 3
SRC_VADCG9SR0  	.equ	0xf0038700	; VADC Group 9 Service Request 0
SRC_VADCG9SR1  	.equ	0xf0038704	; VADC Group 9 Service Request 1
SRC_VADCG9SR2  	.equ	0xf0038708	; VADC Group 9 Service Request 2
SRC_VADCG9SR3  	.equ	0xf003870c	; VADC Group 9 Service Request 3
SRC_XBAR0      	.equ	0xf0038030	; XBAR_SRI0 Service Request
SRC_XBAR1      	.equ	0xf0038034	; XBAR_SRI1 Service Request
SRC_XBAR2      	.equ	0xf0038038	; XBAR_SRI2 Service Request
LMU0_ACCEN0    	.equ	0xf8100010	; LMUAccess Enable Register 0
LMU0_ACCEN1    	.equ	0xf8100014	; LMUAccess Enable Register 1
LMU0_CLC       	.equ	0xf8100000	; LMUClock Control Register
LMU0_MEMCON    	.equ	0xf8100020	; LMUMemory Control Register
LMU0_MODID     	.equ	0xf8100008	; LMUModule ID Register
LMU0_RGNACCENRA0	.equ	0xf81000d8	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA1	.equ	0xf81000f8	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA2	.equ	0xf8100118	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA3	.equ	0xf8100138	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA4	.equ	0xf8100158	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA5	.equ	0xf8100178	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA6	.equ	0xf8100198	; LMURegion Access Enable Register 0
LMU0_RGNACCENRA7	.equ	0xf81001b8	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA0	.equ	0xf8100058	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA1	.equ	0xf8100068	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA2	.equ	0xf8100078	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA3	.equ	0xf8100088	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA4	.equ	0xf8100098	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA5	.equ	0xf81000a8	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA6	.equ	0xf81000b8	; LMURegion Access Enable Register 0
LMU0_RGNACCENWA7	.equ	0xf81000c8	; LMURegion Access Enable Register 0
LMU0_RGNACCENWB0	.equ	0xf810005c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB1	.equ	0xf810006c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB2	.equ	0xf810007c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB3	.equ	0xf810008c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB4	.equ	0xf810009c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB5	.equ	0xf81000ac	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB6	.equ	0xf81000bc	; LMURegion Access Enable Register 1
LMU0_RGNACCENWB7	.equ	0xf81000cc	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB0	.equ	0xf81000dc	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB1	.equ	0xf81000fc	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB2	.equ	0xf810011c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB3	.equ	0xf810013c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB4	.equ	0xf810015c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB5	.equ	0xf810017c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB6	.equ	0xf810019c	; LMURegion Access Enable Register 1
LMU0_RGNACCENWRB7	.equ	0xf81001bc	; LMURegion Access Enable Register 1
LMU0_RGNLA0    	.equ	0xf8100050	; LMURegion Lower Address Register
LMU0_RGNLA1    	.equ	0xf8100060	; LMURegion Lower Address Register
LMU0_RGNLA2    	.equ	0xf8100070	; LMURegion Lower Address Register
LMU0_RGNLA3    	.equ	0xf8100080	; LMURegion Lower Address Register
LMU0_RGNLA4    	.equ	0xf8100090	; LMURegion Lower Address Register
LMU0_RGNLA5    	.equ	0xf81000a0	; LMURegion Lower Address Register
LMU0_RGNLA6    	.equ	0xf81000b0	; LMURegion Lower Address Register
LMU0_RGNLA7    	.equ	0xf81000c0	; LMURegion Lower Address Register
LMU0_RGNUA0    	.equ	0xf8100054	; LMURegion Upper Address Register
LMU0_RGNUA1    	.equ	0xf8100064	; LMURegion Upper Address Register
LMU0_RGNUA2    	.equ	0xf8100074	; LMURegion Upper Address Register
LMU0_RGNUA3    	.equ	0xf8100084	; LMURegion Upper Address Register
LMU0_RGNUA4    	.equ	0xf8100094	; LMURegion Upper Address Register
LMU0_RGNUA5    	.equ	0xf81000a4	; LMURegion Upper Address Register
LMU0_RGNUA6    	.equ	0xf81000b4	; LMURegion Upper Address Register
LMU0_RGNUA7    	.equ	0xf81000c4	; LMURegion Upper Address Register
LMU0_SCTRL     	.equ	0xf8100024	; LMUSafety Control Register
LMU1_ACCEN0    	.equ	0xf8110010	; LMUAccess Enable Register 0
LMU1_ACCEN1    	.equ	0xf8110014	; LMUAccess Enable Register 1
LMU1_CLC       	.equ	0xf8110000	; LMUClock Control Register
LMU1_MEMCON    	.equ	0xf8110020	; LMUMemory Control Register
LMU1_MODID     	.equ	0xf8110008	; LMUModule ID Register
LMU1_RGNACCENRA0	.equ	0xf81100d8	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA1	.equ	0xf81100f8	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA2	.equ	0xf8110118	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA3	.equ	0xf8110138	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA4	.equ	0xf8110158	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA5	.equ	0xf8110178	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA6	.equ	0xf8110198	; LMURegion Access Enable Register 0
LMU1_RGNACCENRA7	.equ	0xf81101b8	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA0	.equ	0xf8110058	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA1	.equ	0xf8110068	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA2	.equ	0xf8110078	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA3	.equ	0xf8110088	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA4	.equ	0xf8110098	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA5	.equ	0xf81100a8	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA6	.equ	0xf81100b8	; LMURegion Access Enable Register 0
LMU1_RGNACCENWA7	.equ	0xf81100c8	; LMURegion Access Enable Register 0
LMU1_RGNACCENWB0	.equ	0xf811005c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB1	.equ	0xf811006c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB2	.equ	0xf811007c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB3	.equ	0xf811008c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB4	.equ	0xf811009c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB5	.equ	0xf81100ac	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB6	.equ	0xf81100bc	; LMURegion Access Enable Register 1
LMU1_RGNACCENWB7	.equ	0xf81100cc	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB0	.equ	0xf81100dc	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB1	.equ	0xf81100fc	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB2	.equ	0xf811011c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB3	.equ	0xf811013c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB4	.equ	0xf811015c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB5	.equ	0xf811017c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB6	.equ	0xf811019c	; LMURegion Access Enable Register 1
LMU1_RGNACCENWRB7	.equ	0xf81101bc	; LMURegion Access Enable Register 1
LMU1_RGNLA0    	.equ	0xf8110050	; LMURegion Lower Address Register
LMU1_RGNLA1    	.equ	0xf8110060	; LMURegion Lower Address Register
LMU1_RGNLA2    	.equ	0xf8110070	; LMURegion Lower Address Register
LMU1_RGNLA3    	.equ	0xf8110080	; LMURegion Lower Address Register
LMU1_RGNLA4    	.equ	0xf8110090	; LMURegion Lower Address Register
LMU1_RGNLA5    	.equ	0xf81100a0	; LMURegion Lower Address Register
LMU1_RGNLA6    	.equ	0xf81100b0	; LMURegion Lower Address Register
LMU1_RGNLA7    	.equ	0xf81100c0	; LMURegion Lower Address Register
LMU1_RGNUA0    	.equ	0xf8110054	; LMURegion Upper Address Register
LMU1_RGNUA1    	.equ	0xf8110064	; LMURegion Upper Address Register
LMU1_RGNUA2    	.equ	0xf8110074	; LMURegion Upper Address Register
LMU1_RGNUA3    	.equ	0xf8110084	; LMURegion Upper Address Register
LMU1_RGNUA4    	.equ	0xf8110094	; LMURegion Upper Address Register
LMU1_RGNUA5    	.equ	0xf81100a4	; LMURegion Upper Address Register
LMU1_RGNUA6    	.equ	0xf81100b4	; LMURegion Upper Address Register
LMU1_RGNUA7    	.equ	0xf81100c4	; LMURegion Upper Address Register
LMU1_SCTRL     	.equ	0xf8110024	; LMUSafety Control Register
LMU2_ACCEN0    	.equ	0xf8120010	; LMUAccess Enable Register 0
LMU2_ACCEN1    	.equ	0xf8120014	; LMUAccess Enable Register 1
LMU2_CLC       	.equ	0xf8120000	; LMUClock Control Register
LMU2_MEMCON    	.equ	0xf8120020	; LMUMemory Control Register
LMU2_MODID     	.equ	0xf8120008	; LMUModule ID Register
LMU2_RGNACCENRA0	.equ	0xf81200d8	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA1	.equ	0xf81200f8	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA2	.equ	0xf8120118	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA3	.equ	0xf8120138	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA4	.equ	0xf8120158	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA5	.equ	0xf8120178	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA6	.equ	0xf8120198	; LMURegion Access Enable Register 0
LMU2_RGNACCENRA7	.equ	0xf81201b8	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA0	.equ	0xf8120058	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA1	.equ	0xf8120068	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA2	.equ	0xf8120078	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA3	.equ	0xf8120088	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA4	.equ	0xf8120098	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA5	.equ	0xf81200a8	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA6	.equ	0xf81200b8	; LMURegion Access Enable Register 0
LMU2_RGNACCENWA7	.equ	0xf81200c8	; LMURegion Access Enable Register 0
LMU2_RGNACCENWB0	.equ	0xf812005c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB1	.equ	0xf812006c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB2	.equ	0xf812007c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB3	.equ	0xf812008c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB4	.equ	0xf812009c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB5	.equ	0xf81200ac	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB6	.equ	0xf81200bc	; LMURegion Access Enable Register 1
LMU2_RGNACCENWB7	.equ	0xf81200cc	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB0	.equ	0xf81200dc	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB1	.equ	0xf81200fc	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB2	.equ	0xf812011c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB3	.equ	0xf812013c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB4	.equ	0xf812015c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB5	.equ	0xf812017c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB6	.equ	0xf812019c	; LMURegion Access Enable Register 1
LMU2_RGNACCENWRB7	.equ	0xf81201bc	; LMURegion Access Enable Register 1
LMU2_RGNLA0    	.equ	0xf8120050	; LMURegion Lower Address Register
LMU2_RGNLA1    	.equ	0xf8120060	; LMURegion Lower Address Register
LMU2_RGNLA2    	.equ	0xf8120070	; LMURegion Lower Address Register
LMU2_RGNLA3    	.equ	0xf8120080	; LMURegion Lower Address Register
LMU2_RGNLA4    	.equ	0xf8120090	; LMURegion Lower Address Register
LMU2_RGNLA5    	.equ	0xf81200a0	; LMURegion Lower Address Register
LMU2_RGNLA6    	.equ	0xf81200b0	; LMURegion Lower Address Register
LMU2_RGNLA7    	.equ	0xf81200c0	; LMURegion Lower Address Register
LMU2_RGNUA0    	.equ	0xf8120054	; LMURegion Upper Address Register
LMU2_RGNUA1    	.equ	0xf8120064	; LMURegion Upper Address Register
LMU2_RGNUA2    	.equ	0xf8120074	; LMURegion Upper Address Register
LMU2_RGNUA3    	.equ	0xf8120084	; LMURegion Upper Address Register
LMU2_RGNUA4    	.equ	0xf8120094	; LMURegion Upper Address Register
LMU2_RGNUA5    	.equ	0xf81200a4	; LMURegion Upper Address Register
LMU2_RGNUA6    	.equ	0xf81200b4	; LMURegion Upper Address Register
LMU2_RGNUA7    	.equ	0xf81200c4	; LMURegion Upper Address Register
LMU2_SCTRL     	.equ	0xf8120024	; LMUSafety Control Register
LMU3_ACCEN0    	.equ	0xf8130010	; LMUAccess Enable Register 0
LMU3_ACCEN1    	.equ	0xf8130014	; LMUAccess Enable Register 1
LMU3_CLC       	.equ	0xf8130000	; LMUClock Control Register
LMU3_MEMCON    	.equ	0xf8130020	; LMUMemory Control Register
LMU3_MODID     	.equ	0xf8130008	; LMUModule ID Register
LMU3_RGNACCENRA0	.equ	0xf81300d8	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA1	.equ	0xf81300f8	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA2	.equ	0xf8130118	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA3	.equ	0xf8130138	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA4	.equ	0xf8130158	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA5	.equ	0xf8130178	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA6	.equ	0xf8130198	; LMURegion Access Enable Register 0
LMU3_RGNACCENRA7	.equ	0xf81301b8	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA0	.equ	0xf8130058	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA1	.equ	0xf8130068	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA2	.equ	0xf8130078	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA3	.equ	0xf8130088	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA4	.equ	0xf8130098	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA5	.equ	0xf81300a8	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA6	.equ	0xf81300b8	; LMURegion Access Enable Register 0
LMU3_RGNACCENWA7	.equ	0xf81300c8	; LMURegion Access Enable Register 0
LMU3_RGNACCENWB0	.equ	0xf813005c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB1	.equ	0xf813006c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB2	.equ	0xf813007c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB3	.equ	0xf813008c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB4	.equ	0xf813009c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB5	.equ	0xf81300ac	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB6	.equ	0xf81300bc	; LMURegion Access Enable Register 1
LMU3_RGNACCENWB7	.equ	0xf81300cc	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB0	.equ	0xf81300dc	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB1	.equ	0xf81300fc	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB2	.equ	0xf813011c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB3	.equ	0xf813013c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB4	.equ	0xf813015c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB5	.equ	0xf813017c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB6	.equ	0xf813019c	; LMURegion Access Enable Register 1
LMU3_RGNACCENWRB7	.equ	0xf81301bc	; LMURegion Access Enable Register 1
LMU3_RGNLA0    	.equ	0xf8130050	; LMURegion Lower Address Register
LMU3_RGNLA1    	.equ	0xf8130060	; LMURegion Lower Address Register
LMU3_RGNLA2    	.equ	0xf8130070	; LMURegion Lower Address Register
LMU3_RGNLA3    	.equ	0xf8130080	; LMURegion Lower Address Register
LMU3_RGNLA4    	.equ	0xf8130090	; LMURegion Lower Address Register
LMU3_RGNLA5    	.equ	0xf81300a0	; LMURegion Lower Address Register
LMU3_RGNLA6    	.equ	0xf81300b0	; LMURegion Lower Address Register
LMU3_RGNLA7    	.equ	0xf81300c0	; LMURegion Lower Address Register
LMU3_RGNUA0    	.equ	0xf8130054	; LMURegion Upper Address Register
LMU3_RGNUA1    	.equ	0xf8130064	; LMURegion Upper Address Register
LMU3_RGNUA2    	.equ	0xf8130074	; LMURegion Upper Address Register
LMU3_RGNUA3    	.equ	0xf8130084	; LMURegion Upper Address Register
LMU3_RGNUA4    	.equ	0xf8130094	; LMURegion Upper Address Register
LMU3_RGNUA5    	.equ	0xf81300a4	; LMURegion Upper Address Register
LMU3_RGNUA6    	.equ	0xf81300b4	; LMURegion Upper Address Register
LMU3_RGNUA7    	.equ	0xf81300c4	; LMURegion Upper Address Register
LMU3_SCTRL     	.equ	0xf8130024	; LMUSafety Control Register
DAM0_ACCEN0    	.equ	0xf8500010	; LMU_INSTAccess Enable Register 0
DAM0_ACCEN1    	.equ	0xf8500014	; LMU_INSTAccess Enable Register 1
DAM0_CLC       	.equ	0xf8500000	; LMU_INSTClock Control Register
DAM0_MEMCON    	.equ	0xf8500020	; DAMMemory Control Register
DAM0_MODID     	.equ	0xf8500008	; LMU_INSTModule ID Register
DAM0_RGNACCENRA0	.equ	0xf85000d8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA1	.equ	0xf85000f8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA2	.equ	0xf8500118	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA3	.equ	0xf8500138	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA4	.equ	0xf8500158	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA5	.equ	0xf8500178	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA6	.equ	0xf8500198	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENRA7	.equ	0xf85001b8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA0	.equ	0xf8500058	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA1	.equ	0xf8500068	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA2	.equ	0xf8500078	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA3	.equ	0xf8500088	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA4	.equ	0xf8500098	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA5	.equ	0xf85000a8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA6	.equ	0xf85000b8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWA7	.equ	0xf85000c8	; LMU_INSTRegion Access Enable Register 0
DAM0_RGNACCENWB0	.equ	0xf850005c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB1	.equ	0xf850006c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB2	.equ	0xf850007c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB3	.equ	0xf850008c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB4	.equ	0xf850009c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB5	.equ	0xf85000ac	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB6	.equ	0xf85000bc	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWB7	.equ	0xf85000cc	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB0	.equ	0xf85000dc	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB1	.equ	0xf85000fc	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB2	.equ	0xf850011c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB3	.equ	0xf850013c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB4	.equ	0xf850015c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB5	.equ	0xf850017c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB6	.equ	0xf850019c	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNACCENWRB7	.equ	0xf85001bc	; LMU_INSTRegion Access Enable Register 1
DAM0_RGNLA0    	.equ	0xf8500050	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA1    	.equ	0xf8500060	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA2    	.equ	0xf8500070	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA3    	.equ	0xf8500080	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA4    	.equ	0xf8500090	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA5    	.equ	0xf85000a0	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA6    	.equ	0xf85000b0	; LMU_INSTRegion Lower Address Register
DAM0_RGNLA7    	.equ	0xf85000c0	; LMU_INSTRegion Lower Address Register
DAM0_RGNUA0    	.equ	0xf8500054	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA1    	.equ	0xf8500064	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA2    	.equ	0xf8500074	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA3    	.equ	0xf8500084	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA4    	.equ	0xf8500094	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA5    	.equ	0xf85000a4	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA6    	.equ	0xf85000b4	; LMU_INSTRegion Upper Address Register
DAM0_RGNUA7    	.equ	0xf85000c4	; LMU_INSTRegion Upper Address Register
DAM0_SCTRL     	.equ	0xf8500024	; LMU_INSTSafety Control Register
DAM1_ACCEN0    	.equ	0xf8510010	; LMU_INSTAccess Enable Register 0
DAM1_ACCEN1    	.equ	0xf8510014	; LMU_INSTAccess Enable Register 1
DAM1_CLC       	.equ	0xf8510000	; LMU_INSTClock Control Register
DAM1_MEMCON    	.equ	0xf8510020	; DAMMemory Control Register
DAM1_MODID     	.equ	0xf8510008	; LMU_INSTModule ID Register
DAM1_RGNACCENRA0	.equ	0xf85100d8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA1	.equ	0xf85100f8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA2	.equ	0xf8510118	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA3	.equ	0xf8510138	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA4	.equ	0xf8510158	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA5	.equ	0xf8510178	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA6	.equ	0xf8510198	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENRA7	.equ	0xf85101b8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA0	.equ	0xf8510058	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA1	.equ	0xf8510068	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA2	.equ	0xf8510078	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA3	.equ	0xf8510088	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA4	.equ	0xf8510098	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA5	.equ	0xf85100a8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA6	.equ	0xf85100b8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWA7	.equ	0xf85100c8	; LMU_INSTRegion Access Enable Register 0
DAM1_RGNACCENWB0	.equ	0xf851005c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB1	.equ	0xf851006c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB2	.equ	0xf851007c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB3	.equ	0xf851008c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB4	.equ	0xf851009c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB5	.equ	0xf85100ac	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB6	.equ	0xf85100bc	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWB7	.equ	0xf85100cc	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB0	.equ	0xf85100dc	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB1	.equ	0xf85100fc	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB2	.equ	0xf851011c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB3	.equ	0xf851013c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB4	.equ	0xf851015c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB5	.equ	0xf851017c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB6	.equ	0xf851019c	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNACCENWRB7	.equ	0xf85101bc	; LMU_INSTRegion Access Enable Register 1
DAM1_RGNLA0    	.equ	0xf8510050	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA1    	.equ	0xf8510060	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA2    	.equ	0xf8510070	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA3    	.equ	0xf8510080	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA4    	.equ	0xf8510090	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA5    	.equ	0xf85100a0	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA6    	.equ	0xf85100b0	; LMU_INSTRegion Lower Address Register
DAM1_RGNLA7    	.equ	0xf85100c0	; LMU_INSTRegion Lower Address Register
DAM1_RGNUA0    	.equ	0xf8510054	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA1    	.equ	0xf8510064	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA2    	.equ	0xf8510074	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA3    	.equ	0xf8510084	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA4    	.equ	0xf8510094	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA5    	.equ	0xf85100a4	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA6    	.equ	0xf85100b4	; LMU_INSTRegion Upper Address Register
DAM1_RGNUA7    	.equ	0xf85100c4	; LMU_INSTRegion Upper Address Register
DAM1_SCTRL     	.equ	0xf8510024	; LMU_INSTSafety Control Register
TRAM_ACCEN0    	.equ	0xfb710010	; TRAMAccess Enable Register 0
TRAM_ACCEN1    	.equ	0xfb710014	; TRAMAccess Enable Register 1
TRAM_CLC       	.equ	0xfb710000	; TRAMClock Control Register
TRAM_MEMCON    	.equ	0xfb710020	; TRAMMemory Control Register
TRAM_MODID     	.equ	0xfb710008	; TRAMModule ID Register
TRAM_RGNACCENRA0	.equ	0xfb7100d8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA1	.equ	0xfb7100f8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA2	.equ	0xfb710118	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA3	.equ	0xfb710138	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA4	.equ	0xfb710158	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA5	.equ	0xfb710178	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA6	.equ	0xfb710198	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENRA7	.equ	0xfb7101b8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA0	.equ	0xfb710058	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA1	.equ	0xfb710068	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA2	.equ	0xfb710078	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA3	.equ	0xfb710088	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA4	.equ	0xfb710098	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA5	.equ	0xfb7100a8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA6	.equ	0xfb7100b8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWA7	.equ	0xfb7100c8	; TRAMRegion Access Enable Register 0
TRAM_RGNACCENWB0	.equ	0xfb71005c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB1	.equ	0xfb71006c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB2	.equ	0xfb71007c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB3	.equ	0xfb71008c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB4	.equ	0xfb71009c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB5	.equ	0xfb7100ac	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB6	.equ	0xfb7100bc	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWB7	.equ	0xfb7100cc	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB0	.equ	0xfb7100dc	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB1	.equ	0xfb7100fc	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB2	.equ	0xfb71011c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB3	.equ	0xfb71013c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB4	.equ	0xfb71015c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB5	.equ	0xfb71017c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB6	.equ	0xfb71019c	; TRAMRegion Access Enable Register 1
TRAM_RGNACCENWRB7	.equ	0xfb7101bc	; TRAMRegion Access Enable Register 1
TRAM_RGNLA0    	.equ	0xfb710050	; TRAMRegion Lower Address Register
TRAM_RGNLA1    	.equ	0xfb710060	; TRAMRegion Lower Address Register
TRAM_RGNLA2    	.equ	0xfb710070	; TRAMRegion Lower Address Register
TRAM_RGNLA3    	.equ	0xfb710080	; TRAMRegion Lower Address Register
TRAM_RGNLA4    	.equ	0xfb710090	; TRAMRegion Lower Address Register
TRAM_RGNLA5    	.equ	0xfb7100a0	; TRAMRegion Lower Address Register
TRAM_RGNLA6    	.equ	0xfb7100b0	; TRAMRegion Lower Address Register
TRAM_RGNLA7    	.equ	0xfb7100c0	; TRAMRegion Lower Address Register
TRAM_RGNUA0    	.equ	0xfb710054	; TRAMRegion Upper Address Register
TRAM_RGNUA1    	.equ	0xfb710064	; TRAMRegion Upper Address Register
TRAM_RGNUA2    	.equ	0xfb710074	; TRAMRegion Upper Address Register
TRAM_RGNUA3    	.equ	0xfb710084	; TRAMRegion Upper Address Register
TRAM_RGNUA4    	.equ	0xfb710094	; TRAMRegion Upper Address Register
TRAM_RGNUA5    	.equ	0xfb7100a4	; TRAMRegion Upper Address Register
TRAM_RGNUA6    	.equ	0xfb7100b4	; TRAMRegion Upper Address Register
TRAM_RGNUA7    	.equ	0xfb7100c4	; TRAMRegion Upper Address Register
TRAM_SCTRL     	.equ	0xfb710024	; TRAMSafety Control Register
MINIMCDS_CLC   	.equ	0xfb718000	; Clock Control Register
MINIMCDS_CT    	.equ	0xfb718010	; MCDS Control Register
MINIMCDS_FIFOBOT	.equ	0xfb718204	; Trace Buffer Bottom Register
MINIMCDS_FIFOCTL	.equ	0xfb718210	; Trace Buffer Control Register
MINIMCDS_FIFONOW	.equ	0xfb718200	; Trace Buffer Write Pointer
MINIMCDS_FIFOPRE	.equ	0xfb718208	; Trace Buffer PRE/POST Register
MINIMCDS_FIFOTOP	.equ	0xfb71820c	; Trace Buffer Top Register
MINIMCDS_FIFOWARN0	.equ	0xfb718214	; Trace Buffer Comparator Register
MINIMCDS_FIFOWARN1	.equ	0xfb718218	; Trace Buffer Comparator Register
MINIMCDS_ID    	.equ	0xfb718008	; Module Identification Register
MINIMCDS_MCXACT0	.equ	0xfb718880	; Action Definition Register 0
MINIMCDS_MCXACT1	.equ	0xfb718884	; Action Definition Register 1
MINIMCDS_MCXACT10	.equ	0xfb7188a8	; Action Definition Register 10
MINIMCDS_MCXACT11	.equ	0xfb7188ac	; Action Definition Register 11
MINIMCDS_MCXACT12	.equ	0xfb7188b0	; Action Definition Register 12
MINIMCDS_MCXACT13	.equ	0xfb7188b4	; Action Definition Register 13
MINIMCDS_MCXACT14	.equ	0xfb7188b8	; Action Definition Register 14
MINIMCDS_MCXACT15	.equ	0xfb7188bc	; Action Definition Register 15
MINIMCDS_MCXACT16	.equ	0xfb7188c0	; Action Definition Register 16
MINIMCDS_MCXACT17	.equ	0xfb7188c4	; Action Definition Register 17
MINIMCDS_MCXACT18	.equ	0xfb7188c8	; Action Definition Register 18
MINIMCDS_MCXACT19	.equ	0xfb7188cc	; Action Definition Register 19
MINIMCDS_MCXACT2	.equ	0xfb718888	; Action Definition Register 2
MINIMCDS_MCXACT20	.equ	0xfb7188d0	; Action Definition Register 20
MINIMCDS_MCXACT21	.equ	0xfb7188d4	; Action Definition Register 21
MINIMCDS_MCXACT22	.equ	0xfb7188d8	; Action Definition Register 22
MINIMCDS_MCXACT23	.equ	0xfb7188dc	; Action Definition Register 23
MINIMCDS_MCXACT24	.equ	0xfb7188e0	; Action Definition Register 24
MINIMCDS_MCXACT25	.equ	0xfb7188e4	; Action Definition Register 25
MINIMCDS_MCXACT26	.equ	0xfb7188e8	; Action Definition Register 26
MINIMCDS_MCXACT27	.equ	0xfb7188ec	; Action Definition Register 27
MINIMCDS_MCXACT28	.equ	0xfb7188f0	; Action Definition Register 28
MINIMCDS_MCXACT29	.equ	0xfb7188f4	; Action Definition Register 29
MINIMCDS_MCXACT3	.equ	0xfb71888c	; Action Definition Register 3
MINIMCDS_MCXACT30	.equ	0xfb7188f8	; Action Definition Register 30
MINIMCDS_MCXACT31	.equ	0xfb7188fc	; Action Definition Register 31
MINIMCDS_MCXACT32	.equ	0xfb718900	; Action Definition Register 32
MINIMCDS_MCXACT33	.equ	0xfb718904	; Action Definition Register 33
MINIMCDS_MCXACT34	.equ	0xfb718908	; Action Definition Register 34
MINIMCDS_MCXACT35	.equ	0xfb71890c	; Action Definition Register 35
MINIMCDS_MCXACT36	.equ	0xfb718910	; Action Definition Register 36
MINIMCDS_MCXACT37	.equ	0xfb718914	; Action Definition Register 37
MINIMCDS_MCXACT38	.equ	0xfb718918	; Action Definition Register 38
MINIMCDS_MCXACT39	.equ	0xfb71891c	; Action Definition Register 39
MINIMCDS_MCXACT4	.equ	0xfb718890	; Action Definition Register 4
MINIMCDS_MCXACT40	.equ	0xfb718920	; Action Definition Register 40
MINIMCDS_MCXACT5	.equ	0xfb718894	; Action Definition Register 5
MINIMCDS_MCXACT6	.equ	0xfb718898	; Action Definition Register 6
MINIMCDS_MCXACT7	.equ	0xfb71889c	; Action Definition Register 7
MINIMCDS_MCXACT8	.equ	0xfb7188a0	; Action Definition Register 8
MINIMCDS_MCXACT9	.equ	0xfb7188a4	; Action Definition Register 9
MINIMCDS_MCXCCL0	.equ	0xfb718a00	; Counter Control Register
MINIMCDS_MCXCCL1	.equ	0xfb718a10	; Counter Control Register
MINIMCDS_MCXCCL2	.equ	0xfb718a20	; Counter Control Register
MINIMCDS_MCXCCL3	.equ	0xfb718a30	; Counter Control Register
MINIMCDS_MCXCCL4	.equ	0xfb718a40	; Counter Control Register
MINIMCDS_MCXCCL5	.equ	0xfb718a50	; Counter Control Register
MINIMCDS_MCXCCL6	.equ	0xfb718a60	; Counter Control Register
MINIMCDS_MCXCCL7	.equ	0xfb718a70	; Counter Control Register
MINIMCDS_MCXCNT0	.equ	0xfb718a08	; Current Count Register
MINIMCDS_MCXCNT1	.equ	0xfb718a18	; Current Count Register
MINIMCDS_MCXCNT2	.equ	0xfb718a28	; Current Count Register
MINIMCDS_MCXCNT3	.equ	0xfb718a38	; Current Count Register
MINIMCDS_MCXCNT4	.equ	0xfb718a48	; Current Count Register
MINIMCDS_MCXCNT5	.equ	0xfb718a58	; Current Count Register
MINIMCDS_MCXCNT6	.equ	0xfb718a68	; Current Count Register
MINIMCDS_MCXCNT7	.equ	0xfb718a78	; Current Count Register
MINIMCDS_MCXEVT0	.equ	0xfb718800	; Event Definition Register 0
MINIMCDS_MCXEVT1	.equ	0xfb718804	; Event Definition Register 1
MINIMCDS_MCXEVT10	.equ	0xfb718828	; Event Definition Register 10
MINIMCDS_MCXEVT11	.equ	0xfb71882c	; Event Definition Register 11
MINIMCDS_MCXEVT12	.equ	0xfb718830	; Event Definition Register 12
MINIMCDS_MCXEVT13	.equ	0xfb718834	; Event Definition Register 13
MINIMCDS_MCXEVT14	.equ	0xfb718838	; Event Definition Register 14
MINIMCDS_MCXEVT15	.equ	0xfb71883c	; Event Definition Register 15
MINIMCDS_MCXEVT2	.equ	0xfb718808	; Event Definition Register 2
MINIMCDS_MCXEVT3	.equ	0xfb71880c	; Event Definition Register 3
MINIMCDS_MCXEVT4	.equ	0xfb718810	; Event Definition Register 4
MINIMCDS_MCXEVT5	.equ	0xfb718814	; Event Definition Register 5
MINIMCDS_MCXEVT6	.equ	0xfb718818	; Event Definition Register 6
MINIMCDS_MCXEVT7	.equ	0xfb71881c	; Event Definition Register 7
MINIMCDS_MCXEVT8	.equ	0xfb718820	; Event Definition Register 8
MINIMCDS_MCXEVT9	.equ	0xfb718824	; Event Definition Register 9
MINIMCDS_MCXLMT0	.equ	0xfb718a04	; Counter Limit Register
MINIMCDS_MCXLMT1	.equ	0xfb718a14	; Counter Limit Register
MINIMCDS_MCXLMT2	.equ	0xfb718a24	; Counter Limit Register
MINIMCDS_MCXLMT3	.equ	0xfb718a34	; Counter Limit Register
MINIMCDS_MCXLMT4	.equ	0xfb718a44	; Counter Limit Register
MINIMCDS_MCXLMT5	.equ	0xfb718a54	; Counter Limit Register
MINIMCDS_MCXLMT6	.equ	0xfb718a64	; Counter Limit Register
MINIMCDS_MCXLMT7	.equ	0xfb718a74	; Counter Limit Register
MINIMCDS_MUX   	.equ	0xfb718014	; MCDS Signal Source Control
MINIMCDS_OCS   	.equ	0xfb718004	; OCDS Control and Status
MINIMCDS_TCXCFT	.equ	0xfb71a00c	; Compact Function Trace Register
MINIMCDS_TCXCIP	.equ	0xfb71a008	; Current Instruction Pointer
MINIMCDS_TCXDCSTS	.equ	0xfb71a000	; Debug Status Register
MINIMCDS_TCXEABND0	.equ	0xfb71a400	; Comparator Bound Register 0
MINIMCDS_TCXEABND1	.equ	0xfb71a410	; Comparator Bound Register 1
MINIMCDS_TCXEARNG0	.equ	0xfb71a404	; Comparator Range Register 0
MINIMCDS_TCXEARNG1	.equ	0xfb71a414	; Comparator Range Register 1
MINIMCDS_TCXIPBND0	.equ	0xfb71b000	; Comparator Bound Register 0
MINIMCDS_TCXIPBND1	.equ	0xfb71b010	; Comparator Bound Register 1
MINIMCDS_TCXIPRNG0	.equ	0xfb71b004	; Comparator Range Register 0
MINIMCDS_TCXIPRNG1	.equ	0xfb71b014	; Comparator Range Register 1
MINIMCDS_TCXWDBND0	.equ	0xfb71a480	; Comparator Bound Register 0
MINIMCDS_TCXWDBND1	.equ	0xfb71a4a0	; Comparator Bound Register 1
MINIMCDS_TCXWDMSK0	.equ	0xfb71a490	; Comparator Mask Register 0
MINIMCDS_TCXWDMSK1	.equ	0xfb71a4b0	; Comparator Mask Register 1
MINIMCDS_TCXWDRNG0	.equ	0xfb71a488	; Comparator Range Register 0
MINIMCDS_TCXWDRNG1	.equ	0xfb71a4a8	; Comparator Range Register 1
MINIMCDS_TCXWDSGN0	.equ	0xfb71a49c	; Comparator Sign Register 0
MINIMCDS_TCXWDSGN1	.equ	0xfb71a4bc	; Comparator Sign Register 1
MINIMCDS_TSUEMUCNT	.equ	0xfb718408	; Clock Counter Register
MINIMCDS_TSUPRSCL	.equ	0xfb718404	; Clock Prescaler Register
MINIMCDS_TSUREFCNT	.equ	0xfb718400	; Clock Counter Register
PMU_ID         	.equ	0xf8038508	; Module Identification Register
DMU_HF_ACCEN0  	.equ	0xf80400fc	; Access Enable Register 0
DMU_HF_ACCEN1  	.equ	0xf80400f8	; Access Enable Register 1
DMU_HF_CCONTROL	.equ	0xf8040050	; Cranking Control Register
DMU_HF_CLRE    	.equ	0xf8040038	; Clear Error Register
DMU_HF_CONFIRM0	.equ	0xf8040020	; Flash Confirm Status Register 0
DMU_HF_CONFIRM1	.equ	0xf8040024	; Flash Confirm Status Register 1
DMU_HF_CONFIRM2	.equ	0xf8040028	; Flash Confirm Status Register 2
DMU_HF_CONTROL 	.equ	0xf8040014	; Flash Control Register
DMU_HF_DSIZE   	.equ	0xf80400a0	; DFLASH Size Configuration Register
DMU_HF_DWAIT   	.equ	0xf804006c	; DFLASH Wait Cycle Register
DMU_HF_ECCC    	.equ	0xf8040048	; DF0 ECC Control Register
DMU_HF_ECCR    	.equ	0xf8040040	; DF0 ECC Read Register
DMU_HF_ECCS    	.equ	0xf8040044	; DF0 ECC Status Register
DMU_HF_ECCW    	.equ	0xf804004c	; DF0 ECC Write Register
DMU_HF_EER     	.equ	0xf8040030	; Enable Error Interrupt Control Register
DMU_HF_ERRSR   	.equ	0xf8040034	; Error Status Register
DMU_HF_ID      	.equ	0xf8040008	; Module Identification Register
DMU_HF_MARGIN  	.equ	0xf80400f4	; Margin Control Register
DMU_HF_OPERATION	.equ	0xf8040018	; Flash Operation Register
DMU_HF_PCONTROL	.equ	0xf8040064	; Power Control Register
DMU_HF_PROCONDBG	.equ	0xf8040090	; Debug Interface Protection Configuration
DMU_HF_PROCONDF	.equ	0xf8040088	; DFLASH Protection Configuration
DMU_HF_PROCONPF	.equ	0xf8040080	; PFLASH Protection Configuration
DMU_HF_PROCONRAM	.equ	0xf804008c	; RAM Configuration
DMU_HF_PROCONTP	.equ	0xf8040084	; Tuning Protection Configuration
DMU_HF_PROCONUSR	.equ	0xf8040074	; DF0 User Mode Control
DMU_HF_PROTECT 	.equ	0xf804001c	; Flash Protection Status Register
DMU_HF_PSIZE0  	.equ	0xf80400b0	; PFLASH Bank 0 Size Configuration Register
DMU_HF_PSIZE1  	.equ	0xf80400b4	; PFLASH Bank 1 Size Configuration Register
DMU_HF_PSIZE2  	.equ	0xf80400b8	; PFLASH Bank 2 Size Configuration Register
DMU_HF_PSIZE3  	.equ	0xf80400bc	; PFLASH Bank 3 Size Configuration Register
DMU_HF_PSIZE4  	.equ	0xf80400c0	; PFLASH Bank 4 Size Configuration Register
DMU_HF_PSIZE5  	.equ	0xf80400c4	; PFLASH Bank 5 Size Configuration Register
DMU_HF_PSTATUS 	.equ	0xf8040060	; Power Status Register
DMU_HF_PWAIT   	.equ	0xf8040068	; PFLASH Wait Cycle Register
DMU_HF_STATUS  	.equ	0xf8040010	; Flash Status Register
DMU_HF_SUSPEND 	.equ	0xf80400f0	; Suspend Control Register
DMU_HP_PROCONOTP00	.equ	0xf8050040	; PFLASH Bank 0 OTP Protection Configuration 0
DMU_HP_PROCONOTP01	.equ	0xf8050044	; PFLASH Bank 0 OTP Protection Configuration 1
DMU_HP_PROCONOTP02	.equ	0xf8050048	; PFLASH Bank 0 OTP Protection Configuration 2
DMU_HP_PROCONOTP03	.equ	0xf805004c	; PFLASH Bank 0 OTP Protection Configuration 3
DMU_HP_PROCONOTP04	.equ	0xf8050050	; PFLASH Bank 0 OTP Protection Configuration 4
DMU_HP_PROCONOTP05	.equ	0xf8050054	; PFLASH Bank 0 OTP Protection Configuration 5
DMU_HP_PROCONOTP10	.equ	0xf8050140	; PFLASH Bank 1 OTP Protection Configuration 0
DMU_HP_PROCONOTP11	.equ	0xf8050144	; PFLASH Bank 1 OTP Protection Configuration 1
DMU_HP_PROCONOTP12	.equ	0xf8050148	; PFLASH Bank 1 OTP Protection Configuration 2
DMU_HP_PROCONOTP13	.equ	0xf805014c	; PFLASH Bank 1 OTP Protection Configuration 3
DMU_HP_PROCONOTP14	.equ	0xf8050150	; PFLASH Bank 1 OTP Protection Configuration 4
DMU_HP_PROCONOTP15	.equ	0xf8050154	; PFLASH Bank 1 OTP Protection Configuration 5
DMU_HP_PROCONOTP20	.equ	0xf8050240	; PFLASH Bank 2 OTP Protection Configuration 0
DMU_HP_PROCONOTP21	.equ	0xf8050244	; PFLASH Bank 2 OTP Protection Configuration 1
DMU_HP_PROCONOTP22	.equ	0xf8050248	; PFLASH Bank 2 OTP Protection Configuration 2
DMU_HP_PROCONOTP23	.equ	0xf805024c	; PFLASH Bank 2 OTP Protection Configuration 3
DMU_HP_PROCONOTP24	.equ	0xf8050250	; PFLASH Bank 2 OTP Protection Configuration 4
DMU_HP_PROCONOTP25	.equ	0xf8050254	; PFLASH Bank 2 OTP Protection Configuration 5
DMU_HP_PROCONOTP30	.equ	0xf8050340	; PFLASH Bank 3 OTP Protection Configuration 0
DMU_HP_PROCONOTP31	.equ	0xf8050344	; PFLASH Bank 3 OTP Protection Configuration 1
DMU_HP_PROCONOTP32	.equ	0xf8050348	; PFLASH Bank 3 OTP Protection Configuration 2
DMU_HP_PROCONOTP33	.equ	0xf805034c	; PFLASH Bank 3 OTP Protection Configuration 3
DMU_HP_PROCONOTP34	.equ	0xf8050350	; PFLASH Bank 3 OTP Protection Configuration 4
DMU_HP_PROCONOTP35	.equ	0xf8050354	; PFLASH Bank 3 OTP Protection Configuration 5
DMU_HP_PROCONOTP40	.equ	0xf8050440	; PFLASH Bank 4 OTP Protection Configuration 0
DMU_HP_PROCONOTP41	.equ	0xf8050444	; PFLASH Bank 4 OTP Protection Configuration 1
DMU_HP_PROCONOTP42	.equ	0xf8050448	; PFLASH Bank 4 OTP Protection Configuration 2
DMU_HP_PROCONOTP43	.equ	0xf805044c	; PFLASH Bank 4 OTP Protection Configuration 3
DMU_HP_PROCONOTP44	.equ	0xf8050450	; PFLASH Bank 4 OTP Protection Configuration 4
DMU_HP_PROCONOTP45	.equ	0xf8050454	; PFLASH Bank 4 OTP Protection Configuration 5
DMU_HP_PROCONOTP50	.equ	0xf8050540	; PFLASH Bank 5 OTP Protection Configuration 0
DMU_HP_PROCONOTP51	.equ	0xf8050544	; PFLASH Bank 5 OTP Protection Configuration 1
DMU_HP_PROCONOTP52	.equ	0xf8050548	; PFLASH Bank 5 OTP Protection Configuration 2
DMU_HP_PROCONOTP53	.equ	0xf805054c	; PFLASH Bank 5 OTP Protection Configuration 3
DMU_HP_PROCONOTP54	.equ	0xf8050550	; PFLASH Bank 5 OTP Protection Configuration 4
DMU_HP_PROCONOTP55	.equ	0xf8050554	; PFLASH Bank 5 OTP Protection Configuration 5
DMU_HP_PROCONP00	.equ	0xf8050000	; PFLASH Bank 0 Protection Configuration 0
DMU_HP_PROCONP01	.equ	0xf8050004	; PFLASH Bank 0 Protection Configuration 1
DMU_HP_PROCONP02	.equ	0xf8050008	; PFLASH Bank 0 Protection Configuration 2
DMU_HP_PROCONP03	.equ	0xf805000c	; PFLASH Bank 0 Protection Configuration 3
DMU_HP_PROCONP04	.equ	0xf8050010	; PFLASH Bank 0 Protection Configuration 4
DMU_HP_PROCONP05	.equ	0xf8050014	; PFLASH Bank 0 Protection Configuration 5
DMU_HP_PROCONP10	.equ	0xf8050100	; PFLASH Bank 1 Protection Configuration 0
DMU_HP_PROCONP11	.equ	0xf8050104	; PFLASH Bank 1 Protection Configuration 1
DMU_HP_PROCONP12	.equ	0xf8050108	; PFLASH Bank 1 Protection Configuration 2
DMU_HP_PROCONP13	.equ	0xf805010c	; PFLASH Bank 1 Protection Configuration 3
DMU_HP_PROCONP14	.equ	0xf8050110	; PFLASH Bank 1 Protection Configuration 4
DMU_HP_PROCONP15	.equ	0xf8050114	; PFLASH Bank 1 Protection Configuration 5
DMU_HP_PROCONP20	.equ	0xf8050200	; PFLASH Bank 2 Protection Configuration 0
DMU_HP_PROCONP21	.equ	0xf8050204	; PFLASH Bank 2 Protection Configuration 1
DMU_HP_PROCONP22	.equ	0xf8050208	; PFLASH Bank 2 Protection Configuration 2
DMU_HP_PROCONP23	.equ	0xf805020c	; PFLASH Bank 2 Protection Configuration 3
DMU_HP_PROCONP24	.equ	0xf8050210	; PFLASH Bank 2 Protection Configuration 4
DMU_HP_PROCONP25	.equ	0xf8050214	; PFLASH Bank 2 Protection Configuration 5
DMU_HP_PROCONP30	.equ	0xf8050300	; PFLASH Bank 3 Protection Configuration 0
DMU_HP_PROCONP31	.equ	0xf8050304	; PFLASH Bank 3 Protection Configuration 1
DMU_HP_PROCONP32	.equ	0xf8050308	; PFLASH Bank 3 Protection Configuration 2
DMU_HP_PROCONP33	.equ	0xf805030c	; PFLASH Bank 3 Protection Configuration 3
DMU_HP_PROCONP34	.equ	0xf8050310	; PFLASH Bank 3 Protection Configuration 4
DMU_HP_PROCONP35	.equ	0xf8050314	; PFLASH Bank 3 Protection Configuration 5
DMU_HP_PROCONP40	.equ	0xf8050400	; PFLASH Bank 4 Protection Configuration 0
DMU_HP_PROCONP41	.equ	0xf8050404	; PFLASH Bank 4 Protection Configuration 1
DMU_HP_PROCONP42	.equ	0xf8050408	; PFLASH Bank 4 Protection Configuration 2
DMU_HP_PROCONP43	.equ	0xf805040c	; PFLASH Bank 4 Protection Configuration 3
DMU_HP_PROCONP44	.equ	0xf8050410	; PFLASH Bank 4 Protection Configuration 4
DMU_HP_PROCONP45	.equ	0xf8050414	; PFLASH Bank 4 Protection Configuration 5
DMU_HP_PROCONP50	.equ	0xf8050500	; PFLASH Bank 5 Protection Configuration 0
DMU_HP_PROCONP51	.equ	0xf8050504	; PFLASH Bank 5 Protection Configuration 1
DMU_HP_PROCONP52	.equ	0xf8050508	; PFLASH Bank 5 Protection Configuration 2
DMU_HP_PROCONP53	.equ	0xf805050c	; PFLASH Bank 5 Protection Configuration 3
DMU_HP_PROCONP54	.equ	0xf8050510	; PFLASH Bank 5 Protection Configuration 4
DMU_HP_PROCONP55	.equ	0xf8050514	; PFLASH Bank 5 Protection Configuration 5
DMU_HP_PROCONWOP00	.equ	0xf8050080	; PFLASH Bank 0 WOP Configuration 0
DMU_HP_PROCONWOP01	.equ	0xf8050084	; PFLASH Bank 0 WOP Configuration 1
DMU_HP_PROCONWOP02	.equ	0xf8050088	; PFLASH Bank 0 WOP Configuration 2
DMU_HP_PROCONWOP03	.equ	0xf805008c	; PFLASH Bank 0 WOP Configuration 3
DMU_HP_PROCONWOP04	.equ	0xf8050090	; PFLASH Bank 0 WOP Configuration 4
DMU_HP_PROCONWOP05	.equ	0xf8050094	; PFLASH Bank 0 WOP Configuration 5
DMU_HP_PROCONWOP10	.equ	0xf8050180	; PFLASH Bank 1 WOP Configuration 0
DMU_HP_PROCONWOP11	.equ	0xf8050184	; PFLASH Bank 1 WOP Configuration 1
DMU_HP_PROCONWOP12	.equ	0xf8050188	; PFLASH Bank 1 WOP Configuration 2
DMU_HP_PROCONWOP13	.equ	0xf805018c	; PFLASH Bank 1 WOP Configuration 3
DMU_HP_PROCONWOP14	.equ	0xf8050190	; PFLASH Bank 1 WOP Configuration 4
DMU_HP_PROCONWOP15	.equ	0xf8050194	; PFLASH Bank 1 WOP Configuration 5
DMU_HP_PROCONWOP20	.equ	0xf8050280	; PFLASH Bank 2 WOP Configuration 0
DMU_HP_PROCONWOP21	.equ	0xf8050284	; PFLASH Bank 2 WOP Configuration 1
DMU_HP_PROCONWOP22	.equ	0xf8050288	; PFLASH Bank 2 WOP Configuration 2
DMU_HP_PROCONWOP23	.equ	0xf805028c	; PFLASH Bank 2 WOP Configuration 3
DMU_HP_PROCONWOP24	.equ	0xf8050290	; PFLASH Bank 2 WOP Configuration 4
DMU_HP_PROCONWOP25	.equ	0xf8050294	; PFLASH Bank 2 WOP Configuration 5
DMU_HP_PROCONWOP30	.equ	0xf8050380	; PFLASH Bank 3 WOP Configuration 0
DMU_HP_PROCONWOP31	.equ	0xf8050384	; PFLASH Bank 3 WOP Configuration 1
DMU_HP_PROCONWOP32	.equ	0xf8050388	; PFLASH Bank 3 WOP Configuration 2
DMU_HP_PROCONWOP33	.equ	0xf805038c	; PFLASH Bank 3 WOP Configuration 3
DMU_HP_PROCONWOP34	.equ	0xf8050390	; PFLASH Bank 3 WOP Configuration 4
DMU_HP_PROCONWOP35	.equ	0xf8050394	; PFLASH Bank 3 WOP Configuration 5
DMU_HP_PROCONWOP40	.equ	0xf8050480	; PFLASH Bank 4 WOP Configuration 0
DMU_HP_PROCONWOP41	.equ	0xf8050484	; PFLASH Bank 4 WOP Configuration 1
DMU_HP_PROCONWOP42	.equ	0xf8050488	; PFLASH Bank 4 WOP Configuration 2
DMU_HP_PROCONWOP43	.equ	0xf805048c	; PFLASH Bank 4 WOP Configuration 3
DMU_HP_PROCONWOP44	.equ	0xf8050490	; PFLASH Bank 4 WOP Configuration 4
DMU_HP_PROCONWOP45	.equ	0xf8050494	; PFLASH Bank 4 WOP Configuration 5
DMU_HP_PROCONWOP50	.equ	0xf8050580	; PFLASH Bank 5 WOP Configuration 0
DMU_HP_PROCONWOP51	.equ	0xf8050584	; PFLASH Bank 5 WOP Configuration 1
DMU_HP_PROCONWOP52	.equ	0xf8050588	; PFLASH Bank 5 WOP Configuration 2
DMU_HP_PROCONWOP53	.equ	0xf805058c	; PFLASH Bank 5 WOP Configuration 3
DMU_HP_PROCONWOP54	.equ	0xf8050590	; PFLASH Bank 5 WOP Configuration 4
DMU_HP_PROCONWOP55	.equ	0xf8050594	; PFLASH Bank 5 WOP Configuration 5
DMU_SF_CLRE    	.equ	0xf8060038	; Clear Error Register
DMU_SF_CONTROL 	.equ	0xf8060014	; HSM Flash Configuration Register
DMU_SF_ECCC    	.equ	0xf8060048	; DF1 ECC Control Register
DMU_SF_ECCR    	.equ	0xf8060040	; DF1 ECC Read Register
DMU_SF_ECCS    	.equ	0xf8060044	; DF1 ECC Status Register
DMU_SF_ECCW    	.equ	0xf806004c	; DF1 ECC Write Register
DMU_SF_EER     	.equ	0xf8060030	; HSM Enable Error Interrupt Control Register
DMU_SF_ERRSR   	.equ	0xf8060034	; HSM Error Status Register
DMU_SF_MARGIN  	.equ	0xf80600ec	; DF1 Margin Control Register
DMU_SF_OPERATION	.equ	0xf8060018	; Flash Operation Register
DMU_SF_PROCONUSR	.equ	0xf8060074	; DF1 User Mode Control
DMU_SF_STATUS  	.equ	0xf8060010	; HSM Flash Status Register
DMU_SF_SUSPEND 	.equ	0xf80600e8	; HSM Suspend Control Register
DMU_SP_PROCONHSM	.equ	0xf8070040	; HSM Interface Protection Configuration
DMU_SP_PROCONHSMCBS	.equ	0xf8070004	; HSM Code Boot Sector
DMU_SP_PROCONHSMCFG	.equ	0xf8070000	; HSM Protection Configuration
DMU_SP_PROCONHSMCOTP0	.equ	0xf8070010	; HSM Code OTP Protection Configuration
DMU_SP_PROCONHSMCOTP1	.equ	0xf8070014	; HSM Code OTP Protection Configuration
DMU_SP_PROCONHSMCX0	.equ	0xf8070008	; HSM Code Exclusive Protection Configuration
DMU_SP_PROCONHSMCX1	.equ	0xf807000c	; HSM Code Exclusive Protection Configuration
PFI0_DBABRECORD0	.equ	0xa8084000	; DBAB Record 0
PFI0_DBABRECORD1	.equ	0xa8084020	; DBAB Record 1
PFI0_ECCR      	.equ	0xa8080000	; ECC Read Register
PFI0_ECCS      	.equ	0xa8080020	; ECC Status Register
PFI0_MBABRECORD0	.equ	0xa8088000	; MBAB Record 0
PFI0_SBABRECORD0	.equ	0xa8082000	; SBAB Record 0
PFI0_SBABRECORD1	.equ	0xa8082020	; SBAB Record 1
PFI0_SBABRECORD10	.equ	0xa8082140	; SBAB Record 10
PFI0_SBABRECORD11	.equ	0xa8082160	; SBAB Record 11
PFI0_SBABRECORD12	.equ	0xa8082180	; SBAB Record 12
PFI0_SBABRECORD13	.equ	0xa80821a0	; SBAB Record 13
PFI0_SBABRECORD14	.equ	0xa80821c0	; SBAB Record 14
PFI0_SBABRECORD15	.equ	0xa80821e0	; SBAB Record 15
PFI0_SBABRECORD16	.equ	0xa8082200	; SBAB Record 16
PFI0_SBABRECORD2	.equ	0xa8082040	; SBAB Record 2
PFI0_SBABRECORD3	.equ	0xa8082060	; SBAB Record 3
PFI0_SBABRECORD4	.equ	0xa8082080	; SBAB Record 4
PFI0_SBABRECORD5	.equ	0xa80820a0	; SBAB Record 5
PFI0_SBABRECORD6	.equ	0xa80820c0	; SBAB Record 6
PFI0_SBABRECORD7	.equ	0xa80820e0	; SBAB Record 7
PFI0_SBABRECORD8	.equ	0xa8082100	; SBAB Record 8
PFI0_SBABRECORD9	.equ	0xa8082120	; SBAB Record 9
PFI0_ZBABRECORD0	.equ	0xa808c000	; ZBAB Record 0
PFI0_ZBABRECORD1	.equ	0xa808c020	; ZBAB Record 1
PFI0_ZBABRECORD2	.equ	0xa808c040	; ZBAB Record 2
PFI0_ZBABRECORD3	.equ	0xa808c060	; ZBAB Record 3
PFI1_DBABRECORD0	.equ	0xa8384000	; DBAB Record 0
PFI1_DBABRECORD1	.equ	0xa8384020	; DBAB Record 1
PFI1_ECCR      	.equ	0xa8380000	; ECC Read Register
PFI1_ECCS      	.equ	0xa8380020	; ECC Status Register
PFI1_MBABRECORD0	.equ	0xa8388000	; MBAB Record 0
PFI1_SBABRECORD0	.equ	0xa8382000	; SBAB Record 0
PFI1_SBABRECORD1	.equ	0xa8382020	; SBAB Record 1
PFI1_SBABRECORD10	.equ	0xa8382140	; SBAB Record 10
PFI1_SBABRECORD11	.equ	0xa8382160	; SBAB Record 11
PFI1_SBABRECORD12	.equ	0xa8382180	; SBAB Record 12
PFI1_SBABRECORD13	.equ	0xa83821a0	; SBAB Record 13
PFI1_SBABRECORD14	.equ	0xa83821c0	; SBAB Record 14
PFI1_SBABRECORD15	.equ	0xa83821e0	; SBAB Record 15
PFI1_SBABRECORD16	.equ	0xa8382200	; SBAB Record 16
PFI1_SBABRECORD2	.equ	0xa8382040	; SBAB Record 2
PFI1_SBABRECORD3	.equ	0xa8382060	; SBAB Record 3
PFI1_SBABRECORD4	.equ	0xa8382080	; SBAB Record 4
PFI1_SBABRECORD5	.equ	0xa83820a0	; SBAB Record 5
PFI1_SBABRECORD6	.equ	0xa83820c0	; SBAB Record 6
PFI1_SBABRECORD7	.equ	0xa83820e0	; SBAB Record 7
PFI1_SBABRECORD8	.equ	0xa8382100	; SBAB Record 8
PFI1_SBABRECORD9	.equ	0xa8382120	; SBAB Record 9
PFI1_ZBABRECORD0	.equ	0xa838c000	; ZBAB Record 0
PFI1_ZBABRECORD1	.equ	0xa838c020	; ZBAB Record 1
PFI1_ZBABRECORD2	.equ	0xa838c040	; ZBAB Record 2
PFI1_ZBABRECORD3	.equ	0xa838c060	; ZBAB Record 3
PFI2_DBABRECORD0	.equ	0xa8684000	; DBAB Record 0
PFI2_DBABRECORD1	.equ	0xa8684020	; DBAB Record 1
PFI2_ECCR      	.equ	0xa8680000	; ECC Read Register
PFI2_ECCS      	.equ	0xa8680020	; ECC Status Register
PFI2_MBABRECORD0	.equ	0xa8688000	; MBAB Record 0
PFI2_SBABRECORD0	.equ	0xa8682000	; SBAB Record 0
PFI2_SBABRECORD1	.equ	0xa8682020	; SBAB Record 1
PFI2_SBABRECORD10	.equ	0xa8682140	; SBAB Record 10
PFI2_SBABRECORD11	.equ	0xa8682160	; SBAB Record 11
PFI2_SBABRECORD12	.equ	0xa8682180	; SBAB Record 12
PFI2_SBABRECORD13	.equ	0xa86821a0	; SBAB Record 13
PFI2_SBABRECORD14	.equ	0xa86821c0	; SBAB Record 14
PFI2_SBABRECORD15	.equ	0xa86821e0	; SBAB Record 15
PFI2_SBABRECORD16	.equ	0xa8682200	; SBAB Record 16
PFI2_SBABRECORD2	.equ	0xa8682040	; SBAB Record 2
PFI2_SBABRECORD3	.equ	0xa8682060	; SBAB Record 3
PFI2_SBABRECORD4	.equ	0xa8682080	; SBAB Record 4
PFI2_SBABRECORD5	.equ	0xa86820a0	; SBAB Record 5
PFI2_SBABRECORD6	.equ	0xa86820c0	; SBAB Record 6
PFI2_SBABRECORD7	.equ	0xa86820e0	; SBAB Record 7
PFI2_SBABRECORD8	.equ	0xa8682100	; SBAB Record 8
PFI2_SBABRECORD9	.equ	0xa8682120	; SBAB Record 9
PFI2_ZBABRECORD0	.equ	0xa868c000	; ZBAB Record 0
PFI2_ZBABRECORD1	.equ	0xa868c020	; ZBAB Record 1
PFI2_ZBABRECORD2	.equ	0xa868c040	; ZBAB Record 2
PFI2_ZBABRECORD3	.equ	0xa868c060	; ZBAB Record 3
PFI3_DBABRECORD0	.equ	0xa8984000	; DBAB Record 0
PFI3_DBABRECORD1	.equ	0xa8984020	; DBAB Record 1
PFI3_ECCR      	.equ	0xa8980000	; ECC Read Register
PFI3_ECCS      	.equ	0xa8980020	; ECC Status Register
PFI3_MBABRECORD0	.equ	0xa8988000	; MBAB Record 0
PFI3_SBABRECORD0	.equ	0xa8982000	; SBAB Record 0
PFI3_SBABRECORD1	.equ	0xa8982020	; SBAB Record 1
PFI3_SBABRECORD10	.equ	0xa8982140	; SBAB Record 10
PFI3_SBABRECORD11	.equ	0xa8982160	; SBAB Record 11
PFI3_SBABRECORD12	.equ	0xa8982180	; SBAB Record 12
PFI3_SBABRECORD13	.equ	0xa89821a0	; SBAB Record 13
PFI3_SBABRECORD14	.equ	0xa89821c0	; SBAB Record 14
PFI3_SBABRECORD15	.equ	0xa89821e0	; SBAB Record 15
PFI3_SBABRECORD16	.equ	0xa8982200	; SBAB Record 16
PFI3_SBABRECORD2	.equ	0xa8982040	; SBAB Record 2
PFI3_SBABRECORD3	.equ	0xa8982060	; SBAB Record 3
PFI3_SBABRECORD4	.equ	0xa8982080	; SBAB Record 4
PFI3_SBABRECORD5	.equ	0xa89820a0	; SBAB Record 5
PFI3_SBABRECORD6	.equ	0xa89820c0	; SBAB Record 6
PFI3_SBABRECORD7	.equ	0xa89820e0	; SBAB Record 7
PFI3_SBABRECORD8	.equ	0xa8982100	; SBAB Record 8
PFI3_SBABRECORD9	.equ	0xa8982120	; SBAB Record 9
PFI3_ZBABRECORD0	.equ	0xa898c000	; ZBAB Record 0
PFI3_ZBABRECORD1	.equ	0xa898c020	; ZBAB Record 1
PFI3_ZBABRECORD2	.equ	0xa898c040	; ZBAB Record 2
PFI3_ZBABRECORD3	.equ	0xa898c060	; ZBAB Record 3
PFI4_DBABRECORD0	.equ	0xa8c84000	; DBAB Record 0
PFI4_DBABRECORD1	.equ	0xa8c84020	; DBAB Record 1
PFI4_ECCR      	.equ	0xa8c80000	; ECC Read Register
PFI4_ECCS      	.equ	0xa8c80020	; ECC Status Register
PFI4_MBABRECORD0	.equ	0xa8c88000	; MBAB Record 0
PFI4_SBABRECORD0	.equ	0xa8c82000	; SBAB Record 0
PFI4_SBABRECORD1	.equ	0xa8c82020	; SBAB Record 1
PFI4_SBABRECORD10	.equ	0xa8c82140	; SBAB Record 10
PFI4_SBABRECORD11	.equ	0xa8c82160	; SBAB Record 11
PFI4_SBABRECORD12	.equ	0xa8c82180	; SBAB Record 12
PFI4_SBABRECORD13	.equ	0xa8c821a0	; SBAB Record 13
PFI4_SBABRECORD14	.equ	0xa8c821c0	; SBAB Record 14
PFI4_SBABRECORD15	.equ	0xa8c821e0	; SBAB Record 15
PFI4_SBABRECORD16	.equ	0xa8c82200	; SBAB Record 16
PFI4_SBABRECORD2	.equ	0xa8c82040	; SBAB Record 2
PFI4_SBABRECORD3	.equ	0xa8c82060	; SBAB Record 3
PFI4_SBABRECORD4	.equ	0xa8c82080	; SBAB Record 4
PFI4_SBABRECORD5	.equ	0xa8c820a0	; SBAB Record 5
PFI4_SBABRECORD6	.equ	0xa8c820c0	; SBAB Record 6
PFI4_SBABRECORD7	.equ	0xa8c820e0	; SBAB Record 7
PFI4_SBABRECORD8	.equ	0xa8c82100	; SBAB Record 8
PFI4_SBABRECORD9	.equ	0xa8c82120	; SBAB Record 9
PFI4_ZBABRECORD0	.equ	0xa8c8c000	; ZBAB Record 0
PFI4_ZBABRECORD1	.equ	0xa8c8c020	; ZBAB Record 1
PFI4_ZBABRECORD2	.equ	0xa8c8c040	; ZBAB Record 2
PFI4_ZBABRECORD3	.equ	0xa8c8c060	; ZBAB Record 3
PFI5_DBABRECORD0	.equ	0xa8f84000	; DBAB Record 0
PFI5_DBABRECORD1	.equ	0xa8f84020	; DBAB Record 1
PFI5_ECCR      	.equ	0xa8f80000	; ECC Read Register
PFI5_ECCS      	.equ	0xa8f80020	; ECC Status Register
PFI5_MBABRECORD0	.equ	0xa8f88000	; MBAB Record 0
PFI5_SBABRECORD0	.equ	0xa8f82000	; SBAB Record 0
PFI5_SBABRECORD1	.equ	0xa8f82020	; SBAB Record 1
PFI5_SBABRECORD10	.equ	0xa8f82140	; SBAB Record 10
PFI5_SBABRECORD11	.equ	0xa8f82160	; SBAB Record 11
PFI5_SBABRECORD12	.equ	0xa8f82180	; SBAB Record 12
PFI5_SBABRECORD13	.equ	0xa8f821a0	; SBAB Record 13
PFI5_SBABRECORD14	.equ	0xa8f821c0	; SBAB Record 14
PFI5_SBABRECORD15	.equ	0xa8f821e0	; SBAB Record 15
PFI5_SBABRECORD16	.equ	0xa8f82200	; SBAB Record 16
PFI5_SBABRECORD2	.equ	0xa8f82040	; SBAB Record 2
PFI5_SBABRECORD3	.equ	0xa8f82060	; SBAB Record 3
PFI5_SBABRECORD4	.equ	0xa8f82080	; SBAB Record 4
PFI5_SBABRECORD5	.equ	0xa8f820a0	; SBAB Record 5
PFI5_SBABRECORD6	.equ	0xa8f820c0	; SBAB Record 6
PFI5_SBABRECORD7	.equ	0xa8f820e0	; SBAB Record 7
PFI5_SBABRECORD8	.equ	0xa8f82100	; SBAB Record 8
PFI5_SBABRECORD9	.equ	0xa8f82120	; SBAB Record 9
PFI5_ZBABRECORD0	.equ	0xa8f8c000	; ZBAB Record 0
PFI5_ZBABRECORD1	.equ	0xa8f8c020	; ZBAB Record 1
PFI5_ZBABRECORD2	.equ	0xa8f8c040	; ZBAB Record 2
PFI5_ZBABRECORD3	.equ	0xa8f8c060	; ZBAB Record 3
FSI_COMM_1     	.equ	0xf8030004	; Communication Register 1
FSI_COMM_2     	.equ	0xf8030005	; Communication Register 2
FSI_HSMCOMM_1  	.equ	0xf8030006	; HSM Communication Register 1
FSI_HSMCOMM_2  	.equ	0xf8030007	; HSM Communication Register 2
DMA_ACCEN00    	.equ	0xf0010040	; Access Enable Register 00
DMA_ACCEN01    	.equ	0xf0010044	; Access Enable Register 01
DMA_ACCEN10    	.equ	0xf0010048	; Access Enable Register 10
DMA_ACCEN11    	.equ	0xf001004c	; Access Enable Register 11
DMA_ACCEN20    	.equ	0xf0010050	; Access Enable Register 20
DMA_ACCEN21    	.equ	0xf0010054	; Access Enable Register 21
DMA_ACCEN30    	.equ	0xf0010058	; Access Enable Register 30
DMA_ACCEN31    	.equ	0xf001005c	; Access Enable Register 31
DMA_ADICR000   	.equ	0xf0012010	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR001   	.equ	0xf0012030	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR002   	.equ	0xf0012050	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR003   	.equ	0xf0012070	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR004   	.equ	0xf0012090	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR005   	.equ	0xf00120b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR006   	.equ	0xf00120d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR007   	.equ	0xf00120f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR008   	.equ	0xf0012110	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR009   	.equ	0xf0012130	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR010   	.equ	0xf0012150	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR011   	.equ	0xf0012170	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR012   	.equ	0xf0012190	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR013   	.equ	0xf00121b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR014   	.equ	0xf00121d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR015   	.equ	0xf00121f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR016   	.equ	0xf0012210	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR017   	.equ	0xf0012230	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR018   	.equ	0xf0012250	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR019   	.equ	0xf0012270	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR020   	.equ	0xf0012290	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR021   	.equ	0xf00122b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR022   	.equ	0xf00122d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR023   	.equ	0xf00122f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR024   	.equ	0xf0012310	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR025   	.equ	0xf0012330	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR026   	.equ	0xf0012350	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR027   	.equ	0xf0012370	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR028   	.equ	0xf0012390	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR029   	.equ	0xf00123b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR030   	.equ	0xf00123d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR031   	.equ	0xf00123f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR032   	.equ	0xf0012410	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR033   	.equ	0xf0012430	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR034   	.equ	0xf0012450	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR035   	.equ	0xf0012470	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR036   	.equ	0xf0012490	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR037   	.equ	0xf00124b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR038   	.equ	0xf00124d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR039   	.equ	0xf00124f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR040   	.equ	0xf0012510	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR041   	.equ	0xf0012530	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR042   	.equ	0xf0012550	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR043   	.equ	0xf0012570	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR044   	.equ	0xf0012590	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR045   	.equ	0xf00125b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR046   	.equ	0xf00125d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR047   	.equ	0xf00125f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR048   	.equ	0xf0012610	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR049   	.equ	0xf0012630	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR050   	.equ	0xf0012650	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR051   	.equ	0xf0012670	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR052   	.equ	0xf0012690	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR053   	.equ	0xf00126b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR054   	.equ	0xf00126d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR055   	.equ	0xf00126f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR056   	.equ	0xf0012710	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR057   	.equ	0xf0012730	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR058   	.equ	0xf0012750	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR059   	.equ	0xf0012770	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR060   	.equ	0xf0012790	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR061   	.equ	0xf00127b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR062   	.equ	0xf00127d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR063   	.equ	0xf00127f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR064   	.equ	0xf0012810	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR065   	.equ	0xf0012830	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR066   	.equ	0xf0012850	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR067   	.equ	0xf0012870	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR068   	.equ	0xf0012890	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR069   	.equ	0xf00128b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR070   	.equ	0xf00128d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR071   	.equ	0xf00128f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR072   	.equ	0xf0012910	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR073   	.equ	0xf0012930	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR074   	.equ	0xf0012950	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR075   	.equ	0xf0012970	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR076   	.equ	0xf0012990	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR077   	.equ	0xf00129b0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR078   	.equ	0xf00129d0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR079   	.equ	0xf00129f0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR080   	.equ	0xf0012a10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR081   	.equ	0xf0012a30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR082   	.equ	0xf0012a50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR083   	.equ	0xf0012a70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR084   	.equ	0xf0012a90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR085   	.equ	0xf0012ab0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR086   	.equ	0xf0012ad0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR087   	.equ	0xf0012af0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR088   	.equ	0xf0012b10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR089   	.equ	0xf0012b30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR090   	.equ	0xf0012b50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR091   	.equ	0xf0012b70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR092   	.equ	0xf0012b90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR093   	.equ	0xf0012bb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR094   	.equ	0xf0012bd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR095   	.equ	0xf0012bf0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR096   	.equ	0xf0012c10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR097   	.equ	0xf0012c30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR098   	.equ	0xf0012c50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR099   	.equ	0xf0012c70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR100   	.equ	0xf0012c90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR101   	.equ	0xf0012cb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR102   	.equ	0xf0012cd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR103   	.equ	0xf0012cf0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR104   	.equ	0xf0012d10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR105   	.equ	0xf0012d30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR106   	.equ	0xf0012d50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR107   	.equ	0xf0012d70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR108   	.equ	0xf0012d90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR109   	.equ	0xf0012db0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR110   	.equ	0xf0012dd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR111   	.equ	0xf0012df0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR112   	.equ	0xf0012e10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR113   	.equ	0xf0012e30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR114   	.equ	0xf0012e50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR115   	.equ	0xf0012e70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR116   	.equ	0xf0012e90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR117   	.equ	0xf0012eb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR118   	.equ	0xf0012ed0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR119   	.equ	0xf0012ef0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR120   	.equ	0xf0012f10	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR121   	.equ	0xf0012f30	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR122   	.equ	0xf0012f50	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR123   	.equ	0xf0012f70	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR124   	.equ	0xf0012f90	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR125   	.equ	0xf0012fb0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR126   	.equ	0xf0012fd0	; DMA Channel Address and Interrupt Control Register x
DMA_ADICR127   	.equ	0xf0012ff0	; DMA Channel Address and Interrupt Control Register x
DMA_CHCFGR000  	.equ	0xf0012014	; DMA Channel Configuration Register 000
DMA_CHCFGR001  	.equ	0xf0012034	; DMA Channel Configuration Register 001
DMA_CHCFGR002  	.equ	0xf0012054	; DMA Channel Configuration Register 002
DMA_CHCFGR003  	.equ	0xf0012074	; DMA Channel Configuration Register 003
DMA_CHCFGR004  	.equ	0xf0012094	; DMA Channel Configuration Register 004
DMA_CHCFGR005  	.equ	0xf00120b4	; DMA Channel Configuration Register 005
DMA_CHCFGR006  	.equ	0xf00120d4	; DMA Channel Configuration Register 006
DMA_CHCFGR007  	.equ	0xf00120f4	; DMA Channel Configuration Register 007
DMA_CHCFGR008  	.equ	0xf0012114	; DMA Channel Configuration Register 008
DMA_CHCFGR009  	.equ	0xf0012134	; DMA Channel Configuration Register 009
DMA_CHCFGR010  	.equ	0xf0012154	; DMA Channel Configuration Register 010
DMA_CHCFGR011  	.equ	0xf0012174	; DMA Channel Configuration Register 011
DMA_CHCFGR012  	.equ	0xf0012194	; DMA Channel Configuration Register 012
DMA_CHCFGR013  	.equ	0xf00121b4	; DMA Channel Configuration Register 013
DMA_CHCFGR014  	.equ	0xf00121d4	; DMA Channel Configuration Register 014
DMA_CHCFGR015  	.equ	0xf00121f4	; DMA Channel Configuration Register 015
DMA_CHCFGR016  	.equ	0xf0012214	; DMA Channel Configuration Register 016
DMA_CHCFGR017  	.equ	0xf0012234	; DMA Channel Configuration Register 017
DMA_CHCFGR018  	.equ	0xf0012254	; DMA Channel Configuration Register 018
DMA_CHCFGR019  	.equ	0xf0012274	; DMA Channel Configuration Register 019
DMA_CHCFGR020  	.equ	0xf0012294	; DMA Channel Configuration Register 020
DMA_CHCFGR021  	.equ	0xf00122b4	; DMA Channel Configuration Register 021
DMA_CHCFGR022  	.equ	0xf00122d4	; DMA Channel Configuration Register 022
DMA_CHCFGR023  	.equ	0xf00122f4	; DMA Channel Configuration Register 023
DMA_CHCFGR024  	.equ	0xf0012314	; DMA Channel Configuration Register 024
DMA_CHCFGR025  	.equ	0xf0012334	; DMA Channel Configuration Register 025
DMA_CHCFGR026  	.equ	0xf0012354	; DMA Channel Configuration Register 026
DMA_CHCFGR027  	.equ	0xf0012374	; DMA Channel Configuration Register 027
DMA_CHCFGR028  	.equ	0xf0012394	; DMA Channel Configuration Register 028
DMA_CHCFGR029  	.equ	0xf00123b4	; DMA Channel Configuration Register 029
DMA_CHCFGR030  	.equ	0xf00123d4	; DMA Channel Configuration Register 030
DMA_CHCFGR031  	.equ	0xf00123f4	; DMA Channel Configuration Register 031
DMA_CHCFGR032  	.equ	0xf0012414	; DMA Channel Configuration Register 032
DMA_CHCFGR033  	.equ	0xf0012434	; DMA Channel Configuration Register 033
DMA_CHCFGR034  	.equ	0xf0012454	; DMA Channel Configuration Register 034
DMA_CHCFGR035  	.equ	0xf0012474	; DMA Channel Configuration Register 035
DMA_CHCFGR036  	.equ	0xf0012494	; DMA Channel Configuration Register 036
DMA_CHCFGR037  	.equ	0xf00124b4	; DMA Channel Configuration Register 037
DMA_CHCFGR038  	.equ	0xf00124d4	; DMA Channel Configuration Register 038
DMA_CHCFGR039  	.equ	0xf00124f4	; DMA Channel Configuration Register 039
DMA_CHCFGR040  	.equ	0xf0012514	; DMA Channel Configuration Register 040
DMA_CHCFGR041  	.equ	0xf0012534	; DMA Channel Configuration Register 041
DMA_CHCFGR042  	.equ	0xf0012554	; DMA Channel Configuration Register 042
DMA_CHCFGR043  	.equ	0xf0012574	; DMA Channel Configuration Register 043
DMA_CHCFGR044  	.equ	0xf0012594	; DMA Channel Configuration Register 044
DMA_CHCFGR045  	.equ	0xf00125b4	; DMA Channel Configuration Register 045
DMA_CHCFGR046  	.equ	0xf00125d4	; DMA Channel Configuration Register 046
DMA_CHCFGR047  	.equ	0xf00125f4	; DMA Channel Configuration Register 047
DMA_CHCFGR048  	.equ	0xf0012614	; DMA Channel Configuration Register 048
DMA_CHCFGR049  	.equ	0xf0012634	; DMA Channel Configuration Register 049
DMA_CHCFGR050  	.equ	0xf0012654	; DMA Channel Configuration Register 050
DMA_CHCFGR051  	.equ	0xf0012674	; DMA Channel Configuration Register 051
DMA_CHCFGR052  	.equ	0xf0012694	; DMA Channel Configuration Register 052
DMA_CHCFGR053  	.equ	0xf00126b4	; DMA Channel Configuration Register 053
DMA_CHCFGR054  	.equ	0xf00126d4	; DMA Channel Configuration Register 054
DMA_CHCFGR055  	.equ	0xf00126f4	; DMA Channel Configuration Register 055
DMA_CHCFGR056  	.equ	0xf0012714	; DMA Channel Configuration Register 056
DMA_CHCFGR057  	.equ	0xf0012734	; DMA Channel Configuration Register 057
DMA_CHCFGR058  	.equ	0xf0012754	; DMA Channel Configuration Register 058
DMA_CHCFGR059  	.equ	0xf0012774	; DMA Channel Configuration Register 059
DMA_CHCFGR060  	.equ	0xf0012794	; DMA Channel Configuration Register 060
DMA_CHCFGR061  	.equ	0xf00127b4	; DMA Channel Configuration Register 061
DMA_CHCFGR062  	.equ	0xf00127d4	; DMA Channel Configuration Register 062
DMA_CHCFGR063  	.equ	0xf00127f4	; DMA Channel Configuration Register 063
DMA_CHCFGR064  	.equ	0xf0012814	; DMA Channel Configuration Register 064
DMA_CHCFGR065  	.equ	0xf0012834	; DMA Channel Configuration Register 065
DMA_CHCFGR066  	.equ	0xf0012854	; DMA Channel Configuration Register 066
DMA_CHCFGR067  	.equ	0xf0012874	; DMA Channel Configuration Register 067
DMA_CHCFGR068  	.equ	0xf0012894	; DMA Channel Configuration Register 068
DMA_CHCFGR069  	.equ	0xf00128b4	; DMA Channel Configuration Register 069
DMA_CHCFGR070  	.equ	0xf00128d4	; DMA Channel Configuration Register 070
DMA_CHCFGR071  	.equ	0xf00128f4	; DMA Channel Configuration Register 071
DMA_CHCFGR072  	.equ	0xf0012914	; DMA Channel Configuration Register 072
DMA_CHCFGR073  	.equ	0xf0012934	; DMA Channel Configuration Register 073
DMA_CHCFGR074  	.equ	0xf0012954	; DMA Channel Configuration Register 074
DMA_CHCFGR075  	.equ	0xf0012974	; DMA Channel Configuration Register 075
DMA_CHCFGR076  	.equ	0xf0012994	; DMA Channel Configuration Register 076
DMA_CHCFGR077  	.equ	0xf00129b4	; DMA Channel Configuration Register 077
DMA_CHCFGR078  	.equ	0xf00129d4	; DMA Channel Configuration Register 078
DMA_CHCFGR079  	.equ	0xf00129f4	; DMA Channel Configuration Register 079
DMA_CHCFGR080  	.equ	0xf0012a14	; DMA Channel Configuration Register 080
DMA_CHCFGR081  	.equ	0xf0012a34	; DMA Channel Configuration Register 081
DMA_CHCFGR082  	.equ	0xf0012a54	; DMA Channel Configuration Register 082
DMA_CHCFGR083  	.equ	0xf0012a74	; DMA Channel Configuration Register 083
DMA_CHCFGR084  	.equ	0xf0012a94	; DMA Channel Configuration Register 084
DMA_CHCFGR085  	.equ	0xf0012ab4	; DMA Channel Configuration Register 085
DMA_CHCFGR086  	.equ	0xf0012ad4	; DMA Channel Configuration Register 086
DMA_CHCFGR087  	.equ	0xf0012af4	; DMA Channel Configuration Register 087
DMA_CHCFGR088  	.equ	0xf0012b14	; DMA Channel Configuration Register 088
DMA_CHCFGR089  	.equ	0xf0012b34	; DMA Channel Configuration Register 089
DMA_CHCFGR090  	.equ	0xf0012b54	; DMA Channel Configuration Register 090
DMA_CHCFGR091  	.equ	0xf0012b74	; DMA Channel Configuration Register 091
DMA_CHCFGR092  	.equ	0xf0012b94	; DMA Channel Configuration Register 092
DMA_CHCFGR093  	.equ	0xf0012bb4	; DMA Channel Configuration Register 093
DMA_CHCFGR094  	.equ	0xf0012bd4	; DMA Channel Configuration Register 094
DMA_CHCFGR095  	.equ	0xf0012bf4	; DMA Channel Configuration Register 095
DMA_CHCFGR096  	.equ	0xf0012c14	; DMA Channel Configuration Register 096
DMA_CHCFGR097  	.equ	0xf0012c34	; DMA Channel Configuration Register 097
DMA_CHCFGR098  	.equ	0xf0012c54	; DMA Channel Configuration Register 098
DMA_CHCFGR099  	.equ	0xf0012c74	; DMA Channel Configuration Register 099
DMA_CHCFGR100  	.equ	0xf0012c94	; DMA Channel Configuration Register 100
DMA_CHCFGR101  	.equ	0xf0012cb4	; DMA Channel Configuration Register 101
DMA_CHCFGR102  	.equ	0xf0012cd4	; DMA Channel Configuration Register 102
DMA_CHCFGR103  	.equ	0xf0012cf4	; DMA Channel Configuration Register 103
DMA_CHCFGR104  	.equ	0xf0012d14	; DMA Channel Configuration Register 104
DMA_CHCFGR105  	.equ	0xf0012d34	; DMA Channel Configuration Register 105
DMA_CHCFGR106  	.equ	0xf0012d54	; DMA Channel Configuration Register 106
DMA_CHCFGR107  	.equ	0xf0012d74	; DMA Channel Configuration Register 107
DMA_CHCFGR108  	.equ	0xf0012d94	; DMA Channel Configuration Register 108
DMA_CHCFGR109  	.equ	0xf0012db4	; DMA Channel Configuration Register 109
DMA_CHCFGR110  	.equ	0xf0012dd4	; DMA Channel Configuration Register 110
DMA_CHCFGR111  	.equ	0xf0012df4	; DMA Channel Configuration Register 111
DMA_CHCFGR112  	.equ	0xf0012e14	; DMA Channel Configuration Register 112
DMA_CHCFGR113  	.equ	0xf0012e34	; DMA Channel Configuration Register 113
DMA_CHCFGR114  	.equ	0xf0012e54	; DMA Channel Configuration Register 114
DMA_CHCFGR115  	.equ	0xf0012e74	; DMA Channel Configuration Register 115
DMA_CHCFGR116  	.equ	0xf0012e94	; DMA Channel Configuration Register 116
DMA_CHCFGR117  	.equ	0xf0012eb4	; DMA Channel Configuration Register 117
DMA_CHCFGR118  	.equ	0xf0012ed4	; DMA Channel Configuration Register 118
DMA_CHCFGR119  	.equ	0xf0012ef4	; DMA Channel Configuration Register 119
DMA_CHCFGR120  	.equ	0xf0012f14	; DMA Channel Configuration Register 120
DMA_CHCFGR121  	.equ	0xf0012f34	; DMA Channel Configuration Register 121
DMA_CHCFGR122  	.equ	0xf0012f54	; DMA Channel Configuration Register 122
DMA_CHCFGR123  	.equ	0xf0012f74	; DMA Channel Configuration Register 123
DMA_CHCFGR124  	.equ	0xf0012f94	; DMA Channel Configuration Register 124
DMA_CHCFGR125  	.equ	0xf0012fb4	; DMA Channel Configuration Register 125
DMA_CHCFGR126  	.equ	0xf0012fd4	; DMA Channel Configuration Register 126
DMA_CHCFGR127  	.equ	0xf0012ff4	; DMA Channel Configuration Register 127
DMA_CHCSR000   	.equ	0xf001201c	; DMARAM Channel Control and Status Register 000
DMA_CHCSR001   	.equ	0xf001203c	; DMARAM Channel Control and Status Register 001
DMA_CHCSR002   	.equ	0xf001205c	; DMARAM Channel Control and Status Register 002
DMA_CHCSR003   	.equ	0xf001207c	; DMARAM Channel Control and Status Register 003
DMA_CHCSR004   	.equ	0xf001209c	; DMARAM Channel Control and Status Register 004
DMA_CHCSR005   	.equ	0xf00120bc	; DMARAM Channel Control and Status Register 005
DMA_CHCSR006   	.equ	0xf00120dc	; DMARAM Channel Control and Status Register 006
DMA_CHCSR007   	.equ	0xf00120fc	; DMARAM Channel Control and Status Register 007
DMA_CHCSR008   	.equ	0xf001211c	; DMARAM Channel Control and Status Register 008
DMA_CHCSR009   	.equ	0xf001213c	; DMARAM Channel Control and Status Register 009
DMA_CHCSR010   	.equ	0xf001215c	; DMARAM Channel Control and Status Register 010
DMA_CHCSR011   	.equ	0xf001217c	; DMARAM Channel Control and Status Register 011
DMA_CHCSR012   	.equ	0xf001219c	; DMARAM Channel Control and Status Register 012
DMA_CHCSR013   	.equ	0xf00121bc	; DMARAM Channel Control and Status Register 013
DMA_CHCSR014   	.equ	0xf00121dc	; DMARAM Channel Control and Status Register 014
DMA_CHCSR015   	.equ	0xf00121fc	; DMARAM Channel Control and Status Register 015
DMA_CHCSR016   	.equ	0xf001221c	; DMARAM Channel Control and Status Register 016
DMA_CHCSR017   	.equ	0xf001223c	; DMARAM Channel Control and Status Register 017
DMA_CHCSR018   	.equ	0xf001225c	; DMARAM Channel Control and Status Register 018
DMA_CHCSR019   	.equ	0xf001227c	; DMARAM Channel Control and Status Register 019
DMA_CHCSR020   	.equ	0xf001229c	; DMARAM Channel Control and Status Register 020
DMA_CHCSR021   	.equ	0xf00122bc	; DMARAM Channel Control and Status Register 021
DMA_CHCSR022   	.equ	0xf00122dc	; DMARAM Channel Control and Status Register 022
DMA_CHCSR023   	.equ	0xf00122fc	; DMARAM Channel Control and Status Register 023
DMA_CHCSR024   	.equ	0xf001231c	; DMARAM Channel Control and Status Register 024
DMA_CHCSR025   	.equ	0xf001233c	; DMARAM Channel Control and Status Register 025
DMA_CHCSR026   	.equ	0xf001235c	; DMARAM Channel Control and Status Register 026
DMA_CHCSR027   	.equ	0xf001237c	; DMARAM Channel Control and Status Register 027
DMA_CHCSR028   	.equ	0xf001239c	; DMARAM Channel Control and Status Register 028
DMA_CHCSR029   	.equ	0xf00123bc	; DMARAM Channel Control and Status Register 029
DMA_CHCSR030   	.equ	0xf00123dc	; DMARAM Channel Control and Status Register 030
DMA_CHCSR031   	.equ	0xf00123fc	; DMARAM Channel Control and Status Register 031
DMA_CHCSR032   	.equ	0xf001241c	; DMARAM Channel Control and Status Register 032
DMA_CHCSR033   	.equ	0xf001243c	; DMARAM Channel Control and Status Register 033
DMA_CHCSR034   	.equ	0xf001245c	; DMARAM Channel Control and Status Register 034
DMA_CHCSR035   	.equ	0xf001247c	; DMARAM Channel Control and Status Register 035
DMA_CHCSR036   	.equ	0xf001249c	; DMARAM Channel Control and Status Register 036
DMA_CHCSR037   	.equ	0xf00124bc	; DMARAM Channel Control and Status Register 037
DMA_CHCSR038   	.equ	0xf00124dc	; DMARAM Channel Control and Status Register 038
DMA_CHCSR039   	.equ	0xf00124fc	; DMARAM Channel Control and Status Register 039
DMA_CHCSR040   	.equ	0xf001251c	; DMARAM Channel Control and Status Register 040
DMA_CHCSR041   	.equ	0xf001253c	; DMARAM Channel Control and Status Register 041
DMA_CHCSR042   	.equ	0xf001255c	; DMARAM Channel Control and Status Register 042
DMA_CHCSR043   	.equ	0xf001257c	; DMARAM Channel Control and Status Register 043
DMA_CHCSR044   	.equ	0xf001259c	; DMARAM Channel Control and Status Register 044
DMA_CHCSR045   	.equ	0xf00125bc	; DMARAM Channel Control and Status Register 045
DMA_CHCSR046   	.equ	0xf00125dc	; DMARAM Channel Control and Status Register 046
DMA_CHCSR047   	.equ	0xf00125fc	; DMARAM Channel Control and Status Register 047
DMA_CHCSR048   	.equ	0xf001261c	; DMARAM Channel Control and Status Register 048
DMA_CHCSR049   	.equ	0xf001263c	; DMARAM Channel Control and Status Register 049
DMA_CHCSR050   	.equ	0xf001265c	; DMARAM Channel Control and Status Register 050
DMA_CHCSR051   	.equ	0xf001267c	; DMARAM Channel Control and Status Register 051
DMA_CHCSR052   	.equ	0xf001269c	; DMARAM Channel Control and Status Register 052
DMA_CHCSR053   	.equ	0xf00126bc	; DMARAM Channel Control and Status Register 053
DMA_CHCSR054   	.equ	0xf00126dc	; DMARAM Channel Control and Status Register 054
DMA_CHCSR055   	.equ	0xf00126fc	; DMARAM Channel Control and Status Register 055
DMA_CHCSR056   	.equ	0xf001271c	; DMARAM Channel Control and Status Register 056
DMA_CHCSR057   	.equ	0xf001273c	; DMARAM Channel Control and Status Register 057
DMA_CHCSR058   	.equ	0xf001275c	; DMARAM Channel Control and Status Register 058
DMA_CHCSR059   	.equ	0xf001277c	; DMARAM Channel Control and Status Register 059
DMA_CHCSR060   	.equ	0xf001279c	; DMARAM Channel Control and Status Register 060
DMA_CHCSR061   	.equ	0xf00127bc	; DMARAM Channel Control and Status Register 061
DMA_CHCSR062   	.equ	0xf00127dc	; DMARAM Channel Control and Status Register 062
DMA_CHCSR063   	.equ	0xf00127fc	; DMARAM Channel Control and Status Register 063
DMA_CHCSR064   	.equ	0xf001281c	; DMARAM Channel Control and Status Register 064
DMA_CHCSR065   	.equ	0xf001283c	; DMARAM Channel Control and Status Register 065
DMA_CHCSR066   	.equ	0xf001285c	; DMARAM Channel Control and Status Register 066
DMA_CHCSR067   	.equ	0xf001287c	; DMARAM Channel Control and Status Register 067
DMA_CHCSR068   	.equ	0xf001289c	; DMARAM Channel Control and Status Register 068
DMA_CHCSR069   	.equ	0xf00128bc	; DMARAM Channel Control and Status Register 069
DMA_CHCSR070   	.equ	0xf00128dc	; DMARAM Channel Control and Status Register 070
DMA_CHCSR071   	.equ	0xf00128fc	; DMARAM Channel Control and Status Register 071
DMA_CHCSR072   	.equ	0xf001291c	; DMARAM Channel Control and Status Register 072
DMA_CHCSR073   	.equ	0xf001293c	; DMARAM Channel Control and Status Register 073
DMA_CHCSR074   	.equ	0xf001295c	; DMARAM Channel Control and Status Register 074
DMA_CHCSR075   	.equ	0xf001297c	; DMARAM Channel Control and Status Register 075
DMA_CHCSR076   	.equ	0xf001299c	; DMARAM Channel Control and Status Register 076
DMA_CHCSR077   	.equ	0xf00129bc	; DMARAM Channel Control and Status Register 077
DMA_CHCSR078   	.equ	0xf00129dc	; DMARAM Channel Control and Status Register 078
DMA_CHCSR079   	.equ	0xf00129fc	; DMARAM Channel Control and Status Register 079
DMA_CHCSR080   	.equ	0xf0012a1c	; DMARAM Channel Control and Status Register 080
DMA_CHCSR081   	.equ	0xf0012a3c	; DMARAM Channel Control and Status Register 081
DMA_CHCSR082   	.equ	0xf0012a5c	; DMARAM Channel Control and Status Register 082
DMA_CHCSR083   	.equ	0xf0012a7c	; DMARAM Channel Control and Status Register 083
DMA_CHCSR084   	.equ	0xf0012a9c	; DMARAM Channel Control and Status Register 084
DMA_CHCSR085   	.equ	0xf0012abc	; DMARAM Channel Control and Status Register 085
DMA_CHCSR086   	.equ	0xf0012adc	; DMARAM Channel Control and Status Register 086
DMA_CHCSR087   	.equ	0xf0012afc	; DMARAM Channel Control and Status Register 087
DMA_CHCSR088   	.equ	0xf0012b1c	; DMARAM Channel Control and Status Register 088
DMA_CHCSR089   	.equ	0xf0012b3c	; DMARAM Channel Control and Status Register 089
DMA_CHCSR090   	.equ	0xf0012b5c	; DMARAM Channel Control and Status Register 090
DMA_CHCSR091   	.equ	0xf0012b7c	; DMARAM Channel Control and Status Register 091
DMA_CHCSR092   	.equ	0xf0012b9c	; DMARAM Channel Control and Status Register 092
DMA_CHCSR093   	.equ	0xf0012bbc	; DMARAM Channel Control and Status Register 093
DMA_CHCSR094   	.equ	0xf0012bdc	; DMARAM Channel Control and Status Register 094
DMA_CHCSR095   	.equ	0xf0012bfc	; DMARAM Channel Control and Status Register 095
DMA_CHCSR096   	.equ	0xf0012c1c	; DMARAM Channel Control and Status Register 096
DMA_CHCSR097   	.equ	0xf0012c3c	; DMARAM Channel Control and Status Register 097
DMA_CHCSR098   	.equ	0xf0012c5c	; DMARAM Channel Control and Status Register 098
DMA_CHCSR099   	.equ	0xf0012c7c	; DMARAM Channel Control and Status Register 099
DMA_CHCSR100   	.equ	0xf0012c9c	; DMARAM Channel Control and Status Register 100
DMA_CHCSR101   	.equ	0xf0012cbc	; DMARAM Channel Control and Status Register 101
DMA_CHCSR102   	.equ	0xf0012cdc	; DMARAM Channel Control and Status Register 102
DMA_CHCSR103   	.equ	0xf0012cfc	; DMARAM Channel Control and Status Register 103
DMA_CHCSR104   	.equ	0xf0012d1c	; DMARAM Channel Control and Status Register 104
DMA_CHCSR105   	.equ	0xf0012d3c	; DMARAM Channel Control and Status Register 105
DMA_CHCSR106   	.equ	0xf0012d5c	; DMARAM Channel Control and Status Register 106
DMA_CHCSR107   	.equ	0xf0012d7c	; DMARAM Channel Control and Status Register 107
DMA_CHCSR108   	.equ	0xf0012d9c	; DMARAM Channel Control and Status Register 108
DMA_CHCSR109   	.equ	0xf0012dbc	; DMARAM Channel Control and Status Register 109
DMA_CHCSR110   	.equ	0xf0012ddc	; DMARAM Channel Control and Status Register 110
DMA_CHCSR111   	.equ	0xf0012dfc	; DMARAM Channel Control and Status Register 111
DMA_CHCSR112   	.equ	0xf0012e1c	; DMARAM Channel Control and Status Register 112
DMA_CHCSR113   	.equ	0xf0012e3c	; DMARAM Channel Control and Status Register 113
DMA_CHCSR114   	.equ	0xf0012e5c	; DMARAM Channel Control and Status Register 114
DMA_CHCSR115   	.equ	0xf0012e7c	; DMARAM Channel Control and Status Register 115
DMA_CHCSR116   	.equ	0xf0012e9c	; DMARAM Channel Control and Status Register 116
DMA_CHCSR117   	.equ	0xf0012ebc	; DMARAM Channel Control and Status Register 117
DMA_CHCSR118   	.equ	0xf0012edc	; DMARAM Channel Control and Status Register 118
DMA_CHCSR119   	.equ	0xf0012efc	; DMARAM Channel Control and Status Register 119
DMA_CHCSR120   	.equ	0xf0012f1c	; DMARAM Channel Control and Status Register 120
DMA_CHCSR121   	.equ	0xf0012f3c	; DMARAM Channel Control and Status Register 121
DMA_CHCSR122   	.equ	0xf0012f5c	; DMARAM Channel Control and Status Register 122
DMA_CHCSR123   	.equ	0xf0012f7c	; DMARAM Channel Control and Status Register 123
DMA_CHCSR124   	.equ	0xf0012f9c	; DMARAM Channel Control and Status Register 124
DMA_CHCSR125   	.equ	0xf0012fbc	; DMARAM Channel Control and Status Register 125
DMA_CHCSR126   	.equ	0xf0012fdc	; DMARAM Channel Control and Status Register 126
DMA_CHCSR127   	.equ	0xf0012ffc	; DMARAM Channel Control and Status Register 127
DMA_CLC        	.equ	0xf0010000	; DMA Clock Control Register
DMA_CLRE0      	.equ	0xf0010128	; DMA Clear Error Register 0
DMA_CLRE1      	.equ	0xf0011128	; DMA Clear Error Register 1
DMA_DADR000    	.equ	0xf001200c	; DMA Channel Destination Address Register x
DMA_DADR001    	.equ	0xf001202c	; DMA Channel Destination Address Register x
DMA_DADR002    	.equ	0xf001204c	; DMA Channel Destination Address Register x
DMA_DADR003    	.equ	0xf001206c	; DMA Channel Destination Address Register x
DMA_DADR004    	.equ	0xf001208c	; DMA Channel Destination Address Register x
DMA_DADR005    	.equ	0xf00120ac	; DMA Channel Destination Address Register x
DMA_DADR006    	.equ	0xf00120cc	; DMA Channel Destination Address Register x
DMA_DADR007    	.equ	0xf00120ec	; DMA Channel Destination Address Register x
DMA_DADR008    	.equ	0xf001210c	; DMA Channel Destination Address Register x
DMA_DADR009    	.equ	0xf001212c	; DMA Channel Destination Address Register x
DMA_DADR010    	.equ	0xf001214c	; DMA Channel Destination Address Register x
DMA_DADR011    	.equ	0xf001216c	; DMA Channel Destination Address Register x
DMA_DADR012    	.equ	0xf001218c	; DMA Channel Destination Address Register x
DMA_DADR013    	.equ	0xf00121ac	; DMA Channel Destination Address Register x
DMA_DADR014    	.equ	0xf00121cc	; DMA Channel Destination Address Register x
DMA_DADR015    	.equ	0xf00121ec	; DMA Channel Destination Address Register x
DMA_DADR016    	.equ	0xf001220c	; DMA Channel Destination Address Register x
DMA_DADR017    	.equ	0xf001222c	; DMA Channel Destination Address Register x
DMA_DADR018    	.equ	0xf001224c	; DMA Channel Destination Address Register x
DMA_DADR019    	.equ	0xf001226c	; DMA Channel Destination Address Register x
DMA_DADR020    	.equ	0xf001228c	; DMA Channel Destination Address Register x
DMA_DADR021    	.equ	0xf00122ac	; DMA Channel Destination Address Register x
DMA_DADR022    	.equ	0xf00122cc	; DMA Channel Destination Address Register x
DMA_DADR023    	.equ	0xf00122ec	; DMA Channel Destination Address Register x
DMA_DADR024    	.equ	0xf001230c	; DMA Channel Destination Address Register x
DMA_DADR025    	.equ	0xf001232c	; DMA Channel Destination Address Register x
DMA_DADR026    	.equ	0xf001234c	; DMA Channel Destination Address Register x
DMA_DADR027    	.equ	0xf001236c	; DMA Channel Destination Address Register x
DMA_DADR028    	.equ	0xf001238c	; DMA Channel Destination Address Register x
DMA_DADR029    	.equ	0xf00123ac	; DMA Channel Destination Address Register x
DMA_DADR030    	.equ	0xf00123cc	; DMA Channel Destination Address Register x
DMA_DADR031    	.equ	0xf00123ec	; DMA Channel Destination Address Register x
DMA_DADR032    	.equ	0xf001240c	; DMA Channel Destination Address Register x
DMA_DADR033    	.equ	0xf001242c	; DMA Channel Destination Address Register x
DMA_DADR034    	.equ	0xf001244c	; DMA Channel Destination Address Register x
DMA_DADR035    	.equ	0xf001246c	; DMA Channel Destination Address Register x
DMA_DADR036    	.equ	0xf001248c	; DMA Channel Destination Address Register x
DMA_DADR037    	.equ	0xf00124ac	; DMA Channel Destination Address Register x
DMA_DADR038    	.equ	0xf00124cc	; DMA Channel Destination Address Register x
DMA_DADR039    	.equ	0xf00124ec	; DMA Channel Destination Address Register x
DMA_DADR040    	.equ	0xf001250c	; DMA Channel Destination Address Register x
DMA_DADR041    	.equ	0xf001252c	; DMA Channel Destination Address Register x
DMA_DADR042    	.equ	0xf001254c	; DMA Channel Destination Address Register x
DMA_DADR043    	.equ	0xf001256c	; DMA Channel Destination Address Register x
DMA_DADR044    	.equ	0xf001258c	; DMA Channel Destination Address Register x
DMA_DADR045    	.equ	0xf00125ac	; DMA Channel Destination Address Register x
DMA_DADR046    	.equ	0xf00125cc	; DMA Channel Destination Address Register x
DMA_DADR047    	.equ	0xf00125ec	; DMA Channel Destination Address Register x
DMA_DADR048    	.equ	0xf001260c	; DMA Channel Destination Address Register x
DMA_DADR049    	.equ	0xf001262c	; DMA Channel Destination Address Register x
DMA_DADR050    	.equ	0xf001264c	; DMA Channel Destination Address Register x
DMA_DADR051    	.equ	0xf001266c	; DMA Channel Destination Address Register x
DMA_DADR052    	.equ	0xf001268c	; DMA Channel Destination Address Register x
DMA_DADR053    	.equ	0xf00126ac	; DMA Channel Destination Address Register x
DMA_DADR054    	.equ	0xf00126cc	; DMA Channel Destination Address Register x
DMA_DADR055    	.equ	0xf00126ec	; DMA Channel Destination Address Register x
DMA_DADR056    	.equ	0xf001270c	; DMA Channel Destination Address Register x
DMA_DADR057    	.equ	0xf001272c	; DMA Channel Destination Address Register x
DMA_DADR058    	.equ	0xf001274c	; DMA Channel Destination Address Register x
DMA_DADR059    	.equ	0xf001276c	; DMA Channel Destination Address Register x
DMA_DADR060    	.equ	0xf001278c	; DMA Channel Destination Address Register x
DMA_DADR061    	.equ	0xf00127ac	; DMA Channel Destination Address Register x
DMA_DADR062    	.equ	0xf00127cc	; DMA Channel Destination Address Register x
DMA_DADR063    	.equ	0xf00127ec	; DMA Channel Destination Address Register x
DMA_DADR064    	.equ	0xf001280c	; DMA Channel Destination Address Register x
DMA_DADR065    	.equ	0xf001282c	; DMA Channel Destination Address Register x
DMA_DADR066    	.equ	0xf001284c	; DMA Channel Destination Address Register x
DMA_DADR067    	.equ	0xf001286c	; DMA Channel Destination Address Register x
DMA_DADR068    	.equ	0xf001288c	; DMA Channel Destination Address Register x
DMA_DADR069    	.equ	0xf00128ac	; DMA Channel Destination Address Register x
DMA_DADR070    	.equ	0xf00128cc	; DMA Channel Destination Address Register x
DMA_DADR071    	.equ	0xf00128ec	; DMA Channel Destination Address Register x
DMA_DADR072    	.equ	0xf001290c	; DMA Channel Destination Address Register x
DMA_DADR073    	.equ	0xf001292c	; DMA Channel Destination Address Register x
DMA_DADR074    	.equ	0xf001294c	; DMA Channel Destination Address Register x
DMA_DADR075    	.equ	0xf001296c	; DMA Channel Destination Address Register x
DMA_DADR076    	.equ	0xf001298c	; DMA Channel Destination Address Register x
DMA_DADR077    	.equ	0xf00129ac	; DMA Channel Destination Address Register x
DMA_DADR078    	.equ	0xf00129cc	; DMA Channel Destination Address Register x
DMA_DADR079    	.equ	0xf00129ec	; DMA Channel Destination Address Register x
DMA_DADR080    	.equ	0xf0012a0c	; DMA Channel Destination Address Register x
DMA_DADR081    	.equ	0xf0012a2c	; DMA Channel Destination Address Register x
DMA_DADR082    	.equ	0xf0012a4c	; DMA Channel Destination Address Register x
DMA_DADR083    	.equ	0xf0012a6c	; DMA Channel Destination Address Register x
DMA_DADR084    	.equ	0xf0012a8c	; DMA Channel Destination Address Register x
DMA_DADR085    	.equ	0xf0012aac	; DMA Channel Destination Address Register x
DMA_DADR086    	.equ	0xf0012acc	; DMA Channel Destination Address Register x
DMA_DADR087    	.equ	0xf0012aec	; DMA Channel Destination Address Register x
DMA_DADR088    	.equ	0xf0012b0c	; DMA Channel Destination Address Register x
DMA_DADR089    	.equ	0xf0012b2c	; DMA Channel Destination Address Register x
DMA_DADR090    	.equ	0xf0012b4c	; DMA Channel Destination Address Register x
DMA_DADR091    	.equ	0xf0012b6c	; DMA Channel Destination Address Register x
DMA_DADR092    	.equ	0xf0012b8c	; DMA Channel Destination Address Register x
DMA_DADR093    	.equ	0xf0012bac	; DMA Channel Destination Address Register x
DMA_DADR094    	.equ	0xf0012bcc	; DMA Channel Destination Address Register x
DMA_DADR095    	.equ	0xf0012bec	; DMA Channel Destination Address Register x
DMA_DADR096    	.equ	0xf0012c0c	; DMA Channel Destination Address Register x
DMA_DADR097    	.equ	0xf0012c2c	; DMA Channel Destination Address Register x
DMA_DADR098    	.equ	0xf0012c4c	; DMA Channel Destination Address Register x
DMA_DADR099    	.equ	0xf0012c6c	; DMA Channel Destination Address Register x
DMA_DADR100    	.equ	0xf0012c8c	; DMA Channel Destination Address Register x
DMA_DADR101    	.equ	0xf0012cac	; DMA Channel Destination Address Register x
DMA_DADR102    	.equ	0xf0012ccc	; DMA Channel Destination Address Register x
DMA_DADR103    	.equ	0xf0012cec	; DMA Channel Destination Address Register x
DMA_DADR104    	.equ	0xf0012d0c	; DMA Channel Destination Address Register x
DMA_DADR105    	.equ	0xf0012d2c	; DMA Channel Destination Address Register x
DMA_DADR106    	.equ	0xf0012d4c	; DMA Channel Destination Address Register x
DMA_DADR107    	.equ	0xf0012d6c	; DMA Channel Destination Address Register x
DMA_DADR108    	.equ	0xf0012d8c	; DMA Channel Destination Address Register x
DMA_DADR109    	.equ	0xf0012dac	; DMA Channel Destination Address Register x
DMA_DADR110    	.equ	0xf0012dcc	; DMA Channel Destination Address Register x
DMA_DADR111    	.equ	0xf0012dec	; DMA Channel Destination Address Register x
DMA_DADR112    	.equ	0xf0012e0c	; DMA Channel Destination Address Register x
DMA_DADR113    	.equ	0xf0012e2c	; DMA Channel Destination Address Register x
DMA_DADR114    	.equ	0xf0012e4c	; DMA Channel Destination Address Register x
DMA_DADR115    	.equ	0xf0012e6c	; DMA Channel Destination Address Register x
DMA_DADR116    	.equ	0xf0012e8c	; DMA Channel Destination Address Register x
DMA_DADR117    	.equ	0xf0012eac	; DMA Channel Destination Address Register x
DMA_DADR118    	.equ	0xf0012ecc	; DMA Channel Destination Address Register x
DMA_DADR119    	.equ	0xf0012eec	; DMA Channel Destination Address Register x
DMA_DADR120    	.equ	0xf0012f0c	; DMA Channel Destination Address Register x
DMA_DADR121    	.equ	0xf0012f2c	; DMA Channel Destination Address Register x
DMA_DADR122    	.equ	0xf0012f4c	; DMA Channel Destination Address Register x
DMA_DADR123    	.equ	0xf0012f6c	; DMA Channel Destination Address Register x
DMA_DADR124    	.equ	0xf0012f8c	; DMA Channel Destination Address Register x
DMA_DADR125    	.equ	0xf0012fac	; DMA Channel Destination Address Register x
DMA_DADR126    	.equ	0xf0012fcc	; DMA Channel Destination Address Register x
DMA_DADR127    	.equ	0xf0012fec	; DMA Channel Destination Address Register x
DMA_EER0       	.equ	0xf0010120	; DMA Enable Error Register 0
DMA_EER1       	.equ	0xf0011120	; DMA Enable Error Register 1
DMA_ERRINTR    	.equ	0xf0011204	; DMA Error Interrupt Set Register
DMA_ERRSR0     	.equ	0xf0010124	; DMA Error Status Register 0
DMA_ERRSR1     	.equ	0xf0011124	; DMA Error Status Register 1
DMA_HRR000     	.equ	0xf0011800	; DMA Channel Hardware Resource Register 000
DMA_HRR001     	.equ	0xf0011804	; DMA Channel Hardware Resource Register 001
DMA_HRR002     	.equ	0xf0011808	; DMA Channel Hardware Resource Register 002
DMA_HRR003     	.equ	0xf001180c	; DMA Channel Hardware Resource Register 003
DMA_HRR004     	.equ	0xf0011810	; DMA Channel Hardware Resource Register 004
DMA_HRR005     	.equ	0xf0011814	; DMA Channel Hardware Resource Register 005
DMA_HRR006     	.equ	0xf0011818	; DMA Channel Hardware Resource Register 006
DMA_HRR007     	.equ	0xf001181c	; DMA Channel Hardware Resource Register 007
DMA_HRR008     	.equ	0xf0011820	; DMA Channel Hardware Resource Register 008
DMA_HRR009     	.equ	0xf0011824	; DMA Channel Hardware Resource Register 009
DMA_HRR010     	.equ	0xf0011828	; DMA Channel Hardware Resource Register 010
DMA_HRR011     	.equ	0xf001182c	; DMA Channel Hardware Resource Register 011
DMA_HRR012     	.equ	0xf0011830	; DMA Channel Hardware Resource Register 012
DMA_HRR013     	.equ	0xf0011834	; DMA Channel Hardware Resource Register 013
DMA_HRR014     	.equ	0xf0011838	; DMA Channel Hardware Resource Register 014
DMA_HRR015     	.equ	0xf001183c	; DMA Channel Hardware Resource Register 015
DMA_HRR016     	.equ	0xf0011840	; DMA Channel Hardware Resource Register 016
DMA_HRR017     	.equ	0xf0011844	; DMA Channel Hardware Resource Register 017
DMA_HRR018     	.equ	0xf0011848	; DMA Channel Hardware Resource Register 018
DMA_HRR019     	.equ	0xf001184c	; DMA Channel Hardware Resource Register 019
DMA_HRR020     	.equ	0xf0011850	; DMA Channel Hardware Resource Register 020
DMA_HRR021     	.equ	0xf0011854	; DMA Channel Hardware Resource Register 021
DMA_HRR022     	.equ	0xf0011858	; DMA Channel Hardware Resource Register 022
DMA_HRR023     	.equ	0xf001185c	; DMA Channel Hardware Resource Register 023
DMA_HRR024     	.equ	0xf0011860	; DMA Channel Hardware Resource Register 024
DMA_HRR025     	.equ	0xf0011864	; DMA Channel Hardware Resource Register 025
DMA_HRR026     	.equ	0xf0011868	; DMA Channel Hardware Resource Register 026
DMA_HRR027     	.equ	0xf001186c	; DMA Channel Hardware Resource Register 027
DMA_HRR028     	.equ	0xf0011870	; DMA Channel Hardware Resource Register 028
DMA_HRR029     	.equ	0xf0011874	; DMA Channel Hardware Resource Register 029
DMA_HRR030     	.equ	0xf0011878	; DMA Channel Hardware Resource Register 030
DMA_HRR031     	.equ	0xf001187c	; DMA Channel Hardware Resource Register 031
DMA_HRR032     	.equ	0xf0011880	; DMA Channel Hardware Resource Register 032
DMA_HRR033     	.equ	0xf0011884	; DMA Channel Hardware Resource Register 033
DMA_HRR034     	.equ	0xf0011888	; DMA Channel Hardware Resource Register 034
DMA_HRR035     	.equ	0xf001188c	; DMA Channel Hardware Resource Register 035
DMA_HRR036     	.equ	0xf0011890	; DMA Channel Hardware Resource Register 036
DMA_HRR037     	.equ	0xf0011894	; DMA Channel Hardware Resource Register 037
DMA_HRR038     	.equ	0xf0011898	; DMA Channel Hardware Resource Register 038
DMA_HRR039     	.equ	0xf001189c	; DMA Channel Hardware Resource Register 039
DMA_HRR040     	.equ	0xf00118a0	; DMA Channel Hardware Resource Register 040
DMA_HRR041     	.equ	0xf00118a4	; DMA Channel Hardware Resource Register 041
DMA_HRR042     	.equ	0xf00118a8	; DMA Channel Hardware Resource Register 042
DMA_HRR043     	.equ	0xf00118ac	; DMA Channel Hardware Resource Register 043
DMA_HRR044     	.equ	0xf00118b0	; DMA Channel Hardware Resource Register 044
DMA_HRR045     	.equ	0xf00118b4	; DMA Channel Hardware Resource Register 045
DMA_HRR046     	.equ	0xf00118b8	; DMA Channel Hardware Resource Register 046
DMA_HRR047     	.equ	0xf00118bc	; DMA Channel Hardware Resource Register 047
DMA_HRR048     	.equ	0xf00118c0	; DMA Channel Hardware Resource Register 048
DMA_HRR049     	.equ	0xf00118c4	; DMA Channel Hardware Resource Register 049
DMA_HRR050     	.equ	0xf00118c8	; DMA Channel Hardware Resource Register 050
DMA_HRR051     	.equ	0xf00118cc	; DMA Channel Hardware Resource Register 051
DMA_HRR052     	.equ	0xf00118d0	; DMA Channel Hardware Resource Register 052
DMA_HRR053     	.equ	0xf00118d4	; DMA Channel Hardware Resource Register 053
DMA_HRR054     	.equ	0xf00118d8	; DMA Channel Hardware Resource Register 054
DMA_HRR055     	.equ	0xf00118dc	; DMA Channel Hardware Resource Register 055
DMA_HRR056     	.equ	0xf00118e0	; DMA Channel Hardware Resource Register 056
DMA_HRR057     	.equ	0xf00118e4	; DMA Channel Hardware Resource Register 057
DMA_HRR058     	.equ	0xf00118e8	; DMA Channel Hardware Resource Register 058
DMA_HRR059     	.equ	0xf00118ec	; DMA Channel Hardware Resource Register 059
DMA_HRR060     	.equ	0xf00118f0	; DMA Channel Hardware Resource Register 060
DMA_HRR061     	.equ	0xf00118f4	; DMA Channel Hardware Resource Register 061
DMA_HRR062     	.equ	0xf00118f8	; DMA Channel Hardware Resource Register 062
DMA_HRR063     	.equ	0xf00118fc	; DMA Channel Hardware Resource Register 063
DMA_HRR064     	.equ	0xf0011900	; DMA Channel Hardware Resource Register 064
DMA_HRR065     	.equ	0xf0011904	; DMA Channel Hardware Resource Register 065
DMA_HRR066     	.equ	0xf0011908	; DMA Channel Hardware Resource Register 066
DMA_HRR067     	.equ	0xf001190c	; DMA Channel Hardware Resource Register 067
DMA_HRR068     	.equ	0xf0011910	; DMA Channel Hardware Resource Register 068
DMA_HRR069     	.equ	0xf0011914	; DMA Channel Hardware Resource Register 069
DMA_HRR070     	.equ	0xf0011918	; DMA Channel Hardware Resource Register 070
DMA_HRR071     	.equ	0xf001191c	; DMA Channel Hardware Resource Register 071
DMA_HRR072     	.equ	0xf0011920	; DMA Channel Hardware Resource Register 072
DMA_HRR073     	.equ	0xf0011924	; DMA Channel Hardware Resource Register 073
DMA_HRR074     	.equ	0xf0011928	; DMA Channel Hardware Resource Register 074
DMA_HRR075     	.equ	0xf001192c	; DMA Channel Hardware Resource Register 075
DMA_HRR076     	.equ	0xf0011930	; DMA Channel Hardware Resource Register 076
DMA_HRR077     	.equ	0xf0011934	; DMA Channel Hardware Resource Register 077
DMA_HRR078     	.equ	0xf0011938	; DMA Channel Hardware Resource Register 078
DMA_HRR079     	.equ	0xf001193c	; DMA Channel Hardware Resource Register 079
DMA_HRR080     	.equ	0xf0011940	; DMA Channel Hardware Resource Register 080
DMA_HRR081     	.equ	0xf0011944	; DMA Channel Hardware Resource Register 081
DMA_HRR082     	.equ	0xf0011948	; DMA Channel Hardware Resource Register 082
DMA_HRR083     	.equ	0xf001194c	; DMA Channel Hardware Resource Register 083
DMA_HRR084     	.equ	0xf0011950	; DMA Channel Hardware Resource Register 084
DMA_HRR085     	.equ	0xf0011954	; DMA Channel Hardware Resource Register 085
DMA_HRR086     	.equ	0xf0011958	; DMA Channel Hardware Resource Register 086
DMA_HRR087     	.equ	0xf001195c	; DMA Channel Hardware Resource Register 087
DMA_HRR088     	.equ	0xf0011960	; DMA Channel Hardware Resource Register 088
DMA_HRR089     	.equ	0xf0011964	; DMA Channel Hardware Resource Register 089
DMA_HRR090     	.equ	0xf0011968	; DMA Channel Hardware Resource Register 090
DMA_HRR091     	.equ	0xf001196c	; DMA Channel Hardware Resource Register 091
DMA_HRR092     	.equ	0xf0011970	; DMA Channel Hardware Resource Register 092
DMA_HRR093     	.equ	0xf0011974	; DMA Channel Hardware Resource Register 093
DMA_HRR094     	.equ	0xf0011978	; DMA Channel Hardware Resource Register 094
DMA_HRR095     	.equ	0xf001197c	; DMA Channel Hardware Resource Register 095
DMA_HRR096     	.equ	0xf0011980	; DMA Channel Hardware Resource Register 096
DMA_HRR097     	.equ	0xf0011984	; DMA Channel Hardware Resource Register 097
DMA_HRR098     	.equ	0xf0011988	; DMA Channel Hardware Resource Register 098
DMA_HRR099     	.equ	0xf001198c	; DMA Channel Hardware Resource Register 099
DMA_HRR100     	.equ	0xf0011990	; DMA Channel Hardware Resource Register 100
DMA_HRR101     	.equ	0xf0011994	; DMA Channel Hardware Resource Register 101
DMA_HRR102     	.equ	0xf0011998	; DMA Channel Hardware Resource Register 102
DMA_HRR103     	.equ	0xf001199c	; DMA Channel Hardware Resource Register 103
DMA_HRR104     	.equ	0xf00119a0	; DMA Channel Hardware Resource Register 104
DMA_HRR105     	.equ	0xf00119a4	; DMA Channel Hardware Resource Register 105
DMA_HRR106     	.equ	0xf00119a8	; DMA Channel Hardware Resource Register 106
DMA_HRR107     	.equ	0xf00119ac	; DMA Channel Hardware Resource Register 107
DMA_HRR108     	.equ	0xf00119b0	; DMA Channel Hardware Resource Register 108
DMA_HRR109     	.equ	0xf00119b4	; DMA Channel Hardware Resource Register 109
DMA_HRR110     	.equ	0xf00119b8	; DMA Channel Hardware Resource Register 110
DMA_HRR111     	.equ	0xf00119bc	; DMA Channel Hardware Resource Register 111
DMA_HRR112     	.equ	0xf00119c0	; DMA Channel Hardware Resource Register 112
DMA_HRR113     	.equ	0xf00119c4	; DMA Channel Hardware Resource Register 113
DMA_HRR114     	.equ	0xf00119c8	; DMA Channel Hardware Resource Register 114
DMA_HRR115     	.equ	0xf00119cc	; DMA Channel Hardware Resource Register 115
DMA_HRR116     	.equ	0xf00119d0	; DMA Channel Hardware Resource Register 116
DMA_HRR117     	.equ	0xf00119d4	; DMA Channel Hardware Resource Register 117
DMA_HRR118     	.equ	0xf00119d8	; DMA Channel Hardware Resource Register 118
DMA_HRR119     	.equ	0xf00119dc	; DMA Channel Hardware Resource Register 119
DMA_HRR120     	.equ	0xf00119e0	; DMA Channel Hardware Resource Register 120
DMA_HRR121     	.equ	0xf00119e4	; DMA Channel Hardware Resource Register 121
DMA_HRR122     	.equ	0xf00119e8	; DMA Channel Hardware Resource Register 122
DMA_HRR123     	.equ	0xf00119ec	; DMA Channel Hardware Resource Register 123
DMA_HRR124     	.equ	0xf00119f0	; DMA Channel Hardware Resource Register 124
DMA_HRR125     	.equ	0xf00119f4	; DMA Channel Hardware Resource Register 125
DMA_HRR126     	.equ	0xf00119f8	; DMA Channel Hardware Resource Register 126
DMA_HRR127     	.equ	0xf00119fc	; DMA Channel Hardware Resource Register 127
DMA_ID         	.equ	0xf0010008	; DMA Module Identification Register
DMA_ME00R      	.equ	0xf0010140	; DMA Move Engine 0 Read Register 0
DMA_ME01R      	.equ	0xf0010144	; DMA Move Engine 0 Read Register 1
DMA_ME02R      	.equ	0xf0010148	; DMA Move Engine 0 Read Register 2
DMA_ME03R      	.equ	0xf001014c	; DMA Move Engine 0 Read Register 3
DMA_ME04R      	.equ	0xf0010150	; DMA Move Engine 0 Read Register 4
DMA_ME05R      	.equ	0xf0010154	; DMA Move Engine 0 Read Register 5
DMA_ME06R      	.equ	0xf0010158	; DMA Move Engine 0 Read Register 6
DMA_ME07R      	.equ	0xf001015c	; DMA Move Engine 0 Read Register 7
DMA_ME0ADICR   	.equ	0xf0010190	; DMA Move Engine 0 Channel Address and Interrupt Control Register
DMA_ME0CHCR    	.equ	0xf0010194	; DMA Move Engine 0 Channel Control Register
DMA_ME0CHSR    	.equ	0xf001019c	; DMA Move Engine 0 Channel Status Register
DMA_ME0DADR    	.equ	0xf001018c	; DMA Move Engine 0 Channel Destination Address Register x
DMA_ME0RDCRC   	.equ	0xf0010180	; DMA Move Engine 0 Channel Read Data CRC Register
DMA_ME0SADR    	.equ	0xf0010188	; DMA Move Engine 0 Channel Source Address Register
DMA_ME0SDCRC   	.equ	0xf0010184	; DMA Move Engine 0 Channel Source and Destination Address CRC Register
DMA_ME0SHADR   	.equ	0xf0010198	; DMA Move Engine 0 Channel Shadow Address Register
DMA_ME0SR      	.equ	0xf0010130	; DMA Move Engine 0 Status Register
DMA_ME10R      	.equ	0xf0011140	; DMA Move Engine 1 Read Register 0
DMA_ME11R      	.equ	0xf0011144	; DMA Move Engine 1 Read Register 1
DMA_ME12R      	.equ	0xf0011148	; DMA Move Engine 1 Read Register 2
DMA_ME13R      	.equ	0xf001114c	; DMA Move Engine 1 Read Register 3
DMA_ME14R      	.equ	0xf0011150	; DMA Move Engine 1 Read Register 4
DMA_ME15R      	.equ	0xf0011154	; DMA Move Engine 1 Read Register 5
DMA_ME16R      	.equ	0xf0011158	; DMA Move Engine 1 Read Register 6
DMA_ME17R      	.equ	0xf001115c	; DMA Move Engine 1 Read Register 7
DMA_ME1ADICR   	.equ	0xf0011190	; DMA Move Engine 1 Channel Address and Interrupt Control Register
DMA_ME1CHCR    	.equ	0xf0011194	; DMA Move Engine 1 Channel Control Register
DMA_ME1CHSR    	.equ	0xf001119c	; DMA Move Engine 1 Channel Status Register
DMA_ME1DADR    	.equ	0xf001118c	; DMA Move Engine 1 Channel Destination Address Register x
DMA_ME1RDCRC   	.equ	0xf0011180	; DMA Move Engine 1 Channel Read Data CRC Register
DMA_ME1SADR    	.equ	0xf0011188	; DMA Move Engine 1 Channel Source Address Register
DMA_ME1SDCRC   	.equ	0xf0011184	; DMA Move Engine 1 Channel Source and Destination Address CRC Register
DMA_ME1SHADR   	.equ	0xf0011198	; DMA Move Engine 1 Channel Shadow Address Register
DMA_ME1SR      	.equ	0xf0011130	; DMA Move Engine 1 Status Register
DMA_MEMCON     	.equ	0xf0010020	; DMA Memory Control Register
DMA_MODE0      	.equ	0xf0011300	; DMA Mode Register 0
DMA_MODE1      	.equ	0xf0011304	; DMA Mode Register 1
DMA_MODE2      	.equ	0xf0011308	; DMA Mode Register 2
DMA_MODE3      	.equ	0xf001130c	; DMA Mode Register 3
DMA_OTSS       	.equ	0xf0011200	; DMA OCDS Trigger Set Select
DMA_PRR0       	.equ	0xf0011208	; Pattern Read Register 0
DMA_PRR1       	.equ	0xf001120c	; Pattern Read Register 1
DMA_RDCRCR000  	.equ	0xf0012000	; DMA Channel Read Data CRC Register 000
DMA_RDCRCR001  	.equ	0xf0012020	; DMA Channel Read Data CRC Register 001
DMA_RDCRCR002  	.equ	0xf0012040	; DMA Channel Read Data CRC Register 002
DMA_RDCRCR003  	.equ	0xf0012060	; DMA Channel Read Data CRC Register 003
DMA_RDCRCR004  	.equ	0xf0012080	; DMA Channel Read Data CRC Register 004
DMA_RDCRCR005  	.equ	0xf00120a0	; DMA Channel Read Data CRC Register 005
DMA_RDCRCR006  	.equ	0xf00120c0	; DMA Channel Read Data CRC Register 006
DMA_RDCRCR007  	.equ	0xf00120e0	; DMA Channel Read Data CRC Register 007
DMA_RDCRCR008  	.equ	0xf0012100	; DMA Channel Read Data CRC Register 008
DMA_RDCRCR009  	.equ	0xf0012120	; DMA Channel Read Data CRC Register 009
DMA_RDCRCR010  	.equ	0xf0012140	; DMA Channel Read Data CRC Register 010
DMA_RDCRCR011  	.equ	0xf0012160	; DMA Channel Read Data CRC Register 011
DMA_RDCRCR012  	.equ	0xf0012180	; DMA Channel Read Data CRC Register 012
DMA_RDCRCR013  	.equ	0xf00121a0	; DMA Channel Read Data CRC Register 013
DMA_RDCRCR014  	.equ	0xf00121c0	; DMA Channel Read Data CRC Register 014
DMA_RDCRCR015  	.equ	0xf00121e0	; DMA Channel Read Data CRC Register 015
DMA_RDCRCR016  	.equ	0xf0012200	; DMA Channel Read Data CRC Register 016
DMA_RDCRCR017  	.equ	0xf0012220	; DMA Channel Read Data CRC Register 017
DMA_RDCRCR018  	.equ	0xf0012240	; DMA Channel Read Data CRC Register 018
DMA_RDCRCR019  	.equ	0xf0012260	; DMA Channel Read Data CRC Register 019
DMA_RDCRCR020  	.equ	0xf0012280	; DMA Channel Read Data CRC Register 020
DMA_RDCRCR021  	.equ	0xf00122a0	; DMA Channel Read Data CRC Register 021
DMA_RDCRCR022  	.equ	0xf00122c0	; DMA Channel Read Data CRC Register 022
DMA_RDCRCR023  	.equ	0xf00122e0	; DMA Channel Read Data CRC Register 023
DMA_RDCRCR024  	.equ	0xf0012300	; DMA Channel Read Data CRC Register 024
DMA_RDCRCR025  	.equ	0xf0012320	; DMA Channel Read Data CRC Register 025
DMA_RDCRCR026  	.equ	0xf0012340	; DMA Channel Read Data CRC Register 026
DMA_RDCRCR027  	.equ	0xf0012360	; DMA Channel Read Data CRC Register 027
DMA_RDCRCR028  	.equ	0xf0012380	; DMA Channel Read Data CRC Register 028
DMA_RDCRCR029  	.equ	0xf00123a0	; DMA Channel Read Data CRC Register 029
DMA_RDCRCR030  	.equ	0xf00123c0	; DMA Channel Read Data CRC Register 030
DMA_RDCRCR031  	.equ	0xf00123e0	; DMA Channel Read Data CRC Register 031
DMA_RDCRCR032  	.equ	0xf0012400	; DMA Channel Read Data CRC Register 032
DMA_RDCRCR033  	.equ	0xf0012420	; DMA Channel Read Data CRC Register 033
DMA_RDCRCR034  	.equ	0xf0012440	; DMA Channel Read Data CRC Register 034
DMA_RDCRCR035  	.equ	0xf0012460	; DMA Channel Read Data CRC Register 035
DMA_RDCRCR036  	.equ	0xf0012480	; DMA Channel Read Data CRC Register 036
DMA_RDCRCR037  	.equ	0xf00124a0	; DMA Channel Read Data CRC Register 037
DMA_RDCRCR038  	.equ	0xf00124c0	; DMA Channel Read Data CRC Register 038
DMA_RDCRCR039  	.equ	0xf00124e0	; DMA Channel Read Data CRC Register 039
DMA_RDCRCR040  	.equ	0xf0012500	; DMA Channel Read Data CRC Register 040
DMA_RDCRCR041  	.equ	0xf0012520	; DMA Channel Read Data CRC Register 041
DMA_RDCRCR042  	.equ	0xf0012540	; DMA Channel Read Data CRC Register 042
DMA_RDCRCR043  	.equ	0xf0012560	; DMA Channel Read Data CRC Register 043
DMA_RDCRCR044  	.equ	0xf0012580	; DMA Channel Read Data CRC Register 044
DMA_RDCRCR045  	.equ	0xf00125a0	; DMA Channel Read Data CRC Register 045
DMA_RDCRCR046  	.equ	0xf00125c0	; DMA Channel Read Data CRC Register 046
DMA_RDCRCR047  	.equ	0xf00125e0	; DMA Channel Read Data CRC Register 047
DMA_RDCRCR048  	.equ	0xf0012600	; DMA Channel Read Data CRC Register 048
DMA_RDCRCR049  	.equ	0xf0012620	; DMA Channel Read Data CRC Register 049
DMA_RDCRCR050  	.equ	0xf0012640	; DMA Channel Read Data CRC Register 050
DMA_RDCRCR051  	.equ	0xf0012660	; DMA Channel Read Data CRC Register 051
DMA_RDCRCR052  	.equ	0xf0012680	; DMA Channel Read Data CRC Register 052
DMA_RDCRCR053  	.equ	0xf00126a0	; DMA Channel Read Data CRC Register 053
DMA_RDCRCR054  	.equ	0xf00126c0	; DMA Channel Read Data CRC Register 054
DMA_RDCRCR055  	.equ	0xf00126e0	; DMA Channel Read Data CRC Register 055
DMA_RDCRCR056  	.equ	0xf0012700	; DMA Channel Read Data CRC Register 056
DMA_RDCRCR057  	.equ	0xf0012720	; DMA Channel Read Data CRC Register 057
DMA_RDCRCR058  	.equ	0xf0012740	; DMA Channel Read Data CRC Register 058
DMA_RDCRCR059  	.equ	0xf0012760	; DMA Channel Read Data CRC Register 059
DMA_RDCRCR060  	.equ	0xf0012780	; DMA Channel Read Data CRC Register 060
DMA_RDCRCR061  	.equ	0xf00127a0	; DMA Channel Read Data CRC Register 061
DMA_RDCRCR062  	.equ	0xf00127c0	; DMA Channel Read Data CRC Register 062
DMA_RDCRCR063  	.equ	0xf00127e0	; DMA Channel Read Data CRC Register 063
DMA_RDCRCR064  	.equ	0xf0012800	; DMA Channel Read Data CRC Register 064
DMA_RDCRCR065  	.equ	0xf0012820	; DMA Channel Read Data CRC Register 065
DMA_RDCRCR066  	.equ	0xf0012840	; DMA Channel Read Data CRC Register 066
DMA_RDCRCR067  	.equ	0xf0012860	; DMA Channel Read Data CRC Register 067
DMA_RDCRCR068  	.equ	0xf0012880	; DMA Channel Read Data CRC Register 068
DMA_RDCRCR069  	.equ	0xf00128a0	; DMA Channel Read Data CRC Register 069
DMA_RDCRCR070  	.equ	0xf00128c0	; DMA Channel Read Data CRC Register 070
DMA_RDCRCR071  	.equ	0xf00128e0	; DMA Channel Read Data CRC Register 071
DMA_RDCRCR072  	.equ	0xf0012900	; DMA Channel Read Data CRC Register 072
DMA_RDCRCR073  	.equ	0xf0012920	; DMA Channel Read Data CRC Register 073
DMA_RDCRCR074  	.equ	0xf0012940	; DMA Channel Read Data CRC Register 074
DMA_RDCRCR075  	.equ	0xf0012960	; DMA Channel Read Data CRC Register 075
DMA_RDCRCR076  	.equ	0xf0012980	; DMA Channel Read Data CRC Register 076
DMA_RDCRCR077  	.equ	0xf00129a0	; DMA Channel Read Data CRC Register 077
DMA_RDCRCR078  	.equ	0xf00129c0	; DMA Channel Read Data CRC Register 078
DMA_RDCRCR079  	.equ	0xf00129e0	; DMA Channel Read Data CRC Register 079
DMA_RDCRCR080  	.equ	0xf0012a00	; DMA Channel Read Data CRC Register 080
DMA_RDCRCR081  	.equ	0xf0012a20	; DMA Channel Read Data CRC Register 081
DMA_RDCRCR082  	.equ	0xf0012a40	; DMA Channel Read Data CRC Register 082
DMA_RDCRCR083  	.equ	0xf0012a60	; DMA Channel Read Data CRC Register 083
DMA_RDCRCR084  	.equ	0xf0012a80	; DMA Channel Read Data CRC Register 084
DMA_RDCRCR085  	.equ	0xf0012aa0	; DMA Channel Read Data CRC Register 085
DMA_RDCRCR086  	.equ	0xf0012ac0	; DMA Channel Read Data CRC Register 086
DMA_RDCRCR087  	.equ	0xf0012ae0	; DMA Channel Read Data CRC Register 087
DMA_RDCRCR088  	.equ	0xf0012b00	; DMA Channel Read Data CRC Register 088
DMA_RDCRCR089  	.equ	0xf0012b20	; DMA Channel Read Data CRC Register 089
DMA_RDCRCR090  	.equ	0xf0012b40	; DMA Channel Read Data CRC Register 090
DMA_RDCRCR091  	.equ	0xf0012b60	; DMA Channel Read Data CRC Register 091
DMA_RDCRCR092  	.equ	0xf0012b80	; DMA Channel Read Data CRC Register 092
DMA_RDCRCR093  	.equ	0xf0012ba0	; DMA Channel Read Data CRC Register 093
DMA_RDCRCR094  	.equ	0xf0012bc0	; DMA Channel Read Data CRC Register 094
DMA_RDCRCR095  	.equ	0xf0012be0	; DMA Channel Read Data CRC Register 095
DMA_RDCRCR096  	.equ	0xf0012c00	; DMA Channel Read Data CRC Register 096
DMA_RDCRCR097  	.equ	0xf0012c20	; DMA Channel Read Data CRC Register 097
DMA_RDCRCR098  	.equ	0xf0012c40	; DMA Channel Read Data CRC Register 098
DMA_RDCRCR099  	.equ	0xf0012c60	; DMA Channel Read Data CRC Register 099
DMA_RDCRCR100  	.equ	0xf0012c80	; DMA Channel Read Data CRC Register 100
DMA_RDCRCR101  	.equ	0xf0012ca0	; DMA Channel Read Data CRC Register 101
DMA_RDCRCR102  	.equ	0xf0012cc0	; DMA Channel Read Data CRC Register 102
DMA_RDCRCR103  	.equ	0xf0012ce0	; DMA Channel Read Data CRC Register 103
DMA_RDCRCR104  	.equ	0xf0012d00	; DMA Channel Read Data CRC Register 104
DMA_RDCRCR105  	.equ	0xf0012d20	; DMA Channel Read Data CRC Register 105
DMA_RDCRCR106  	.equ	0xf0012d40	; DMA Channel Read Data CRC Register 106
DMA_RDCRCR107  	.equ	0xf0012d60	; DMA Channel Read Data CRC Register 107
DMA_RDCRCR108  	.equ	0xf0012d80	; DMA Channel Read Data CRC Register 108
DMA_RDCRCR109  	.equ	0xf0012da0	; DMA Channel Read Data CRC Register 109
DMA_RDCRCR110  	.equ	0xf0012dc0	; DMA Channel Read Data CRC Register 110
DMA_RDCRCR111  	.equ	0xf0012de0	; DMA Channel Read Data CRC Register 111
DMA_RDCRCR112  	.equ	0xf0012e00	; DMA Channel Read Data CRC Register 112
DMA_RDCRCR113  	.equ	0xf0012e20	; DMA Channel Read Data CRC Register 113
DMA_RDCRCR114  	.equ	0xf0012e40	; DMA Channel Read Data CRC Register 114
DMA_RDCRCR115  	.equ	0xf0012e60	; DMA Channel Read Data CRC Register 115
DMA_RDCRCR116  	.equ	0xf0012e80	; DMA Channel Read Data CRC Register 116
DMA_RDCRCR117  	.equ	0xf0012ea0	; DMA Channel Read Data CRC Register 117
DMA_RDCRCR118  	.equ	0xf0012ec0	; DMA Channel Read Data CRC Register 118
DMA_RDCRCR119  	.equ	0xf0012ee0	; DMA Channel Read Data CRC Register 119
DMA_RDCRCR120  	.equ	0xf0012f00	; DMA Channel Read Data CRC Register 120
DMA_RDCRCR121  	.equ	0xf0012f20	; DMA Channel Read Data CRC Register 121
DMA_RDCRCR122  	.equ	0xf0012f40	; DMA Channel Read Data CRC Register 122
DMA_RDCRCR123  	.equ	0xf0012f60	; DMA Channel Read Data CRC Register 123
DMA_RDCRCR124  	.equ	0xf0012f80	; DMA Channel Read Data CRC Register 124
DMA_RDCRCR125  	.equ	0xf0012fa0	; DMA Channel Read Data CRC Register 125
DMA_RDCRCR126  	.equ	0xf0012fc0	; DMA Channel Read Data CRC Register 126
DMA_RDCRCR127  	.equ	0xf0012fe0	; DMA Channel Read Data CRC Register 127
DMA_SADR000    	.equ	0xf0012008	; DMA Channel Source Address Register 000
DMA_SADR001    	.equ	0xf0012028	; DMA Channel Source Address Register 001
DMA_SADR002    	.equ	0xf0012048	; DMA Channel Source Address Register 002
DMA_SADR003    	.equ	0xf0012068	; DMA Channel Source Address Register 003
DMA_SADR004    	.equ	0xf0012088	; DMA Channel Source Address Register 004
DMA_SADR005    	.equ	0xf00120a8	; DMA Channel Source Address Register 005
DMA_SADR006    	.equ	0xf00120c8	; DMA Channel Source Address Register 006
DMA_SADR007    	.equ	0xf00120e8	; DMA Channel Source Address Register 007
DMA_SADR008    	.equ	0xf0012108	; DMA Channel Source Address Register 008
DMA_SADR009    	.equ	0xf0012128	; DMA Channel Source Address Register 009
DMA_SADR010    	.equ	0xf0012148	; DMA Channel Source Address Register 010
DMA_SADR011    	.equ	0xf0012168	; DMA Channel Source Address Register 011
DMA_SADR012    	.equ	0xf0012188	; DMA Channel Source Address Register 012
DMA_SADR013    	.equ	0xf00121a8	; DMA Channel Source Address Register 013
DMA_SADR014    	.equ	0xf00121c8	; DMA Channel Source Address Register 014
DMA_SADR015    	.equ	0xf00121e8	; DMA Channel Source Address Register 015
DMA_SADR016    	.equ	0xf0012208	; DMA Channel Source Address Register 016
DMA_SADR017    	.equ	0xf0012228	; DMA Channel Source Address Register 017
DMA_SADR018    	.equ	0xf0012248	; DMA Channel Source Address Register 018
DMA_SADR019    	.equ	0xf0012268	; DMA Channel Source Address Register 019
DMA_SADR020    	.equ	0xf0012288	; DMA Channel Source Address Register 020
DMA_SADR021    	.equ	0xf00122a8	; DMA Channel Source Address Register 021
DMA_SADR022    	.equ	0xf00122c8	; DMA Channel Source Address Register 022
DMA_SADR023    	.equ	0xf00122e8	; DMA Channel Source Address Register 023
DMA_SADR024    	.equ	0xf0012308	; DMA Channel Source Address Register 024
DMA_SADR025    	.equ	0xf0012328	; DMA Channel Source Address Register 025
DMA_SADR026    	.equ	0xf0012348	; DMA Channel Source Address Register 026
DMA_SADR027    	.equ	0xf0012368	; DMA Channel Source Address Register 027
DMA_SADR028    	.equ	0xf0012388	; DMA Channel Source Address Register 028
DMA_SADR029    	.equ	0xf00123a8	; DMA Channel Source Address Register 029
DMA_SADR030    	.equ	0xf00123c8	; DMA Channel Source Address Register 030
DMA_SADR031    	.equ	0xf00123e8	; DMA Channel Source Address Register 031
DMA_SADR032    	.equ	0xf0012408	; DMA Channel Source Address Register 032
DMA_SADR033    	.equ	0xf0012428	; DMA Channel Source Address Register 033
DMA_SADR034    	.equ	0xf0012448	; DMA Channel Source Address Register 034
DMA_SADR035    	.equ	0xf0012468	; DMA Channel Source Address Register 035
DMA_SADR036    	.equ	0xf0012488	; DMA Channel Source Address Register 036
DMA_SADR037    	.equ	0xf00124a8	; DMA Channel Source Address Register 037
DMA_SADR038    	.equ	0xf00124c8	; DMA Channel Source Address Register 038
DMA_SADR039    	.equ	0xf00124e8	; DMA Channel Source Address Register 039
DMA_SADR040    	.equ	0xf0012508	; DMA Channel Source Address Register 040
DMA_SADR041    	.equ	0xf0012528	; DMA Channel Source Address Register 041
DMA_SADR042    	.equ	0xf0012548	; DMA Channel Source Address Register 042
DMA_SADR043    	.equ	0xf0012568	; DMA Channel Source Address Register 043
DMA_SADR044    	.equ	0xf0012588	; DMA Channel Source Address Register 044
DMA_SADR045    	.equ	0xf00125a8	; DMA Channel Source Address Register 045
DMA_SADR046    	.equ	0xf00125c8	; DMA Channel Source Address Register 046
DMA_SADR047    	.equ	0xf00125e8	; DMA Channel Source Address Register 047
DMA_SADR048    	.equ	0xf0012608	; DMA Channel Source Address Register 048
DMA_SADR049    	.equ	0xf0012628	; DMA Channel Source Address Register 049
DMA_SADR050    	.equ	0xf0012648	; DMA Channel Source Address Register 050
DMA_SADR051    	.equ	0xf0012668	; DMA Channel Source Address Register 051
DMA_SADR052    	.equ	0xf0012688	; DMA Channel Source Address Register 052
DMA_SADR053    	.equ	0xf00126a8	; DMA Channel Source Address Register 053
DMA_SADR054    	.equ	0xf00126c8	; DMA Channel Source Address Register 054
DMA_SADR055    	.equ	0xf00126e8	; DMA Channel Source Address Register 055
DMA_SADR056    	.equ	0xf0012708	; DMA Channel Source Address Register 056
DMA_SADR057    	.equ	0xf0012728	; DMA Channel Source Address Register 057
DMA_SADR058    	.equ	0xf0012748	; DMA Channel Source Address Register 058
DMA_SADR059    	.equ	0xf0012768	; DMA Channel Source Address Register 059
DMA_SADR060    	.equ	0xf0012788	; DMA Channel Source Address Register 060
DMA_SADR061    	.equ	0xf00127a8	; DMA Channel Source Address Register 061
DMA_SADR062    	.equ	0xf00127c8	; DMA Channel Source Address Register 062
DMA_SADR063    	.equ	0xf00127e8	; DMA Channel Source Address Register 063
DMA_SADR064    	.equ	0xf0012808	; DMA Channel Source Address Register 064
DMA_SADR065    	.equ	0xf0012828	; DMA Channel Source Address Register 065
DMA_SADR066    	.equ	0xf0012848	; DMA Channel Source Address Register 066
DMA_SADR067    	.equ	0xf0012868	; DMA Channel Source Address Register 067
DMA_SADR068    	.equ	0xf0012888	; DMA Channel Source Address Register 068
DMA_SADR069    	.equ	0xf00128a8	; DMA Channel Source Address Register 069
DMA_SADR070    	.equ	0xf00128c8	; DMA Channel Source Address Register 070
DMA_SADR071    	.equ	0xf00128e8	; DMA Channel Source Address Register 071
DMA_SADR072    	.equ	0xf0012908	; DMA Channel Source Address Register 072
DMA_SADR073    	.equ	0xf0012928	; DMA Channel Source Address Register 073
DMA_SADR074    	.equ	0xf0012948	; DMA Channel Source Address Register 074
DMA_SADR075    	.equ	0xf0012968	; DMA Channel Source Address Register 075
DMA_SADR076    	.equ	0xf0012988	; DMA Channel Source Address Register 076
DMA_SADR077    	.equ	0xf00129a8	; DMA Channel Source Address Register 077
DMA_SADR078    	.equ	0xf00129c8	; DMA Channel Source Address Register 078
DMA_SADR079    	.equ	0xf00129e8	; DMA Channel Source Address Register 079
DMA_SADR080    	.equ	0xf0012a08	; DMA Channel Source Address Register 080
DMA_SADR081    	.equ	0xf0012a28	; DMA Channel Source Address Register 081
DMA_SADR082    	.equ	0xf0012a48	; DMA Channel Source Address Register 082
DMA_SADR083    	.equ	0xf0012a68	; DMA Channel Source Address Register 083
DMA_SADR084    	.equ	0xf0012a88	; DMA Channel Source Address Register 084
DMA_SADR085    	.equ	0xf0012aa8	; DMA Channel Source Address Register 085
DMA_SADR086    	.equ	0xf0012ac8	; DMA Channel Source Address Register 086
DMA_SADR087    	.equ	0xf0012ae8	; DMA Channel Source Address Register 087
DMA_SADR088    	.equ	0xf0012b08	; DMA Channel Source Address Register 088
DMA_SADR089    	.equ	0xf0012b28	; DMA Channel Source Address Register 089
DMA_SADR090    	.equ	0xf0012b48	; DMA Channel Source Address Register 090
DMA_SADR091    	.equ	0xf0012b68	; DMA Channel Source Address Register 091
DMA_SADR092    	.equ	0xf0012b88	; DMA Channel Source Address Register 092
DMA_SADR093    	.equ	0xf0012ba8	; DMA Channel Source Address Register 093
DMA_SADR094    	.equ	0xf0012bc8	; DMA Channel Source Address Register 094
DMA_SADR095    	.equ	0xf0012be8	; DMA Channel Source Address Register 095
DMA_SADR096    	.equ	0xf0012c08	; DMA Channel Source Address Register 096
DMA_SADR097    	.equ	0xf0012c28	; DMA Channel Source Address Register 097
DMA_SADR098    	.equ	0xf0012c48	; DMA Channel Source Address Register 098
DMA_SADR099    	.equ	0xf0012c68	; DMA Channel Source Address Register 099
DMA_SADR100    	.equ	0xf0012c88	; DMA Channel Source Address Register 100
DMA_SADR101    	.equ	0xf0012ca8	; DMA Channel Source Address Register 101
DMA_SADR102    	.equ	0xf0012cc8	; DMA Channel Source Address Register 102
DMA_SADR103    	.equ	0xf0012ce8	; DMA Channel Source Address Register 103
DMA_SADR104    	.equ	0xf0012d08	; DMA Channel Source Address Register 104
DMA_SADR105    	.equ	0xf0012d28	; DMA Channel Source Address Register 105
DMA_SADR106    	.equ	0xf0012d48	; DMA Channel Source Address Register 106
DMA_SADR107    	.equ	0xf0012d68	; DMA Channel Source Address Register 107
DMA_SADR108    	.equ	0xf0012d88	; DMA Channel Source Address Register 108
DMA_SADR109    	.equ	0xf0012da8	; DMA Channel Source Address Register 109
DMA_SADR110    	.equ	0xf0012dc8	; DMA Channel Source Address Register 110
DMA_SADR111    	.equ	0xf0012de8	; DMA Channel Source Address Register 111
DMA_SADR112    	.equ	0xf0012e08	; DMA Channel Source Address Register 112
DMA_SADR113    	.equ	0xf0012e28	; DMA Channel Source Address Register 113
DMA_SADR114    	.equ	0xf0012e48	; DMA Channel Source Address Register 114
DMA_SADR115    	.equ	0xf0012e68	; DMA Channel Source Address Register 115
DMA_SADR116    	.equ	0xf0012e88	; DMA Channel Source Address Register 116
DMA_SADR117    	.equ	0xf0012ea8	; DMA Channel Source Address Register 117
DMA_SADR118    	.equ	0xf0012ec8	; DMA Channel Source Address Register 118
DMA_SADR119    	.equ	0xf0012ee8	; DMA Channel Source Address Register 119
DMA_SADR120    	.equ	0xf0012f08	; DMA Channel Source Address Register 120
DMA_SADR121    	.equ	0xf0012f28	; DMA Channel Source Address Register 121
DMA_SADR122    	.equ	0xf0012f48	; DMA Channel Source Address Register 122
DMA_SADR123    	.equ	0xf0012f68	; DMA Channel Source Address Register 123
DMA_SADR124    	.equ	0xf0012f88	; DMA Channel Source Address Register 124
DMA_SADR125    	.equ	0xf0012fa8	; DMA Channel Source Address Register 125
DMA_SADR126    	.equ	0xf0012fc8	; DMA Channel Source Address Register 126
DMA_SADR127    	.equ	0xf0012fe8	; DMA Channel Source Address Register 127
DMA_SDCRCR000  	.equ	0xf0012004	; DMA Channel Source and Destination Address CRC Register 000
DMA_SDCRCR001  	.equ	0xf0012024	; DMA Channel Source and Destination Address CRC Register 001
DMA_SDCRCR002  	.equ	0xf0012044	; DMA Channel Source and Destination Address CRC Register 002
DMA_SDCRCR003  	.equ	0xf0012064	; DMA Channel Source and Destination Address CRC Register 003
DMA_SDCRCR004  	.equ	0xf0012084	; DMA Channel Source and Destination Address CRC Register 004
DMA_SDCRCR005  	.equ	0xf00120a4	; DMA Channel Source and Destination Address CRC Register 005
DMA_SDCRCR006  	.equ	0xf00120c4	; DMA Channel Source and Destination Address CRC Register 006
DMA_SDCRCR007  	.equ	0xf00120e4	; DMA Channel Source and Destination Address CRC Register 007
DMA_SDCRCR008  	.equ	0xf0012104	; DMA Channel Source and Destination Address CRC Register 008
DMA_SDCRCR009  	.equ	0xf0012124	; DMA Channel Source and Destination Address CRC Register 009
DMA_SDCRCR010  	.equ	0xf0012144	; DMA Channel Source and Destination Address CRC Register 010
DMA_SDCRCR011  	.equ	0xf0012164	; DMA Channel Source and Destination Address CRC Register 011
DMA_SDCRCR012  	.equ	0xf0012184	; DMA Channel Source and Destination Address CRC Register 012
DMA_SDCRCR013  	.equ	0xf00121a4	; DMA Channel Source and Destination Address CRC Register 013
DMA_SDCRCR014  	.equ	0xf00121c4	; DMA Channel Source and Destination Address CRC Register 014
DMA_SDCRCR015  	.equ	0xf00121e4	; DMA Channel Source and Destination Address CRC Register 015
DMA_SDCRCR016  	.equ	0xf0012204	; DMA Channel Source and Destination Address CRC Register 016
DMA_SDCRCR017  	.equ	0xf0012224	; DMA Channel Source and Destination Address CRC Register 017
DMA_SDCRCR018  	.equ	0xf0012244	; DMA Channel Source and Destination Address CRC Register 018
DMA_SDCRCR019  	.equ	0xf0012264	; DMA Channel Source and Destination Address CRC Register 019
DMA_SDCRCR020  	.equ	0xf0012284	; DMA Channel Source and Destination Address CRC Register 020
DMA_SDCRCR021  	.equ	0xf00122a4	; DMA Channel Source and Destination Address CRC Register 021
DMA_SDCRCR022  	.equ	0xf00122c4	; DMA Channel Source and Destination Address CRC Register 022
DMA_SDCRCR023  	.equ	0xf00122e4	; DMA Channel Source and Destination Address CRC Register 023
DMA_SDCRCR024  	.equ	0xf0012304	; DMA Channel Source and Destination Address CRC Register 024
DMA_SDCRCR025  	.equ	0xf0012324	; DMA Channel Source and Destination Address CRC Register 025
DMA_SDCRCR026  	.equ	0xf0012344	; DMA Channel Source and Destination Address CRC Register 026
DMA_SDCRCR027  	.equ	0xf0012364	; DMA Channel Source and Destination Address CRC Register 027
DMA_SDCRCR028  	.equ	0xf0012384	; DMA Channel Source and Destination Address CRC Register 028
DMA_SDCRCR029  	.equ	0xf00123a4	; DMA Channel Source and Destination Address CRC Register 029
DMA_SDCRCR030  	.equ	0xf00123c4	; DMA Channel Source and Destination Address CRC Register 030
DMA_SDCRCR031  	.equ	0xf00123e4	; DMA Channel Source and Destination Address CRC Register 031
DMA_SDCRCR032  	.equ	0xf0012404	; DMA Channel Source and Destination Address CRC Register 032
DMA_SDCRCR033  	.equ	0xf0012424	; DMA Channel Source and Destination Address CRC Register 033
DMA_SDCRCR034  	.equ	0xf0012444	; DMA Channel Source and Destination Address CRC Register 034
DMA_SDCRCR035  	.equ	0xf0012464	; DMA Channel Source and Destination Address CRC Register 035
DMA_SDCRCR036  	.equ	0xf0012484	; DMA Channel Source and Destination Address CRC Register 036
DMA_SDCRCR037  	.equ	0xf00124a4	; DMA Channel Source and Destination Address CRC Register 037
DMA_SDCRCR038  	.equ	0xf00124c4	; DMA Channel Source and Destination Address CRC Register 038
DMA_SDCRCR039  	.equ	0xf00124e4	; DMA Channel Source and Destination Address CRC Register 039
DMA_SDCRCR040  	.equ	0xf0012504	; DMA Channel Source and Destination Address CRC Register 040
DMA_SDCRCR041  	.equ	0xf0012524	; DMA Channel Source and Destination Address CRC Register 041
DMA_SDCRCR042  	.equ	0xf0012544	; DMA Channel Source and Destination Address CRC Register 042
DMA_SDCRCR043  	.equ	0xf0012564	; DMA Channel Source and Destination Address CRC Register 043
DMA_SDCRCR044  	.equ	0xf0012584	; DMA Channel Source and Destination Address CRC Register 044
DMA_SDCRCR045  	.equ	0xf00125a4	; DMA Channel Source and Destination Address CRC Register 045
DMA_SDCRCR046  	.equ	0xf00125c4	; DMA Channel Source and Destination Address CRC Register 046
DMA_SDCRCR047  	.equ	0xf00125e4	; DMA Channel Source and Destination Address CRC Register 047
DMA_SDCRCR048  	.equ	0xf0012604	; DMA Channel Source and Destination Address CRC Register 048
DMA_SDCRCR049  	.equ	0xf0012624	; DMA Channel Source and Destination Address CRC Register 049
DMA_SDCRCR050  	.equ	0xf0012644	; DMA Channel Source and Destination Address CRC Register 050
DMA_SDCRCR051  	.equ	0xf0012664	; DMA Channel Source and Destination Address CRC Register 051
DMA_SDCRCR052  	.equ	0xf0012684	; DMA Channel Source and Destination Address CRC Register 052
DMA_SDCRCR053  	.equ	0xf00126a4	; DMA Channel Source and Destination Address CRC Register 053
DMA_SDCRCR054  	.equ	0xf00126c4	; DMA Channel Source and Destination Address CRC Register 054
DMA_SDCRCR055  	.equ	0xf00126e4	; DMA Channel Source and Destination Address CRC Register 055
DMA_SDCRCR056  	.equ	0xf0012704	; DMA Channel Source and Destination Address CRC Register 056
DMA_SDCRCR057  	.equ	0xf0012724	; DMA Channel Source and Destination Address CRC Register 057
DMA_SDCRCR058  	.equ	0xf0012744	; DMA Channel Source and Destination Address CRC Register 058
DMA_SDCRCR059  	.equ	0xf0012764	; DMA Channel Source and Destination Address CRC Register 059
DMA_SDCRCR060  	.equ	0xf0012784	; DMA Channel Source and Destination Address CRC Register 060
DMA_SDCRCR061  	.equ	0xf00127a4	; DMA Channel Source and Destination Address CRC Register 061
DMA_SDCRCR062  	.equ	0xf00127c4	; DMA Channel Source and Destination Address CRC Register 062
DMA_SDCRCR063  	.equ	0xf00127e4	; DMA Channel Source and Destination Address CRC Register 063
DMA_SDCRCR064  	.equ	0xf0012804	; DMA Channel Source and Destination Address CRC Register 064
DMA_SDCRCR065  	.equ	0xf0012824	; DMA Channel Source and Destination Address CRC Register 065
DMA_SDCRCR066  	.equ	0xf0012844	; DMA Channel Source and Destination Address CRC Register 066
DMA_SDCRCR067  	.equ	0xf0012864	; DMA Channel Source and Destination Address CRC Register 067
DMA_SDCRCR068  	.equ	0xf0012884	; DMA Channel Source and Destination Address CRC Register 068
DMA_SDCRCR069  	.equ	0xf00128a4	; DMA Channel Source and Destination Address CRC Register 069
DMA_SDCRCR070  	.equ	0xf00128c4	; DMA Channel Source and Destination Address CRC Register 070
DMA_SDCRCR071  	.equ	0xf00128e4	; DMA Channel Source and Destination Address CRC Register 071
DMA_SDCRCR072  	.equ	0xf0012904	; DMA Channel Source and Destination Address CRC Register 072
DMA_SDCRCR073  	.equ	0xf0012924	; DMA Channel Source and Destination Address CRC Register 073
DMA_SDCRCR074  	.equ	0xf0012944	; DMA Channel Source and Destination Address CRC Register 074
DMA_SDCRCR075  	.equ	0xf0012964	; DMA Channel Source and Destination Address CRC Register 075
DMA_SDCRCR076  	.equ	0xf0012984	; DMA Channel Source and Destination Address CRC Register 076
DMA_SDCRCR077  	.equ	0xf00129a4	; DMA Channel Source and Destination Address CRC Register 077
DMA_SDCRCR078  	.equ	0xf00129c4	; DMA Channel Source and Destination Address CRC Register 078
DMA_SDCRCR079  	.equ	0xf00129e4	; DMA Channel Source and Destination Address CRC Register 079
DMA_SDCRCR080  	.equ	0xf0012a04	; DMA Channel Source and Destination Address CRC Register 080
DMA_SDCRCR081  	.equ	0xf0012a24	; DMA Channel Source and Destination Address CRC Register 081
DMA_SDCRCR082  	.equ	0xf0012a44	; DMA Channel Source and Destination Address CRC Register 082
DMA_SDCRCR083  	.equ	0xf0012a64	; DMA Channel Source and Destination Address CRC Register 083
DMA_SDCRCR084  	.equ	0xf0012a84	; DMA Channel Source and Destination Address CRC Register 084
DMA_SDCRCR085  	.equ	0xf0012aa4	; DMA Channel Source and Destination Address CRC Register 085
DMA_SDCRCR086  	.equ	0xf0012ac4	; DMA Channel Source and Destination Address CRC Register 086
DMA_SDCRCR087  	.equ	0xf0012ae4	; DMA Channel Source and Destination Address CRC Register 087
DMA_SDCRCR088  	.equ	0xf0012b04	; DMA Channel Source and Destination Address CRC Register 088
DMA_SDCRCR089  	.equ	0xf0012b24	; DMA Channel Source and Destination Address CRC Register 089
DMA_SDCRCR090  	.equ	0xf0012b44	; DMA Channel Source and Destination Address CRC Register 090
DMA_SDCRCR091  	.equ	0xf0012b64	; DMA Channel Source and Destination Address CRC Register 091
DMA_SDCRCR092  	.equ	0xf0012b84	; DMA Channel Source and Destination Address CRC Register 092
DMA_SDCRCR093  	.equ	0xf0012ba4	; DMA Channel Source and Destination Address CRC Register 093
DMA_SDCRCR094  	.equ	0xf0012bc4	; DMA Channel Source and Destination Address CRC Register 094
DMA_SDCRCR095  	.equ	0xf0012be4	; DMA Channel Source and Destination Address CRC Register 095
DMA_SDCRCR096  	.equ	0xf0012c04	; DMA Channel Source and Destination Address CRC Register 096
DMA_SDCRCR097  	.equ	0xf0012c24	; DMA Channel Source and Destination Address CRC Register 097
DMA_SDCRCR098  	.equ	0xf0012c44	; DMA Channel Source and Destination Address CRC Register 098
DMA_SDCRCR099  	.equ	0xf0012c64	; DMA Channel Source and Destination Address CRC Register 099
DMA_SDCRCR100  	.equ	0xf0012c84	; DMA Channel Source and Destination Address CRC Register 100
DMA_SDCRCR101  	.equ	0xf0012ca4	; DMA Channel Source and Destination Address CRC Register 101
DMA_SDCRCR102  	.equ	0xf0012cc4	; DMA Channel Source and Destination Address CRC Register 102
DMA_SDCRCR103  	.equ	0xf0012ce4	; DMA Channel Source and Destination Address CRC Register 103
DMA_SDCRCR104  	.equ	0xf0012d04	; DMA Channel Source and Destination Address CRC Register 104
DMA_SDCRCR105  	.equ	0xf0012d24	; DMA Channel Source and Destination Address CRC Register 105
DMA_SDCRCR106  	.equ	0xf0012d44	; DMA Channel Source and Destination Address CRC Register 106
DMA_SDCRCR107  	.equ	0xf0012d64	; DMA Channel Source and Destination Address CRC Register 107
DMA_SDCRCR108  	.equ	0xf0012d84	; DMA Channel Source and Destination Address CRC Register 108
DMA_SDCRCR109  	.equ	0xf0012da4	; DMA Channel Source and Destination Address CRC Register 109
DMA_SDCRCR110  	.equ	0xf0012dc4	; DMA Channel Source and Destination Address CRC Register 110
DMA_SDCRCR111  	.equ	0xf0012de4	; DMA Channel Source and Destination Address CRC Register 111
DMA_SDCRCR112  	.equ	0xf0012e04	; DMA Channel Source and Destination Address CRC Register 112
DMA_SDCRCR113  	.equ	0xf0012e24	; DMA Channel Source and Destination Address CRC Register 113
DMA_SDCRCR114  	.equ	0xf0012e44	; DMA Channel Source and Destination Address CRC Register 114
DMA_SDCRCR115  	.equ	0xf0012e64	; DMA Channel Source and Destination Address CRC Register 115
DMA_SDCRCR116  	.equ	0xf0012e84	; DMA Channel Source and Destination Address CRC Register 116
DMA_SDCRCR117  	.equ	0xf0012ea4	; DMA Channel Source and Destination Address CRC Register 117
DMA_SDCRCR118  	.equ	0xf0012ec4	; DMA Channel Source and Destination Address CRC Register 118
DMA_SDCRCR119  	.equ	0xf0012ee4	; DMA Channel Source and Destination Address CRC Register 119
DMA_SDCRCR120  	.equ	0xf0012f04	; DMA Channel Source and Destination Address CRC Register 120
DMA_SDCRCR121  	.equ	0xf0012f24	; DMA Channel Source and Destination Address CRC Register 121
DMA_SDCRCR122  	.equ	0xf0012f44	; DMA Channel Source and Destination Address CRC Register 122
DMA_SDCRCR123  	.equ	0xf0012f64	; DMA Channel Source and Destination Address CRC Register 123
DMA_SDCRCR124  	.equ	0xf0012f84	; DMA Channel Source and Destination Address CRC Register 124
DMA_SDCRCR125  	.equ	0xf0012fa4	; DMA Channel Source and Destination Address CRC Register 125
DMA_SDCRCR126  	.equ	0xf0012fc4	; DMA Channel Source and Destination Address CRC Register 126
DMA_SDCRCR127  	.equ	0xf0012fe4	; DMA Channel Source and Destination Address CRC Register 127
DMA_SHADR000   	.equ	0xf0012018	; DMA Channel Shadow Address Register 000
DMA_SHADR001   	.equ	0xf0012038	; DMA Channel Shadow Address Register 001
DMA_SHADR002   	.equ	0xf0012058	; DMA Channel Shadow Address Register 002
DMA_SHADR003   	.equ	0xf0012078	; DMA Channel Shadow Address Register 003
DMA_SHADR004   	.equ	0xf0012098	; DMA Channel Shadow Address Register 004
DMA_SHADR005   	.equ	0xf00120b8	; DMA Channel Shadow Address Register 005
DMA_SHADR006   	.equ	0xf00120d8	; DMA Channel Shadow Address Register 006
DMA_SHADR007   	.equ	0xf00120f8	; DMA Channel Shadow Address Register 007
DMA_SHADR008   	.equ	0xf0012118	; DMA Channel Shadow Address Register 008
DMA_SHADR009   	.equ	0xf0012138	; DMA Channel Shadow Address Register 009
DMA_SHADR010   	.equ	0xf0012158	; DMA Channel Shadow Address Register 010
DMA_SHADR011   	.equ	0xf0012178	; DMA Channel Shadow Address Register 011
DMA_SHADR012   	.equ	0xf0012198	; DMA Channel Shadow Address Register 012
DMA_SHADR013   	.equ	0xf00121b8	; DMA Channel Shadow Address Register 013
DMA_SHADR014   	.equ	0xf00121d8	; DMA Channel Shadow Address Register 014
DMA_SHADR015   	.equ	0xf00121f8	; DMA Channel Shadow Address Register 015
DMA_SHADR016   	.equ	0xf0012218	; DMA Channel Shadow Address Register 016
DMA_SHADR017   	.equ	0xf0012238	; DMA Channel Shadow Address Register 017
DMA_SHADR018   	.equ	0xf0012258	; DMA Channel Shadow Address Register 018
DMA_SHADR019   	.equ	0xf0012278	; DMA Channel Shadow Address Register 019
DMA_SHADR020   	.equ	0xf0012298	; DMA Channel Shadow Address Register 020
DMA_SHADR021   	.equ	0xf00122b8	; DMA Channel Shadow Address Register 021
DMA_SHADR022   	.equ	0xf00122d8	; DMA Channel Shadow Address Register 022
DMA_SHADR023   	.equ	0xf00122f8	; DMA Channel Shadow Address Register 023
DMA_SHADR024   	.equ	0xf0012318	; DMA Channel Shadow Address Register 024
DMA_SHADR025   	.equ	0xf0012338	; DMA Channel Shadow Address Register 025
DMA_SHADR026   	.equ	0xf0012358	; DMA Channel Shadow Address Register 026
DMA_SHADR027   	.equ	0xf0012378	; DMA Channel Shadow Address Register 027
DMA_SHADR028   	.equ	0xf0012398	; DMA Channel Shadow Address Register 028
DMA_SHADR029   	.equ	0xf00123b8	; DMA Channel Shadow Address Register 029
DMA_SHADR030   	.equ	0xf00123d8	; DMA Channel Shadow Address Register 030
DMA_SHADR031   	.equ	0xf00123f8	; DMA Channel Shadow Address Register 031
DMA_SHADR032   	.equ	0xf0012418	; DMA Channel Shadow Address Register 032
DMA_SHADR033   	.equ	0xf0012438	; DMA Channel Shadow Address Register 033
DMA_SHADR034   	.equ	0xf0012458	; DMA Channel Shadow Address Register 034
DMA_SHADR035   	.equ	0xf0012478	; DMA Channel Shadow Address Register 035
DMA_SHADR036   	.equ	0xf0012498	; DMA Channel Shadow Address Register 036
DMA_SHADR037   	.equ	0xf00124b8	; DMA Channel Shadow Address Register 037
DMA_SHADR038   	.equ	0xf00124d8	; DMA Channel Shadow Address Register 038
DMA_SHADR039   	.equ	0xf00124f8	; DMA Channel Shadow Address Register 039
DMA_SHADR040   	.equ	0xf0012518	; DMA Channel Shadow Address Register 040
DMA_SHADR041   	.equ	0xf0012538	; DMA Channel Shadow Address Register 041
DMA_SHADR042   	.equ	0xf0012558	; DMA Channel Shadow Address Register 042
DMA_SHADR043   	.equ	0xf0012578	; DMA Channel Shadow Address Register 043
DMA_SHADR044   	.equ	0xf0012598	; DMA Channel Shadow Address Register 044
DMA_SHADR045   	.equ	0xf00125b8	; DMA Channel Shadow Address Register 045
DMA_SHADR046   	.equ	0xf00125d8	; DMA Channel Shadow Address Register 046
DMA_SHADR047   	.equ	0xf00125f8	; DMA Channel Shadow Address Register 047
DMA_SHADR048   	.equ	0xf0012618	; DMA Channel Shadow Address Register 048
DMA_SHADR049   	.equ	0xf0012638	; DMA Channel Shadow Address Register 049
DMA_SHADR050   	.equ	0xf0012658	; DMA Channel Shadow Address Register 050
DMA_SHADR051   	.equ	0xf0012678	; DMA Channel Shadow Address Register 051
DMA_SHADR052   	.equ	0xf0012698	; DMA Channel Shadow Address Register 052
DMA_SHADR053   	.equ	0xf00126b8	; DMA Channel Shadow Address Register 053
DMA_SHADR054   	.equ	0xf00126d8	; DMA Channel Shadow Address Register 054
DMA_SHADR055   	.equ	0xf00126f8	; DMA Channel Shadow Address Register 055
DMA_SHADR056   	.equ	0xf0012718	; DMA Channel Shadow Address Register 056
DMA_SHADR057   	.equ	0xf0012738	; DMA Channel Shadow Address Register 057
DMA_SHADR058   	.equ	0xf0012758	; DMA Channel Shadow Address Register 058
DMA_SHADR059   	.equ	0xf0012778	; DMA Channel Shadow Address Register 059
DMA_SHADR060   	.equ	0xf0012798	; DMA Channel Shadow Address Register 060
DMA_SHADR061   	.equ	0xf00127b8	; DMA Channel Shadow Address Register 061
DMA_SHADR062   	.equ	0xf00127d8	; DMA Channel Shadow Address Register 062
DMA_SHADR063   	.equ	0xf00127f8	; DMA Channel Shadow Address Register 063
DMA_SHADR064   	.equ	0xf0012818	; DMA Channel Shadow Address Register 064
DMA_SHADR065   	.equ	0xf0012838	; DMA Channel Shadow Address Register 065
DMA_SHADR066   	.equ	0xf0012858	; DMA Channel Shadow Address Register 066
DMA_SHADR067   	.equ	0xf0012878	; DMA Channel Shadow Address Register 067
DMA_SHADR068   	.equ	0xf0012898	; DMA Channel Shadow Address Register 068
DMA_SHADR069   	.equ	0xf00128b8	; DMA Channel Shadow Address Register 069
DMA_SHADR070   	.equ	0xf00128d8	; DMA Channel Shadow Address Register 070
DMA_SHADR071   	.equ	0xf00128f8	; DMA Channel Shadow Address Register 071
DMA_SHADR072   	.equ	0xf0012918	; DMA Channel Shadow Address Register 072
DMA_SHADR073   	.equ	0xf0012938	; DMA Channel Shadow Address Register 073
DMA_SHADR074   	.equ	0xf0012958	; DMA Channel Shadow Address Register 074
DMA_SHADR075   	.equ	0xf0012978	; DMA Channel Shadow Address Register 075
DMA_SHADR076   	.equ	0xf0012998	; DMA Channel Shadow Address Register 076
DMA_SHADR077   	.equ	0xf00129b8	; DMA Channel Shadow Address Register 077
DMA_SHADR078   	.equ	0xf00129d8	; DMA Channel Shadow Address Register 078
DMA_SHADR079   	.equ	0xf00129f8	; DMA Channel Shadow Address Register 079
DMA_SHADR080   	.equ	0xf0012a18	; DMA Channel Shadow Address Register 080
DMA_SHADR081   	.equ	0xf0012a38	; DMA Channel Shadow Address Register 081
DMA_SHADR082   	.equ	0xf0012a58	; DMA Channel Shadow Address Register 082
DMA_SHADR083   	.equ	0xf0012a78	; DMA Channel Shadow Address Register 083
DMA_SHADR084   	.equ	0xf0012a98	; DMA Channel Shadow Address Register 084
DMA_SHADR085   	.equ	0xf0012ab8	; DMA Channel Shadow Address Register 085
DMA_SHADR086   	.equ	0xf0012ad8	; DMA Channel Shadow Address Register 086
DMA_SHADR087   	.equ	0xf0012af8	; DMA Channel Shadow Address Register 087
DMA_SHADR088   	.equ	0xf0012b18	; DMA Channel Shadow Address Register 088
DMA_SHADR089   	.equ	0xf0012b38	; DMA Channel Shadow Address Register 089
DMA_SHADR090   	.equ	0xf0012b58	; DMA Channel Shadow Address Register 090
DMA_SHADR091   	.equ	0xf0012b78	; DMA Channel Shadow Address Register 091
DMA_SHADR092   	.equ	0xf0012b98	; DMA Channel Shadow Address Register 092
DMA_SHADR093   	.equ	0xf0012bb8	; DMA Channel Shadow Address Register 093
DMA_SHADR094   	.equ	0xf0012bd8	; DMA Channel Shadow Address Register 094
DMA_SHADR095   	.equ	0xf0012bf8	; DMA Channel Shadow Address Register 095
DMA_SHADR096   	.equ	0xf0012c18	; DMA Channel Shadow Address Register 096
DMA_SHADR097   	.equ	0xf0012c38	; DMA Channel Shadow Address Register 097
DMA_SHADR098   	.equ	0xf0012c58	; DMA Channel Shadow Address Register 098
DMA_SHADR099   	.equ	0xf0012c78	; DMA Channel Shadow Address Register 099
DMA_SHADR100   	.equ	0xf0012c98	; DMA Channel Shadow Address Register 100
DMA_SHADR101   	.equ	0xf0012cb8	; DMA Channel Shadow Address Register 101
DMA_SHADR102   	.equ	0xf0012cd8	; DMA Channel Shadow Address Register 102
DMA_SHADR103   	.equ	0xf0012cf8	; DMA Channel Shadow Address Register 103
DMA_SHADR104   	.equ	0xf0012d18	; DMA Channel Shadow Address Register 104
DMA_SHADR105   	.equ	0xf0012d38	; DMA Channel Shadow Address Register 105
DMA_SHADR106   	.equ	0xf0012d58	; DMA Channel Shadow Address Register 106
DMA_SHADR107   	.equ	0xf0012d78	; DMA Channel Shadow Address Register 107
DMA_SHADR108   	.equ	0xf0012d98	; DMA Channel Shadow Address Register 108
DMA_SHADR109   	.equ	0xf0012db8	; DMA Channel Shadow Address Register 109
DMA_SHADR110   	.equ	0xf0012dd8	; DMA Channel Shadow Address Register 110
DMA_SHADR111   	.equ	0xf0012df8	; DMA Channel Shadow Address Register 111
DMA_SHADR112   	.equ	0xf0012e18	; DMA Channel Shadow Address Register 112
DMA_SHADR113   	.equ	0xf0012e38	; DMA Channel Shadow Address Register 113
DMA_SHADR114   	.equ	0xf0012e58	; DMA Channel Shadow Address Register 114
DMA_SHADR115   	.equ	0xf0012e78	; DMA Channel Shadow Address Register 115
DMA_SHADR116   	.equ	0xf0012e98	; DMA Channel Shadow Address Register 116
DMA_SHADR117   	.equ	0xf0012eb8	; DMA Channel Shadow Address Register 117
DMA_SHADR118   	.equ	0xf0012ed8	; DMA Channel Shadow Address Register 118
DMA_SHADR119   	.equ	0xf0012ef8	; DMA Channel Shadow Address Register 119
DMA_SHADR120   	.equ	0xf0012f18	; DMA Channel Shadow Address Register 120
DMA_SHADR121   	.equ	0xf0012f38	; DMA Channel Shadow Address Register 121
DMA_SHADR122   	.equ	0xf0012f58	; DMA Channel Shadow Address Register 122
DMA_SHADR123   	.equ	0xf0012f78	; DMA Channel Shadow Address Register 123
DMA_SHADR124   	.equ	0xf0012f98	; DMA Channel Shadow Address Register 124
DMA_SHADR125   	.equ	0xf0012fb8	; DMA Channel Shadow Address Register 125
DMA_SHADR126   	.equ	0xf0012fd8	; DMA Channel Shadow Address Register 126
DMA_SHADR127   	.equ	0xf0012ff8	; DMA Channel Shadow Address Register 127
DMA_SUSACR000  	.equ	0xf0011c00	; DMA Suspend Acknowledge Register 000
DMA_SUSACR001  	.equ	0xf0011c04	; DMA Suspend Acknowledge Register 001
DMA_SUSACR002  	.equ	0xf0011c08	; DMA Suspend Acknowledge Register 002
DMA_SUSACR003  	.equ	0xf0011c0c	; DMA Suspend Acknowledge Register 003
DMA_SUSACR004  	.equ	0xf0011c10	; DMA Suspend Acknowledge Register 004
DMA_SUSACR005  	.equ	0xf0011c14	; DMA Suspend Acknowledge Register 005
DMA_SUSACR006  	.equ	0xf0011c18	; DMA Suspend Acknowledge Register 006
DMA_SUSACR007  	.equ	0xf0011c1c	; DMA Suspend Acknowledge Register 007
DMA_SUSACR008  	.equ	0xf0011c20	; DMA Suspend Acknowledge Register 008
DMA_SUSACR009  	.equ	0xf0011c24	; DMA Suspend Acknowledge Register 009
DMA_SUSACR010  	.equ	0xf0011c28	; DMA Suspend Acknowledge Register 010
DMA_SUSACR011  	.equ	0xf0011c2c	; DMA Suspend Acknowledge Register 011
DMA_SUSACR012  	.equ	0xf0011c30	; DMA Suspend Acknowledge Register 012
DMA_SUSACR013  	.equ	0xf0011c34	; DMA Suspend Acknowledge Register 013
DMA_SUSACR014  	.equ	0xf0011c38	; DMA Suspend Acknowledge Register 014
DMA_SUSACR015  	.equ	0xf0011c3c	; DMA Suspend Acknowledge Register 015
DMA_SUSACR016  	.equ	0xf0011c40	; DMA Suspend Acknowledge Register 016
DMA_SUSACR017  	.equ	0xf0011c44	; DMA Suspend Acknowledge Register 017
DMA_SUSACR018  	.equ	0xf0011c48	; DMA Suspend Acknowledge Register 018
DMA_SUSACR019  	.equ	0xf0011c4c	; DMA Suspend Acknowledge Register 019
DMA_SUSACR020  	.equ	0xf0011c50	; DMA Suspend Acknowledge Register 020
DMA_SUSACR021  	.equ	0xf0011c54	; DMA Suspend Acknowledge Register 021
DMA_SUSACR022  	.equ	0xf0011c58	; DMA Suspend Acknowledge Register 022
DMA_SUSACR023  	.equ	0xf0011c5c	; DMA Suspend Acknowledge Register 023
DMA_SUSACR024  	.equ	0xf0011c60	; DMA Suspend Acknowledge Register 024
DMA_SUSACR025  	.equ	0xf0011c64	; DMA Suspend Acknowledge Register 025
DMA_SUSACR026  	.equ	0xf0011c68	; DMA Suspend Acknowledge Register 026
DMA_SUSACR027  	.equ	0xf0011c6c	; DMA Suspend Acknowledge Register 027
DMA_SUSACR028  	.equ	0xf0011c70	; DMA Suspend Acknowledge Register 028
DMA_SUSACR029  	.equ	0xf0011c74	; DMA Suspend Acknowledge Register 029
DMA_SUSACR030  	.equ	0xf0011c78	; DMA Suspend Acknowledge Register 030
DMA_SUSACR031  	.equ	0xf0011c7c	; DMA Suspend Acknowledge Register 031
DMA_SUSACR032  	.equ	0xf0011c80	; DMA Suspend Acknowledge Register 032
DMA_SUSACR033  	.equ	0xf0011c84	; DMA Suspend Acknowledge Register 033
DMA_SUSACR034  	.equ	0xf0011c88	; DMA Suspend Acknowledge Register 034
DMA_SUSACR035  	.equ	0xf0011c8c	; DMA Suspend Acknowledge Register 035
DMA_SUSACR036  	.equ	0xf0011c90	; DMA Suspend Acknowledge Register 036
DMA_SUSACR037  	.equ	0xf0011c94	; DMA Suspend Acknowledge Register 037
DMA_SUSACR038  	.equ	0xf0011c98	; DMA Suspend Acknowledge Register 038
DMA_SUSACR039  	.equ	0xf0011c9c	; DMA Suspend Acknowledge Register 039
DMA_SUSACR040  	.equ	0xf0011ca0	; DMA Suspend Acknowledge Register 040
DMA_SUSACR041  	.equ	0xf0011ca4	; DMA Suspend Acknowledge Register 041
DMA_SUSACR042  	.equ	0xf0011ca8	; DMA Suspend Acknowledge Register 042
DMA_SUSACR043  	.equ	0xf0011cac	; DMA Suspend Acknowledge Register 043
DMA_SUSACR044  	.equ	0xf0011cb0	; DMA Suspend Acknowledge Register 044
DMA_SUSACR045  	.equ	0xf0011cb4	; DMA Suspend Acknowledge Register 045
DMA_SUSACR046  	.equ	0xf0011cb8	; DMA Suspend Acknowledge Register 046
DMA_SUSACR047  	.equ	0xf0011cbc	; DMA Suspend Acknowledge Register 047
DMA_SUSACR048  	.equ	0xf0011cc0	; DMA Suspend Acknowledge Register 048
DMA_SUSACR049  	.equ	0xf0011cc4	; DMA Suspend Acknowledge Register 049
DMA_SUSACR050  	.equ	0xf0011cc8	; DMA Suspend Acknowledge Register 050
DMA_SUSACR051  	.equ	0xf0011ccc	; DMA Suspend Acknowledge Register 051
DMA_SUSACR052  	.equ	0xf0011cd0	; DMA Suspend Acknowledge Register 052
DMA_SUSACR053  	.equ	0xf0011cd4	; DMA Suspend Acknowledge Register 053
DMA_SUSACR054  	.equ	0xf0011cd8	; DMA Suspend Acknowledge Register 054
DMA_SUSACR055  	.equ	0xf0011cdc	; DMA Suspend Acknowledge Register 055
DMA_SUSACR056  	.equ	0xf0011ce0	; DMA Suspend Acknowledge Register 056
DMA_SUSACR057  	.equ	0xf0011ce4	; DMA Suspend Acknowledge Register 057
DMA_SUSACR058  	.equ	0xf0011ce8	; DMA Suspend Acknowledge Register 058
DMA_SUSACR059  	.equ	0xf0011cec	; DMA Suspend Acknowledge Register 059
DMA_SUSACR060  	.equ	0xf0011cf0	; DMA Suspend Acknowledge Register 060
DMA_SUSACR061  	.equ	0xf0011cf4	; DMA Suspend Acknowledge Register 061
DMA_SUSACR062  	.equ	0xf0011cf8	; DMA Suspend Acknowledge Register 062
DMA_SUSACR063  	.equ	0xf0011cfc	; DMA Suspend Acknowledge Register 063
DMA_SUSACR064  	.equ	0xf0011d00	; DMA Suspend Acknowledge Register 064
DMA_SUSACR065  	.equ	0xf0011d04	; DMA Suspend Acknowledge Register 065
DMA_SUSACR066  	.equ	0xf0011d08	; DMA Suspend Acknowledge Register 066
DMA_SUSACR067  	.equ	0xf0011d0c	; DMA Suspend Acknowledge Register 067
DMA_SUSACR068  	.equ	0xf0011d10	; DMA Suspend Acknowledge Register 068
DMA_SUSACR069  	.equ	0xf0011d14	; DMA Suspend Acknowledge Register 069
DMA_SUSACR070  	.equ	0xf0011d18	; DMA Suspend Acknowledge Register 070
DMA_SUSACR071  	.equ	0xf0011d1c	; DMA Suspend Acknowledge Register 071
DMA_SUSACR072  	.equ	0xf0011d20	; DMA Suspend Acknowledge Register 072
DMA_SUSACR073  	.equ	0xf0011d24	; DMA Suspend Acknowledge Register 073
DMA_SUSACR074  	.equ	0xf0011d28	; DMA Suspend Acknowledge Register 074
DMA_SUSACR075  	.equ	0xf0011d2c	; DMA Suspend Acknowledge Register 075
DMA_SUSACR076  	.equ	0xf0011d30	; DMA Suspend Acknowledge Register 076
DMA_SUSACR077  	.equ	0xf0011d34	; DMA Suspend Acknowledge Register 077
DMA_SUSACR078  	.equ	0xf0011d38	; DMA Suspend Acknowledge Register 078
DMA_SUSACR079  	.equ	0xf0011d3c	; DMA Suspend Acknowledge Register 079
DMA_SUSACR080  	.equ	0xf0011d40	; DMA Suspend Acknowledge Register 080
DMA_SUSACR081  	.equ	0xf0011d44	; DMA Suspend Acknowledge Register 081
DMA_SUSACR082  	.equ	0xf0011d48	; DMA Suspend Acknowledge Register 082
DMA_SUSACR083  	.equ	0xf0011d4c	; DMA Suspend Acknowledge Register 083
DMA_SUSACR084  	.equ	0xf0011d50	; DMA Suspend Acknowledge Register 084
DMA_SUSACR085  	.equ	0xf0011d54	; DMA Suspend Acknowledge Register 085
DMA_SUSACR086  	.equ	0xf0011d58	; DMA Suspend Acknowledge Register 086
DMA_SUSACR087  	.equ	0xf0011d5c	; DMA Suspend Acknowledge Register 087
DMA_SUSACR088  	.equ	0xf0011d60	; DMA Suspend Acknowledge Register 088
DMA_SUSACR089  	.equ	0xf0011d64	; DMA Suspend Acknowledge Register 089
DMA_SUSACR090  	.equ	0xf0011d68	; DMA Suspend Acknowledge Register 090
DMA_SUSACR091  	.equ	0xf0011d6c	; DMA Suspend Acknowledge Register 091
DMA_SUSACR092  	.equ	0xf0011d70	; DMA Suspend Acknowledge Register 092
DMA_SUSACR093  	.equ	0xf0011d74	; DMA Suspend Acknowledge Register 093
DMA_SUSACR094  	.equ	0xf0011d78	; DMA Suspend Acknowledge Register 094
DMA_SUSACR095  	.equ	0xf0011d7c	; DMA Suspend Acknowledge Register 095
DMA_SUSACR096  	.equ	0xf0011d80	; DMA Suspend Acknowledge Register 096
DMA_SUSACR097  	.equ	0xf0011d84	; DMA Suspend Acknowledge Register 097
DMA_SUSACR098  	.equ	0xf0011d88	; DMA Suspend Acknowledge Register 098
DMA_SUSACR099  	.equ	0xf0011d8c	; DMA Suspend Acknowledge Register 099
DMA_SUSACR100  	.equ	0xf0011d90	; DMA Suspend Acknowledge Register 100
DMA_SUSACR101  	.equ	0xf0011d94	; DMA Suspend Acknowledge Register 101
DMA_SUSACR102  	.equ	0xf0011d98	; DMA Suspend Acknowledge Register 102
DMA_SUSACR103  	.equ	0xf0011d9c	; DMA Suspend Acknowledge Register 103
DMA_SUSACR104  	.equ	0xf0011da0	; DMA Suspend Acknowledge Register 104
DMA_SUSACR105  	.equ	0xf0011da4	; DMA Suspend Acknowledge Register 105
DMA_SUSACR106  	.equ	0xf0011da8	; DMA Suspend Acknowledge Register 106
DMA_SUSACR107  	.equ	0xf0011dac	; DMA Suspend Acknowledge Register 107
DMA_SUSACR108  	.equ	0xf0011db0	; DMA Suspend Acknowledge Register 108
DMA_SUSACR109  	.equ	0xf0011db4	; DMA Suspend Acknowledge Register 109
DMA_SUSACR110  	.equ	0xf0011db8	; DMA Suspend Acknowledge Register 110
DMA_SUSACR111  	.equ	0xf0011dbc	; DMA Suspend Acknowledge Register 111
DMA_SUSACR112  	.equ	0xf0011dc0	; DMA Suspend Acknowledge Register 112
DMA_SUSACR113  	.equ	0xf0011dc4	; DMA Suspend Acknowledge Register 113
DMA_SUSACR114  	.equ	0xf0011dc8	; DMA Suspend Acknowledge Register 114
DMA_SUSACR115  	.equ	0xf0011dcc	; DMA Suspend Acknowledge Register 115
DMA_SUSACR116  	.equ	0xf0011dd0	; DMA Suspend Acknowledge Register 116
DMA_SUSACR117  	.equ	0xf0011dd4	; DMA Suspend Acknowledge Register 117
DMA_SUSACR118  	.equ	0xf0011dd8	; DMA Suspend Acknowledge Register 118
DMA_SUSACR119  	.equ	0xf0011ddc	; DMA Suspend Acknowledge Register 119
DMA_SUSACR120  	.equ	0xf0011de0	; DMA Suspend Acknowledge Register 120
DMA_SUSACR121  	.equ	0xf0011de4	; DMA Suspend Acknowledge Register 121
DMA_SUSACR122  	.equ	0xf0011de8	; DMA Suspend Acknowledge Register 122
DMA_SUSACR123  	.equ	0xf0011dec	; DMA Suspend Acknowledge Register 123
DMA_SUSACR124  	.equ	0xf0011df0	; DMA Suspend Acknowledge Register 124
DMA_SUSACR125  	.equ	0xf0011df4	; DMA Suspend Acknowledge Register 125
DMA_SUSACR126  	.equ	0xf0011df8	; DMA Suspend Acknowledge Register 126
DMA_SUSACR127  	.equ	0xf0011dfc	; DMA Suspend Acknowledge Register 127
DMA_SUSENR000  	.equ	0xf0011a00	; DMA Suspend Enable Register 000
DMA_SUSENR001  	.equ	0xf0011a04	; DMA Suspend Enable Register 001
DMA_SUSENR002  	.equ	0xf0011a08	; DMA Suspend Enable Register 002
DMA_SUSENR003  	.equ	0xf0011a0c	; DMA Suspend Enable Register 003
DMA_SUSENR004  	.equ	0xf0011a10	; DMA Suspend Enable Register 004
DMA_SUSENR005  	.equ	0xf0011a14	; DMA Suspend Enable Register 005
DMA_SUSENR006  	.equ	0xf0011a18	; DMA Suspend Enable Register 006
DMA_SUSENR007  	.equ	0xf0011a1c	; DMA Suspend Enable Register 007
DMA_SUSENR008  	.equ	0xf0011a20	; DMA Suspend Enable Register 008
DMA_SUSENR009  	.equ	0xf0011a24	; DMA Suspend Enable Register 009
DMA_SUSENR010  	.equ	0xf0011a28	; DMA Suspend Enable Register 010
DMA_SUSENR011  	.equ	0xf0011a2c	; DMA Suspend Enable Register 011
DMA_SUSENR012  	.equ	0xf0011a30	; DMA Suspend Enable Register 012
DMA_SUSENR013  	.equ	0xf0011a34	; DMA Suspend Enable Register 013
DMA_SUSENR014  	.equ	0xf0011a38	; DMA Suspend Enable Register 014
DMA_SUSENR015  	.equ	0xf0011a3c	; DMA Suspend Enable Register 015
DMA_SUSENR016  	.equ	0xf0011a40	; DMA Suspend Enable Register 016
DMA_SUSENR017  	.equ	0xf0011a44	; DMA Suspend Enable Register 017
DMA_SUSENR018  	.equ	0xf0011a48	; DMA Suspend Enable Register 018
DMA_SUSENR019  	.equ	0xf0011a4c	; DMA Suspend Enable Register 019
DMA_SUSENR020  	.equ	0xf0011a50	; DMA Suspend Enable Register 020
DMA_SUSENR021  	.equ	0xf0011a54	; DMA Suspend Enable Register 021
DMA_SUSENR022  	.equ	0xf0011a58	; DMA Suspend Enable Register 022
DMA_SUSENR023  	.equ	0xf0011a5c	; DMA Suspend Enable Register 023
DMA_SUSENR024  	.equ	0xf0011a60	; DMA Suspend Enable Register 024
DMA_SUSENR025  	.equ	0xf0011a64	; DMA Suspend Enable Register 025
DMA_SUSENR026  	.equ	0xf0011a68	; DMA Suspend Enable Register 026
DMA_SUSENR027  	.equ	0xf0011a6c	; DMA Suspend Enable Register 027
DMA_SUSENR028  	.equ	0xf0011a70	; DMA Suspend Enable Register 028
DMA_SUSENR029  	.equ	0xf0011a74	; DMA Suspend Enable Register 029
DMA_SUSENR030  	.equ	0xf0011a78	; DMA Suspend Enable Register 030
DMA_SUSENR031  	.equ	0xf0011a7c	; DMA Suspend Enable Register 031
DMA_SUSENR032  	.equ	0xf0011a80	; DMA Suspend Enable Register 032
DMA_SUSENR033  	.equ	0xf0011a84	; DMA Suspend Enable Register 033
DMA_SUSENR034  	.equ	0xf0011a88	; DMA Suspend Enable Register 034
DMA_SUSENR035  	.equ	0xf0011a8c	; DMA Suspend Enable Register 035
DMA_SUSENR036  	.equ	0xf0011a90	; DMA Suspend Enable Register 036
DMA_SUSENR037  	.equ	0xf0011a94	; DMA Suspend Enable Register 037
DMA_SUSENR038  	.equ	0xf0011a98	; DMA Suspend Enable Register 038
DMA_SUSENR039  	.equ	0xf0011a9c	; DMA Suspend Enable Register 039
DMA_SUSENR040  	.equ	0xf0011aa0	; DMA Suspend Enable Register 040
DMA_SUSENR041  	.equ	0xf0011aa4	; DMA Suspend Enable Register 041
DMA_SUSENR042  	.equ	0xf0011aa8	; DMA Suspend Enable Register 042
DMA_SUSENR043  	.equ	0xf0011aac	; DMA Suspend Enable Register 043
DMA_SUSENR044  	.equ	0xf0011ab0	; DMA Suspend Enable Register 044
DMA_SUSENR045  	.equ	0xf0011ab4	; DMA Suspend Enable Register 045
DMA_SUSENR046  	.equ	0xf0011ab8	; DMA Suspend Enable Register 046
DMA_SUSENR047  	.equ	0xf0011abc	; DMA Suspend Enable Register 047
DMA_SUSENR048  	.equ	0xf0011ac0	; DMA Suspend Enable Register 048
DMA_SUSENR049  	.equ	0xf0011ac4	; DMA Suspend Enable Register 049
DMA_SUSENR050  	.equ	0xf0011ac8	; DMA Suspend Enable Register 050
DMA_SUSENR051  	.equ	0xf0011acc	; DMA Suspend Enable Register 051
DMA_SUSENR052  	.equ	0xf0011ad0	; DMA Suspend Enable Register 052
DMA_SUSENR053  	.equ	0xf0011ad4	; DMA Suspend Enable Register 053
DMA_SUSENR054  	.equ	0xf0011ad8	; DMA Suspend Enable Register 054
DMA_SUSENR055  	.equ	0xf0011adc	; DMA Suspend Enable Register 055
DMA_SUSENR056  	.equ	0xf0011ae0	; DMA Suspend Enable Register 056
DMA_SUSENR057  	.equ	0xf0011ae4	; DMA Suspend Enable Register 057
DMA_SUSENR058  	.equ	0xf0011ae8	; DMA Suspend Enable Register 058
DMA_SUSENR059  	.equ	0xf0011aec	; DMA Suspend Enable Register 059
DMA_SUSENR060  	.equ	0xf0011af0	; DMA Suspend Enable Register 060
DMA_SUSENR061  	.equ	0xf0011af4	; DMA Suspend Enable Register 061
DMA_SUSENR062  	.equ	0xf0011af8	; DMA Suspend Enable Register 062
DMA_SUSENR063  	.equ	0xf0011afc	; DMA Suspend Enable Register 063
DMA_SUSENR064  	.equ	0xf0011b00	; DMA Suspend Enable Register 064
DMA_SUSENR065  	.equ	0xf0011b04	; DMA Suspend Enable Register 065
DMA_SUSENR066  	.equ	0xf0011b08	; DMA Suspend Enable Register 066
DMA_SUSENR067  	.equ	0xf0011b0c	; DMA Suspend Enable Register 067
DMA_SUSENR068  	.equ	0xf0011b10	; DMA Suspend Enable Register 068
DMA_SUSENR069  	.equ	0xf0011b14	; DMA Suspend Enable Register 069
DMA_SUSENR070  	.equ	0xf0011b18	; DMA Suspend Enable Register 070
DMA_SUSENR071  	.equ	0xf0011b1c	; DMA Suspend Enable Register 071
DMA_SUSENR072  	.equ	0xf0011b20	; DMA Suspend Enable Register 072
DMA_SUSENR073  	.equ	0xf0011b24	; DMA Suspend Enable Register 073
DMA_SUSENR074  	.equ	0xf0011b28	; DMA Suspend Enable Register 074
DMA_SUSENR075  	.equ	0xf0011b2c	; DMA Suspend Enable Register 075
DMA_SUSENR076  	.equ	0xf0011b30	; DMA Suspend Enable Register 076
DMA_SUSENR077  	.equ	0xf0011b34	; DMA Suspend Enable Register 077
DMA_SUSENR078  	.equ	0xf0011b38	; DMA Suspend Enable Register 078
DMA_SUSENR079  	.equ	0xf0011b3c	; DMA Suspend Enable Register 079
DMA_SUSENR080  	.equ	0xf0011b40	; DMA Suspend Enable Register 080
DMA_SUSENR081  	.equ	0xf0011b44	; DMA Suspend Enable Register 081
DMA_SUSENR082  	.equ	0xf0011b48	; DMA Suspend Enable Register 082
DMA_SUSENR083  	.equ	0xf0011b4c	; DMA Suspend Enable Register 083
DMA_SUSENR084  	.equ	0xf0011b50	; DMA Suspend Enable Register 084
DMA_SUSENR085  	.equ	0xf0011b54	; DMA Suspend Enable Register 085
DMA_SUSENR086  	.equ	0xf0011b58	; DMA Suspend Enable Register 086
DMA_SUSENR087  	.equ	0xf0011b5c	; DMA Suspend Enable Register 087
DMA_SUSENR088  	.equ	0xf0011b60	; DMA Suspend Enable Register 088
DMA_SUSENR089  	.equ	0xf0011b64	; DMA Suspend Enable Register 089
DMA_SUSENR090  	.equ	0xf0011b68	; DMA Suspend Enable Register 090
DMA_SUSENR091  	.equ	0xf0011b6c	; DMA Suspend Enable Register 091
DMA_SUSENR092  	.equ	0xf0011b70	; DMA Suspend Enable Register 092
DMA_SUSENR093  	.equ	0xf0011b74	; DMA Suspend Enable Register 093
DMA_SUSENR094  	.equ	0xf0011b78	; DMA Suspend Enable Register 094
DMA_SUSENR095  	.equ	0xf0011b7c	; DMA Suspend Enable Register 095
DMA_SUSENR096  	.equ	0xf0011b80	; DMA Suspend Enable Register 096
DMA_SUSENR097  	.equ	0xf0011b84	; DMA Suspend Enable Register 097
DMA_SUSENR098  	.equ	0xf0011b88	; DMA Suspend Enable Register 098
DMA_SUSENR099  	.equ	0xf0011b8c	; DMA Suspend Enable Register 099
DMA_SUSENR100  	.equ	0xf0011b90	; DMA Suspend Enable Register 100
DMA_SUSENR101  	.equ	0xf0011b94	; DMA Suspend Enable Register 101
DMA_SUSENR102  	.equ	0xf0011b98	; DMA Suspend Enable Register 102
DMA_SUSENR103  	.equ	0xf0011b9c	; DMA Suspend Enable Register 103
DMA_SUSENR104  	.equ	0xf0011ba0	; DMA Suspend Enable Register 104
DMA_SUSENR105  	.equ	0xf0011ba4	; DMA Suspend Enable Register 105
DMA_SUSENR106  	.equ	0xf0011ba8	; DMA Suspend Enable Register 106
DMA_SUSENR107  	.equ	0xf0011bac	; DMA Suspend Enable Register 107
DMA_SUSENR108  	.equ	0xf0011bb0	; DMA Suspend Enable Register 108
DMA_SUSENR109  	.equ	0xf0011bb4	; DMA Suspend Enable Register 109
DMA_SUSENR110  	.equ	0xf0011bb8	; DMA Suspend Enable Register 110
DMA_SUSENR111  	.equ	0xf0011bbc	; DMA Suspend Enable Register 111
DMA_SUSENR112  	.equ	0xf0011bc0	; DMA Suspend Enable Register 112
DMA_SUSENR113  	.equ	0xf0011bc4	; DMA Suspend Enable Register 113
DMA_SUSENR114  	.equ	0xf0011bc8	; DMA Suspend Enable Register 114
DMA_SUSENR115  	.equ	0xf0011bcc	; DMA Suspend Enable Register 115
DMA_SUSENR116  	.equ	0xf0011bd0	; DMA Suspend Enable Register 116
DMA_SUSENR117  	.equ	0xf0011bd4	; DMA Suspend Enable Register 117
DMA_SUSENR118  	.equ	0xf0011bd8	; DMA Suspend Enable Register 118
DMA_SUSENR119  	.equ	0xf0011bdc	; DMA Suspend Enable Register 119
DMA_SUSENR120  	.equ	0xf0011be0	; DMA Suspend Enable Register 120
DMA_SUSENR121  	.equ	0xf0011be4	; DMA Suspend Enable Register 121
DMA_SUSENR122  	.equ	0xf0011be8	; DMA Suspend Enable Register 122
DMA_SUSENR123  	.equ	0xf0011bec	; DMA Suspend Enable Register 123
DMA_SUSENR124  	.equ	0xf0011bf0	; DMA Suspend Enable Register 124
DMA_SUSENR125  	.equ	0xf0011bf4	; DMA Suspend Enable Register 125
DMA_SUSENR126  	.equ	0xf0011bf8	; DMA Suspend Enable Register 126
DMA_SUSENR127  	.equ	0xf0011bfc	; DMA Suspend Enable Register 127
DMA_TIME       	.equ	0xf0011210	; Time Register
DMA_TSR000     	.equ	0xf0011e00	; DMA Transaction State Register 000
DMA_TSR001     	.equ	0xf0011e04	; DMA Transaction State Register 001
DMA_TSR002     	.equ	0xf0011e08	; DMA Transaction State Register 002
DMA_TSR003     	.equ	0xf0011e0c	; DMA Transaction State Register 003
DMA_TSR004     	.equ	0xf0011e10	; DMA Transaction State Register 004
DMA_TSR005     	.equ	0xf0011e14	; DMA Transaction State Register 005
DMA_TSR006     	.equ	0xf0011e18	; DMA Transaction State Register 006
DMA_TSR007     	.equ	0xf0011e1c	; DMA Transaction State Register 007
DMA_TSR008     	.equ	0xf0011e20	; DMA Transaction State Register 008
DMA_TSR009     	.equ	0xf0011e24	; DMA Transaction State Register 009
DMA_TSR010     	.equ	0xf0011e28	; DMA Transaction State Register 010
DMA_TSR011     	.equ	0xf0011e2c	; DMA Transaction State Register 011
DMA_TSR012     	.equ	0xf0011e30	; DMA Transaction State Register 012
DMA_TSR013     	.equ	0xf0011e34	; DMA Transaction State Register 013
DMA_TSR014     	.equ	0xf0011e38	; DMA Transaction State Register 014
DMA_TSR015     	.equ	0xf0011e3c	; DMA Transaction State Register 015
DMA_TSR016     	.equ	0xf0011e40	; DMA Transaction State Register 016
DMA_TSR017     	.equ	0xf0011e44	; DMA Transaction State Register 017
DMA_TSR018     	.equ	0xf0011e48	; DMA Transaction State Register 018
DMA_TSR019     	.equ	0xf0011e4c	; DMA Transaction State Register 019
DMA_TSR020     	.equ	0xf0011e50	; DMA Transaction State Register 020
DMA_TSR021     	.equ	0xf0011e54	; DMA Transaction State Register 021
DMA_TSR022     	.equ	0xf0011e58	; DMA Transaction State Register 022
DMA_TSR023     	.equ	0xf0011e5c	; DMA Transaction State Register 023
DMA_TSR024     	.equ	0xf0011e60	; DMA Transaction State Register 024
DMA_TSR025     	.equ	0xf0011e64	; DMA Transaction State Register 025
DMA_TSR026     	.equ	0xf0011e68	; DMA Transaction State Register 026
DMA_TSR027     	.equ	0xf0011e6c	; DMA Transaction State Register 027
DMA_TSR028     	.equ	0xf0011e70	; DMA Transaction State Register 028
DMA_TSR029     	.equ	0xf0011e74	; DMA Transaction State Register 029
DMA_TSR030     	.equ	0xf0011e78	; DMA Transaction State Register 030
DMA_TSR031     	.equ	0xf0011e7c	; DMA Transaction State Register 031
DMA_TSR032     	.equ	0xf0011e80	; DMA Transaction State Register 032
DMA_TSR033     	.equ	0xf0011e84	; DMA Transaction State Register 033
DMA_TSR034     	.equ	0xf0011e88	; DMA Transaction State Register 034
DMA_TSR035     	.equ	0xf0011e8c	; DMA Transaction State Register 035
DMA_TSR036     	.equ	0xf0011e90	; DMA Transaction State Register 036
DMA_TSR037     	.equ	0xf0011e94	; DMA Transaction State Register 037
DMA_TSR038     	.equ	0xf0011e98	; DMA Transaction State Register 038
DMA_TSR039     	.equ	0xf0011e9c	; DMA Transaction State Register 039
DMA_TSR040     	.equ	0xf0011ea0	; DMA Transaction State Register 040
DMA_TSR041     	.equ	0xf0011ea4	; DMA Transaction State Register 041
DMA_TSR042     	.equ	0xf0011ea8	; DMA Transaction State Register 042
DMA_TSR043     	.equ	0xf0011eac	; DMA Transaction State Register 043
DMA_TSR044     	.equ	0xf0011eb0	; DMA Transaction State Register 044
DMA_TSR045     	.equ	0xf0011eb4	; DMA Transaction State Register 045
DMA_TSR046     	.equ	0xf0011eb8	; DMA Transaction State Register 046
DMA_TSR047     	.equ	0xf0011ebc	; DMA Transaction State Register 047
DMA_TSR048     	.equ	0xf0011ec0	; DMA Transaction State Register 048
DMA_TSR049     	.equ	0xf0011ec4	; DMA Transaction State Register 049
DMA_TSR050     	.equ	0xf0011ec8	; DMA Transaction State Register 050
DMA_TSR051     	.equ	0xf0011ecc	; DMA Transaction State Register 051
DMA_TSR052     	.equ	0xf0011ed0	; DMA Transaction State Register 052
DMA_TSR053     	.equ	0xf0011ed4	; DMA Transaction State Register 053
DMA_TSR054     	.equ	0xf0011ed8	; DMA Transaction State Register 054
DMA_TSR055     	.equ	0xf0011edc	; DMA Transaction State Register 055
DMA_TSR056     	.equ	0xf0011ee0	; DMA Transaction State Register 056
DMA_TSR057     	.equ	0xf0011ee4	; DMA Transaction State Register 057
DMA_TSR058     	.equ	0xf0011ee8	; DMA Transaction State Register 058
DMA_TSR059     	.equ	0xf0011eec	; DMA Transaction State Register 059
DMA_TSR060     	.equ	0xf0011ef0	; DMA Transaction State Register 060
DMA_TSR061     	.equ	0xf0011ef4	; DMA Transaction State Register 061
DMA_TSR062     	.equ	0xf0011ef8	; DMA Transaction State Register 062
DMA_TSR063     	.equ	0xf0011efc	; DMA Transaction State Register 063
DMA_TSR064     	.equ	0xf0011f00	; DMA Transaction State Register 064
DMA_TSR065     	.equ	0xf0011f04	; DMA Transaction State Register 065
DMA_TSR066     	.equ	0xf0011f08	; DMA Transaction State Register 066
DMA_TSR067     	.equ	0xf0011f0c	; DMA Transaction State Register 067
DMA_TSR068     	.equ	0xf0011f10	; DMA Transaction State Register 068
DMA_TSR069     	.equ	0xf0011f14	; DMA Transaction State Register 069
DMA_TSR070     	.equ	0xf0011f18	; DMA Transaction State Register 070
DMA_TSR071     	.equ	0xf0011f1c	; DMA Transaction State Register 071
DMA_TSR072     	.equ	0xf0011f20	; DMA Transaction State Register 072
DMA_TSR073     	.equ	0xf0011f24	; DMA Transaction State Register 073
DMA_TSR074     	.equ	0xf0011f28	; DMA Transaction State Register 074
DMA_TSR075     	.equ	0xf0011f2c	; DMA Transaction State Register 075
DMA_TSR076     	.equ	0xf0011f30	; DMA Transaction State Register 076
DMA_TSR077     	.equ	0xf0011f34	; DMA Transaction State Register 077
DMA_TSR078     	.equ	0xf0011f38	; DMA Transaction State Register 078
DMA_TSR079     	.equ	0xf0011f3c	; DMA Transaction State Register 079
DMA_TSR080     	.equ	0xf0011f40	; DMA Transaction State Register 080
DMA_TSR081     	.equ	0xf0011f44	; DMA Transaction State Register 081
DMA_TSR082     	.equ	0xf0011f48	; DMA Transaction State Register 082
DMA_TSR083     	.equ	0xf0011f4c	; DMA Transaction State Register 083
DMA_TSR084     	.equ	0xf0011f50	; DMA Transaction State Register 084
DMA_TSR085     	.equ	0xf0011f54	; DMA Transaction State Register 085
DMA_TSR086     	.equ	0xf0011f58	; DMA Transaction State Register 086
DMA_TSR087     	.equ	0xf0011f5c	; DMA Transaction State Register 087
DMA_TSR088     	.equ	0xf0011f60	; DMA Transaction State Register 088
DMA_TSR089     	.equ	0xf0011f64	; DMA Transaction State Register 089
DMA_TSR090     	.equ	0xf0011f68	; DMA Transaction State Register 090
DMA_TSR091     	.equ	0xf0011f6c	; DMA Transaction State Register 091
DMA_TSR092     	.equ	0xf0011f70	; DMA Transaction State Register 092
DMA_TSR093     	.equ	0xf0011f74	; DMA Transaction State Register 093
DMA_TSR094     	.equ	0xf0011f78	; DMA Transaction State Register 094
DMA_TSR095     	.equ	0xf0011f7c	; DMA Transaction State Register 095
DMA_TSR096     	.equ	0xf0011f80	; DMA Transaction State Register 096
DMA_TSR097     	.equ	0xf0011f84	; DMA Transaction State Register 097
DMA_TSR098     	.equ	0xf0011f88	; DMA Transaction State Register 098
DMA_TSR099     	.equ	0xf0011f8c	; DMA Transaction State Register 099
DMA_TSR100     	.equ	0xf0011f90	; DMA Transaction State Register 100
DMA_TSR101     	.equ	0xf0011f94	; DMA Transaction State Register 101
DMA_TSR102     	.equ	0xf0011f98	; DMA Transaction State Register 102
DMA_TSR103     	.equ	0xf0011f9c	; DMA Transaction State Register 103
DMA_TSR104     	.equ	0xf0011fa0	; DMA Transaction State Register 104
DMA_TSR105     	.equ	0xf0011fa4	; DMA Transaction State Register 105
DMA_TSR106     	.equ	0xf0011fa8	; DMA Transaction State Register 106
DMA_TSR107     	.equ	0xf0011fac	; DMA Transaction State Register 107
DMA_TSR108     	.equ	0xf0011fb0	; DMA Transaction State Register 108
DMA_TSR109     	.equ	0xf0011fb4	; DMA Transaction State Register 109
DMA_TSR110     	.equ	0xf0011fb8	; DMA Transaction State Register 110
DMA_TSR111     	.equ	0xf0011fbc	; DMA Transaction State Register 111
DMA_TSR112     	.equ	0xf0011fc0	; DMA Transaction State Register 112
DMA_TSR113     	.equ	0xf0011fc4	; DMA Transaction State Register 113
DMA_TSR114     	.equ	0xf0011fc8	; DMA Transaction State Register 114
DMA_TSR115     	.equ	0xf0011fcc	; DMA Transaction State Register 115
DMA_TSR116     	.equ	0xf0011fd0	; DMA Transaction State Register 116
DMA_TSR117     	.equ	0xf0011fd4	; DMA Transaction State Register 117
DMA_TSR118     	.equ	0xf0011fd8	; DMA Transaction State Register 118
DMA_TSR119     	.equ	0xf0011fdc	; DMA Transaction State Register 119
DMA_TSR120     	.equ	0xf0011fe0	; DMA Transaction State Register 120
DMA_TSR121     	.equ	0xf0011fe4	; DMA Transaction State Register 121
DMA_TSR122     	.equ	0xf0011fe8	; DMA Transaction State Register 122
DMA_TSR123     	.equ	0xf0011fec	; DMA Transaction State Register 123
DMA_TSR124     	.equ	0xf0011ff0	; DMA Transaction State Register 124
DMA_TSR125     	.equ	0xf0011ff4	; DMA Transaction State Register 125
DMA_TSR126     	.equ	0xf0011ff8	; DMA Transaction State Register 126
DMA_TSR127     	.equ	0xf0011ffc	; DMA Transaction State Register 127
CPU0_BIV       	.equ	0xf881fe20	; CPU0 Base Interrupt Vector Table Pointer
CPU0_BTV       	.equ	0xf881fe24	; CPU0 Base Trap Vector Table Pointer
CPU0_CCNT      	.equ	0xf881fc04	; CPU0 CPU Clock Cycle Count
CPU0_CCTRL     	.equ	0xf881fc00	; CPU0 Counter Control
CPU0_COMPAT    	.equ	0xf8819400	; CPU0 Compatibility Control Register
CPU0_CORE_ID   	.equ	0xf881fe1c	; CPU0 Core Identification Register
CPU0_CPR0_L    	.equ	0xf881d000	; CPU0 Code Protection Range 0 Lower Bound Register
CPU0_CPR0_U    	.equ	0xf881d004	; CPU0 Code Protection Range 0 Upper Bound Register
CPU0_CPR1_L    	.equ	0xf881d008	; CPU0 Code Protection Range 1 Lower Bound Register
CPU0_CPR1_U    	.equ	0xf881d00c	; CPU0 Code Protection Range 1 Upper Bound Register
CPU0_CPR2_L    	.equ	0xf881d010	; CPU0 Code Protection Range 2 Lower Bound Register
CPU0_CPR2_U    	.equ	0xf881d014	; CPU0 Code Protection Range 2 Upper Bound Register
CPU0_CPR3_L    	.equ	0xf881d018	; CPU0 Code Protection Range 3 Lower Bound Register
CPU0_CPR3_U    	.equ	0xf881d01c	; CPU0 Code Protection Range 3 Upper Bound Register
CPU0_CPR4_L    	.equ	0xf881d020	; CPU0 Code Protection Range 4 Lower Bound Register
CPU0_CPR4_U    	.equ	0xf881d024	; CPU0 Code Protection Range 4 Upper Bound Register
CPU0_CPR5_L    	.equ	0xf881d028	; CPU0 Code Protection Range 5 Lower Bound Register
CPU0_CPR5_U    	.equ	0xf881d02c	; CPU0 Code Protection Range 5 Upper Bound Register
CPU0_CPR6_L    	.equ	0xf881d030	; CPU0 Code Protection Range 6 Lower Bound Register
CPU0_CPR6_U    	.equ	0xf881d034	; CPU0 Code Protection Range 6 Upper Bound Register
CPU0_CPR7_L    	.equ	0xf881d038	; CPU0 Code Protection Range 7 Lower Bound Register
CPU0_CPR7_U    	.equ	0xf881d03c	; CPU0 Code Protection Range 7 Upper Bound Register
CPU0_CPR8_L    	.equ	0xf881d040	; CPU0 Code Protection Range 8 Lower Bound Register
CPU0_CPR8_U    	.equ	0xf881d044	; CPU0 Code Protection Range 8 Upper Bound Register
CPU0_CPR9_L    	.equ	0xf881d048	; CPU0 Code Protection Range 9 Lower Bound Register
CPU0_CPR9_U    	.equ	0xf881d04c	; CPU0 Code Protection Range 9 Upper Bound Register
CPU0_CPU_ID    	.equ	0xf881fe18	; CPU0 Identification Register TC1.6.2P
CPU0_CPXE_0    	.equ	0xf881e000	; CPU0 Code Protection Execute Enable Register Set 0
CPU0_CPXE_1    	.equ	0xf881e004	; CPU0 Code Protection Execute Enable Register Set 1
CPU0_CPXE_2    	.equ	0xf881e008	; CPU0 Code Protection Execute Enable Register Set 2
CPU0_CPXE_3    	.equ	0xf881e00c	; CPU0 Code Protection Execute Enable Register Set 3
CPU0_CPXE_4    	.equ	0xf881e040	; CPU0 Code Protection Execute Enable Register Set 4
CPU0_CPXE_5    	.equ	0xf881e044	; CPU0 Code Protection Execute Enable Register Set 5
CPU0_CREVT     	.equ	0xf881fd0c	; CPU0 Core Register Access Event
CPU0_CUS_ID    	.equ	0xf881fe50	; CPU0 Customer ID register
CPU0_DATR      	.equ	0xf8819018	; CPU0 Data Asynchronous Trap Register
CPU0_DBGSR     	.equ	0xf881fd00	; CPU0 Debug Status Register
CPU0_DBGTCR    	.equ	0xf881fd48	; CPU0 Debug Trap Control Register
CPU0_DCON0     	.equ	0xf8819040	; CPU0 Data Memory Control Register
CPU0_DCON2     	.equ	0xf8819000	; CPU0 Data Control Register 2
CPU0_DCX       	.equ	0xf881fd44	; CPU0 Debug Context Save Area Pointer
CPU0_DEADD     	.equ	0xf881901c	; CPU0 Data Error Address Register
CPU0_DIEAR     	.equ	0xf8819020	; CPU0 Data Integrity Error Address Register
CPU0_DIETR     	.equ	0xf8819024	; CPU0 Data Integrity Error Trap Register
CPU0_DLMU_SPROT_RGNACCENA0_R	.equ	0xf880e288	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA0_W	.equ	0xf880e208	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA1_R	.equ	0xf880e298	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA1_W	.equ	0xf880e218	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA2_R	.equ	0xf880e2a8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA2_W	.equ	0xf880e228	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA3_R	.equ	0xf880e2b8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA3_W	.equ	0xf880e238	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA4_R	.equ	0xf880e2c8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA4_W	.equ	0xf880e248	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA5_R	.equ	0xf880e2d8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA5_W	.equ	0xf880e258	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA6_R	.equ	0xf880e2e8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA6_W	.equ	0xf880e268	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA7_R	.equ	0xf880e2f8	; CPU0 Safety Protection Region DLMU Read Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENA7_W	.equ	0xf880e278	; CPU0 Safety Protection Region DLMU Write Access Enable Register A
CPU0_DLMU_SPROT_RGNACCENB0_R	.equ	0xf880e28c	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB0_W	.equ	0xf880e20c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB1_R	.equ	0xf880e29c	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB1_W	.equ	0xf880e21c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB2_R	.equ	0xf880e2ac	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB2_W	.equ	0xf880e22c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB3_R	.equ	0xf880e2bc	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB3_W	.equ	0xf880e23c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB4_R	.equ	0xf880e2cc	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB4_W	.equ	0xf880e24c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB5_R	.equ	0xf880e2dc	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB5_W	.equ	0xf880e25c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB6_R	.equ	0xf880e2ec	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB6_W	.equ	0xf880e26c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB7_R	.equ	0xf880e2fc	; CPU0 Safety Protection Region DLMU Read Access Enable Register B
CPU0_DLMU_SPROT_RGNACCENB7_W	.equ	0xf880e27c	; CPU0 Safety Protection Region DLMU Write Access Enable Register B
CPU0_DLMU_SPROT_RGNLA0	.equ	0xf880e200	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA1	.equ	0xf880e210	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA2	.equ	0xf880e220	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA3	.equ	0xf880e230	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA4	.equ	0xf880e240	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA5	.equ	0xf880e250	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA6	.equ	0xf880e260	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNLA7	.equ	0xf880e270	; CPU0 Safety Protection DLMU Region Lower Address Register
CPU0_DLMU_SPROT_RGNUA0	.equ	0xf880e204	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA1	.equ	0xf880e214	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA2	.equ	0xf880e224	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA3	.equ	0xf880e234	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA4	.equ	0xf880e244	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA5	.equ	0xf880e254	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA6	.equ	0xf880e264	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DLMU_SPROT_RGNUA7	.equ	0xf880e274	; CPU0 Safety protection DLMU Region Upper Address Register
CPU0_DMS       	.equ	0xf881fd40	; CPU0 Debug Monitor Start Address
CPU0_DPR0_L    	.equ	0xf881c000	; CPU0 Data Protection Range 0, Lower Bound Register
CPU0_DPR0_U    	.equ	0xf881c004	; CPU0 Data Protection Range 0, Upper Bound Register
CPU0_DPR10_L   	.equ	0xf881c050	; CPU0 Data Protection Range 10, Lower Bound Register
CPU0_DPR10_U   	.equ	0xf881c054	; CPU0 Data Protection Range 10, Upper Bound Register
CPU0_DPR11_L   	.equ	0xf881c058	; CPU0 Data Protection Range 11, Lower Bound Register
CPU0_DPR11_U   	.equ	0xf881c05c	; CPU0 Data Protection Range 11, Upper Bound Register
CPU0_DPR12_L   	.equ	0xf881c060	; CPU0 Data Protection Range 12, Lower Bound Register
CPU0_DPR12_U   	.equ	0xf881c064	; CPU0 Data Protection Range 12, Upper Bound Register
CPU0_DPR13_L   	.equ	0xf881c068	; CPU0 Data Protection Range 13, Lower Bound Register
CPU0_DPR13_U   	.equ	0xf881c06c	; CPU0 Data Protection Range 13, Upper Bound Register
CPU0_DPR14_L   	.equ	0xf881c070	; CPU0 Data Protection Range 14, Lower Bound Register
CPU0_DPR14_U   	.equ	0xf881c074	; CPU0 Data Protection Range 14, Upper Bound Register
CPU0_DPR15_L   	.equ	0xf881c078	; CPU0 Data Protection Range 15, Lower Bound Register
CPU0_DPR15_U   	.equ	0xf881c07c	; CPU0 Data Protection Range 15, Upper Bound Register
CPU0_DPR16_L   	.equ	0xf881c080	; CPU0 Data Protection Range 16, Lower Bound Register
CPU0_DPR16_U   	.equ	0xf881c084	; CPU0 Data Protection Range 16, Upper Bound Register
CPU0_DPR17_L   	.equ	0xf881c088	; CPU0 Data Protection Range 17, Lower Bound Register
CPU0_DPR17_U   	.equ	0xf881c08c	; CPU0 Data Protection Range 17, Upper Bound Register
CPU0_DPR1_L    	.equ	0xf881c008	; CPU0 Data Protection Range 1, Lower Bound Register
CPU0_DPR1_U    	.equ	0xf881c00c	; CPU0 Data Protection Range 1, Upper Bound Register
CPU0_DPR2_L    	.equ	0xf881c010	; CPU0 Data Protection Range 2, Lower Bound Register
CPU0_DPR2_U    	.equ	0xf881c014	; CPU0 Data Protection Range 2, Upper Bound Register
CPU0_DPR3_L    	.equ	0xf881c018	; CPU0 Data Protection Range 3, Lower Bound Register
CPU0_DPR3_U    	.equ	0xf881c01c	; CPU0 Data Protection Range 3, Upper Bound Register
CPU0_DPR4_L    	.equ	0xf881c020	; CPU0 Data Protection Range 4, Lower Bound Register
CPU0_DPR4_U    	.equ	0xf881c024	; CPU0 Data Protection Range 4, Upper Bound Register
CPU0_DPR5_L    	.equ	0xf881c028	; CPU0 Data Protection Range 5, Lower Bound Register
CPU0_DPR5_U    	.equ	0xf881c02c	; CPU0 Data Protection Range 5, Upper Bound Register
CPU0_DPR6_L    	.equ	0xf881c030	; CPU0 Data Protection Range 6, Lower Bound Register
CPU0_DPR6_U    	.equ	0xf881c034	; CPU0 Data Protection Range 6, Upper Bound Register
CPU0_DPR7_L    	.equ	0xf881c038	; CPU0 Data Protection Range 7, Lower Bound Register
CPU0_DPR7_U    	.equ	0xf881c03c	; CPU0 Data Protection Range 7, Upper Bound Register
CPU0_DPR8_L    	.equ	0xf881c040	; CPU0 Data Protection Range 8, Lower Bound Register
CPU0_DPR8_U    	.equ	0xf881c044	; CPU0 Data Protection Range 8, Upper Bound Register
CPU0_DPR9_L    	.equ	0xf881c048	; CPU0 Data Protection Range 9, Lower Bound Register
CPU0_DPR9_U    	.equ	0xf881c04c	; CPU0 Data Protection Range 9, Upper Bound Register
CPU0_DPRE_0    	.equ	0xf881e010	; CPU0 Data Protection Read Enable Register Set 0
CPU0_DPRE_1    	.equ	0xf881e014	; CPU0 Data Protection Read Enable Register Set 1
CPU0_DPRE_2    	.equ	0xf881e018	; CPU0 Data Protection Read Enable Register Set 2
CPU0_DPRE_3    	.equ	0xf881e01c	; CPU0 Data Protection Read Enable Register Set 3
CPU0_DPRE_4    	.equ	0xf881e050	; CPU0 Data Protection Read Enable Register Set 4
CPU0_DPRE_5    	.equ	0xf881e054	; CPU0 Data Protection Read Enable Register Set 5
CPU0_DPWE_0    	.equ	0xf881e020	; CPU0 Data Protection Write Enable Register Set 0
CPU0_DPWE_1    	.equ	0xf881e024	; CPU0 Data Protection Write Enable Register Set 1
CPU0_DPWE_2    	.equ	0xf881e028	; CPU0 Data Protection Write Enable Register Set 2
CPU0_DPWE_3    	.equ	0xf881e02c	; CPU0 Data Protection Write Enable Register Set 3
CPU0_DPWE_4    	.equ	0xf881e060	; CPU0 Data Protection Write Enable Register Set 4
CPU0_DPWE_5    	.equ	0xf881e064	; CPU0 Data Protection Write Enable Register Set 5
CPU0_DSTR      	.equ	0xf8819010	; CPU0 Data Synchronous Trap Register
CPU0_EXEVT     	.equ	0xf881fd08	; CPU0 External Event Register
CPU0_FCX       	.equ	0xf881fe38	; CPU0 Free CSA List Head Pointer
CPU0_FLASHCON0 	.equ	0xf8801100	; CPU0 Flash Configuration Register 0
CPU0_FLASHCON1 	.equ	0xf8801104	; CPU0 Flash Configuration Register 1
CPU0_FLASHCON2 	.equ	0xf8801108	; CPU0 Flash Configuration Register 2
CPU0_FLASHCON3 	.equ	0xf880110c	; CPU0 Flash Configuration Register 3
CPU0_FPU_TRAP_CON	.equ	0xf881a000	; CPU0 Trap Control Register
CPU0_FPU_TRAP_OPC	.equ	0xf881a008	; CPU0 Trapping Instruction Opcode Register
CPU0_FPU_TRAP_PC	.equ	0xf881a004	; CPU0 Trapping Instruction Program Counter Register
CPU0_FPU_TRAP_SRC1	.equ	0xf881a010	; CPU0 Trapping Instruction Operand Register
CPU0_FPU_TRAP_SRC2	.equ	0xf881a014	; CPU0 Trapping Instruction Operand Register
CPU0_FPU_TRAP_SRC3	.equ	0xf881a018	; CPU0 Trapping Instruction Operand Register
CPU0_ICNT      	.equ	0xf881fc08	; CPU0 Instruction Count
CPU0_ICR       	.equ	0xf881fe2c	; CPU0 Interrupt Control Register
CPU0_ISP       	.equ	0xf881fe28	; CPU0 Interrupt Stack Pointer
CPU0_KRST0     	.equ	0xf880d000	; CPU0 Reset Register 0
CPU0_KRST1     	.equ	0xf880d004	; CPU0 Reset Register 1
CPU0_KRSTCLR   	.equ	0xf880d008	; CPU0 Reset Clear Register
CPU0_LCX       	.equ	0xf881fe3c	; CPU0 Free CSA List Limit Pointer
CPU0_LPB_SPROT_ACCENA_R	.equ	0xf880e110	; CPU0 Safety Protection Region LPB Read Access Enable Register A
CPU0_LPB_SPROT_ACCENB_R	.equ	0xf880e114	; CPU0 Safety Protection Region LPB Read Access Enable Register B
CPU0_M1CNT     	.equ	0xf881fc0c	; CPU0 Multi-Count Register 1
CPU0_M2CNT     	.equ	0xf881fc10	; CPU0 Multi-Count Register 2
CPU0_M3CNT     	.equ	0xf881fc14	; CPU0 Multi-Count Register 3
CPU0_OMASK0    	.equ	0xf880fb18	; CPU0 Overlay Mask Register 0
CPU0_OMASK1    	.equ	0xf880fb24	; CPU0 Overlay Mask Register 1
CPU0_OMASK10   	.equ	0xf880fb90	; CPU0 Overlay Mask Register 10
CPU0_OMASK11   	.equ	0xf880fb9c	; CPU0 Overlay Mask Register 11
CPU0_OMASK12   	.equ	0xf880fba8	; CPU0 Overlay Mask Register 12
CPU0_OMASK13   	.equ	0xf880fbb4	; CPU0 Overlay Mask Register 13
CPU0_OMASK14   	.equ	0xf880fbc0	; CPU0 Overlay Mask Register 14
CPU0_OMASK15   	.equ	0xf880fbcc	; CPU0 Overlay Mask Register 15
CPU0_OMASK16   	.equ	0xf880fbd8	; CPU0 Overlay Mask Register 16
CPU0_OMASK17   	.equ	0xf880fbe4	; CPU0 Overlay Mask Register 17
CPU0_OMASK18   	.equ	0xf880fbf0	; CPU0 Overlay Mask Register 18
CPU0_OMASK19   	.equ	0xf880fbfc	; CPU0 Overlay Mask Register 19
CPU0_OMASK2    	.equ	0xf880fb30	; CPU0 Overlay Mask Register 2
CPU0_OMASK20   	.equ	0xf880fc08	; CPU0 Overlay Mask Register 20
CPU0_OMASK21   	.equ	0xf880fc14	; CPU0 Overlay Mask Register 21
CPU0_OMASK22   	.equ	0xf880fc20	; CPU0 Overlay Mask Register 22
CPU0_OMASK23   	.equ	0xf880fc2c	; CPU0 Overlay Mask Register 23
CPU0_OMASK24   	.equ	0xf880fc38	; CPU0 Overlay Mask Register 24
CPU0_OMASK25   	.equ	0xf880fc44	; CPU0 Overlay Mask Register 25
CPU0_OMASK26   	.equ	0xf880fc50	; CPU0 Overlay Mask Register 26
CPU0_OMASK27   	.equ	0xf880fc5c	; CPU0 Overlay Mask Register 27
CPU0_OMASK28   	.equ	0xf880fc68	; CPU0 Overlay Mask Register 28
CPU0_OMASK29   	.equ	0xf880fc74	; CPU0 Overlay Mask Register 29
CPU0_OMASK3    	.equ	0xf880fb3c	; CPU0 Overlay Mask Register 3
CPU0_OMASK30   	.equ	0xf880fc80	; CPU0 Overlay Mask Register 30
CPU0_OMASK31   	.equ	0xf880fc8c	; CPU0 Overlay Mask Register 31
CPU0_OMASK4    	.equ	0xf880fb48	; CPU0 Overlay Mask Register 4
CPU0_OMASK5    	.equ	0xf880fb54	; CPU0 Overlay Mask Register 5
CPU0_OMASK6    	.equ	0xf880fb60	; CPU0 Overlay Mask Register 6
CPU0_OMASK7    	.equ	0xf880fb6c	; CPU0 Overlay Mask Register 7
CPU0_OMASK8    	.equ	0xf880fb78	; CPU0 Overlay Mask Register 8
CPU0_OMASK9    	.equ	0xf880fb84	; CPU0 Overlay Mask Register 9
CPU0_OSEL      	.equ	0xf880fb00	; CPU0 Overlay Range Select Register
CPU0_OTAR0     	.equ	0xf880fb14	; CPU0 Overlay Target Address Register 0
CPU0_OTAR1     	.equ	0xf880fb20	; CPU0 Overlay Target Address Register 1
CPU0_OTAR10    	.equ	0xf880fb8c	; CPU0 Overlay Target Address Register 10
CPU0_OTAR11    	.equ	0xf880fb98	; CPU0 Overlay Target Address Register 11
CPU0_OTAR12    	.equ	0xf880fba4	; CPU0 Overlay Target Address Register 12
CPU0_OTAR13    	.equ	0xf880fbb0	; CPU0 Overlay Target Address Register 13
CPU0_OTAR14    	.equ	0xf880fbbc	; CPU0 Overlay Target Address Register 14
CPU0_OTAR15    	.equ	0xf880fbc8	; CPU0 Overlay Target Address Register 15
CPU0_OTAR16    	.equ	0xf880fbd4	; CPU0 Overlay Target Address Register 16
CPU0_OTAR17    	.equ	0xf880fbe0	; CPU0 Overlay Target Address Register 17
CPU0_OTAR18    	.equ	0xf880fbec	; CPU0 Overlay Target Address Register 18
CPU0_OTAR19    	.equ	0xf880fbf8	; CPU0 Overlay Target Address Register 19
CPU0_OTAR2     	.equ	0xf880fb2c	; CPU0 Overlay Target Address Register 2
CPU0_OTAR20    	.equ	0xf880fc04	; CPU0 Overlay Target Address Register 20
CPU0_OTAR21    	.equ	0xf880fc10	; CPU0 Overlay Target Address Register 21
CPU0_OTAR22    	.equ	0xf880fc1c	; CPU0 Overlay Target Address Register 22
CPU0_OTAR23    	.equ	0xf880fc28	; CPU0 Overlay Target Address Register 23
CPU0_OTAR24    	.equ	0xf880fc34	; CPU0 Overlay Target Address Register 24
CPU0_OTAR25    	.equ	0xf880fc40	; CPU0 Overlay Target Address Register 25
CPU0_OTAR26    	.equ	0xf880fc4c	; CPU0 Overlay Target Address Register 26
CPU0_OTAR27    	.equ	0xf880fc58	; CPU0 Overlay Target Address Register 27
CPU0_OTAR28    	.equ	0xf880fc64	; CPU0 Overlay Target Address Register 28
CPU0_OTAR29    	.equ	0xf880fc70	; CPU0 Overlay Target Address Register 29
CPU0_OTAR3     	.equ	0xf880fb38	; CPU0 Overlay Target Address Register 3
CPU0_OTAR30    	.equ	0xf880fc7c	; CPU0 Overlay Target Address Register 30
CPU0_OTAR31    	.equ	0xf880fc88	; CPU0 Overlay Target Address Register 31
CPU0_OTAR4     	.equ	0xf880fb44	; CPU0 Overlay Target Address Register 4
CPU0_OTAR5     	.equ	0xf880fb50	; CPU0 Overlay Target Address Register 5
CPU0_OTAR6     	.equ	0xf880fb5c	; CPU0 Overlay Target Address Register 6
CPU0_OTAR7     	.equ	0xf880fb68	; CPU0 Overlay Target Address Register 7
CPU0_OTAR8     	.equ	0xf880fb74	; CPU0 Overlay Target Address Register 8
CPU0_OTAR9     	.equ	0xf880fb80	; CPU0 Overlay Target Address Register 9
CPU0_PC        	.equ	0xf881fe08	; CPU0 Program Counter
CPU0_PCON0     	.equ	0xf881920c	; CPU0 Program Control 0
CPU0_PCON1     	.equ	0xf8819204	; CPU0 Program Control 1
CPU0_PCON2     	.equ	0xf8819208	; CPU0 Program Control 2
CPU0_PCXI      	.equ	0xf881fe00	; CPU0 Previous Context Information Register
CPU0_PIEAR     	.equ	0xf8819210	; CPU0 Program Integrity Error Address Register
CPU0_PIETR     	.equ	0xf8819214	; CPU0 Program Integrity Error Trap Register
CPU0_PMA0      	.equ	0xf8818100	; CPU0 Data Access CacheabilityRegister
CPU0_PMA1      	.equ	0xf8818104	; CPU0 Code Access CacheabilityRegister
CPU0_PMA2      	.equ	0xf8818108	; CPU0 Peripheral Space Identifier register
CPU0_PSTR      	.equ	0xf8819200	; CPU0 Program Synchronous Trap Register
CPU0_PSW       	.equ	0xf881fe04	; CPU0 Program Status Word
CPU0_RABR0     	.equ	0xf880fb10	; CPU0 Redirected Address Base Register 0
CPU0_RABR1     	.equ	0xf880fb1c	; CPU0 Redirected Address Base Register 1
CPU0_RABR10    	.equ	0xf880fb88	; CPU0 Redirected Address Base Register 10
CPU0_RABR11    	.equ	0xf880fb94	; CPU0 Redirected Address Base Register 11
CPU0_RABR12    	.equ	0xf880fba0	; CPU0 Redirected Address Base Register 12
CPU0_RABR13    	.equ	0xf880fbac	; CPU0 Redirected Address Base Register 13
CPU0_RABR14    	.equ	0xf880fbb8	; CPU0 Redirected Address Base Register 14
CPU0_RABR15    	.equ	0xf880fbc4	; CPU0 Redirected Address Base Register 15
CPU0_RABR16    	.equ	0xf880fbd0	; CPU0 Redirected Address Base Register 16
CPU0_RABR17    	.equ	0xf880fbdc	; CPU0 Redirected Address Base Register 17
CPU0_RABR18    	.equ	0xf880fbe8	; CPU0 Redirected Address Base Register 18
CPU0_RABR19    	.equ	0xf880fbf4	; CPU0 Redirected Address Base Register 19
CPU0_RABR2     	.equ	0xf880fb28	; CPU0 Redirected Address Base Register 2
CPU0_RABR20    	.equ	0xf880fc00	; CPU0 Redirected Address Base Register 20
CPU0_RABR21    	.equ	0xf880fc0c	; CPU0 Redirected Address Base Register 21
CPU0_RABR22    	.equ	0xf880fc18	; CPU0 Redirected Address Base Register 22
CPU0_RABR23    	.equ	0xf880fc24	; CPU0 Redirected Address Base Register 23
CPU0_RABR24    	.equ	0xf880fc30	; CPU0 Redirected Address Base Register 24
CPU0_RABR25    	.equ	0xf880fc3c	; CPU0 Redirected Address Base Register 25
CPU0_RABR26    	.equ	0xf880fc48	; CPU0 Redirected Address Base Register 26
CPU0_RABR27    	.equ	0xf880fc54	; CPU0 Redirected Address Base Register 27
CPU0_RABR28    	.equ	0xf880fc60	; CPU0 Redirected Address Base Register 28
CPU0_RABR29    	.equ	0xf880fc6c	; CPU0 Redirected Address Base Register 29
CPU0_RABR3     	.equ	0xf880fb34	; CPU0 Redirected Address Base Register 3
CPU0_RABR30    	.equ	0xf880fc78	; CPU0 Redirected Address Base Register 30
CPU0_RABR31    	.equ	0xf880fc84	; CPU0 Redirected Address Base Register 31
CPU0_RABR4     	.equ	0xf880fb40	; CPU0 Redirected Address Base Register 4
CPU0_RABR5     	.equ	0xf880fb4c	; CPU0 Redirected Address Base Register 5
CPU0_RABR6     	.equ	0xf880fb58	; CPU0 Redirected Address Base Register 6
CPU0_RABR7     	.equ	0xf880fb64	; CPU0 Redirected Address Base Register 7
CPU0_RABR8     	.equ	0xf880fb70	; CPU0 Redirected Address Base Register 8
CPU0_RABR9     	.equ	0xf880fb7c	; CPU0 Redirected Address Base Register 9
CPU0_SEGEN     	.equ	0xf8811030	; CPU0 SRI Error Generation Register
CPU0_SFR_SPROT_ACCENA_W	.equ	0xf880e100	; CPU0 Safety Protection Register Access Enable Register A
CPU0_SFR_SPROT_ACCENB_W	.equ	0xf880e104	; CPU0 Safety Protection Region Access Enable Register B
CPU0_SMACON    	.equ	0xf881900c	; CPU0 SIST Mode Access Control Register
CPU0_SPR_SPROT_RGNACCENA0_R	.equ	0xf880e088	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA0_W	.equ	0xf880e008	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA1_R	.equ	0xf880e098	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA1_W	.equ	0xf880e018	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA2_R	.equ	0xf880e0a8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA2_W	.equ	0xf880e028	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA3_R	.equ	0xf880e0b8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA3_W	.equ	0xf880e038	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA4_R	.equ	0xf880e0c8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA4_W	.equ	0xf880e048	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA5_R	.equ	0xf880e0d8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA5_W	.equ	0xf880e058	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA6_R	.equ	0xf880e0e8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA6_W	.equ	0xf880e068	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA7_R	.equ	0xf880e0f8	; CPU0 Safety Protection Region SPR Read Access Enable Register A
CPU0_SPR_SPROT_RGNACCENA7_W	.equ	0xf880e078	; CPU0 Safety Protection Region SPR Write Access Enable Register A
CPU0_SPR_SPROT_RGNACCENB0_R	.equ	0xf880e08c	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB0_W	.equ	0xf880e00c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB1_R	.equ	0xf880e09c	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB1_W	.equ	0xf880e01c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB2_R	.equ	0xf880e0ac	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB2_W	.equ	0xf880e02c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB3_R	.equ	0xf880e0bc	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB3_W	.equ	0xf880e03c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB4_R	.equ	0xf880e0cc	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB4_W	.equ	0xf880e04c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB5_R	.equ	0xf880e0dc	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB5_W	.equ	0xf880e05c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB6_R	.equ	0xf880e0ec	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB6_W	.equ	0xf880e06c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB7_R	.equ	0xf880e0fc	; CPU0 Safety Protection Region SPR Read Access Enable Register B
CPU0_SPR_SPROT_RGNACCENB7_W	.equ	0xf880e07c	; CPU0 Safety Protection Region SPR Write Access Enable Register B
CPU0_SPR_SPROT_RGNLA0	.equ	0xf880e000	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA1	.equ	0xf880e010	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA2	.equ	0xf880e020	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA3	.equ	0xf880e030	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA4	.equ	0xf880e040	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA5	.equ	0xf880e050	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA6	.equ	0xf880e060	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNLA7	.equ	0xf880e070	; CPU0 Safety Protection SPR Region Lower Address Register
CPU0_SPR_SPROT_RGNUA0	.equ	0xf880e004	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA1	.equ	0xf880e014	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA2	.equ	0xf880e024	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA3	.equ	0xf880e034	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA4	.equ	0xf880e044	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA5	.equ	0xf880e054	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA6	.equ	0xf880e064	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SPR_SPROT_RGNUA7	.equ	0xf880e074	; CPU0 Safety protection SPR Region Upper Address Register
CPU0_SWEVT     	.equ	0xf881fd10	; CPU0 Software Debug Event
CPU0_SYSCON    	.equ	0xf881fe14	; CPU0 System Configuration Register
CPU0_TASK_ASI  	.equ	0xf8818004	; CPU0 Task Address Space Identifier Register
CPU0_TPS_CON   	.equ	0xf881e400	; CPU0 Temporal Protection System Control Register
CPU0_TPS_EXTIM_CLASS_EN	.equ	0xf881e450	; CPU0 Exception Timer Class Enable Register
CPU0_TPS_EXTIM_ENTRY_CVAL	.equ	0xf881e444	; CPU0 Exception Timer Current Value
CPU0_TPS_EXTIM_ENTRY_LVAL	.equ	0xf881e440	; CPUException Timer Load Value
CPU0_TPS_EXTIM_EXIT_CVAL	.equ	0xf881e44c	; CPU0 Exception Timer Current Value
CPU0_TPS_EXTIM_EXIT_LVAL	.equ	0xf881e448	; CPU0 Exception Timer Load Value
CPU0_TPS_EXTIM_FCX	.equ	0xf881e458	; CPU0 Exception Timer Status Register
CPU0_TPS_EXTIM_STAT	.equ	0xf881e454	; CPU0 Exception Timer Status Register
CPU0_TPS_TIMER0	.equ	0xf881e404	; CORE0 Temporal Protection System Timer Register 0
CPU0_TPS_TIMER1	.equ	0xf881e408	; CPU0 Temporal Protection System Timer Register 0
CPU0_TPS_TIMER2	.equ	0xf881e40c	; CPU0 Temporal Protection System Timer Register 0
CPU0_TR0ADR    	.equ	0xf881f004	; CPU0 Trigger Address 0
CPU0_TR0EVT    	.equ	0xf881f000	; CPU0 Trigger Event 0
CPU0_TR1ADR    	.equ	0xf881f00c	; CPU0 Trigger Address 1
CPU0_TR1EVT    	.equ	0xf881f008	; CPU0 Trigger Event 1
CPU0_TR2ADR    	.equ	0xf881f014	; CPU0 Trigger Address 2
CPU0_TR2EVT    	.equ	0xf881f010	; CPU0 Trigger Event 2
CPU0_TR3ADR    	.equ	0xf881f01c	; CPU0 Trigger Address 3
CPU0_TR3EVT    	.equ	0xf881f018	; CPU0 Trigger Event 3
CPU0_TR4ADR    	.equ	0xf881f024	; CPU0 Trigger Address 4
CPU0_TR4EVT    	.equ	0xf881f020	; CPU0 Trigger Event 4
CPU0_TR5ADR    	.equ	0xf881f02c	; CPU0 Trigger Address 5
CPU0_TR5EVT    	.equ	0xf881f028	; CPU0 Trigger Event 5
CPU0_TR6ADR    	.equ	0xf881f034	; CPU0 Trigger Address 6
CPU0_TR6EVT    	.equ	0xf881f030	; CPU0 Trigger Event 6
CPU0_TR7ADR    	.equ	0xf881f03c	; CPU0 Trigger Address 7
CPU0_TR7EVT    	.equ	0xf881f038	; CPU0 Trigger Event 7
CPU0_TRIG_ACC  	.equ	0xf881fd30	; CPU0 TriggerAddressx
CPU1_BIV       	.equ	0xf883fe20	; CPU1 Base Interrupt Vector Table Pointer
CPU1_BTV       	.equ	0xf883fe24	; CPU1 Base Trap Vector Table Pointer
CPU1_CCNT      	.equ	0xf883fc04	; CPU1 CPU Clock Cycle Count
CPU1_CCTRL     	.equ	0xf883fc00	; CPU1 Counter Control
CPU1_COMPAT    	.equ	0xf8839400	; CPU1 Compatibility Control Register
CPU1_CORE_ID   	.equ	0xf883fe1c	; CPU1 Core Identification Register
CPU1_CPR0_L    	.equ	0xf883d000	; CPU1 Code Protection Range 0 Lower Bound Register
CPU1_CPR0_U    	.equ	0xf883d004	; CPU1 Code Protection Range 0 Upper Bound Register
CPU1_CPR1_L    	.equ	0xf883d008	; CPU1 Code Protection Range 1 Lower Bound Register
CPU1_CPR1_U    	.equ	0xf883d00c	; CPU1 Code Protection Range 1 Upper Bound Register
CPU1_CPR2_L    	.equ	0xf883d010	; CPU1 Code Protection Range 2 Lower Bound Register
CPU1_CPR2_U    	.equ	0xf883d014	; CPU1 Code Protection Range 2 Upper Bound Register
CPU1_CPR3_L    	.equ	0xf883d018	; CPU1 Code Protection Range 3 Lower Bound Register
CPU1_CPR3_U    	.equ	0xf883d01c	; CPU1 Code Protection Range 3 Upper Bound Register
CPU1_CPR4_L    	.equ	0xf883d020	; CPU1 Code Protection Range 4 Lower Bound Register
CPU1_CPR4_U    	.equ	0xf883d024	; CPU1 Code Protection Range 4 Upper Bound Register
CPU1_CPR5_L    	.equ	0xf883d028	; CPU1 Code Protection Range 5 Lower Bound Register
CPU1_CPR5_U    	.equ	0xf883d02c	; CPU1 Code Protection Range 5 Upper Bound Register
CPU1_CPR6_L    	.equ	0xf883d030	; CPU1 Code Protection Range 6 Lower Bound Register
CPU1_CPR6_U    	.equ	0xf883d034	; CPU1 Code Protection Range 6 Upper Bound Register
CPU1_CPR7_L    	.equ	0xf883d038	; CPU1 Code Protection Range 7 Lower Bound Register
CPU1_CPR7_U    	.equ	0xf883d03c	; CPU1 Code Protection Range 7 Upper Bound Register
CPU1_CPR8_L    	.equ	0xf883d040	; CPU1 Code Protection Range 8 Lower Bound Register
CPU1_CPR8_U    	.equ	0xf883d044	; CPU1 Code Protection Range 8 Upper Bound Register
CPU1_CPR9_L    	.equ	0xf883d048	; CPU1 Code Protection Range 9 Lower Bound Register
CPU1_CPR9_U    	.equ	0xf883d04c	; CPU1 Code Protection Range 9 Upper Bound Register
CPU1_CPU_ID    	.equ	0xf883fe18	; CPU1 Identification Register TC1.6.2P
CPU1_CPXE_0    	.equ	0xf883e000	; CPU1 Code Protection Execute Enable Register Set 0
CPU1_CPXE_1    	.equ	0xf883e004	; CPU1 Code Protection Execute Enable Register Set 1
CPU1_CPXE_2    	.equ	0xf883e008	; CPU1 Code Protection Execute Enable Register Set 2
CPU1_CPXE_3    	.equ	0xf883e00c	; CPU1 Code Protection Execute Enable Register Set 3
CPU1_CPXE_4    	.equ	0xf883e040	; CPU1 Code Protection Execute Enable Register Set 4
CPU1_CPXE_5    	.equ	0xf883e044	; CPU1 Code Protection Execute Enable Register Set 5
CPU1_CREVT     	.equ	0xf883fd0c	; CPU1 Core Register Access Event
CPU1_CUS_ID    	.equ	0xf883fe50	; CPU1 Customer ID register
CPU1_DATR      	.equ	0xf8839018	; CPU1 Data Asynchronous Trap Register
CPU1_DBGSR     	.equ	0xf883fd00	; CPU1 Debug Status Register
CPU1_DBGTCR    	.equ	0xf883fd48	; CPU1 Debug Trap Control Register
CPU1_DCON0     	.equ	0xf8839040	; CPU1 Data Memory Control Register
CPU1_DCON2     	.equ	0xf8839000	; CPU1 Data Control Register 2
CPU1_DCX       	.equ	0xf883fd44	; CPU1 Debug Context Save Area Pointer
CPU1_DEADD     	.equ	0xf883901c	; CPU1 Data Error Address Register
CPU1_DIEAR     	.equ	0xf8839020	; CPU1 Data Integrity Error Address Register
CPU1_DIETR     	.equ	0xf8839024	; CPU1 Data Integrity Error Trap Register
CPU1_DLMU_SPROT_RGNACCENA0_R	.equ	0xf882e288	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA0_W	.equ	0xf882e208	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA1_R	.equ	0xf882e298	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA1_W	.equ	0xf882e218	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA2_R	.equ	0xf882e2a8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA2_W	.equ	0xf882e228	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA3_R	.equ	0xf882e2b8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA3_W	.equ	0xf882e238	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA4_R	.equ	0xf882e2c8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA4_W	.equ	0xf882e248	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA5_R	.equ	0xf882e2d8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA5_W	.equ	0xf882e258	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA6_R	.equ	0xf882e2e8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA6_W	.equ	0xf882e268	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA7_R	.equ	0xf882e2f8	; CPU1 Safety Protection Region DLMU Read Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENA7_W	.equ	0xf882e278	; CPU1 Safety Protection Region DLMU Write Access Enable Register A
CPU1_DLMU_SPROT_RGNACCENB0_R	.equ	0xf882e28c	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB0_W	.equ	0xf882e20c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB1_R	.equ	0xf882e29c	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB1_W	.equ	0xf882e21c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB2_R	.equ	0xf882e2ac	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB2_W	.equ	0xf882e22c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB3_R	.equ	0xf882e2bc	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB3_W	.equ	0xf882e23c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB4_R	.equ	0xf882e2cc	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB4_W	.equ	0xf882e24c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB5_R	.equ	0xf882e2dc	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB5_W	.equ	0xf882e25c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB6_R	.equ	0xf882e2ec	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB6_W	.equ	0xf882e26c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB7_R	.equ	0xf882e2fc	; CPU1 Safety Protection Region DLMU Read Access Enable Register B
CPU1_DLMU_SPROT_RGNACCENB7_W	.equ	0xf882e27c	; CPU1 Safety Protection Region DLMU Write Access Enable Register B
CPU1_DLMU_SPROT_RGNLA0	.equ	0xf882e200	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA1	.equ	0xf882e210	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA2	.equ	0xf882e220	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA3	.equ	0xf882e230	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA4	.equ	0xf882e240	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA5	.equ	0xf882e250	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA6	.equ	0xf882e260	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNLA7	.equ	0xf882e270	; CPU1 Safety Protection DLMU Region Lower Address Register
CPU1_DLMU_SPROT_RGNUA0	.equ	0xf882e204	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA1	.equ	0xf882e214	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA2	.equ	0xf882e224	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA3	.equ	0xf882e234	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA4	.equ	0xf882e244	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA5	.equ	0xf882e254	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA6	.equ	0xf882e264	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DLMU_SPROT_RGNUA7	.equ	0xf882e274	; CPU1 Safety protection DLMU Region Upper Address Register
CPU1_DMS       	.equ	0xf883fd40	; CPU1 Debug Monitor Start Address
CPU1_DPR0_L    	.equ	0xf883c000	; CPU1 Data Protection Range 0, Lower Bound Register
CPU1_DPR0_U    	.equ	0xf883c004	; CPU1 Data Protection Range 0, Upper Bound Register
CPU1_DPR10_L   	.equ	0xf883c050	; CPU1 Data Protection Range 10, Lower Bound Register
CPU1_DPR10_U   	.equ	0xf883c054	; CPU1 Data Protection Range 10, Upper Bound Register
CPU1_DPR11_L   	.equ	0xf883c058	; CPU1 Data Protection Range 11, Lower Bound Register
CPU1_DPR11_U   	.equ	0xf883c05c	; CPU1 Data Protection Range 11, Upper Bound Register
CPU1_DPR12_L   	.equ	0xf883c060	; CPU1 Data Protection Range 12, Lower Bound Register
CPU1_DPR12_U   	.equ	0xf883c064	; CPU1 Data Protection Range 12, Upper Bound Register
CPU1_DPR13_L   	.equ	0xf883c068	; CPU1 Data Protection Range 13, Lower Bound Register
CPU1_DPR13_U   	.equ	0xf883c06c	; CPU1 Data Protection Range 13, Upper Bound Register
CPU1_DPR14_L   	.equ	0xf883c070	; CPU1 Data Protection Range 14, Lower Bound Register
CPU1_DPR14_U   	.equ	0xf883c074	; CPU1 Data Protection Range 14, Upper Bound Register
CPU1_DPR15_L   	.equ	0xf883c078	; CPU1 Data Protection Range 15, Lower Bound Register
CPU1_DPR15_U   	.equ	0xf883c07c	; CPU1 Data Protection Range 15, Upper Bound Register
CPU1_DPR16_L   	.equ	0xf883c080	; CPU1 Data Protection Range 16, Lower Bound Register
CPU1_DPR16_U   	.equ	0xf883c084	; CPU1 Data Protection Range 16, Upper Bound Register
CPU1_DPR17_L   	.equ	0xf883c088	; CPU1 Data Protection Range 17, Lower Bound Register
CPU1_DPR17_U   	.equ	0xf883c08c	; CPU1 Data Protection Range 17, Upper Bound Register
CPU1_DPR1_L    	.equ	0xf883c008	; CPU1 Data Protection Range 1, Lower Bound Register
CPU1_DPR1_U    	.equ	0xf883c00c	; CPU1 Data Protection Range 1, Upper Bound Register
CPU1_DPR2_L    	.equ	0xf883c010	; CPU1 Data Protection Range 2, Lower Bound Register
CPU1_DPR2_U    	.equ	0xf883c014	; CPU1 Data Protection Range 2, Upper Bound Register
CPU1_DPR3_L    	.equ	0xf883c018	; CPU1 Data Protection Range 3, Lower Bound Register
CPU1_DPR3_U    	.equ	0xf883c01c	; CPU1 Data Protection Range 3, Upper Bound Register
CPU1_DPR4_L    	.equ	0xf883c020	; CPU1 Data Protection Range 4, Lower Bound Register
CPU1_DPR4_U    	.equ	0xf883c024	; CPU1 Data Protection Range 4, Upper Bound Register
CPU1_DPR5_L    	.equ	0xf883c028	; CPU1 Data Protection Range 5, Lower Bound Register
CPU1_DPR5_U    	.equ	0xf883c02c	; CPU1 Data Protection Range 5, Upper Bound Register
CPU1_DPR6_L    	.equ	0xf883c030	; CPU1 Data Protection Range 6, Lower Bound Register
CPU1_DPR6_U    	.equ	0xf883c034	; CPU1 Data Protection Range 6, Upper Bound Register
CPU1_DPR7_L    	.equ	0xf883c038	; CPU1 Data Protection Range 7, Lower Bound Register
CPU1_DPR7_U    	.equ	0xf883c03c	; CPU1 Data Protection Range 7, Upper Bound Register
CPU1_DPR8_L    	.equ	0xf883c040	; CPU1 Data Protection Range 8, Lower Bound Register
CPU1_DPR8_U    	.equ	0xf883c044	; CPU1 Data Protection Range 8, Upper Bound Register
CPU1_DPR9_L    	.equ	0xf883c048	; CPU1 Data Protection Range 9, Lower Bound Register
CPU1_DPR9_U    	.equ	0xf883c04c	; CPU1 Data Protection Range 9, Upper Bound Register
CPU1_DPRE_0    	.equ	0xf883e010	; CPU1 Data Protection Read Enable Register Set 0
CPU1_DPRE_1    	.equ	0xf883e014	; CPU1 Data Protection Read Enable Register Set 1
CPU1_DPRE_2    	.equ	0xf883e018	; CPU1 Data Protection Read Enable Register Set 2
CPU1_DPRE_3    	.equ	0xf883e01c	; CPU1 Data Protection Read Enable Register Set 3
CPU1_DPRE_4    	.equ	0xf883e050	; CPU1 Data Protection Read Enable Register Set 4
CPU1_DPRE_5    	.equ	0xf883e054	; CPU1 Data Protection Read Enable Register Set 5
CPU1_DPWE_0    	.equ	0xf883e020	; CPU1 Data Protection Write Enable Register Set 0
CPU1_DPWE_1    	.equ	0xf883e024	; CPU1 Data Protection Write Enable Register Set 1
CPU1_DPWE_2    	.equ	0xf883e028	; CPU1 Data Protection Write Enable Register Set 2
CPU1_DPWE_3    	.equ	0xf883e02c	; CPU1 Data Protection Write Enable Register Set 3
CPU1_DPWE_4    	.equ	0xf883e060	; CPU1 Data Protection Write Enable Register Set 4
CPU1_DPWE_5    	.equ	0xf883e064	; CPU1 Data Protection Write Enable Register Set 5
CPU1_DSTR      	.equ	0xf8839010	; CPU1 Data Synchronous Trap Register
CPU1_EXEVT     	.equ	0xf883fd08	; CPU1 External Event Register
CPU1_FCX       	.equ	0xf883fe38	; CPU1 Free CSA List Head Pointer
CPU1_FLASHCON0 	.equ	0xf8821100	; CPU1 Flash Configuration Register 0
CPU1_FLASHCON1 	.equ	0xf8821104	; CPU1 Flash Configuration Register 1
CPU1_FLASHCON2 	.equ	0xf8821108	; CPU1 Flash Configuration Register 2
CPU1_FLASHCON3 	.equ	0xf882110c	; CPU1 Flash Configuration Register 3
CPU1_FPU_TRAP_CON	.equ	0xf883a000	; CPU1 Trap Control Register
CPU1_FPU_TRAP_OPC	.equ	0xf883a008	; CPU1 Trapping Instruction Opcode Register
CPU1_FPU_TRAP_PC	.equ	0xf883a004	; CPU1 Trapping Instruction Program Counter Register
CPU1_FPU_TRAP_SRC1	.equ	0xf883a010	; CPU1 Trapping Instruction Operand Register
CPU1_FPU_TRAP_SRC2	.equ	0xf883a014	; CPU1 Trapping Instruction Operand Register
CPU1_FPU_TRAP_SRC3	.equ	0xf883a018	; CPU1 Trapping Instruction Operand Register
CPU1_ICNT      	.equ	0xf883fc08	; CPU1 Instruction Count
CPU1_ICR       	.equ	0xf883fe2c	; CPU1 Interrupt Control Register
CPU1_ISP       	.equ	0xf883fe28	; CPU1 Interrupt Stack Pointer
CPU1_KRST0     	.equ	0xf882d000	; CPU1 Reset Register 0
CPU1_KRST1     	.equ	0xf882d004	; CPU1 Reset Register 1
CPU1_KRSTCLR   	.equ	0xf882d008	; CPU1 Reset Clear Register
CPU1_LCX       	.equ	0xf883fe3c	; CPU1 Free CSA List Limit Pointer
CPU1_LPB_SPROT_ACCENA_R	.equ	0xf882e110	; CPU1 Safety Protection Region LPB Read Access Enable Register A
CPU1_LPB_SPROT_ACCENB_R	.equ	0xf882e114	; CPU1 Safety Protection Region LPB Read Access Enable Register B
CPU1_M1CNT     	.equ	0xf883fc0c	; CPU1 Multi-Count Register 1
CPU1_M2CNT     	.equ	0xf883fc10	; CPU1 Multi-Count Register 2
CPU1_M3CNT     	.equ	0xf883fc14	; CPU1 Multi-Count Register 3
CPU1_OMASK0    	.equ	0xf882fb18	; CPU1 Overlay Mask Register 0
CPU1_OMASK1    	.equ	0xf882fb24	; CPU1 Overlay Mask Register 1
CPU1_OMASK10   	.equ	0xf882fb90	; CPU1 Overlay Mask Register 10
CPU1_OMASK11   	.equ	0xf882fb9c	; CPU1 Overlay Mask Register 11
CPU1_OMASK12   	.equ	0xf882fba8	; CPU1 Overlay Mask Register 12
CPU1_OMASK13   	.equ	0xf882fbb4	; CPU1 Overlay Mask Register 13
CPU1_OMASK14   	.equ	0xf882fbc0	; CPU1 Overlay Mask Register 14
CPU1_OMASK15   	.equ	0xf882fbcc	; CPU1 Overlay Mask Register 15
CPU1_OMASK16   	.equ	0xf882fbd8	; CPU1 Overlay Mask Register 16
CPU1_OMASK17   	.equ	0xf882fbe4	; CPU1 Overlay Mask Register 17
CPU1_OMASK18   	.equ	0xf882fbf0	; CPU1 Overlay Mask Register 18
CPU1_OMASK19   	.equ	0xf882fbfc	; CPU1 Overlay Mask Register 19
CPU1_OMASK2    	.equ	0xf882fb30	; CPU1 Overlay Mask Register 2
CPU1_OMASK20   	.equ	0xf882fc08	; CPU1 Overlay Mask Register 20
CPU1_OMASK21   	.equ	0xf882fc14	; CPU1 Overlay Mask Register 21
CPU1_OMASK22   	.equ	0xf882fc20	; CPU1 Overlay Mask Register 22
CPU1_OMASK23   	.equ	0xf882fc2c	; CPU1 Overlay Mask Register 23
CPU1_OMASK24   	.equ	0xf882fc38	; CPU1 Overlay Mask Register 24
CPU1_OMASK25   	.equ	0xf882fc44	; CPU1 Overlay Mask Register 25
CPU1_OMASK26   	.equ	0xf882fc50	; CPU1 Overlay Mask Register 26
CPU1_OMASK27   	.equ	0xf882fc5c	; CPU1 Overlay Mask Register 27
CPU1_OMASK28   	.equ	0xf882fc68	; CPU1 Overlay Mask Register 28
CPU1_OMASK29   	.equ	0xf882fc74	; CPU1 Overlay Mask Register 29
CPU1_OMASK3    	.equ	0xf882fb3c	; CPU1 Overlay Mask Register 3
CPU1_OMASK30   	.equ	0xf882fc80	; CPU1 Overlay Mask Register 30
CPU1_OMASK31   	.equ	0xf882fc8c	; CPU1 Overlay Mask Register 31
CPU1_OMASK4    	.equ	0xf882fb48	; CPU1 Overlay Mask Register 4
CPU1_OMASK5    	.equ	0xf882fb54	; CPU1 Overlay Mask Register 5
CPU1_OMASK6    	.equ	0xf882fb60	; CPU1 Overlay Mask Register 6
CPU1_OMASK7    	.equ	0xf882fb6c	; CPU1 Overlay Mask Register 7
CPU1_OMASK8    	.equ	0xf882fb78	; CPU1 Overlay Mask Register 8
CPU1_OMASK9    	.equ	0xf882fb84	; CPU1 Overlay Mask Register 9
CPU1_OSEL      	.equ	0xf882fb00	; CPU1 Overlay Range Select Register
CPU1_OTAR0     	.equ	0xf882fb14	; CPU1 Overlay Target Address Register 0
CPU1_OTAR1     	.equ	0xf882fb20	; CPU1 Overlay Target Address Register 1
CPU1_OTAR10    	.equ	0xf882fb8c	; CPU1 Overlay Target Address Register 10
CPU1_OTAR11    	.equ	0xf882fb98	; CPU1 Overlay Target Address Register 11
CPU1_OTAR12    	.equ	0xf882fba4	; CPU1 Overlay Target Address Register 12
CPU1_OTAR13    	.equ	0xf882fbb0	; CPU1 Overlay Target Address Register 13
CPU1_OTAR14    	.equ	0xf882fbbc	; CPU1 Overlay Target Address Register 14
CPU1_OTAR15    	.equ	0xf882fbc8	; CPU1 Overlay Target Address Register 15
CPU1_OTAR16    	.equ	0xf882fbd4	; CPU1 Overlay Target Address Register 16
CPU1_OTAR17    	.equ	0xf882fbe0	; CPU1 Overlay Target Address Register 17
CPU1_OTAR18    	.equ	0xf882fbec	; CPU1 Overlay Target Address Register 18
CPU1_OTAR19    	.equ	0xf882fbf8	; CPU1 Overlay Target Address Register 19
CPU1_OTAR2     	.equ	0xf882fb2c	; CPU1 Overlay Target Address Register 2
CPU1_OTAR20    	.equ	0xf882fc04	; CPU1 Overlay Target Address Register 20
CPU1_OTAR21    	.equ	0xf882fc10	; CPU1 Overlay Target Address Register 21
CPU1_OTAR22    	.equ	0xf882fc1c	; CPU1 Overlay Target Address Register 22
CPU1_OTAR23    	.equ	0xf882fc28	; CPU1 Overlay Target Address Register 23
CPU1_OTAR24    	.equ	0xf882fc34	; CPU1 Overlay Target Address Register 24
CPU1_OTAR25    	.equ	0xf882fc40	; CPU1 Overlay Target Address Register 25
CPU1_OTAR26    	.equ	0xf882fc4c	; CPU1 Overlay Target Address Register 26
CPU1_OTAR27    	.equ	0xf882fc58	; CPU1 Overlay Target Address Register 27
CPU1_OTAR28    	.equ	0xf882fc64	; CPU1 Overlay Target Address Register 28
CPU1_OTAR29    	.equ	0xf882fc70	; CPU1 Overlay Target Address Register 29
CPU1_OTAR3     	.equ	0xf882fb38	; CPU1 Overlay Target Address Register 3
CPU1_OTAR30    	.equ	0xf882fc7c	; CPU1 Overlay Target Address Register 30
CPU1_OTAR31    	.equ	0xf882fc88	; CPU1 Overlay Target Address Register 31
CPU1_OTAR4     	.equ	0xf882fb44	; CPU1 Overlay Target Address Register 4
CPU1_OTAR5     	.equ	0xf882fb50	; CPU1 Overlay Target Address Register 5
CPU1_OTAR6     	.equ	0xf882fb5c	; CPU1 Overlay Target Address Register 6
CPU1_OTAR7     	.equ	0xf882fb68	; CPU1 Overlay Target Address Register 7
CPU1_OTAR8     	.equ	0xf882fb74	; CPU1 Overlay Target Address Register 8
CPU1_OTAR9     	.equ	0xf882fb80	; CPU1 Overlay Target Address Register 9
CPU1_PC        	.equ	0xf883fe08	; CPU1 Program Counter
CPU1_PCON0     	.equ	0xf883920c	; CPU1 Program Control 0
CPU1_PCON1     	.equ	0xf8839204	; CPU1 Program Control 1
CPU1_PCON2     	.equ	0xf8839208	; CPU1 Program Control 2
CPU1_PCXI      	.equ	0xf883fe00	; CPU1 Previous Context Information Register
CPU1_PIEAR     	.equ	0xf8839210	; CPU1 Program Integrity Error Address Register
CPU1_PIETR     	.equ	0xf8839214	; CPU1 Program Integrity Error Trap Register
CPU1_PMA0      	.equ	0xf8838100	; CPU1 Data Access CacheabilityRegister
CPU1_PMA1      	.equ	0xf8838104	; CPU1 Code Access CacheabilityRegister
CPU1_PMA2      	.equ	0xf8838108	; CPU1 Peripheral Space Identifier register
CPU1_PSTR      	.equ	0xf8839200	; CPU1 Program Synchronous Trap Register
CPU1_PSW       	.equ	0xf883fe04	; CPU1 Program Status Word
CPU1_RABR0     	.equ	0xf882fb10	; CPU1 Redirected Address Base Register 0
CPU1_RABR1     	.equ	0xf882fb1c	; CPU1 Redirected Address Base Register 1
CPU1_RABR10    	.equ	0xf882fb88	; CPU1 Redirected Address Base Register 10
CPU1_RABR11    	.equ	0xf882fb94	; CPU1 Redirected Address Base Register 11
CPU1_RABR12    	.equ	0xf882fba0	; CPU1 Redirected Address Base Register 12
CPU1_RABR13    	.equ	0xf882fbac	; CPU1 Redirected Address Base Register 13
CPU1_RABR14    	.equ	0xf882fbb8	; CPU1 Redirected Address Base Register 14
CPU1_RABR15    	.equ	0xf882fbc4	; CPU1 Redirected Address Base Register 15
CPU1_RABR16    	.equ	0xf882fbd0	; CPU1 Redirected Address Base Register 16
CPU1_RABR17    	.equ	0xf882fbdc	; CPU1 Redirected Address Base Register 17
CPU1_RABR18    	.equ	0xf882fbe8	; CPU1 Redirected Address Base Register 18
CPU1_RABR19    	.equ	0xf882fbf4	; CPU1 Redirected Address Base Register 19
CPU1_RABR2     	.equ	0xf882fb28	; CPU1 Redirected Address Base Register 2
CPU1_RABR20    	.equ	0xf882fc00	; CPU1 Redirected Address Base Register 20
CPU1_RABR21    	.equ	0xf882fc0c	; CPU1 Redirected Address Base Register 21
CPU1_RABR22    	.equ	0xf882fc18	; CPU1 Redirected Address Base Register 22
CPU1_RABR23    	.equ	0xf882fc24	; CPU1 Redirected Address Base Register 23
CPU1_RABR24    	.equ	0xf882fc30	; CPU1 Redirected Address Base Register 24
CPU1_RABR25    	.equ	0xf882fc3c	; CPU1 Redirected Address Base Register 25
CPU1_RABR26    	.equ	0xf882fc48	; CPU1 Redirected Address Base Register 26
CPU1_RABR27    	.equ	0xf882fc54	; CPU1 Redirected Address Base Register 27
CPU1_RABR28    	.equ	0xf882fc60	; CPU1 Redirected Address Base Register 28
CPU1_RABR29    	.equ	0xf882fc6c	; CPU1 Redirected Address Base Register 29
CPU1_RABR3     	.equ	0xf882fb34	; CPU1 Redirected Address Base Register 3
CPU1_RABR30    	.equ	0xf882fc78	; CPU1 Redirected Address Base Register 30
CPU1_RABR31    	.equ	0xf882fc84	; CPU1 Redirected Address Base Register 31
CPU1_RABR4     	.equ	0xf882fb40	; CPU1 Redirected Address Base Register 4
CPU1_RABR5     	.equ	0xf882fb4c	; CPU1 Redirected Address Base Register 5
CPU1_RABR6     	.equ	0xf882fb58	; CPU1 Redirected Address Base Register 6
CPU1_RABR7     	.equ	0xf882fb64	; CPU1 Redirected Address Base Register 7
CPU1_RABR8     	.equ	0xf882fb70	; CPU1 Redirected Address Base Register 8
CPU1_RABR9     	.equ	0xf882fb7c	; CPU1 Redirected Address Base Register 9
CPU1_SEGEN     	.equ	0xf8831030	; CPU1 SRI Error Generation Register
CPU1_SFR_SPROT_ACCENA_W	.equ	0xf882e100	; CPU1 Safety Protection Register Access Enable Register A
CPU1_SFR_SPROT_ACCENB_W	.equ	0xf882e104	; CPU1 Safety Protection Region Access Enable Register B
CPU1_SMACON    	.equ	0xf883900c	; CPU1 SIST Mode Access Control Register
CPU1_SPR_SPROT_RGNACCENA0_R	.equ	0xf882e088	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA0_W	.equ	0xf882e008	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA1_R	.equ	0xf882e098	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA1_W	.equ	0xf882e018	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA2_R	.equ	0xf882e0a8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA2_W	.equ	0xf882e028	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA3_R	.equ	0xf882e0b8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA3_W	.equ	0xf882e038	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA4_R	.equ	0xf882e0c8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA4_W	.equ	0xf882e048	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA5_R	.equ	0xf882e0d8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA5_W	.equ	0xf882e058	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA6_R	.equ	0xf882e0e8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA6_W	.equ	0xf882e068	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA7_R	.equ	0xf882e0f8	; CPU1 Safety Protection Region SPR Read Access Enable Register A
CPU1_SPR_SPROT_RGNACCENA7_W	.equ	0xf882e078	; CPU1 Safety Protection Region SPR Write Access Enable Register A
CPU1_SPR_SPROT_RGNACCENB0_R	.equ	0xf882e08c	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB0_W	.equ	0xf882e00c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB1_R	.equ	0xf882e09c	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB1_W	.equ	0xf882e01c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB2_R	.equ	0xf882e0ac	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB2_W	.equ	0xf882e02c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB3_R	.equ	0xf882e0bc	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB3_W	.equ	0xf882e03c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB4_R	.equ	0xf882e0cc	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB4_W	.equ	0xf882e04c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB5_R	.equ	0xf882e0dc	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB5_W	.equ	0xf882e05c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB6_R	.equ	0xf882e0ec	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB6_W	.equ	0xf882e06c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB7_R	.equ	0xf882e0fc	; CPU1 Safety Protection Region SPR Read Access Enable Register B
CPU1_SPR_SPROT_RGNACCENB7_W	.equ	0xf882e07c	; CPU1 Safety Protection Region SPR Write Access Enable Register B
CPU1_SPR_SPROT_RGNLA0	.equ	0xf882e000	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA1	.equ	0xf882e010	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA2	.equ	0xf882e020	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA3	.equ	0xf882e030	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA4	.equ	0xf882e040	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA5	.equ	0xf882e050	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA6	.equ	0xf882e060	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNLA7	.equ	0xf882e070	; CPU1 Safety Protection SPR Region Lower Address Register
CPU1_SPR_SPROT_RGNUA0	.equ	0xf882e004	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA1	.equ	0xf882e014	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA2	.equ	0xf882e024	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA3	.equ	0xf882e034	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA4	.equ	0xf882e044	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA5	.equ	0xf882e054	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA6	.equ	0xf882e064	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SPR_SPROT_RGNUA7	.equ	0xf882e074	; CPU1 Safety protection SPR Region Upper Address Register
CPU1_SWEVT     	.equ	0xf883fd10	; CPU1 Software Debug Event
CPU1_SYSCON    	.equ	0xf883fe14	; CPU1 System Configuration Register
CPU1_TASK_ASI  	.equ	0xf8838004	; CPU1 Task Address Space Identifier Register
CPU1_TPS_CON   	.equ	0xf883e400	; CPU1 Temporal Protection System Control Register
CPU1_TPS_EXTIM_CLASS_EN	.equ	0xf883e450	; CPU1 Exception Timer Class Enable Register
CPU1_TPS_EXTIM_ENTRY_CVAL	.equ	0xf883e444	; CPU1 Exception Timer Current Value
CPU1_TPS_EXTIM_ENTRY_LVAL	.equ	0xf883e440	; CPUException Timer Load Value
CPU1_TPS_EXTIM_EXIT_CVAL	.equ	0xf883e44c	; CPU1 Exception Timer Current Value
CPU1_TPS_EXTIM_EXIT_LVAL	.equ	0xf883e448	; CPU1 Exception Timer Load Value
CPU1_TPS_EXTIM_FCX	.equ	0xf883e458	; CPU1 Exception Timer Status Register
CPU1_TPS_EXTIM_STAT	.equ	0xf883e454	; CPU1 Exception Timer Status Register
CPU1_TPS_TIMER0	.equ	0xf883e404	; CORE1 Temporal Protection System Timer Register 0
CPU1_TPS_TIMER1	.equ	0xf883e408	; CPU1 Temporal Protection System Timer Register 0
CPU1_TPS_TIMER2	.equ	0xf883e40c	; CPU1 Temporal Protection System Timer Register 0
CPU1_TR0ADR    	.equ	0xf883f004	; CPU1 Trigger Address 0
CPU1_TR0EVT    	.equ	0xf883f000	; CPU1 Trigger Event 0
CPU1_TR1ADR    	.equ	0xf883f00c	; CPU1 Trigger Address 1
CPU1_TR1EVT    	.equ	0xf883f008	; CPU1 Trigger Event 1
CPU1_TR2ADR    	.equ	0xf883f014	; CPU1 Trigger Address 2
CPU1_TR2EVT    	.equ	0xf883f010	; CPU1 Trigger Event 2
CPU1_TR3ADR    	.equ	0xf883f01c	; CPU1 Trigger Address 3
CPU1_TR3EVT    	.equ	0xf883f018	; CPU1 Trigger Event 3
CPU1_TR4ADR    	.equ	0xf883f024	; CPU1 Trigger Address 4
CPU1_TR4EVT    	.equ	0xf883f020	; CPU1 Trigger Event 4
CPU1_TR5ADR    	.equ	0xf883f02c	; CPU1 Trigger Address 5
CPU1_TR5EVT    	.equ	0xf883f028	; CPU1 Trigger Event 5
CPU1_TR6ADR    	.equ	0xf883f034	; CPU1 Trigger Address 6
CPU1_TR6EVT    	.equ	0xf883f030	; CPU1 Trigger Event 6
CPU1_TR7ADR    	.equ	0xf883f03c	; CPU1 Trigger Address 7
CPU1_TR7EVT    	.equ	0xf883f038	; CPU1 Trigger Event 7
CPU1_TRIG_ACC  	.equ	0xf883fd30	; CPU1 TriggerAddressx
CPU2_BIV       	.equ	0xf885fe20	; CPU2 Base Interrupt Vector Table Pointer
CPU2_BTV       	.equ	0xf885fe24	; CPU2 Base Trap Vector Table Pointer
CPU2_CCNT      	.equ	0xf885fc04	; CPU2 CPU Clock Cycle Count
CPU2_CCTRL     	.equ	0xf885fc00	; CPU2 Counter Control
CPU2_COMPAT    	.equ	0xf8859400	; CPU2 Compatibility Control Register
CPU2_CORE_ID   	.equ	0xf885fe1c	; CPU2 Core Identification Register
CPU2_CPR0_L    	.equ	0xf885d000	; CPU2 Code Protection Range 0 Lower Bound Register
CPU2_CPR0_U    	.equ	0xf885d004	; CPU2 Code Protection Range 0 Upper Bound Register
CPU2_CPR1_L    	.equ	0xf885d008	; CPU2 Code Protection Range 1 Lower Bound Register
CPU2_CPR1_U    	.equ	0xf885d00c	; CPU2 Code Protection Range 1 Upper Bound Register
CPU2_CPR2_L    	.equ	0xf885d010	; CPU2 Code Protection Range 2 Lower Bound Register
CPU2_CPR2_U    	.equ	0xf885d014	; CPU2 Code Protection Range 2 Upper Bound Register
CPU2_CPR3_L    	.equ	0xf885d018	; CPU2 Code Protection Range 3 Lower Bound Register
CPU2_CPR3_U    	.equ	0xf885d01c	; CPU2 Code Protection Range 3 Upper Bound Register
CPU2_CPR4_L    	.equ	0xf885d020	; CPU2 Code Protection Range 4 Lower Bound Register
CPU2_CPR4_U    	.equ	0xf885d024	; CPU2 Code Protection Range 4 Upper Bound Register
CPU2_CPR5_L    	.equ	0xf885d028	; CPU2 Code Protection Range 5 Lower Bound Register
CPU2_CPR5_U    	.equ	0xf885d02c	; CPU2 Code Protection Range 5 Upper Bound Register
CPU2_CPR6_L    	.equ	0xf885d030	; CPU2 Code Protection Range 6 Lower Bound Register
CPU2_CPR6_U    	.equ	0xf885d034	; CPU2 Code Protection Range 6 Upper Bound Register
CPU2_CPR7_L    	.equ	0xf885d038	; CPU2 Code Protection Range 7 Lower Bound Register
CPU2_CPR7_U    	.equ	0xf885d03c	; CPU2 Code Protection Range 7 Upper Bound Register
CPU2_CPR8_L    	.equ	0xf885d040	; CPU2 Code Protection Range 8 Lower Bound Register
CPU2_CPR8_U    	.equ	0xf885d044	; CPU2 Code Protection Range 8 Upper Bound Register
CPU2_CPR9_L    	.equ	0xf885d048	; CPU2 Code Protection Range 9 Lower Bound Register
CPU2_CPR9_U    	.equ	0xf885d04c	; CPU2 Code Protection Range 9 Upper Bound Register
CPU2_CPU_ID    	.equ	0xf885fe18	; CPU2 Identification Register TC1.6.2P
CPU2_CPXE_0    	.equ	0xf885e000	; CPU2 Code Protection Execute Enable Register Set 0
CPU2_CPXE_1    	.equ	0xf885e004	; CPU2 Code Protection Execute Enable Register Set 1
CPU2_CPXE_2    	.equ	0xf885e008	; CPU2 Code Protection Execute Enable Register Set 2
CPU2_CPXE_3    	.equ	0xf885e00c	; CPU2 Code Protection Execute Enable Register Set 3
CPU2_CPXE_4    	.equ	0xf885e040	; CPU2 Code Protection Execute Enable Register Set 4
CPU2_CPXE_5    	.equ	0xf885e044	; CPU2 Code Protection Execute Enable Register Set 5
CPU2_CREVT     	.equ	0xf885fd0c	; CPU2 Core Register Access Event
CPU2_CUS_ID    	.equ	0xf885fe50	; CPU2 Customer ID register
CPU2_DATR      	.equ	0xf8859018	; CPU2 Data Asynchronous Trap Register
CPU2_DBGSR     	.equ	0xf885fd00	; CPU2 Debug Status Register
CPU2_DBGTCR    	.equ	0xf885fd48	; CPU2 Debug Trap Control Register
CPU2_DCON0     	.equ	0xf8859040	; CPU2 Data Memory Control Register
CPU2_DCON2     	.equ	0xf8859000	; CPU2 Data Control Register 2
CPU2_DCX       	.equ	0xf885fd44	; CPU2 Debug Context Save Area Pointer
CPU2_DEADD     	.equ	0xf885901c	; CPU2 Data Error Address Register
CPU2_DIEAR     	.equ	0xf8859020	; CPU2 Data Integrity Error Address Register
CPU2_DIETR     	.equ	0xf8859024	; CPU2 Data Integrity Error Trap Register
CPU2_DLMU_SPROT_RGNACCENA0_R	.equ	0xf884e288	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA0_W	.equ	0xf884e208	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA1_R	.equ	0xf884e298	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA1_W	.equ	0xf884e218	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA2_R	.equ	0xf884e2a8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA2_W	.equ	0xf884e228	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA3_R	.equ	0xf884e2b8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA3_W	.equ	0xf884e238	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA4_R	.equ	0xf884e2c8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA4_W	.equ	0xf884e248	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA5_R	.equ	0xf884e2d8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA5_W	.equ	0xf884e258	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA6_R	.equ	0xf884e2e8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA6_W	.equ	0xf884e268	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA7_R	.equ	0xf884e2f8	; CPU2 Safety Protection Region DLMU Read Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENA7_W	.equ	0xf884e278	; CPU2 Safety Protection Region DLMU Write Access Enable Register A
CPU2_DLMU_SPROT_RGNACCENB0_R	.equ	0xf884e28c	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB0_W	.equ	0xf884e20c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB1_R	.equ	0xf884e29c	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB1_W	.equ	0xf884e21c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB2_R	.equ	0xf884e2ac	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB2_W	.equ	0xf884e22c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB3_R	.equ	0xf884e2bc	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB3_W	.equ	0xf884e23c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB4_R	.equ	0xf884e2cc	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB4_W	.equ	0xf884e24c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB5_R	.equ	0xf884e2dc	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB5_W	.equ	0xf884e25c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB6_R	.equ	0xf884e2ec	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB6_W	.equ	0xf884e26c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB7_R	.equ	0xf884e2fc	; CPU2 Safety Protection Region DLMU Read Access Enable Register B
CPU2_DLMU_SPROT_RGNACCENB7_W	.equ	0xf884e27c	; CPU2 Safety Protection Region DLMU Write Access Enable Register B
CPU2_DLMU_SPROT_RGNLA0	.equ	0xf884e200	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA1	.equ	0xf884e210	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA2	.equ	0xf884e220	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA3	.equ	0xf884e230	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA4	.equ	0xf884e240	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA5	.equ	0xf884e250	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA6	.equ	0xf884e260	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNLA7	.equ	0xf884e270	; CPU2 Safety Protection DLMU Region Lower Address Register
CPU2_DLMU_SPROT_RGNUA0	.equ	0xf884e204	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA1	.equ	0xf884e214	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA2	.equ	0xf884e224	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA3	.equ	0xf884e234	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA4	.equ	0xf884e244	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA5	.equ	0xf884e254	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA6	.equ	0xf884e264	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DLMU_SPROT_RGNUA7	.equ	0xf884e274	; CPU2 Safety protection DLMU Region Upper Address Register
CPU2_DMS       	.equ	0xf885fd40	; CPU2 Debug Monitor Start Address
CPU2_DPR0_L    	.equ	0xf885c000	; CPU2 Data Protection Range 0, Lower Bound Register
CPU2_DPR0_U    	.equ	0xf885c004	; CPU2 Data Protection Range 0, Upper Bound Register
CPU2_DPR10_L   	.equ	0xf885c050	; CPU2 Data Protection Range 10, Lower Bound Register
CPU2_DPR10_U   	.equ	0xf885c054	; CPU2 Data Protection Range 10, Upper Bound Register
CPU2_DPR11_L   	.equ	0xf885c058	; CPU2 Data Protection Range 11, Lower Bound Register
CPU2_DPR11_U   	.equ	0xf885c05c	; CPU2 Data Protection Range 11, Upper Bound Register
CPU2_DPR12_L   	.equ	0xf885c060	; CPU2 Data Protection Range 12, Lower Bound Register
CPU2_DPR12_U   	.equ	0xf885c064	; CPU2 Data Protection Range 12, Upper Bound Register
CPU2_DPR13_L   	.equ	0xf885c068	; CPU2 Data Protection Range 13, Lower Bound Register
CPU2_DPR13_U   	.equ	0xf885c06c	; CPU2 Data Protection Range 13, Upper Bound Register
CPU2_DPR14_L   	.equ	0xf885c070	; CPU2 Data Protection Range 14, Lower Bound Register
CPU2_DPR14_U   	.equ	0xf885c074	; CPU2 Data Protection Range 14, Upper Bound Register
CPU2_DPR15_L   	.equ	0xf885c078	; CPU2 Data Protection Range 15, Lower Bound Register
CPU2_DPR15_U   	.equ	0xf885c07c	; CPU2 Data Protection Range 15, Upper Bound Register
CPU2_DPR16_L   	.equ	0xf885c080	; CPU2 Data Protection Range 16, Lower Bound Register
CPU2_DPR16_U   	.equ	0xf885c084	; CPU2 Data Protection Range 16, Upper Bound Register
CPU2_DPR17_L   	.equ	0xf885c088	; CPU2 Data Protection Range 17, Lower Bound Register
CPU2_DPR17_U   	.equ	0xf885c08c	; CPU2 Data Protection Range 17, Upper Bound Register
CPU2_DPR1_L    	.equ	0xf885c008	; CPU2 Data Protection Range 1, Lower Bound Register
CPU2_DPR1_U    	.equ	0xf885c00c	; CPU2 Data Protection Range 1, Upper Bound Register
CPU2_DPR2_L    	.equ	0xf885c010	; CPU2 Data Protection Range 2, Lower Bound Register
CPU2_DPR2_U    	.equ	0xf885c014	; CPU2 Data Protection Range 2, Upper Bound Register
CPU2_DPR3_L    	.equ	0xf885c018	; CPU2 Data Protection Range 3, Lower Bound Register
CPU2_DPR3_U    	.equ	0xf885c01c	; CPU2 Data Protection Range 3, Upper Bound Register
CPU2_DPR4_L    	.equ	0xf885c020	; CPU2 Data Protection Range 4, Lower Bound Register
CPU2_DPR4_U    	.equ	0xf885c024	; CPU2 Data Protection Range 4, Upper Bound Register
CPU2_DPR5_L    	.equ	0xf885c028	; CPU2 Data Protection Range 5, Lower Bound Register
CPU2_DPR5_U    	.equ	0xf885c02c	; CPU2 Data Protection Range 5, Upper Bound Register
CPU2_DPR6_L    	.equ	0xf885c030	; CPU2 Data Protection Range 6, Lower Bound Register
CPU2_DPR6_U    	.equ	0xf885c034	; CPU2 Data Protection Range 6, Upper Bound Register
CPU2_DPR7_L    	.equ	0xf885c038	; CPU2 Data Protection Range 7, Lower Bound Register
CPU2_DPR7_U    	.equ	0xf885c03c	; CPU2 Data Protection Range 7, Upper Bound Register
CPU2_DPR8_L    	.equ	0xf885c040	; CPU2 Data Protection Range 8, Lower Bound Register
CPU2_DPR8_U    	.equ	0xf885c044	; CPU2 Data Protection Range 8, Upper Bound Register
CPU2_DPR9_L    	.equ	0xf885c048	; CPU2 Data Protection Range 9, Lower Bound Register
CPU2_DPR9_U    	.equ	0xf885c04c	; CPU2 Data Protection Range 9, Upper Bound Register
CPU2_DPRE_0    	.equ	0xf885e010	; CPU2 Data Protection Read Enable Register Set 0
CPU2_DPRE_1    	.equ	0xf885e014	; CPU2 Data Protection Read Enable Register Set 1
CPU2_DPRE_2    	.equ	0xf885e018	; CPU2 Data Protection Read Enable Register Set 2
CPU2_DPRE_3    	.equ	0xf885e01c	; CPU2 Data Protection Read Enable Register Set 3
CPU2_DPRE_4    	.equ	0xf885e050	; CPU2 Data Protection Read Enable Register Set 4
CPU2_DPRE_5    	.equ	0xf885e054	; CPU2 Data Protection Read Enable Register Set 5
CPU2_DPWE_0    	.equ	0xf885e020	; CPU2 Data Protection Write Enable Register Set 0
CPU2_DPWE_1    	.equ	0xf885e024	; CPU2 Data Protection Write Enable Register Set 1
CPU2_DPWE_2    	.equ	0xf885e028	; CPU2 Data Protection Write Enable Register Set 2
CPU2_DPWE_3    	.equ	0xf885e02c	; CPU2 Data Protection Write Enable Register Set 3
CPU2_DPWE_4    	.equ	0xf885e060	; CPU2 Data Protection Write Enable Register Set 4
CPU2_DPWE_5    	.equ	0xf885e064	; CPU2 Data Protection Write Enable Register Set 5
CPU2_DSTR      	.equ	0xf8859010	; CPU2 Data Synchronous Trap Register
CPU2_EXEVT     	.equ	0xf885fd08	; CPU2 External Event Register
CPU2_FCX       	.equ	0xf885fe38	; CPU2 Free CSA List Head Pointer
CPU2_FLASHCON0 	.equ	0xf8841100	; CPU2 Flash Configuration Register 0
CPU2_FLASHCON1 	.equ	0xf8841104	; CPU2 Flash Configuration Register 1
CPU2_FLASHCON2 	.equ	0xf8841108	; CPU2 Flash Configuration Register 2
CPU2_FLASHCON3 	.equ	0xf884110c	; CPU2 Flash Configuration Register 3
CPU2_FPU_TRAP_CON	.equ	0xf885a000	; CPU2 Trap Control Register
CPU2_FPU_TRAP_OPC	.equ	0xf885a008	; CPU2 Trapping Instruction Opcode Register
CPU2_FPU_TRAP_PC	.equ	0xf885a004	; CPU2 Trapping Instruction Program Counter Register
CPU2_FPU_TRAP_SRC1	.equ	0xf885a010	; CPU2 Trapping Instruction Operand Register
CPU2_FPU_TRAP_SRC2	.equ	0xf885a014	; CPU2 Trapping Instruction Operand Register
CPU2_FPU_TRAP_SRC3	.equ	0xf885a018	; CPU2 Trapping Instruction Operand Register
CPU2_ICNT      	.equ	0xf885fc08	; CPU2 Instruction Count
CPU2_ICR       	.equ	0xf885fe2c	; CPU2 Interrupt Control Register
CPU2_ISP       	.equ	0xf885fe28	; CPU2 Interrupt Stack Pointer
CPU2_KRST0     	.equ	0xf884d000	; CPU2 Reset Register 0
CPU2_KRST1     	.equ	0xf884d004	; CPU2 Reset Register 1
CPU2_KRSTCLR   	.equ	0xf884d008	; CPU2 Reset Clear Register
CPU2_LCX       	.equ	0xf885fe3c	; CPU2 Free CSA List Limit Pointer
CPU2_LPB_SPROT_ACCENA_R	.equ	0xf884e110	; CPU2 Safety Protection Region LPB Read Access Enable Register A
CPU2_LPB_SPROT_ACCENB_R	.equ	0xf884e114	; CPU2 Safety Protection Region LPB Read Access Enable Register B
CPU2_M1CNT     	.equ	0xf885fc0c	; CPU2 Multi-Count Register 1
CPU2_M2CNT     	.equ	0xf885fc10	; CPU2 Multi-Count Register 2
CPU2_M3CNT     	.equ	0xf885fc14	; CPU2 Multi-Count Register 3
CPU2_OMASK0    	.equ	0xf884fb18	; CPU2 Overlay Mask Register 0
CPU2_OMASK1    	.equ	0xf884fb24	; CPU2 Overlay Mask Register 1
CPU2_OMASK10   	.equ	0xf884fb90	; CPU2 Overlay Mask Register 10
CPU2_OMASK11   	.equ	0xf884fb9c	; CPU2 Overlay Mask Register 11
CPU2_OMASK12   	.equ	0xf884fba8	; CPU2 Overlay Mask Register 12
CPU2_OMASK13   	.equ	0xf884fbb4	; CPU2 Overlay Mask Register 13
CPU2_OMASK14   	.equ	0xf884fbc0	; CPU2 Overlay Mask Register 14
CPU2_OMASK15   	.equ	0xf884fbcc	; CPU2 Overlay Mask Register 15
CPU2_OMASK16   	.equ	0xf884fbd8	; CPU2 Overlay Mask Register 16
CPU2_OMASK17   	.equ	0xf884fbe4	; CPU2 Overlay Mask Register 17
CPU2_OMASK18   	.equ	0xf884fbf0	; CPU2 Overlay Mask Register 18
CPU2_OMASK19   	.equ	0xf884fbfc	; CPU2 Overlay Mask Register 19
CPU2_OMASK2    	.equ	0xf884fb30	; CPU2 Overlay Mask Register 2
CPU2_OMASK20   	.equ	0xf884fc08	; CPU2 Overlay Mask Register 20
CPU2_OMASK21   	.equ	0xf884fc14	; CPU2 Overlay Mask Register 21
CPU2_OMASK22   	.equ	0xf884fc20	; CPU2 Overlay Mask Register 22
CPU2_OMASK23   	.equ	0xf884fc2c	; CPU2 Overlay Mask Register 23
CPU2_OMASK24   	.equ	0xf884fc38	; CPU2 Overlay Mask Register 24
CPU2_OMASK25   	.equ	0xf884fc44	; CPU2 Overlay Mask Register 25
CPU2_OMASK26   	.equ	0xf884fc50	; CPU2 Overlay Mask Register 26
CPU2_OMASK27   	.equ	0xf884fc5c	; CPU2 Overlay Mask Register 27
CPU2_OMASK28   	.equ	0xf884fc68	; CPU2 Overlay Mask Register 28
CPU2_OMASK29   	.equ	0xf884fc74	; CPU2 Overlay Mask Register 29
CPU2_OMASK3    	.equ	0xf884fb3c	; CPU2 Overlay Mask Register 3
CPU2_OMASK30   	.equ	0xf884fc80	; CPU2 Overlay Mask Register 30
CPU2_OMASK31   	.equ	0xf884fc8c	; CPU2 Overlay Mask Register 31
CPU2_OMASK4    	.equ	0xf884fb48	; CPU2 Overlay Mask Register 4
CPU2_OMASK5    	.equ	0xf884fb54	; CPU2 Overlay Mask Register 5
CPU2_OMASK6    	.equ	0xf884fb60	; CPU2 Overlay Mask Register 6
CPU2_OMASK7    	.equ	0xf884fb6c	; CPU2 Overlay Mask Register 7
CPU2_OMASK8    	.equ	0xf884fb78	; CPU2 Overlay Mask Register 8
CPU2_OMASK9    	.equ	0xf884fb84	; CPU2 Overlay Mask Register 9
CPU2_OSEL      	.equ	0xf884fb00	; CPU2 Overlay Range Select Register
CPU2_OTAR0     	.equ	0xf884fb14	; CPU2 Overlay Target Address Register 0
CPU2_OTAR1     	.equ	0xf884fb20	; CPU2 Overlay Target Address Register 1
CPU2_OTAR10    	.equ	0xf884fb8c	; CPU2 Overlay Target Address Register 10
CPU2_OTAR11    	.equ	0xf884fb98	; CPU2 Overlay Target Address Register 11
CPU2_OTAR12    	.equ	0xf884fba4	; CPU2 Overlay Target Address Register 12
CPU2_OTAR13    	.equ	0xf884fbb0	; CPU2 Overlay Target Address Register 13
CPU2_OTAR14    	.equ	0xf884fbbc	; CPU2 Overlay Target Address Register 14
CPU2_OTAR15    	.equ	0xf884fbc8	; CPU2 Overlay Target Address Register 15
CPU2_OTAR16    	.equ	0xf884fbd4	; CPU2 Overlay Target Address Register 16
CPU2_OTAR17    	.equ	0xf884fbe0	; CPU2 Overlay Target Address Register 17
CPU2_OTAR18    	.equ	0xf884fbec	; CPU2 Overlay Target Address Register 18
CPU2_OTAR19    	.equ	0xf884fbf8	; CPU2 Overlay Target Address Register 19
CPU2_OTAR2     	.equ	0xf884fb2c	; CPU2 Overlay Target Address Register 2
CPU2_OTAR20    	.equ	0xf884fc04	; CPU2 Overlay Target Address Register 20
CPU2_OTAR21    	.equ	0xf884fc10	; CPU2 Overlay Target Address Register 21
CPU2_OTAR22    	.equ	0xf884fc1c	; CPU2 Overlay Target Address Register 22
CPU2_OTAR23    	.equ	0xf884fc28	; CPU2 Overlay Target Address Register 23
CPU2_OTAR24    	.equ	0xf884fc34	; CPU2 Overlay Target Address Register 24
CPU2_OTAR25    	.equ	0xf884fc40	; CPU2 Overlay Target Address Register 25
CPU2_OTAR26    	.equ	0xf884fc4c	; CPU2 Overlay Target Address Register 26
CPU2_OTAR27    	.equ	0xf884fc58	; CPU2 Overlay Target Address Register 27
CPU2_OTAR28    	.equ	0xf884fc64	; CPU2 Overlay Target Address Register 28
CPU2_OTAR29    	.equ	0xf884fc70	; CPU2 Overlay Target Address Register 29
CPU2_OTAR3     	.equ	0xf884fb38	; CPU2 Overlay Target Address Register 3
CPU2_OTAR30    	.equ	0xf884fc7c	; CPU2 Overlay Target Address Register 30
CPU2_OTAR31    	.equ	0xf884fc88	; CPU2 Overlay Target Address Register 31
CPU2_OTAR4     	.equ	0xf884fb44	; CPU2 Overlay Target Address Register 4
CPU2_OTAR5     	.equ	0xf884fb50	; CPU2 Overlay Target Address Register 5
CPU2_OTAR6     	.equ	0xf884fb5c	; CPU2 Overlay Target Address Register 6
CPU2_OTAR7     	.equ	0xf884fb68	; CPU2 Overlay Target Address Register 7
CPU2_OTAR8     	.equ	0xf884fb74	; CPU2 Overlay Target Address Register 8
CPU2_OTAR9     	.equ	0xf884fb80	; CPU2 Overlay Target Address Register 9
CPU2_PC        	.equ	0xf885fe08	; CPU2 Program Counter
CPU2_PCON0     	.equ	0xf885920c	; CPU2 Program Control 0
CPU2_PCON1     	.equ	0xf8859204	; CPU2 Program Control 1
CPU2_PCON2     	.equ	0xf8859208	; CPU2 Program Control 2
CPU2_PCXI      	.equ	0xf885fe00	; CPU2 Previous Context Information Register
CPU2_PIEAR     	.equ	0xf8859210	; CPU2 Program Integrity Error Address Register
CPU2_PIETR     	.equ	0xf8859214	; CPU2 Program Integrity Error Trap Register
CPU2_PMA0      	.equ	0xf8858100	; CPU2 Data Access CacheabilityRegister
CPU2_PMA1      	.equ	0xf8858104	; CPU2 Code Access CacheabilityRegister
CPU2_PMA2      	.equ	0xf8858108	; CPU2 Peripheral Space Identifier register
CPU2_PSTR      	.equ	0xf8859200	; CPU2 Program Synchronous Trap Register
CPU2_PSW       	.equ	0xf885fe04	; CPU2 Program Status Word
CPU2_RABR0     	.equ	0xf884fb10	; CPU2 Redirected Address Base Register 0
CPU2_RABR1     	.equ	0xf884fb1c	; CPU2 Redirected Address Base Register 1
CPU2_RABR10    	.equ	0xf884fb88	; CPU2 Redirected Address Base Register 10
CPU2_RABR11    	.equ	0xf884fb94	; CPU2 Redirected Address Base Register 11
CPU2_RABR12    	.equ	0xf884fba0	; CPU2 Redirected Address Base Register 12
CPU2_RABR13    	.equ	0xf884fbac	; CPU2 Redirected Address Base Register 13
CPU2_RABR14    	.equ	0xf884fbb8	; CPU2 Redirected Address Base Register 14
CPU2_RABR15    	.equ	0xf884fbc4	; CPU2 Redirected Address Base Register 15
CPU2_RABR16    	.equ	0xf884fbd0	; CPU2 Redirected Address Base Register 16
CPU2_RABR17    	.equ	0xf884fbdc	; CPU2 Redirected Address Base Register 17
CPU2_RABR18    	.equ	0xf884fbe8	; CPU2 Redirected Address Base Register 18
CPU2_RABR19    	.equ	0xf884fbf4	; CPU2 Redirected Address Base Register 19
CPU2_RABR2     	.equ	0xf884fb28	; CPU2 Redirected Address Base Register 2
CPU2_RABR20    	.equ	0xf884fc00	; CPU2 Redirected Address Base Register 20
CPU2_RABR21    	.equ	0xf884fc0c	; CPU2 Redirected Address Base Register 21
CPU2_RABR22    	.equ	0xf884fc18	; CPU2 Redirected Address Base Register 22
CPU2_RABR23    	.equ	0xf884fc24	; CPU2 Redirected Address Base Register 23
CPU2_RABR24    	.equ	0xf884fc30	; CPU2 Redirected Address Base Register 24
CPU2_RABR25    	.equ	0xf884fc3c	; CPU2 Redirected Address Base Register 25
CPU2_RABR26    	.equ	0xf884fc48	; CPU2 Redirected Address Base Register 26
CPU2_RABR27    	.equ	0xf884fc54	; CPU2 Redirected Address Base Register 27
CPU2_RABR28    	.equ	0xf884fc60	; CPU2 Redirected Address Base Register 28
CPU2_RABR29    	.equ	0xf884fc6c	; CPU2 Redirected Address Base Register 29
CPU2_RABR3     	.equ	0xf884fb34	; CPU2 Redirected Address Base Register 3
CPU2_RABR30    	.equ	0xf884fc78	; CPU2 Redirected Address Base Register 30
CPU2_RABR31    	.equ	0xf884fc84	; CPU2 Redirected Address Base Register 31
CPU2_RABR4     	.equ	0xf884fb40	; CPU2 Redirected Address Base Register 4
CPU2_RABR5     	.equ	0xf884fb4c	; CPU2 Redirected Address Base Register 5
CPU2_RABR6     	.equ	0xf884fb58	; CPU2 Redirected Address Base Register 6
CPU2_RABR7     	.equ	0xf884fb64	; CPU2 Redirected Address Base Register 7
CPU2_RABR8     	.equ	0xf884fb70	; CPU2 Redirected Address Base Register 8
CPU2_RABR9     	.equ	0xf884fb7c	; CPU2 Redirected Address Base Register 9
CPU2_SEGEN     	.equ	0xf8851030	; CPU2 SRI Error Generation Register
CPU2_SFR_SPROT_ACCENA_W	.equ	0xf884e100	; CPU2 Safety Protection Register Access Enable Register A
CPU2_SFR_SPROT_ACCENB_W	.equ	0xf884e104	; CPU2 Safety Protection Region Access Enable Register B
CPU2_SMACON    	.equ	0xf885900c	; CPU2 SIST Mode Access Control Register
CPU2_SPR_SPROT_RGNACCENA0_R	.equ	0xf884e088	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA0_W	.equ	0xf884e008	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA1_R	.equ	0xf884e098	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA1_W	.equ	0xf884e018	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA2_R	.equ	0xf884e0a8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA2_W	.equ	0xf884e028	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA3_R	.equ	0xf884e0b8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA3_W	.equ	0xf884e038	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA4_R	.equ	0xf884e0c8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA4_W	.equ	0xf884e048	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA5_R	.equ	0xf884e0d8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA5_W	.equ	0xf884e058	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA6_R	.equ	0xf884e0e8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA6_W	.equ	0xf884e068	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA7_R	.equ	0xf884e0f8	; CPU2 Safety Protection Region SPR Read Access Enable Register A
CPU2_SPR_SPROT_RGNACCENA7_W	.equ	0xf884e078	; CPU2 Safety Protection Region SPR Write Access Enable Register A
CPU2_SPR_SPROT_RGNACCENB0_R	.equ	0xf884e08c	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB0_W	.equ	0xf884e00c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB1_R	.equ	0xf884e09c	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB1_W	.equ	0xf884e01c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB2_R	.equ	0xf884e0ac	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB2_W	.equ	0xf884e02c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB3_R	.equ	0xf884e0bc	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB3_W	.equ	0xf884e03c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB4_R	.equ	0xf884e0cc	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB4_W	.equ	0xf884e04c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB5_R	.equ	0xf884e0dc	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB5_W	.equ	0xf884e05c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB6_R	.equ	0xf884e0ec	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB6_W	.equ	0xf884e06c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB7_R	.equ	0xf884e0fc	; CPU2 Safety Protection Region SPR Read Access Enable Register B
CPU2_SPR_SPROT_RGNACCENB7_W	.equ	0xf884e07c	; CPU2 Safety Protection Region SPR Write Access Enable Register B
CPU2_SPR_SPROT_RGNLA0	.equ	0xf884e000	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA1	.equ	0xf884e010	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA2	.equ	0xf884e020	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA3	.equ	0xf884e030	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA4	.equ	0xf884e040	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA5	.equ	0xf884e050	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA6	.equ	0xf884e060	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNLA7	.equ	0xf884e070	; CPU2 Safety Protection SPR Region Lower Address Register
CPU2_SPR_SPROT_RGNUA0	.equ	0xf884e004	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA1	.equ	0xf884e014	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA2	.equ	0xf884e024	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA3	.equ	0xf884e034	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA4	.equ	0xf884e044	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA5	.equ	0xf884e054	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA6	.equ	0xf884e064	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SPR_SPROT_RGNUA7	.equ	0xf884e074	; CPU2 Safety protection SPR Region Upper Address Register
CPU2_SWEVT     	.equ	0xf885fd10	; CPU2 Software Debug Event
CPU2_SYSCON    	.equ	0xf885fe14	; CPU2 System Configuration Register
CPU2_TASK_ASI  	.equ	0xf8858004	; CPU2 Task Address Space Identifier Register
CPU2_TPS_CON   	.equ	0xf885e400	; CPU2 Temporal Protection System Control Register
CPU2_TPS_EXTIM_CLASS_EN	.equ	0xf885e450	; CPU2 Exception Timer Class Enable Register
CPU2_TPS_EXTIM_ENTRY_CVAL	.equ	0xf885e444	; CPU2 Exception Timer Current Value
CPU2_TPS_EXTIM_ENTRY_LVAL	.equ	0xf885e440	; CPUException Timer Load Value
CPU2_TPS_EXTIM_EXIT_CVAL	.equ	0xf885e44c	; CPU2 Exception Timer Current Value
CPU2_TPS_EXTIM_EXIT_LVAL	.equ	0xf885e448	; CPU2 Exception Timer Load Value
CPU2_TPS_EXTIM_FCX	.equ	0xf885e458	; CPU2 Exception Timer Status Register
CPU2_TPS_EXTIM_STAT	.equ	0xf885e454	; CPU2 Exception Timer Status Register
CPU2_TPS_TIMER0	.equ	0xf885e404	; CORE2 Temporal Protection System Timer Register 0
CPU2_TPS_TIMER1	.equ	0xf885e408	; CPU2 Temporal Protection System Timer Register 0
CPU2_TPS_TIMER2	.equ	0xf885e40c	; CPU2 Temporal Protection System Timer Register 0
CPU2_TR0ADR    	.equ	0xf885f004	; CPU2 Trigger Address 0
CPU2_TR0EVT    	.equ	0xf885f000	; CPU2 Trigger Event 0
CPU2_TR1ADR    	.equ	0xf885f00c	; CPU2 Trigger Address 1
CPU2_TR1EVT    	.equ	0xf885f008	; CPU2 Trigger Event 1
CPU2_TR2ADR    	.equ	0xf885f014	; CPU2 Trigger Address 2
CPU2_TR2EVT    	.equ	0xf885f010	; CPU2 Trigger Event 2
CPU2_TR3ADR    	.equ	0xf885f01c	; CPU2 Trigger Address 3
CPU2_TR3EVT    	.equ	0xf885f018	; CPU2 Trigger Event 3
CPU2_TR4ADR    	.equ	0xf885f024	; CPU2 Trigger Address 4
CPU2_TR4EVT    	.equ	0xf885f020	; CPU2 Trigger Event 4
CPU2_TR5ADR    	.equ	0xf885f02c	; CPU2 Trigger Address 5
CPU2_TR5EVT    	.equ	0xf885f028	; CPU2 Trigger Event 5
CPU2_TR6ADR    	.equ	0xf885f034	; CPU2 Trigger Address 6
CPU2_TR6EVT    	.equ	0xf885f030	; CPU2 Trigger Event 6
CPU2_TR7ADR    	.equ	0xf885f03c	; CPU2 Trigger Address 7
CPU2_TR7EVT    	.equ	0xf885f038	; CPU2 Trigger Event 7
CPU2_TRIG_ACC  	.equ	0xf885fd30	; CPU2 TriggerAddressx
CPU3_BIV       	.equ	0xf887fe20	; CPU3 Base Interrupt Vector Table Pointer
CPU3_BTV       	.equ	0xf887fe24	; CPU3 Base Trap Vector Table Pointer
CPU3_CCNT      	.equ	0xf887fc04	; CPU3 CPU Clock Cycle Count
CPU3_CCTRL     	.equ	0xf887fc00	; CPU3 Counter Control
CPU3_COMPAT    	.equ	0xf8879400	; CPU3 Compatibility Control Register
CPU3_CORE_ID   	.equ	0xf887fe1c	; CPU3 Core Identification Register
CPU3_CPR0_L    	.equ	0xf887d000	; CPU3 Code Protection Range 0 Lower Bound Register
CPU3_CPR0_U    	.equ	0xf887d004	; CPU3 Code Protection Range 0 Upper Bound Register
CPU3_CPR1_L    	.equ	0xf887d008	; CPU3 Code Protection Range 1 Lower Bound Register
CPU3_CPR1_U    	.equ	0xf887d00c	; CPU3 Code Protection Range 1 Upper Bound Register
CPU3_CPR2_L    	.equ	0xf887d010	; CPU3 Code Protection Range 2 Lower Bound Register
CPU3_CPR2_U    	.equ	0xf887d014	; CPU3 Code Protection Range 2 Upper Bound Register
CPU3_CPR3_L    	.equ	0xf887d018	; CPU3 Code Protection Range 3 Lower Bound Register
CPU3_CPR3_U    	.equ	0xf887d01c	; CPU3 Code Protection Range 3 Upper Bound Register
CPU3_CPR4_L    	.equ	0xf887d020	; CPU3 Code Protection Range 4 Lower Bound Register
CPU3_CPR4_U    	.equ	0xf887d024	; CPU3 Code Protection Range 4 Upper Bound Register
CPU3_CPR5_L    	.equ	0xf887d028	; CPU3 Code Protection Range 5 Lower Bound Register
CPU3_CPR5_U    	.equ	0xf887d02c	; CPU3 Code Protection Range 5 Upper Bound Register
CPU3_CPR6_L    	.equ	0xf887d030	; CPU3 Code Protection Range 6 Lower Bound Register
CPU3_CPR6_U    	.equ	0xf887d034	; CPU3 Code Protection Range 6 Upper Bound Register
CPU3_CPR7_L    	.equ	0xf887d038	; CPU3 Code Protection Range 7 Lower Bound Register
CPU3_CPR7_U    	.equ	0xf887d03c	; CPU3 Code Protection Range 7 Upper Bound Register
CPU3_CPR8_L    	.equ	0xf887d040	; CPU3 Code Protection Range 8 Lower Bound Register
CPU3_CPR8_U    	.equ	0xf887d044	; CPU3 Code Protection Range 8 Upper Bound Register
CPU3_CPR9_L    	.equ	0xf887d048	; CPU3 Code Protection Range 9 Lower Bound Register
CPU3_CPR9_U    	.equ	0xf887d04c	; CPU3 Code Protection Range 9 Upper Bound Register
CPU3_CPU_ID    	.equ	0xf887fe18	; CPU3 Identification Register TC1.6.2P
CPU3_CPXE_0    	.equ	0xf887e000	; CPU3 Code Protection Execute Enable Register Set 0
CPU3_CPXE_1    	.equ	0xf887e004	; CPU3 Code Protection Execute Enable Register Set 1
CPU3_CPXE_2    	.equ	0xf887e008	; CPU3 Code Protection Execute Enable Register Set 2
CPU3_CPXE_3    	.equ	0xf887e00c	; CPU3 Code Protection Execute Enable Register Set 3
CPU3_CPXE_4    	.equ	0xf887e040	; CPU3 Code Protection Execute Enable Register Set 4
CPU3_CPXE_5    	.equ	0xf887e044	; CPU3 Code Protection Execute Enable Register Set 5
CPU3_CREVT     	.equ	0xf887fd0c	; CPU3 Core Register Access Event
CPU3_CUS_ID    	.equ	0xf887fe50	; CPU3 Customer ID register
CPU3_DATR      	.equ	0xf8879018	; CPU3 Data Asynchronous Trap Register
CPU3_DBGSR     	.equ	0xf887fd00	; CPU3 Debug Status Register
CPU3_DBGTCR    	.equ	0xf887fd48	; CPU3 Debug Trap Control Register
CPU3_DCON0     	.equ	0xf8879040	; CPU3 Data Memory Control Register
CPU3_DCON2     	.equ	0xf8879000	; CPU3 Data Control Register 2
CPU3_DCX       	.equ	0xf887fd44	; CPU3 Debug Context Save Area Pointer
CPU3_DEADD     	.equ	0xf887901c	; CPU3 Data Error Address Register
CPU3_DIEAR     	.equ	0xf8879020	; CPU3 Data Integrity Error Address Register
CPU3_DIETR     	.equ	0xf8879024	; CPU3 Data Integrity Error Trap Register
CPU3_DLMU_SPROT_RGNACCENA0_R	.equ	0xf886e288	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA0_W	.equ	0xf886e208	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA1_R	.equ	0xf886e298	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA1_W	.equ	0xf886e218	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA2_R	.equ	0xf886e2a8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA2_W	.equ	0xf886e228	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA3_R	.equ	0xf886e2b8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA3_W	.equ	0xf886e238	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA4_R	.equ	0xf886e2c8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA4_W	.equ	0xf886e248	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA5_R	.equ	0xf886e2d8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA5_W	.equ	0xf886e258	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA6_R	.equ	0xf886e2e8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA6_W	.equ	0xf886e268	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA7_R	.equ	0xf886e2f8	; CPU3 Safety Protection Region DLMU Read Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENA7_W	.equ	0xf886e278	; CPU3 Safety Protection Region DLMU Write Access Enable Register A
CPU3_DLMU_SPROT_RGNACCENB0_R	.equ	0xf886e28c	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB0_W	.equ	0xf886e20c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB1_R	.equ	0xf886e29c	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB1_W	.equ	0xf886e21c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB2_R	.equ	0xf886e2ac	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB2_W	.equ	0xf886e22c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB3_R	.equ	0xf886e2bc	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB3_W	.equ	0xf886e23c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB4_R	.equ	0xf886e2cc	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB4_W	.equ	0xf886e24c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB5_R	.equ	0xf886e2dc	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB5_W	.equ	0xf886e25c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB6_R	.equ	0xf886e2ec	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB6_W	.equ	0xf886e26c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB7_R	.equ	0xf886e2fc	; CPU3 Safety Protection Region DLMU Read Access Enable Register B
CPU3_DLMU_SPROT_RGNACCENB7_W	.equ	0xf886e27c	; CPU3 Safety Protection Region DLMU Write Access Enable Register B
CPU3_DLMU_SPROT_RGNLA0	.equ	0xf886e200	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA1	.equ	0xf886e210	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA2	.equ	0xf886e220	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA3	.equ	0xf886e230	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA4	.equ	0xf886e240	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA5	.equ	0xf886e250	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA6	.equ	0xf886e260	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNLA7	.equ	0xf886e270	; CPU3 Safety Protection DLMU Region Lower Address Register
CPU3_DLMU_SPROT_RGNUA0	.equ	0xf886e204	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA1	.equ	0xf886e214	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA2	.equ	0xf886e224	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA3	.equ	0xf886e234	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA4	.equ	0xf886e244	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA5	.equ	0xf886e254	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA6	.equ	0xf886e264	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DLMU_SPROT_RGNUA7	.equ	0xf886e274	; CPU3 Safety protection DLMU Region Upper Address Register
CPU3_DMS       	.equ	0xf887fd40	; CPU3 Debug Monitor Start Address
CPU3_DPR0_L    	.equ	0xf887c000	; CPU3 Data Protection Range 0, Lower Bound Register
CPU3_DPR0_U    	.equ	0xf887c004	; CPU3 Data Protection Range 0, Upper Bound Register
CPU3_DPR10_L   	.equ	0xf887c050	; CPU3 Data Protection Range 10, Lower Bound Register
CPU3_DPR10_U   	.equ	0xf887c054	; CPU3 Data Protection Range 10, Upper Bound Register
CPU3_DPR11_L   	.equ	0xf887c058	; CPU3 Data Protection Range 11, Lower Bound Register
CPU3_DPR11_U   	.equ	0xf887c05c	; CPU3 Data Protection Range 11, Upper Bound Register
CPU3_DPR12_L   	.equ	0xf887c060	; CPU3 Data Protection Range 12, Lower Bound Register
CPU3_DPR12_U   	.equ	0xf887c064	; CPU3 Data Protection Range 12, Upper Bound Register
CPU3_DPR13_L   	.equ	0xf887c068	; CPU3 Data Protection Range 13, Lower Bound Register
CPU3_DPR13_U   	.equ	0xf887c06c	; CPU3 Data Protection Range 13, Upper Bound Register
CPU3_DPR14_L   	.equ	0xf887c070	; CPU3 Data Protection Range 14, Lower Bound Register
CPU3_DPR14_U   	.equ	0xf887c074	; CPU3 Data Protection Range 14, Upper Bound Register
CPU3_DPR15_L   	.equ	0xf887c078	; CPU3 Data Protection Range 15, Lower Bound Register
CPU3_DPR15_U   	.equ	0xf887c07c	; CPU3 Data Protection Range 15, Upper Bound Register
CPU3_DPR16_L   	.equ	0xf887c080	; CPU3 Data Protection Range 16, Lower Bound Register
CPU3_DPR16_U   	.equ	0xf887c084	; CPU3 Data Protection Range 16, Upper Bound Register
CPU3_DPR17_L   	.equ	0xf887c088	; CPU3 Data Protection Range 17, Lower Bound Register
CPU3_DPR17_U   	.equ	0xf887c08c	; CPU3 Data Protection Range 17, Upper Bound Register
CPU3_DPR1_L    	.equ	0xf887c008	; CPU3 Data Protection Range 1, Lower Bound Register
CPU3_DPR1_U    	.equ	0xf887c00c	; CPU3 Data Protection Range 1, Upper Bound Register
CPU3_DPR2_L    	.equ	0xf887c010	; CPU3 Data Protection Range 2, Lower Bound Register
CPU3_DPR2_U    	.equ	0xf887c014	; CPU3 Data Protection Range 2, Upper Bound Register
CPU3_DPR3_L    	.equ	0xf887c018	; CPU3 Data Protection Range 3, Lower Bound Register
CPU3_DPR3_U    	.equ	0xf887c01c	; CPU3 Data Protection Range 3, Upper Bound Register
CPU3_DPR4_L    	.equ	0xf887c020	; CPU3 Data Protection Range 4, Lower Bound Register
CPU3_DPR4_U    	.equ	0xf887c024	; CPU3 Data Protection Range 4, Upper Bound Register
CPU3_DPR5_L    	.equ	0xf887c028	; CPU3 Data Protection Range 5, Lower Bound Register
CPU3_DPR5_U    	.equ	0xf887c02c	; CPU3 Data Protection Range 5, Upper Bound Register
CPU3_DPR6_L    	.equ	0xf887c030	; CPU3 Data Protection Range 6, Lower Bound Register
CPU3_DPR6_U    	.equ	0xf887c034	; CPU3 Data Protection Range 6, Upper Bound Register
CPU3_DPR7_L    	.equ	0xf887c038	; CPU3 Data Protection Range 7, Lower Bound Register
CPU3_DPR7_U    	.equ	0xf887c03c	; CPU3 Data Protection Range 7, Upper Bound Register
CPU3_DPR8_L    	.equ	0xf887c040	; CPU3 Data Protection Range 8, Lower Bound Register
CPU3_DPR8_U    	.equ	0xf887c044	; CPU3 Data Protection Range 8, Upper Bound Register
CPU3_DPR9_L    	.equ	0xf887c048	; CPU3 Data Protection Range 9, Lower Bound Register
CPU3_DPR9_U    	.equ	0xf887c04c	; CPU3 Data Protection Range 9, Upper Bound Register
CPU3_DPRE_0    	.equ	0xf887e010	; CPU3 Data Protection Read Enable Register Set 0
CPU3_DPRE_1    	.equ	0xf887e014	; CPU3 Data Protection Read Enable Register Set 1
CPU3_DPRE_2    	.equ	0xf887e018	; CPU3 Data Protection Read Enable Register Set 2
CPU3_DPRE_3    	.equ	0xf887e01c	; CPU3 Data Protection Read Enable Register Set 3
CPU3_DPRE_4    	.equ	0xf887e050	; CPU3 Data Protection Read Enable Register Set 4
CPU3_DPRE_5    	.equ	0xf887e054	; CPU3 Data Protection Read Enable Register Set 5
CPU3_DPWE_0    	.equ	0xf887e020	; CPU3 Data Protection Write Enable Register Set 0
CPU3_DPWE_1    	.equ	0xf887e024	; CPU3 Data Protection Write Enable Register Set 1
CPU3_DPWE_2    	.equ	0xf887e028	; CPU3 Data Protection Write Enable Register Set 2
CPU3_DPWE_3    	.equ	0xf887e02c	; CPU3 Data Protection Write Enable Register Set 3
CPU3_DPWE_4    	.equ	0xf887e060	; CPU3 Data Protection Write Enable Register Set 4
CPU3_DPWE_5    	.equ	0xf887e064	; CPU3 Data Protection Write Enable Register Set 5
CPU3_DSTR      	.equ	0xf8879010	; CPU3 Data Synchronous Trap Register
CPU3_EXEVT     	.equ	0xf887fd08	; CPU3 External Event Register
CPU3_FCX       	.equ	0xf887fe38	; CPU3 Free CSA List Head Pointer
CPU3_FLASHCON0 	.equ	0xf8861100	; CPU3 Flash Configuration Register 0
CPU3_FLASHCON1 	.equ	0xf8861104	; CPU3 Flash Configuration Register 1
CPU3_FLASHCON2 	.equ	0xf8861108	; CPU3 Flash Configuration Register 2
CPU3_FLASHCON3 	.equ	0xf886110c	; CPU3 Flash Configuration Register 3
CPU3_FPU_TRAP_CON	.equ	0xf887a000	; CPU3 Trap Control Register
CPU3_FPU_TRAP_OPC	.equ	0xf887a008	; CPU3 Trapping Instruction Opcode Register
CPU3_FPU_TRAP_PC	.equ	0xf887a004	; CPU3 Trapping Instruction Program Counter Register
CPU3_FPU_TRAP_SRC1	.equ	0xf887a010	; CPU3 Trapping Instruction Operand Register
CPU3_FPU_TRAP_SRC2	.equ	0xf887a014	; CPU3 Trapping Instruction Operand Register
CPU3_FPU_TRAP_SRC3	.equ	0xf887a018	; CPU3 Trapping Instruction Operand Register
CPU3_ICNT      	.equ	0xf887fc08	; CPU3 Instruction Count
CPU3_ICR       	.equ	0xf887fe2c	; CPU3 Interrupt Control Register
CPU3_ISP       	.equ	0xf887fe28	; CPU3 Interrupt Stack Pointer
CPU3_KRST0     	.equ	0xf886d000	; CPU3 Reset Register 0
CPU3_KRST1     	.equ	0xf886d004	; CPU3 Reset Register 1
CPU3_KRSTCLR   	.equ	0xf886d008	; CPU3 Reset Clear Register
CPU3_LCX       	.equ	0xf887fe3c	; CPU3 Free CSA List Limit Pointer
CPU3_LPB_SPROT_ACCENA_R	.equ	0xf886e110	; CPU3 Safety Protection Region LPB Read Access Enable Register A
CPU3_LPB_SPROT_ACCENB_R	.equ	0xf886e114	; CPU3 Safety Protection Region LPB Read Access Enable Register B
CPU3_M1CNT     	.equ	0xf887fc0c	; CPU3 Multi-Count Register 1
CPU3_M2CNT     	.equ	0xf887fc10	; CPU3 Multi-Count Register 2
CPU3_M3CNT     	.equ	0xf887fc14	; CPU3 Multi-Count Register 3
CPU3_OMASK0    	.equ	0xf886fb18	; CPU3 Overlay Mask Register 0
CPU3_OMASK1    	.equ	0xf886fb24	; CPU3 Overlay Mask Register 1
CPU3_OMASK10   	.equ	0xf886fb90	; CPU3 Overlay Mask Register 10
CPU3_OMASK11   	.equ	0xf886fb9c	; CPU3 Overlay Mask Register 11
CPU3_OMASK12   	.equ	0xf886fba8	; CPU3 Overlay Mask Register 12
CPU3_OMASK13   	.equ	0xf886fbb4	; CPU3 Overlay Mask Register 13
CPU3_OMASK14   	.equ	0xf886fbc0	; CPU3 Overlay Mask Register 14
CPU3_OMASK15   	.equ	0xf886fbcc	; CPU3 Overlay Mask Register 15
CPU3_OMASK16   	.equ	0xf886fbd8	; CPU3 Overlay Mask Register 16
CPU3_OMASK17   	.equ	0xf886fbe4	; CPU3 Overlay Mask Register 17
CPU3_OMASK18   	.equ	0xf886fbf0	; CPU3 Overlay Mask Register 18
CPU3_OMASK19   	.equ	0xf886fbfc	; CPU3 Overlay Mask Register 19
CPU3_OMASK2    	.equ	0xf886fb30	; CPU3 Overlay Mask Register 2
CPU3_OMASK20   	.equ	0xf886fc08	; CPU3 Overlay Mask Register 20
CPU3_OMASK21   	.equ	0xf886fc14	; CPU3 Overlay Mask Register 21
CPU3_OMASK22   	.equ	0xf886fc20	; CPU3 Overlay Mask Register 22
CPU3_OMASK23   	.equ	0xf886fc2c	; CPU3 Overlay Mask Register 23
CPU3_OMASK24   	.equ	0xf886fc38	; CPU3 Overlay Mask Register 24
CPU3_OMASK25   	.equ	0xf886fc44	; CPU3 Overlay Mask Register 25
CPU3_OMASK26   	.equ	0xf886fc50	; CPU3 Overlay Mask Register 26
CPU3_OMASK27   	.equ	0xf886fc5c	; CPU3 Overlay Mask Register 27
CPU3_OMASK28   	.equ	0xf886fc68	; CPU3 Overlay Mask Register 28
CPU3_OMASK29   	.equ	0xf886fc74	; CPU3 Overlay Mask Register 29
CPU3_OMASK3    	.equ	0xf886fb3c	; CPU3 Overlay Mask Register 3
CPU3_OMASK30   	.equ	0xf886fc80	; CPU3 Overlay Mask Register 30
CPU3_OMASK31   	.equ	0xf886fc8c	; CPU3 Overlay Mask Register 31
CPU3_OMASK4    	.equ	0xf886fb48	; CPU3 Overlay Mask Register 4
CPU3_OMASK5    	.equ	0xf886fb54	; CPU3 Overlay Mask Register 5
CPU3_OMASK6    	.equ	0xf886fb60	; CPU3 Overlay Mask Register 6
CPU3_OMASK7    	.equ	0xf886fb6c	; CPU3 Overlay Mask Register 7
CPU3_OMASK8    	.equ	0xf886fb78	; CPU3 Overlay Mask Register 8
CPU3_OMASK9    	.equ	0xf886fb84	; CPU3 Overlay Mask Register 9
CPU3_OSEL      	.equ	0xf886fb00	; CPU3 Overlay Range Select Register
CPU3_OTAR0     	.equ	0xf886fb14	; CPU3 Overlay Target Address Register 0
CPU3_OTAR1     	.equ	0xf886fb20	; CPU3 Overlay Target Address Register 1
CPU3_OTAR10    	.equ	0xf886fb8c	; CPU3 Overlay Target Address Register 10
CPU3_OTAR11    	.equ	0xf886fb98	; CPU3 Overlay Target Address Register 11
CPU3_OTAR12    	.equ	0xf886fba4	; CPU3 Overlay Target Address Register 12
CPU3_OTAR13    	.equ	0xf886fbb0	; CPU3 Overlay Target Address Register 13
CPU3_OTAR14    	.equ	0xf886fbbc	; CPU3 Overlay Target Address Register 14
CPU3_OTAR15    	.equ	0xf886fbc8	; CPU3 Overlay Target Address Register 15
CPU3_OTAR16    	.equ	0xf886fbd4	; CPU3 Overlay Target Address Register 16
CPU3_OTAR17    	.equ	0xf886fbe0	; CPU3 Overlay Target Address Register 17
CPU3_OTAR18    	.equ	0xf886fbec	; CPU3 Overlay Target Address Register 18
CPU3_OTAR19    	.equ	0xf886fbf8	; CPU3 Overlay Target Address Register 19
CPU3_OTAR2     	.equ	0xf886fb2c	; CPU3 Overlay Target Address Register 2
CPU3_OTAR20    	.equ	0xf886fc04	; CPU3 Overlay Target Address Register 20
CPU3_OTAR21    	.equ	0xf886fc10	; CPU3 Overlay Target Address Register 21
CPU3_OTAR22    	.equ	0xf886fc1c	; CPU3 Overlay Target Address Register 22
CPU3_OTAR23    	.equ	0xf886fc28	; CPU3 Overlay Target Address Register 23
CPU3_OTAR24    	.equ	0xf886fc34	; CPU3 Overlay Target Address Register 24
CPU3_OTAR25    	.equ	0xf886fc40	; CPU3 Overlay Target Address Register 25
CPU3_OTAR26    	.equ	0xf886fc4c	; CPU3 Overlay Target Address Register 26
CPU3_OTAR27    	.equ	0xf886fc58	; CPU3 Overlay Target Address Register 27
CPU3_OTAR28    	.equ	0xf886fc64	; CPU3 Overlay Target Address Register 28
CPU3_OTAR29    	.equ	0xf886fc70	; CPU3 Overlay Target Address Register 29
CPU3_OTAR3     	.equ	0xf886fb38	; CPU3 Overlay Target Address Register 3
CPU3_OTAR30    	.equ	0xf886fc7c	; CPU3 Overlay Target Address Register 30
CPU3_OTAR31    	.equ	0xf886fc88	; CPU3 Overlay Target Address Register 31
CPU3_OTAR4     	.equ	0xf886fb44	; CPU3 Overlay Target Address Register 4
CPU3_OTAR5     	.equ	0xf886fb50	; CPU3 Overlay Target Address Register 5
CPU3_OTAR6     	.equ	0xf886fb5c	; CPU3 Overlay Target Address Register 6
CPU3_OTAR7     	.equ	0xf886fb68	; CPU3 Overlay Target Address Register 7
CPU3_OTAR8     	.equ	0xf886fb74	; CPU3 Overlay Target Address Register 8
CPU3_OTAR9     	.equ	0xf886fb80	; CPU3 Overlay Target Address Register 9
CPU3_PC        	.equ	0xf887fe08	; CPU3 Program Counter
CPU3_PCON0     	.equ	0xf887920c	; CPU3 Program Control 0
CPU3_PCON1     	.equ	0xf8879204	; CPU3 Program Control 1
CPU3_PCON2     	.equ	0xf8879208	; CPU3 Program Control 2
CPU3_PCXI      	.equ	0xf887fe00	; CPU3 Previous Context Information Register
CPU3_PIEAR     	.equ	0xf8879210	; CPU3 Program Integrity Error Address Register
CPU3_PIETR     	.equ	0xf8879214	; CPU3 Program Integrity Error Trap Register
CPU3_PMA0      	.equ	0xf8878100	; CPU3 Data Access CacheabilityRegister
CPU3_PMA1      	.equ	0xf8878104	; CPU3 Code Access CacheabilityRegister
CPU3_PMA2      	.equ	0xf8878108	; CPU3 Peripheral Space Identifier register
CPU3_PSTR      	.equ	0xf8879200	; CPU3 Program Synchronous Trap Register
CPU3_PSW       	.equ	0xf887fe04	; CPU3 Program Status Word
CPU3_RABR0     	.equ	0xf886fb10	; CPU3 Redirected Address Base Register 0
CPU3_RABR1     	.equ	0xf886fb1c	; CPU3 Redirected Address Base Register 1
CPU3_RABR10    	.equ	0xf886fb88	; CPU3 Redirected Address Base Register 10
CPU3_RABR11    	.equ	0xf886fb94	; CPU3 Redirected Address Base Register 11
CPU3_RABR12    	.equ	0xf886fba0	; CPU3 Redirected Address Base Register 12
CPU3_RABR13    	.equ	0xf886fbac	; CPU3 Redirected Address Base Register 13
CPU3_RABR14    	.equ	0xf886fbb8	; CPU3 Redirected Address Base Register 14
CPU3_RABR15    	.equ	0xf886fbc4	; CPU3 Redirected Address Base Register 15
CPU3_RABR16    	.equ	0xf886fbd0	; CPU3 Redirected Address Base Register 16
CPU3_RABR17    	.equ	0xf886fbdc	; CPU3 Redirected Address Base Register 17
CPU3_RABR18    	.equ	0xf886fbe8	; CPU3 Redirected Address Base Register 18
CPU3_RABR19    	.equ	0xf886fbf4	; CPU3 Redirected Address Base Register 19
CPU3_RABR2     	.equ	0xf886fb28	; CPU3 Redirected Address Base Register 2
CPU3_RABR20    	.equ	0xf886fc00	; CPU3 Redirected Address Base Register 20
CPU3_RABR21    	.equ	0xf886fc0c	; CPU3 Redirected Address Base Register 21
CPU3_RABR22    	.equ	0xf886fc18	; CPU3 Redirected Address Base Register 22
CPU3_RABR23    	.equ	0xf886fc24	; CPU3 Redirected Address Base Register 23
CPU3_RABR24    	.equ	0xf886fc30	; CPU3 Redirected Address Base Register 24
CPU3_RABR25    	.equ	0xf886fc3c	; CPU3 Redirected Address Base Register 25
CPU3_RABR26    	.equ	0xf886fc48	; CPU3 Redirected Address Base Register 26
CPU3_RABR27    	.equ	0xf886fc54	; CPU3 Redirected Address Base Register 27
CPU3_RABR28    	.equ	0xf886fc60	; CPU3 Redirected Address Base Register 28
CPU3_RABR29    	.equ	0xf886fc6c	; CPU3 Redirected Address Base Register 29
CPU3_RABR3     	.equ	0xf886fb34	; CPU3 Redirected Address Base Register 3
CPU3_RABR30    	.equ	0xf886fc78	; CPU3 Redirected Address Base Register 30
CPU3_RABR31    	.equ	0xf886fc84	; CPU3 Redirected Address Base Register 31
CPU3_RABR4     	.equ	0xf886fb40	; CPU3 Redirected Address Base Register 4
CPU3_RABR5     	.equ	0xf886fb4c	; CPU3 Redirected Address Base Register 5
CPU3_RABR6     	.equ	0xf886fb58	; CPU3 Redirected Address Base Register 6
CPU3_RABR7     	.equ	0xf886fb64	; CPU3 Redirected Address Base Register 7
CPU3_RABR8     	.equ	0xf886fb70	; CPU3 Redirected Address Base Register 8
CPU3_RABR9     	.equ	0xf886fb7c	; CPU3 Redirected Address Base Register 9
CPU3_SEGEN     	.equ	0xf8871030	; CPU3 SRI Error Generation Register
CPU3_SFR_SPROT_ACCENA_W	.equ	0xf886e100	; CPU3 Safety Protection Register Access Enable Register A
CPU3_SFR_SPROT_ACCENB_W	.equ	0xf886e104	; CPU3 Safety Protection Region Access Enable Register B
CPU3_SMACON    	.equ	0xf887900c	; CPU3 SIST Mode Access Control Register
CPU3_SPR_SPROT_RGNACCENA0_R	.equ	0xf886e088	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA0_W	.equ	0xf886e008	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA1_R	.equ	0xf886e098	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA1_W	.equ	0xf886e018	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA2_R	.equ	0xf886e0a8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA2_W	.equ	0xf886e028	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA3_R	.equ	0xf886e0b8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA3_W	.equ	0xf886e038	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA4_R	.equ	0xf886e0c8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA4_W	.equ	0xf886e048	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA5_R	.equ	0xf886e0d8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA5_W	.equ	0xf886e058	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA6_R	.equ	0xf886e0e8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA6_W	.equ	0xf886e068	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA7_R	.equ	0xf886e0f8	; CPU3 Safety Protection Region SPR Read Access Enable Register A
CPU3_SPR_SPROT_RGNACCENA7_W	.equ	0xf886e078	; CPU3 Safety Protection Region SPR Write Access Enable Register A
CPU3_SPR_SPROT_RGNACCENB0_R	.equ	0xf886e08c	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB0_W	.equ	0xf886e00c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB1_R	.equ	0xf886e09c	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB1_W	.equ	0xf886e01c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB2_R	.equ	0xf886e0ac	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB2_W	.equ	0xf886e02c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB3_R	.equ	0xf886e0bc	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB3_W	.equ	0xf886e03c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB4_R	.equ	0xf886e0cc	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB4_W	.equ	0xf886e04c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB5_R	.equ	0xf886e0dc	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB5_W	.equ	0xf886e05c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB6_R	.equ	0xf886e0ec	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB6_W	.equ	0xf886e06c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB7_R	.equ	0xf886e0fc	; CPU3 Safety Protection Region SPR Read Access Enable Register B
CPU3_SPR_SPROT_RGNACCENB7_W	.equ	0xf886e07c	; CPU3 Safety Protection Region SPR Write Access Enable Register B
CPU3_SPR_SPROT_RGNLA0	.equ	0xf886e000	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA1	.equ	0xf886e010	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA2	.equ	0xf886e020	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA3	.equ	0xf886e030	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA4	.equ	0xf886e040	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA5	.equ	0xf886e050	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA6	.equ	0xf886e060	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNLA7	.equ	0xf886e070	; CPU3 Safety Protection SPR Region Lower Address Register
CPU3_SPR_SPROT_RGNUA0	.equ	0xf886e004	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA1	.equ	0xf886e014	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA2	.equ	0xf886e024	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA3	.equ	0xf886e034	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA4	.equ	0xf886e044	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA5	.equ	0xf886e054	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA6	.equ	0xf886e064	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SPR_SPROT_RGNUA7	.equ	0xf886e074	; CPU3 Safety protection SPR Region Upper Address Register
CPU3_SWEVT     	.equ	0xf887fd10	; CPU3 Software Debug Event
CPU3_SYSCON    	.equ	0xf887fe14	; CPU3 System Configuration Register
CPU3_TASK_ASI  	.equ	0xf8878004	; CPU3 Task Address Space Identifier Register
CPU3_TPS_CON   	.equ	0xf887e400	; CPU3 Temporal Protection System Control Register
CPU3_TPS_EXTIM_CLASS_EN	.equ	0xf887e450	; CPU3 Exception Timer Class Enable Register
CPU3_TPS_EXTIM_ENTRY_CVAL	.equ	0xf887e444	; CPU3 Exception Timer Current Value
CPU3_TPS_EXTIM_ENTRY_LVAL	.equ	0xf887e440	; CPUException Timer Load Value
CPU3_TPS_EXTIM_EXIT_CVAL	.equ	0xf887e44c	; CPU3 Exception Timer Current Value
CPU3_TPS_EXTIM_EXIT_LVAL	.equ	0xf887e448	; CPU3 Exception Timer Load Value
CPU3_TPS_EXTIM_FCX	.equ	0xf887e458	; CPU3 Exception Timer Status Register
CPU3_TPS_EXTIM_STAT	.equ	0xf887e454	; CPU3 Exception Timer Status Register
CPU3_TPS_TIMER0	.equ	0xf887e404	; CORE3 Temporal Protection System Timer Register 0
CPU3_TPS_TIMER1	.equ	0xf887e408	; CPU3 Temporal Protection System Timer Register 0
CPU3_TPS_TIMER2	.equ	0xf887e40c	; CPU3 Temporal Protection System Timer Register 0
CPU3_TR0ADR    	.equ	0xf887f004	; CPU3 Trigger Address 0
CPU3_TR0EVT    	.equ	0xf887f000	; CPU3 Trigger Event 0
CPU3_TR1ADR    	.equ	0xf887f00c	; CPU3 Trigger Address 1
CPU3_TR1EVT    	.equ	0xf887f008	; CPU3 Trigger Event 1
CPU3_TR2ADR    	.equ	0xf887f014	; CPU3 Trigger Address 2
CPU3_TR2EVT    	.equ	0xf887f010	; CPU3 Trigger Event 2
CPU3_TR3ADR    	.equ	0xf887f01c	; CPU3 Trigger Address 3
CPU3_TR3EVT    	.equ	0xf887f018	; CPU3 Trigger Event 3
CPU3_TR4ADR    	.equ	0xf887f024	; CPU3 Trigger Address 4
CPU3_TR4EVT    	.equ	0xf887f020	; CPU3 Trigger Event 4
CPU3_TR5ADR    	.equ	0xf887f02c	; CPU3 Trigger Address 5
CPU3_TR5EVT    	.equ	0xf887f028	; CPU3 Trigger Event 5
CPU3_TR6ADR    	.equ	0xf887f034	; CPU3 Trigger Address 6
CPU3_TR6EVT    	.equ	0xf887f030	; CPU3 Trigger Event 6
CPU3_TR7ADR    	.equ	0xf887f03c	; CPU3 Trigger Address 7
CPU3_TR7EVT    	.equ	0xf887f038	; CPU3 Trigger Event 7
CPU3_TRIG_ACC  	.equ	0xf887fd30	; CPU3 TriggerAddressx
CPU4_BIV       	.equ	0xf889fe20	; CPU4 Base Interrupt Vector Table Pointer
CPU4_BTV       	.equ	0xf889fe24	; CPU4 Base Trap Vector Table Pointer
CPU4_CCNT      	.equ	0xf889fc04	; CPU4 CPU Clock Cycle Count
CPU4_CCTRL     	.equ	0xf889fc00	; CPU4 Counter Control
CPU4_COMPAT    	.equ	0xf8899400	; CPU4 Compatibility Control Register
CPU4_CORE_ID   	.equ	0xf889fe1c	; CPU4 Core Identification Register
CPU4_CPR0_L    	.equ	0xf889d000	; CPU4 Code Protection Range 0 Lower Bound Register
CPU4_CPR0_U    	.equ	0xf889d004	; CPU4 Code Protection Range 0 Upper Bound Register
CPU4_CPR1_L    	.equ	0xf889d008	; CPU4 Code Protection Range 1 Lower Bound Register
CPU4_CPR1_U    	.equ	0xf889d00c	; CPU4 Code Protection Range 1 Upper Bound Register
CPU4_CPR2_L    	.equ	0xf889d010	; CPU4 Code Protection Range 2 Lower Bound Register
CPU4_CPR2_U    	.equ	0xf889d014	; CPU4 Code Protection Range 2 Upper Bound Register
CPU4_CPR3_L    	.equ	0xf889d018	; CPU4 Code Protection Range 3 Lower Bound Register
CPU4_CPR3_U    	.equ	0xf889d01c	; CPU4 Code Protection Range 3 Upper Bound Register
CPU4_CPR4_L    	.equ	0xf889d020	; CPU4 Code Protection Range 4 Lower Bound Register
CPU4_CPR4_U    	.equ	0xf889d024	; CPU4 Code Protection Range 4 Upper Bound Register
CPU4_CPR5_L    	.equ	0xf889d028	; CPU4 Code Protection Range 5 Lower Bound Register
CPU4_CPR5_U    	.equ	0xf889d02c	; CPU4 Code Protection Range 5 Upper Bound Register
CPU4_CPR6_L    	.equ	0xf889d030	; CPU4 Code Protection Range 6 Lower Bound Register
CPU4_CPR6_U    	.equ	0xf889d034	; CPU4 Code Protection Range 6 Upper Bound Register
CPU4_CPR7_L    	.equ	0xf889d038	; CPU4 Code Protection Range 7 Lower Bound Register
CPU4_CPR7_U    	.equ	0xf889d03c	; CPU4 Code Protection Range 7 Upper Bound Register
CPU4_CPR8_L    	.equ	0xf889d040	; CPU4 Code Protection Range 8 Lower Bound Register
CPU4_CPR8_U    	.equ	0xf889d044	; CPU4 Code Protection Range 8 Upper Bound Register
CPU4_CPR9_L    	.equ	0xf889d048	; CPU4 Code Protection Range 9 Lower Bound Register
CPU4_CPR9_U    	.equ	0xf889d04c	; CPU4 Code Protection Range 9 Upper Bound Register
CPU4_CPU_ID    	.equ	0xf889fe18	; CPU4 Identification Register TC1.6.2P
CPU4_CPXE_0    	.equ	0xf889e000	; CPU4 Code Protection Execute Enable Register Set 0
CPU4_CPXE_1    	.equ	0xf889e004	; CPU4 Code Protection Execute Enable Register Set 1
CPU4_CPXE_2    	.equ	0xf889e008	; CPU4 Code Protection Execute Enable Register Set 2
CPU4_CPXE_3    	.equ	0xf889e00c	; CPU4 Code Protection Execute Enable Register Set 3
CPU4_CPXE_4    	.equ	0xf889e040	; CPU4 Code Protection Execute Enable Register Set 4
CPU4_CPXE_5    	.equ	0xf889e044	; CPU4 Code Protection Execute Enable Register Set 5
CPU4_CREVT     	.equ	0xf889fd0c	; CPU4 Core Register Access Event
CPU4_CUS_ID    	.equ	0xf889fe50	; CPU4 Customer ID register
CPU4_DATR      	.equ	0xf8899018	; CPU4 Data Asynchronous Trap Register
CPU4_DBGSR     	.equ	0xf889fd00	; CPU4 Debug Status Register
CPU4_DBGTCR    	.equ	0xf889fd48	; CPU4 Debug Trap Control Register
CPU4_DCON0     	.equ	0xf8899040	; CPU4 Data Memory Control Register
CPU4_DCON2     	.equ	0xf8899000	; CPU4 Data Control Register 2
CPU4_DCX       	.equ	0xf889fd44	; CPU4 Debug Context Save Area Pointer
CPU4_DEADD     	.equ	0xf889901c	; CPU4 Data Error Address Register
CPU4_DIEAR     	.equ	0xf8899020	; CPU4 Data Integrity Error Address Register
CPU4_DIETR     	.equ	0xf8899024	; CPU4 Data Integrity Error Trap Register
CPU4_DLMU_SPROT_RGNACCENA0_R	.equ	0xf888e288	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA0_W	.equ	0xf888e208	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA1_R	.equ	0xf888e298	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA1_W	.equ	0xf888e218	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA2_R	.equ	0xf888e2a8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA2_W	.equ	0xf888e228	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA3_R	.equ	0xf888e2b8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA3_W	.equ	0xf888e238	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA4_R	.equ	0xf888e2c8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA4_W	.equ	0xf888e248	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA5_R	.equ	0xf888e2d8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA5_W	.equ	0xf888e258	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA6_R	.equ	0xf888e2e8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA6_W	.equ	0xf888e268	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA7_R	.equ	0xf888e2f8	; CPU4 Safety Protection Region DLMU Read Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENA7_W	.equ	0xf888e278	; CPU4 Safety Protection Region DLMU Write Access Enable Register A
CPU4_DLMU_SPROT_RGNACCENB0_R	.equ	0xf888e28c	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB0_W	.equ	0xf888e20c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB1_R	.equ	0xf888e29c	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB1_W	.equ	0xf888e21c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB2_R	.equ	0xf888e2ac	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB2_W	.equ	0xf888e22c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB3_R	.equ	0xf888e2bc	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB3_W	.equ	0xf888e23c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB4_R	.equ	0xf888e2cc	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB4_W	.equ	0xf888e24c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB5_R	.equ	0xf888e2dc	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB5_W	.equ	0xf888e25c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB6_R	.equ	0xf888e2ec	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB6_W	.equ	0xf888e26c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB7_R	.equ	0xf888e2fc	; CPU4 Safety Protection Region DLMU Read Access Enable Register B
CPU4_DLMU_SPROT_RGNACCENB7_W	.equ	0xf888e27c	; CPU4 Safety Protection Region DLMU Write Access Enable Register B
CPU4_DLMU_SPROT_RGNLA0	.equ	0xf888e200	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA1	.equ	0xf888e210	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA2	.equ	0xf888e220	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA3	.equ	0xf888e230	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA4	.equ	0xf888e240	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA5	.equ	0xf888e250	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA6	.equ	0xf888e260	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNLA7	.equ	0xf888e270	; CPU4 Safety Protection DLMU Region Lower Address Register
CPU4_DLMU_SPROT_RGNUA0	.equ	0xf888e204	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA1	.equ	0xf888e214	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA2	.equ	0xf888e224	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA3	.equ	0xf888e234	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA4	.equ	0xf888e244	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA5	.equ	0xf888e254	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA6	.equ	0xf888e264	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DLMU_SPROT_RGNUA7	.equ	0xf888e274	; CPU4 Safety protection DLMU Region Upper Address Register
CPU4_DMS       	.equ	0xf889fd40	; CPU4 Debug Monitor Start Address
CPU4_DPR0_L    	.equ	0xf889c000	; CPU4 Data Protection Range 0, Lower Bound Register
CPU4_DPR0_U    	.equ	0xf889c004	; CPU4 Data Protection Range 0, Upper Bound Register
CPU4_DPR10_L   	.equ	0xf889c050	; CPU4 Data Protection Range 10, Lower Bound Register
CPU4_DPR10_U   	.equ	0xf889c054	; CPU4 Data Protection Range 10, Upper Bound Register
CPU4_DPR11_L   	.equ	0xf889c058	; CPU4 Data Protection Range 11, Lower Bound Register
CPU4_DPR11_U   	.equ	0xf889c05c	; CPU4 Data Protection Range 11, Upper Bound Register
CPU4_DPR12_L   	.equ	0xf889c060	; CPU4 Data Protection Range 12, Lower Bound Register
CPU4_DPR12_U   	.equ	0xf889c064	; CPU4 Data Protection Range 12, Upper Bound Register
CPU4_DPR13_L   	.equ	0xf889c068	; CPU4 Data Protection Range 13, Lower Bound Register
CPU4_DPR13_U   	.equ	0xf889c06c	; CPU4 Data Protection Range 13, Upper Bound Register
CPU4_DPR14_L   	.equ	0xf889c070	; CPU4 Data Protection Range 14, Lower Bound Register
CPU4_DPR14_U   	.equ	0xf889c074	; CPU4 Data Protection Range 14, Upper Bound Register
CPU4_DPR15_L   	.equ	0xf889c078	; CPU4 Data Protection Range 15, Lower Bound Register
CPU4_DPR15_U   	.equ	0xf889c07c	; CPU4 Data Protection Range 15, Upper Bound Register
CPU4_DPR16_L   	.equ	0xf889c080	; CPU4 Data Protection Range 16, Lower Bound Register
CPU4_DPR16_U   	.equ	0xf889c084	; CPU4 Data Protection Range 16, Upper Bound Register
CPU4_DPR17_L   	.equ	0xf889c088	; CPU4 Data Protection Range 17, Lower Bound Register
CPU4_DPR17_U   	.equ	0xf889c08c	; CPU4 Data Protection Range 17, Upper Bound Register
CPU4_DPR1_L    	.equ	0xf889c008	; CPU4 Data Protection Range 1, Lower Bound Register
CPU4_DPR1_U    	.equ	0xf889c00c	; CPU4 Data Protection Range 1, Upper Bound Register
CPU4_DPR2_L    	.equ	0xf889c010	; CPU4 Data Protection Range 2, Lower Bound Register
CPU4_DPR2_U    	.equ	0xf889c014	; CPU4 Data Protection Range 2, Upper Bound Register
CPU4_DPR3_L    	.equ	0xf889c018	; CPU4 Data Protection Range 3, Lower Bound Register
CPU4_DPR3_U    	.equ	0xf889c01c	; CPU4 Data Protection Range 3, Upper Bound Register
CPU4_DPR4_L    	.equ	0xf889c020	; CPU4 Data Protection Range 4, Lower Bound Register
CPU4_DPR4_U    	.equ	0xf889c024	; CPU4 Data Protection Range 4, Upper Bound Register
CPU4_DPR5_L    	.equ	0xf889c028	; CPU4 Data Protection Range 5, Lower Bound Register
CPU4_DPR5_U    	.equ	0xf889c02c	; CPU4 Data Protection Range 5, Upper Bound Register
CPU4_DPR6_L    	.equ	0xf889c030	; CPU4 Data Protection Range 6, Lower Bound Register
CPU4_DPR6_U    	.equ	0xf889c034	; CPU4 Data Protection Range 6, Upper Bound Register
CPU4_DPR7_L    	.equ	0xf889c038	; CPU4 Data Protection Range 7, Lower Bound Register
CPU4_DPR7_U    	.equ	0xf889c03c	; CPU4 Data Protection Range 7, Upper Bound Register
CPU4_DPR8_L    	.equ	0xf889c040	; CPU4 Data Protection Range 8, Lower Bound Register
CPU4_DPR8_U    	.equ	0xf889c044	; CPU4 Data Protection Range 8, Upper Bound Register
CPU4_DPR9_L    	.equ	0xf889c048	; CPU4 Data Protection Range 9, Lower Bound Register
CPU4_DPR9_U    	.equ	0xf889c04c	; CPU4 Data Protection Range 9, Upper Bound Register
CPU4_DPRE_0    	.equ	0xf889e010	; CPU4 Data Protection Read Enable Register Set 0
CPU4_DPRE_1    	.equ	0xf889e014	; CPU4 Data Protection Read Enable Register Set 1
CPU4_DPRE_2    	.equ	0xf889e018	; CPU4 Data Protection Read Enable Register Set 2
CPU4_DPRE_3    	.equ	0xf889e01c	; CPU4 Data Protection Read Enable Register Set 3
CPU4_DPRE_4    	.equ	0xf889e050	; CPU4 Data Protection Read Enable Register Set 4
CPU4_DPRE_5    	.equ	0xf889e054	; CPU4 Data Protection Read Enable Register Set 5
CPU4_DPWE_0    	.equ	0xf889e020	; CPU4 Data Protection Write Enable Register Set 0
CPU4_DPWE_1    	.equ	0xf889e024	; CPU4 Data Protection Write Enable Register Set 1
CPU4_DPWE_2    	.equ	0xf889e028	; CPU4 Data Protection Write Enable Register Set 2
CPU4_DPWE_3    	.equ	0xf889e02c	; CPU4 Data Protection Write Enable Register Set 3
CPU4_DPWE_4    	.equ	0xf889e060	; CPU4 Data Protection Write Enable Register Set 4
CPU4_DPWE_5    	.equ	0xf889e064	; CPU4 Data Protection Write Enable Register Set 5
CPU4_DSTR      	.equ	0xf8899010	; CPU4 Data Synchronous Trap Register
CPU4_EXEVT     	.equ	0xf889fd08	; CPU4 External Event Register
CPU4_FCX       	.equ	0xf889fe38	; CPU4 Free CSA List Head Pointer
CPU4_FLASHCON0 	.equ	0xf8881100	; CPU4 Flash Configuration Register 0
CPU4_FLASHCON1 	.equ	0xf8881104	; CPU4 Flash Configuration Register 1
CPU4_FLASHCON2 	.equ	0xf8881108	; CPU4 Flash Configuration Register 2
CPU4_FLASHCON3 	.equ	0xf888110c	; CPU4 Flash Configuration Register 3
CPU4_FPU_TRAP_CON	.equ	0xf889a000	; CPU4 Trap Control Register
CPU4_FPU_TRAP_OPC	.equ	0xf889a008	; CPU4 Trapping Instruction Opcode Register
CPU4_FPU_TRAP_PC	.equ	0xf889a004	; CPU4 Trapping Instruction Program Counter Register
CPU4_FPU_TRAP_SRC1	.equ	0xf889a010	; CPU4 Trapping Instruction Operand Register
CPU4_FPU_TRAP_SRC2	.equ	0xf889a014	; CPU4 Trapping Instruction Operand Register
CPU4_FPU_TRAP_SRC3	.equ	0xf889a018	; CPU4 Trapping Instruction Operand Register
CPU4_ICNT      	.equ	0xf889fc08	; CPU4 Instruction Count
CPU4_ICR       	.equ	0xf889fe2c	; CPU4 Interrupt Control Register
CPU4_ISP       	.equ	0xf889fe28	; CPU4 Interrupt Stack Pointer
CPU4_KRST0     	.equ	0xf888d000	; CPU4 Reset Register 0
CPU4_KRST1     	.equ	0xf888d004	; CPU4 Reset Register 1
CPU4_KRSTCLR   	.equ	0xf888d008	; CPU4 Reset Clear Register
CPU4_LCX       	.equ	0xf889fe3c	; CPU4 Free CSA List Limit Pointer
CPU4_LPB_SPROT_ACCENA_R	.equ	0xf888e110	; CPU4 Safety Protection Region LPB Read Access Enable Register A
CPU4_LPB_SPROT_ACCENB_R	.equ	0xf888e114	; CPU4 Safety Protection Region LPB Read Access Enable Register B
CPU4_M1CNT     	.equ	0xf889fc0c	; CPU4 Multi-Count Register 1
CPU4_M2CNT     	.equ	0xf889fc10	; CPU4 Multi-Count Register 2
CPU4_M3CNT     	.equ	0xf889fc14	; CPU4 Multi-Count Register 3
CPU4_OMASK0    	.equ	0xf888fb18	; CPU4 Overlay Mask Register 0
CPU4_OMASK1    	.equ	0xf888fb24	; CPU4 Overlay Mask Register 1
CPU4_OMASK10   	.equ	0xf888fb90	; CPU4 Overlay Mask Register 10
CPU4_OMASK11   	.equ	0xf888fb9c	; CPU4 Overlay Mask Register 11
CPU4_OMASK12   	.equ	0xf888fba8	; CPU4 Overlay Mask Register 12
CPU4_OMASK13   	.equ	0xf888fbb4	; CPU4 Overlay Mask Register 13
CPU4_OMASK14   	.equ	0xf888fbc0	; CPU4 Overlay Mask Register 14
CPU4_OMASK15   	.equ	0xf888fbcc	; CPU4 Overlay Mask Register 15
CPU4_OMASK16   	.equ	0xf888fbd8	; CPU4 Overlay Mask Register 16
CPU4_OMASK17   	.equ	0xf888fbe4	; CPU4 Overlay Mask Register 17
CPU4_OMASK18   	.equ	0xf888fbf0	; CPU4 Overlay Mask Register 18
CPU4_OMASK19   	.equ	0xf888fbfc	; CPU4 Overlay Mask Register 19
CPU4_OMASK2    	.equ	0xf888fb30	; CPU4 Overlay Mask Register 2
CPU4_OMASK20   	.equ	0xf888fc08	; CPU4 Overlay Mask Register 20
CPU4_OMASK21   	.equ	0xf888fc14	; CPU4 Overlay Mask Register 21
CPU4_OMASK22   	.equ	0xf888fc20	; CPU4 Overlay Mask Register 22
CPU4_OMASK23   	.equ	0xf888fc2c	; CPU4 Overlay Mask Register 23
CPU4_OMASK24   	.equ	0xf888fc38	; CPU4 Overlay Mask Register 24
CPU4_OMASK25   	.equ	0xf888fc44	; CPU4 Overlay Mask Register 25
CPU4_OMASK26   	.equ	0xf888fc50	; CPU4 Overlay Mask Register 26
CPU4_OMASK27   	.equ	0xf888fc5c	; CPU4 Overlay Mask Register 27
CPU4_OMASK28   	.equ	0xf888fc68	; CPU4 Overlay Mask Register 28
CPU4_OMASK29   	.equ	0xf888fc74	; CPU4 Overlay Mask Register 29
CPU4_OMASK3    	.equ	0xf888fb3c	; CPU4 Overlay Mask Register 3
CPU4_OMASK30   	.equ	0xf888fc80	; CPU4 Overlay Mask Register 30
CPU4_OMASK31   	.equ	0xf888fc8c	; CPU4 Overlay Mask Register 31
CPU4_OMASK4    	.equ	0xf888fb48	; CPU4 Overlay Mask Register 4
CPU4_OMASK5    	.equ	0xf888fb54	; CPU4 Overlay Mask Register 5
CPU4_OMASK6    	.equ	0xf888fb60	; CPU4 Overlay Mask Register 6
CPU4_OMASK7    	.equ	0xf888fb6c	; CPU4 Overlay Mask Register 7
CPU4_OMASK8    	.equ	0xf888fb78	; CPU4 Overlay Mask Register 8
CPU4_OMASK9    	.equ	0xf888fb84	; CPU4 Overlay Mask Register 9
CPU4_OSEL      	.equ	0xf888fb00	; CPU4 Overlay Range Select Register
CPU4_OTAR0     	.equ	0xf888fb14	; CPU4 Overlay Target Address Register 0
CPU4_OTAR1     	.equ	0xf888fb20	; CPU4 Overlay Target Address Register 1
CPU4_OTAR10    	.equ	0xf888fb8c	; CPU4 Overlay Target Address Register 10
CPU4_OTAR11    	.equ	0xf888fb98	; CPU4 Overlay Target Address Register 11
CPU4_OTAR12    	.equ	0xf888fba4	; CPU4 Overlay Target Address Register 12
CPU4_OTAR13    	.equ	0xf888fbb0	; CPU4 Overlay Target Address Register 13
CPU4_OTAR14    	.equ	0xf888fbbc	; CPU4 Overlay Target Address Register 14
CPU4_OTAR15    	.equ	0xf888fbc8	; CPU4 Overlay Target Address Register 15
CPU4_OTAR16    	.equ	0xf888fbd4	; CPU4 Overlay Target Address Register 16
CPU4_OTAR17    	.equ	0xf888fbe0	; CPU4 Overlay Target Address Register 17
CPU4_OTAR18    	.equ	0xf888fbec	; CPU4 Overlay Target Address Register 18
CPU4_OTAR19    	.equ	0xf888fbf8	; CPU4 Overlay Target Address Register 19
CPU4_OTAR2     	.equ	0xf888fb2c	; CPU4 Overlay Target Address Register 2
CPU4_OTAR20    	.equ	0xf888fc04	; CPU4 Overlay Target Address Register 20
CPU4_OTAR21    	.equ	0xf888fc10	; CPU4 Overlay Target Address Register 21
CPU4_OTAR22    	.equ	0xf888fc1c	; CPU4 Overlay Target Address Register 22
CPU4_OTAR23    	.equ	0xf888fc28	; CPU4 Overlay Target Address Register 23
CPU4_OTAR24    	.equ	0xf888fc34	; CPU4 Overlay Target Address Register 24
CPU4_OTAR25    	.equ	0xf888fc40	; CPU4 Overlay Target Address Register 25
CPU4_OTAR26    	.equ	0xf888fc4c	; CPU4 Overlay Target Address Register 26
CPU4_OTAR27    	.equ	0xf888fc58	; CPU4 Overlay Target Address Register 27
CPU4_OTAR28    	.equ	0xf888fc64	; CPU4 Overlay Target Address Register 28
CPU4_OTAR29    	.equ	0xf888fc70	; CPU4 Overlay Target Address Register 29
CPU4_OTAR3     	.equ	0xf888fb38	; CPU4 Overlay Target Address Register 3
CPU4_OTAR30    	.equ	0xf888fc7c	; CPU4 Overlay Target Address Register 30
CPU4_OTAR31    	.equ	0xf888fc88	; CPU4 Overlay Target Address Register 31
CPU4_OTAR4     	.equ	0xf888fb44	; CPU4 Overlay Target Address Register 4
CPU4_OTAR5     	.equ	0xf888fb50	; CPU4 Overlay Target Address Register 5
CPU4_OTAR6     	.equ	0xf888fb5c	; CPU4 Overlay Target Address Register 6
CPU4_OTAR7     	.equ	0xf888fb68	; CPU4 Overlay Target Address Register 7
CPU4_OTAR8     	.equ	0xf888fb74	; CPU4 Overlay Target Address Register 8
CPU4_OTAR9     	.equ	0xf888fb80	; CPU4 Overlay Target Address Register 9
CPU4_PC        	.equ	0xf889fe08	; CPU4 Program Counter
CPU4_PCON0     	.equ	0xf889920c	; CPU4 Program Control 0
CPU4_PCON1     	.equ	0xf8899204	; CPU4 Program Control 1
CPU4_PCON2     	.equ	0xf8899208	; CPU4 Program Control 2
CPU4_PCXI      	.equ	0xf889fe00	; CPU4 Previous Context Information Register
CPU4_PIEAR     	.equ	0xf8899210	; CPU4 Program Integrity Error Address Register
CPU4_PIETR     	.equ	0xf8899214	; CPU4 Program Integrity Error Trap Register
CPU4_PMA0      	.equ	0xf8898100	; CPU4 Data Access CacheabilityRegister
CPU4_PMA1      	.equ	0xf8898104	; CPU4 Code Access CacheabilityRegister
CPU4_PMA2      	.equ	0xf8898108	; CPU4 Peripheral Space Identifier register
CPU4_PSTR      	.equ	0xf8899200	; CPU4 Program Synchronous Trap Register
CPU4_PSW       	.equ	0xf889fe04	; CPU4 Program Status Word
CPU4_RABR0     	.equ	0xf888fb10	; CPU4 Redirected Address Base Register 0
CPU4_RABR1     	.equ	0xf888fb1c	; CPU4 Redirected Address Base Register 1
CPU4_RABR10    	.equ	0xf888fb88	; CPU4 Redirected Address Base Register 10
CPU4_RABR11    	.equ	0xf888fb94	; CPU4 Redirected Address Base Register 11
CPU4_RABR12    	.equ	0xf888fba0	; CPU4 Redirected Address Base Register 12
CPU4_RABR13    	.equ	0xf888fbac	; CPU4 Redirected Address Base Register 13
CPU4_RABR14    	.equ	0xf888fbb8	; CPU4 Redirected Address Base Register 14
CPU4_RABR15    	.equ	0xf888fbc4	; CPU4 Redirected Address Base Register 15
CPU4_RABR16    	.equ	0xf888fbd0	; CPU4 Redirected Address Base Register 16
CPU4_RABR17    	.equ	0xf888fbdc	; CPU4 Redirected Address Base Register 17
CPU4_RABR18    	.equ	0xf888fbe8	; CPU4 Redirected Address Base Register 18
CPU4_RABR19    	.equ	0xf888fbf4	; CPU4 Redirected Address Base Register 19
CPU4_RABR2     	.equ	0xf888fb28	; CPU4 Redirected Address Base Register 2
CPU4_RABR20    	.equ	0xf888fc00	; CPU4 Redirected Address Base Register 20
CPU4_RABR21    	.equ	0xf888fc0c	; CPU4 Redirected Address Base Register 21
CPU4_RABR22    	.equ	0xf888fc18	; CPU4 Redirected Address Base Register 22
CPU4_RABR23    	.equ	0xf888fc24	; CPU4 Redirected Address Base Register 23
CPU4_RABR24    	.equ	0xf888fc30	; CPU4 Redirected Address Base Register 24
CPU4_RABR25    	.equ	0xf888fc3c	; CPU4 Redirected Address Base Register 25
CPU4_RABR26    	.equ	0xf888fc48	; CPU4 Redirected Address Base Register 26
CPU4_RABR27    	.equ	0xf888fc54	; CPU4 Redirected Address Base Register 27
CPU4_RABR28    	.equ	0xf888fc60	; CPU4 Redirected Address Base Register 28
CPU4_RABR29    	.equ	0xf888fc6c	; CPU4 Redirected Address Base Register 29
CPU4_RABR3     	.equ	0xf888fb34	; CPU4 Redirected Address Base Register 3
CPU4_RABR30    	.equ	0xf888fc78	; CPU4 Redirected Address Base Register 30
CPU4_RABR31    	.equ	0xf888fc84	; CPU4 Redirected Address Base Register 31
CPU4_RABR4     	.equ	0xf888fb40	; CPU4 Redirected Address Base Register 4
CPU4_RABR5     	.equ	0xf888fb4c	; CPU4 Redirected Address Base Register 5
CPU4_RABR6     	.equ	0xf888fb58	; CPU4 Redirected Address Base Register 6
CPU4_RABR7     	.equ	0xf888fb64	; CPU4 Redirected Address Base Register 7
CPU4_RABR8     	.equ	0xf888fb70	; CPU4 Redirected Address Base Register 8
CPU4_RABR9     	.equ	0xf888fb7c	; CPU4 Redirected Address Base Register 9
CPU4_SEGEN     	.equ	0xf8891030	; CPU4 SRI Error Generation Register
CPU4_SFR_SPROT_ACCENA_W	.equ	0xf888e100	; CPU4 Safety Protection Register Access Enable Register A
CPU4_SFR_SPROT_ACCENB_W	.equ	0xf888e104	; CPU4 Safety Protection Region Access Enable Register B
CPU4_SMACON    	.equ	0xf889900c	; CPU4 SIST Mode Access Control Register
CPU4_SPR_SPROT_RGNACCENA0_R	.equ	0xf888e088	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA0_W	.equ	0xf888e008	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA1_R	.equ	0xf888e098	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA1_W	.equ	0xf888e018	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA2_R	.equ	0xf888e0a8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA2_W	.equ	0xf888e028	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA3_R	.equ	0xf888e0b8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA3_W	.equ	0xf888e038	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA4_R	.equ	0xf888e0c8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA4_W	.equ	0xf888e048	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA5_R	.equ	0xf888e0d8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA5_W	.equ	0xf888e058	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA6_R	.equ	0xf888e0e8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA6_W	.equ	0xf888e068	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA7_R	.equ	0xf888e0f8	; CPU4 Safety Protection Region SPR Read Access Enable Register A
CPU4_SPR_SPROT_RGNACCENA7_W	.equ	0xf888e078	; CPU4 Safety Protection Region SPR Write Access Enable Register A
CPU4_SPR_SPROT_RGNACCENB0_R	.equ	0xf888e08c	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB0_W	.equ	0xf888e00c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB1_R	.equ	0xf888e09c	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB1_W	.equ	0xf888e01c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB2_R	.equ	0xf888e0ac	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB2_W	.equ	0xf888e02c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB3_R	.equ	0xf888e0bc	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB3_W	.equ	0xf888e03c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB4_R	.equ	0xf888e0cc	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB4_W	.equ	0xf888e04c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB5_R	.equ	0xf888e0dc	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB5_W	.equ	0xf888e05c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB6_R	.equ	0xf888e0ec	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB6_W	.equ	0xf888e06c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB7_R	.equ	0xf888e0fc	; CPU4 Safety Protection Region SPR Read Access Enable Register B
CPU4_SPR_SPROT_RGNACCENB7_W	.equ	0xf888e07c	; CPU4 Safety Protection Region SPR Write Access Enable Register B
CPU4_SPR_SPROT_RGNLA0	.equ	0xf888e000	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA1	.equ	0xf888e010	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA2	.equ	0xf888e020	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA3	.equ	0xf888e030	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA4	.equ	0xf888e040	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA5	.equ	0xf888e050	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA6	.equ	0xf888e060	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNLA7	.equ	0xf888e070	; CPU4 Safety Protection SPR Region Lower Address Register
CPU4_SPR_SPROT_RGNUA0	.equ	0xf888e004	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA1	.equ	0xf888e014	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA2	.equ	0xf888e024	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA3	.equ	0xf888e034	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA4	.equ	0xf888e044	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA5	.equ	0xf888e054	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA6	.equ	0xf888e064	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SPR_SPROT_RGNUA7	.equ	0xf888e074	; CPU4 Safety protection SPR Region Upper Address Register
CPU4_SWEVT     	.equ	0xf889fd10	; CPU4 Software Debug Event
CPU4_SYSCON    	.equ	0xf889fe14	; CPU4 System Configuration Register
CPU4_TASK_ASI  	.equ	0xf8898004	; CPU4 Task Address Space Identifier Register
CPU4_TPS_CON   	.equ	0xf889e400	; CPU4 Temporal Protection System Control Register
CPU4_TPS_EXTIM_CLASS_EN	.equ	0xf889e450	; CPU4 Exception Timer Class Enable Register
CPU4_TPS_EXTIM_ENTRY_CVAL	.equ	0xf889e444	; CPU4 Exception Timer Current Value
CPU4_TPS_EXTIM_ENTRY_LVAL	.equ	0xf889e440	; CPUException Timer Load Value
CPU4_TPS_EXTIM_EXIT_CVAL	.equ	0xf889e44c	; CPU4 Exception Timer Current Value
CPU4_TPS_EXTIM_EXIT_LVAL	.equ	0xf889e448	; CPU4 Exception Timer Load Value
CPU4_TPS_EXTIM_FCX	.equ	0xf889e458	; CPU4 Exception Timer Status Register
CPU4_TPS_EXTIM_STAT	.equ	0xf889e454	; CPU4 Exception Timer Status Register
CPU4_TPS_TIMER0	.equ	0xf889e404	; CORE4 Temporal Protection System Timer Register 0
CPU4_TPS_TIMER1	.equ	0xf889e408	; CPU4 Temporal Protection System Timer Register 0
CPU4_TPS_TIMER2	.equ	0xf889e40c	; CPU4 Temporal Protection System Timer Register 0
CPU4_TR0ADR    	.equ	0xf889f004	; CPU4 Trigger Address 0
CPU4_TR0EVT    	.equ	0xf889f000	; CPU4 Trigger Event 0
CPU4_TR1ADR    	.equ	0xf889f00c	; CPU4 Trigger Address 1
CPU4_TR1EVT    	.equ	0xf889f008	; CPU4 Trigger Event 1
CPU4_TR2ADR    	.equ	0xf889f014	; CPU4 Trigger Address 2
CPU4_TR2EVT    	.equ	0xf889f010	; CPU4 Trigger Event 2
CPU4_TR3ADR    	.equ	0xf889f01c	; CPU4 Trigger Address 3
CPU4_TR3EVT    	.equ	0xf889f018	; CPU4 Trigger Event 3
CPU4_TR4ADR    	.equ	0xf889f024	; CPU4 Trigger Address 4
CPU4_TR4EVT    	.equ	0xf889f020	; CPU4 Trigger Event 4
CPU4_TR5ADR    	.equ	0xf889f02c	; CPU4 Trigger Address 5
CPU4_TR5EVT    	.equ	0xf889f028	; CPU4 Trigger Event 5
CPU4_TR6ADR    	.equ	0xf889f034	; CPU4 Trigger Address 6
CPU4_TR6EVT    	.equ	0xf889f030	; CPU4 Trigger Event 6
CPU4_TR7ADR    	.equ	0xf889f03c	; CPU4 Trigger Address 7
CPU4_TR7EVT    	.equ	0xf889f038	; CPU4 Trigger Event 7
CPU4_TRIG_ACC  	.equ	0xf889fd30	; CPU4 TriggerAddressx
CPU5_BIV       	.equ	0xf88dfe20	; CPU5 Base Interrupt Vector Table Pointer
CPU5_BTV       	.equ	0xf88dfe24	; CPU5 Base Trap Vector Table Pointer
CPU5_CCNT      	.equ	0xf88dfc04	; CPU5 CPU Clock Cycle Count
CPU5_CCTRL     	.equ	0xf88dfc00	; CPU5 Counter Control
CPU5_COMPAT    	.equ	0xf88d9400	; CPU5 Compatibility Control Register
CPU5_CORE_ID   	.equ	0xf88dfe1c	; CPU5 Core Identification Register
CPU5_CPR0_L    	.equ	0xf88dd000	; CPU5 Code Protection Range 0 Lower Bound Register
CPU5_CPR0_U    	.equ	0xf88dd004	; CPU5 Code Protection Range 0 Upper Bound Register
CPU5_CPR1_L    	.equ	0xf88dd008	; CPU5 Code Protection Range 1 Lower Bound Register
CPU5_CPR1_U    	.equ	0xf88dd00c	; CPU5 Code Protection Range 1 Upper Bound Register
CPU5_CPR2_L    	.equ	0xf88dd010	; CPU5 Code Protection Range 2 Lower Bound Register
CPU5_CPR2_U    	.equ	0xf88dd014	; CPU5 Code Protection Range 2 Upper Bound Register
CPU5_CPR3_L    	.equ	0xf88dd018	; CPU5 Code Protection Range 3 Lower Bound Register
CPU5_CPR3_U    	.equ	0xf88dd01c	; CPU5 Code Protection Range 3 Upper Bound Register
CPU5_CPR4_L    	.equ	0xf88dd020	; CPU5 Code Protection Range 4 Lower Bound Register
CPU5_CPR4_U    	.equ	0xf88dd024	; CPU5 Code Protection Range 4 Upper Bound Register
CPU5_CPR5_L    	.equ	0xf88dd028	; CPU5 Code Protection Range 5 Lower Bound Register
CPU5_CPR5_U    	.equ	0xf88dd02c	; CPU5 Code Protection Range 5 Upper Bound Register
CPU5_CPR6_L    	.equ	0xf88dd030	; CPU5 Code Protection Range 6 Lower Bound Register
CPU5_CPR6_U    	.equ	0xf88dd034	; CPU5 Code Protection Range 6 Upper Bound Register
CPU5_CPR7_L    	.equ	0xf88dd038	; CPU5 Code Protection Range 7 Lower Bound Register
CPU5_CPR7_U    	.equ	0xf88dd03c	; CPU5 Code Protection Range 7 Upper Bound Register
CPU5_CPR8_L    	.equ	0xf88dd040	; CPU5 Code Protection Range 8 Lower Bound Register
CPU5_CPR8_U    	.equ	0xf88dd044	; CPU5 Code Protection Range 8 Upper Bound Register
CPU5_CPR9_L    	.equ	0xf88dd048	; CPU5 Code Protection Range 9 Lower Bound Register
CPU5_CPR9_U    	.equ	0xf88dd04c	; CPU5 Code Protection Range 9 Upper Bound Register
CPU5_CPU_ID    	.equ	0xf88dfe18	; CPU5 Identification Register TC1.6.2P
CPU5_CPXE_0    	.equ	0xf88de000	; CPU5 Code Protection Execute Enable Register Set 0
CPU5_CPXE_1    	.equ	0xf88de004	; CPU5 Code Protection Execute Enable Register Set 1
CPU5_CPXE_2    	.equ	0xf88de008	; CPU5 Code Protection Execute Enable Register Set 2
CPU5_CPXE_3    	.equ	0xf88de00c	; CPU5 Code Protection Execute Enable Register Set 3
CPU5_CPXE_4    	.equ	0xf88de040	; CPU5 Code Protection Execute Enable Register Set 4
CPU5_CPXE_5    	.equ	0xf88de044	; CPU5 Code Protection Execute Enable Register Set 5
CPU5_CREVT     	.equ	0xf88dfd0c	; CPU5 Core Register Access Event
CPU5_CUS_ID    	.equ	0xf88dfe50	; CPU5 Customer ID register
CPU5_DATR      	.equ	0xf88d9018	; CPU5 Data Asynchronous Trap Register
CPU5_DBGSR     	.equ	0xf88dfd00	; CPU5 Debug Status Register
CPU5_DBGTCR    	.equ	0xf88dfd48	; CPU5 Debug Trap Control Register
CPU5_DCON0     	.equ	0xf88d9040	; CPU5 Data Memory Control Register
CPU5_DCON2     	.equ	0xf88d9000	; CPU5 Data Control Register 2
CPU5_DCX       	.equ	0xf88dfd44	; CPU5 Debug Context Save Area Pointer
CPU5_DEADD     	.equ	0xf88d901c	; CPU5 Data Error Address Register
CPU5_DIEAR     	.equ	0xf88d9020	; CPU5 Data Integrity Error Address Register
CPU5_DIETR     	.equ	0xf88d9024	; CPU5 Data Integrity Error Trap Register
CPU5_DLMU_SPROT_RGNACCENA0_R	.equ	0xf88ce288	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA0_W	.equ	0xf88ce208	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA1_R	.equ	0xf88ce298	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA1_W	.equ	0xf88ce218	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA2_R	.equ	0xf88ce2a8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA2_W	.equ	0xf88ce228	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA3_R	.equ	0xf88ce2b8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA3_W	.equ	0xf88ce238	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA4_R	.equ	0xf88ce2c8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA4_W	.equ	0xf88ce248	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA5_R	.equ	0xf88ce2d8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA5_W	.equ	0xf88ce258	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA6_R	.equ	0xf88ce2e8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA6_W	.equ	0xf88ce268	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA7_R	.equ	0xf88ce2f8	; CPU5 Safety Protection Region DLMU Read Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENA7_W	.equ	0xf88ce278	; CPU5 Safety Protection Region DLMU Write Access Enable Register A
CPU5_DLMU_SPROT_RGNACCENB0_R	.equ	0xf88ce28c	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB0_W	.equ	0xf88ce20c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB1_R	.equ	0xf88ce29c	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB1_W	.equ	0xf88ce21c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB2_R	.equ	0xf88ce2ac	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB2_W	.equ	0xf88ce22c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB3_R	.equ	0xf88ce2bc	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB3_W	.equ	0xf88ce23c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB4_R	.equ	0xf88ce2cc	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB4_W	.equ	0xf88ce24c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB5_R	.equ	0xf88ce2dc	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB5_W	.equ	0xf88ce25c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB6_R	.equ	0xf88ce2ec	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB6_W	.equ	0xf88ce26c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB7_R	.equ	0xf88ce2fc	; CPU5 Safety Protection Region DLMU Read Access Enable Register B
CPU5_DLMU_SPROT_RGNACCENB7_W	.equ	0xf88ce27c	; CPU5 Safety Protection Region DLMU Write Access Enable Register B
CPU5_DLMU_SPROT_RGNLA0	.equ	0xf88ce200	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA1	.equ	0xf88ce210	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA2	.equ	0xf88ce220	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA3	.equ	0xf88ce230	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA4	.equ	0xf88ce240	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA5	.equ	0xf88ce250	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA6	.equ	0xf88ce260	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNLA7	.equ	0xf88ce270	; CPU5 Safety Protection DLMU Region Lower Address Register
CPU5_DLMU_SPROT_RGNUA0	.equ	0xf88ce204	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA1	.equ	0xf88ce214	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA2	.equ	0xf88ce224	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA3	.equ	0xf88ce234	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA4	.equ	0xf88ce244	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA5	.equ	0xf88ce254	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA6	.equ	0xf88ce264	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DLMU_SPROT_RGNUA7	.equ	0xf88ce274	; CPU5 Safety protection DLMU Region Upper Address Register
CPU5_DMS       	.equ	0xf88dfd40	; CPU5 Debug Monitor Start Address
CPU5_DPR0_L    	.equ	0xf88dc000	; CPU5 Data Protection Range 0, Lower Bound Register
CPU5_DPR0_U    	.equ	0xf88dc004	; CPU5 Data Protection Range 0, Upper Bound Register
CPU5_DPR10_L   	.equ	0xf88dc050	; CPU5 Data Protection Range 10, Lower Bound Register
CPU5_DPR10_U   	.equ	0xf88dc054	; CPU5 Data Protection Range 10, Upper Bound Register
CPU5_DPR11_L   	.equ	0xf88dc058	; CPU5 Data Protection Range 11, Lower Bound Register
CPU5_DPR11_U   	.equ	0xf88dc05c	; CPU5 Data Protection Range 11, Upper Bound Register
CPU5_DPR12_L   	.equ	0xf88dc060	; CPU5 Data Protection Range 12, Lower Bound Register
CPU5_DPR12_U   	.equ	0xf88dc064	; CPU5 Data Protection Range 12, Upper Bound Register
CPU5_DPR13_L   	.equ	0xf88dc068	; CPU5 Data Protection Range 13, Lower Bound Register
CPU5_DPR13_U   	.equ	0xf88dc06c	; CPU5 Data Protection Range 13, Upper Bound Register
CPU5_DPR14_L   	.equ	0xf88dc070	; CPU5 Data Protection Range 14, Lower Bound Register
CPU5_DPR14_U   	.equ	0xf88dc074	; CPU5 Data Protection Range 14, Upper Bound Register
CPU5_DPR15_L   	.equ	0xf88dc078	; CPU5 Data Protection Range 15, Lower Bound Register
CPU5_DPR15_U   	.equ	0xf88dc07c	; CPU5 Data Protection Range 15, Upper Bound Register
CPU5_DPR16_L   	.equ	0xf88dc080	; CPU5 Data Protection Range 16, Lower Bound Register
CPU5_DPR16_U   	.equ	0xf88dc084	; CPU5 Data Protection Range 16, Upper Bound Register
CPU5_DPR17_L   	.equ	0xf88dc088	; CPU5 Data Protection Range 17, Lower Bound Register
CPU5_DPR17_U   	.equ	0xf88dc08c	; CPU5 Data Protection Range 17, Upper Bound Register
CPU5_DPR1_L    	.equ	0xf88dc008	; CPU5 Data Protection Range 1, Lower Bound Register
CPU5_DPR1_U    	.equ	0xf88dc00c	; CPU5 Data Protection Range 1, Upper Bound Register
CPU5_DPR2_L    	.equ	0xf88dc010	; CPU5 Data Protection Range 2, Lower Bound Register
CPU5_DPR2_U    	.equ	0xf88dc014	; CPU5 Data Protection Range 2, Upper Bound Register
CPU5_DPR3_L    	.equ	0xf88dc018	; CPU5 Data Protection Range 3, Lower Bound Register
CPU5_DPR3_U    	.equ	0xf88dc01c	; CPU5 Data Protection Range 3, Upper Bound Register
CPU5_DPR4_L    	.equ	0xf88dc020	; CPU5 Data Protection Range 4, Lower Bound Register
CPU5_DPR4_U    	.equ	0xf88dc024	; CPU5 Data Protection Range 4, Upper Bound Register
CPU5_DPR5_L    	.equ	0xf88dc028	; CPU5 Data Protection Range 5, Lower Bound Register
CPU5_DPR5_U    	.equ	0xf88dc02c	; CPU5 Data Protection Range 5, Upper Bound Register
CPU5_DPR6_L    	.equ	0xf88dc030	; CPU5 Data Protection Range 6, Lower Bound Register
CPU5_DPR6_U    	.equ	0xf88dc034	; CPU5 Data Protection Range 6, Upper Bound Register
CPU5_DPR7_L    	.equ	0xf88dc038	; CPU5 Data Protection Range 7, Lower Bound Register
CPU5_DPR7_U    	.equ	0xf88dc03c	; CPU5 Data Protection Range 7, Upper Bound Register
CPU5_DPR8_L    	.equ	0xf88dc040	; CPU5 Data Protection Range 8, Lower Bound Register
CPU5_DPR8_U    	.equ	0xf88dc044	; CPU5 Data Protection Range 8, Upper Bound Register
CPU5_DPR9_L    	.equ	0xf88dc048	; CPU5 Data Protection Range 9, Lower Bound Register
CPU5_DPR9_U    	.equ	0xf88dc04c	; CPU5 Data Protection Range 9, Upper Bound Register
CPU5_DPRE_0    	.equ	0xf88de010	; CPU5 Data Protection Read Enable Register Set 0
CPU5_DPRE_1    	.equ	0xf88de014	; CPU5 Data Protection Read Enable Register Set 1
CPU5_DPRE_2    	.equ	0xf88de018	; CPU5 Data Protection Read Enable Register Set 2
CPU5_DPRE_3    	.equ	0xf88de01c	; CPU5 Data Protection Read Enable Register Set 3
CPU5_DPRE_4    	.equ	0xf88de050	; CPU5 Data Protection Read Enable Register Set 4
CPU5_DPRE_5    	.equ	0xf88de054	; CPU5 Data Protection Read Enable Register Set 5
CPU5_DPWE_0    	.equ	0xf88de020	; CPU5 Data Protection Write Enable Register Set 0
CPU5_DPWE_1    	.equ	0xf88de024	; CPU5 Data Protection Write Enable Register Set 1
CPU5_DPWE_2    	.equ	0xf88de028	; CPU5 Data Protection Write Enable Register Set 2
CPU5_DPWE_3    	.equ	0xf88de02c	; CPU5 Data Protection Write Enable Register Set 3
CPU5_DPWE_4    	.equ	0xf88de060	; CPU5 Data Protection Write Enable Register Set 4
CPU5_DPWE_5    	.equ	0xf88de064	; CPU5 Data Protection Write Enable Register Set 5
CPU5_DSTR      	.equ	0xf88d9010	; CPU5 Data Synchronous Trap Register
CPU5_EXEVT     	.equ	0xf88dfd08	; CPU5 External Event Register
CPU5_FCX       	.equ	0xf88dfe38	; CPU5 Free CSA List Head Pointer
CPU5_FLASHCON0 	.equ	0xf88c1100	; CPU5 Flash Configuration Register 0
CPU5_FLASHCON1 	.equ	0xf88c1104	; CPU5 Flash Configuration Register 1
CPU5_FLASHCON2 	.equ	0xf88c1108	; CPU5 Flash Configuration Register 2
CPU5_FLASHCON3 	.equ	0xf88c110c	; CPU5 Flash Configuration Register 3
CPU5_FPU_TRAP_CON	.equ	0xf88da000	; CPU5 Trap Control Register
CPU5_FPU_TRAP_OPC	.equ	0xf88da008	; CPU5 Trapping Instruction Opcode Register
CPU5_FPU_TRAP_PC	.equ	0xf88da004	; CPU5 Trapping Instruction Program Counter Register
CPU5_FPU_TRAP_SRC1	.equ	0xf88da010	; CPU5 Trapping Instruction Operand Register
CPU5_FPU_TRAP_SRC2	.equ	0xf88da014	; CPU5 Trapping Instruction Operand Register
CPU5_FPU_TRAP_SRC3	.equ	0xf88da018	; CPU5 Trapping Instruction Operand Register
CPU5_ICNT      	.equ	0xf88dfc08	; CPU5 Instruction Count
CPU5_ICR       	.equ	0xf88dfe2c	; CPU5 Interrupt Control Register
CPU5_ISP       	.equ	0xf88dfe28	; CPU5 Interrupt Stack Pointer
CPU5_KRST0     	.equ	0xf88cd000	; CPU5 Reset Register 0
CPU5_KRST1     	.equ	0xf88cd004	; CPU5 Reset Register 1
CPU5_KRSTCLR   	.equ	0xf88cd008	; CPU5 Reset Clear Register
CPU5_LCX       	.equ	0xf88dfe3c	; CPU5 Free CSA List Limit Pointer
CPU5_LPB_SPROT_ACCENA_R	.equ	0xf88ce110	; CPU5 Safety Protection Region LPB Read Access Enable Register A
CPU5_LPB_SPROT_ACCENB_R	.equ	0xf88ce114	; CPU5 Safety Protection Region LPB Read Access Enable Register B
CPU5_M1CNT     	.equ	0xf88dfc0c	; CPU5 Multi-Count Register 1
CPU5_M2CNT     	.equ	0xf88dfc10	; CPU5 Multi-Count Register 2
CPU5_M3CNT     	.equ	0xf88dfc14	; CPU5 Multi-Count Register 3
CPU5_OMASK0    	.equ	0xf88cfb18	; CPU5 Overlay Mask Register 0
CPU5_OMASK1    	.equ	0xf88cfb24	; CPU5 Overlay Mask Register 1
CPU5_OMASK10   	.equ	0xf88cfb90	; CPU5 Overlay Mask Register 10
CPU5_OMASK11   	.equ	0xf88cfb9c	; CPU5 Overlay Mask Register 11
CPU5_OMASK12   	.equ	0xf88cfba8	; CPU5 Overlay Mask Register 12
CPU5_OMASK13   	.equ	0xf88cfbb4	; CPU5 Overlay Mask Register 13
CPU5_OMASK14   	.equ	0xf88cfbc0	; CPU5 Overlay Mask Register 14
CPU5_OMASK15   	.equ	0xf88cfbcc	; CPU5 Overlay Mask Register 15
CPU5_OMASK16   	.equ	0xf88cfbd8	; CPU5 Overlay Mask Register 16
CPU5_OMASK17   	.equ	0xf88cfbe4	; CPU5 Overlay Mask Register 17
CPU5_OMASK18   	.equ	0xf88cfbf0	; CPU5 Overlay Mask Register 18
CPU5_OMASK19   	.equ	0xf88cfbfc	; CPU5 Overlay Mask Register 19
CPU5_OMASK2    	.equ	0xf88cfb30	; CPU5 Overlay Mask Register 2
CPU5_OMASK20   	.equ	0xf88cfc08	; CPU5 Overlay Mask Register 20
CPU5_OMASK21   	.equ	0xf88cfc14	; CPU5 Overlay Mask Register 21
CPU5_OMASK22   	.equ	0xf88cfc20	; CPU5 Overlay Mask Register 22
CPU5_OMASK23   	.equ	0xf88cfc2c	; CPU5 Overlay Mask Register 23
CPU5_OMASK24   	.equ	0xf88cfc38	; CPU5 Overlay Mask Register 24
CPU5_OMASK25   	.equ	0xf88cfc44	; CPU5 Overlay Mask Register 25
CPU5_OMASK26   	.equ	0xf88cfc50	; CPU5 Overlay Mask Register 26
CPU5_OMASK27   	.equ	0xf88cfc5c	; CPU5 Overlay Mask Register 27
CPU5_OMASK28   	.equ	0xf88cfc68	; CPU5 Overlay Mask Register 28
CPU5_OMASK29   	.equ	0xf88cfc74	; CPU5 Overlay Mask Register 29
CPU5_OMASK3    	.equ	0xf88cfb3c	; CPU5 Overlay Mask Register 3
CPU5_OMASK30   	.equ	0xf88cfc80	; CPU5 Overlay Mask Register 30
CPU5_OMASK31   	.equ	0xf88cfc8c	; CPU5 Overlay Mask Register 31
CPU5_OMASK4    	.equ	0xf88cfb48	; CPU5 Overlay Mask Register 4
CPU5_OMASK5    	.equ	0xf88cfb54	; CPU5 Overlay Mask Register 5
CPU5_OMASK6    	.equ	0xf88cfb60	; CPU5 Overlay Mask Register 6
CPU5_OMASK7    	.equ	0xf88cfb6c	; CPU5 Overlay Mask Register 7
CPU5_OMASK8    	.equ	0xf88cfb78	; CPU5 Overlay Mask Register 8
CPU5_OMASK9    	.equ	0xf88cfb84	; CPU5 Overlay Mask Register 9
CPU5_OSEL      	.equ	0xf88cfb00	; CPU5 Overlay Range Select Register
CPU5_OTAR0     	.equ	0xf88cfb14	; CPU5 Overlay Target Address Register 0
CPU5_OTAR1     	.equ	0xf88cfb20	; CPU5 Overlay Target Address Register 1
CPU5_OTAR10    	.equ	0xf88cfb8c	; CPU5 Overlay Target Address Register 10
CPU5_OTAR11    	.equ	0xf88cfb98	; CPU5 Overlay Target Address Register 11
CPU5_OTAR12    	.equ	0xf88cfba4	; CPU5 Overlay Target Address Register 12
CPU5_OTAR13    	.equ	0xf88cfbb0	; CPU5 Overlay Target Address Register 13
CPU5_OTAR14    	.equ	0xf88cfbbc	; CPU5 Overlay Target Address Register 14
CPU5_OTAR15    	.equ	0xf88cfbc8	; CPU5 Overlay Target Address Register 15
CPU5_OTAR16    	.equ	0xf88cfbd4	; CPU5 Overlay Target Address Register 16
CPU5_OTAR17    	.equ	0xf88cfbe0	; CPU5 Overlay Target Address Register 17
CPU5_OTAR18    	.equ	0xf88cfbec	; CPU5 Overlay Target Address Register 18
CPU5_OTAR19    	.equ	0xf88cfbf8	; CPU5 Overlay Target Address Register 19
CPU5_OTAR2     	.equ	0xf88cfb2c	; CPU5 Overlay Target Address Register 2
CPU5_OTAR20    	.equ	0xf88cfc04	; CPU5 Overlay Target Address Register 20
CPU5_OTAR21    	.equ	0xf88cfc10	; CPU5 Overlay Target Address Register 21
CPU5_OTAR22    	.equ	0xf88cfc1c	; CPU5 Overlay Target Address Register 22
CPU5_OTAR23    	.equ	0xf88cfc28	; CPU5 Overlay Target Address Register 23
CPU5_OTAR24    	.equ	0xf88cfc34	; CPU5 Overlay Target Address Register 24
CPU5_OTAR25    	.equ	0xf88cfc40	; CPU5 Overlay Target Address Register 25
CPU5_OTAR26    	.equ	0xf88cfc4c	; CPU5 Overlay Target Address Register 26
CPU5_OTAR27    	.equ	0xf88cfc58	; CPU5 Overlay Target Address Register 27
CPU5_OTAR28    	.equ	0xf88cfc64	; CPU5 Overlay Target Address Register 28
CPU5_OTAR29    	.equ	0xf88cfc70	; CPU5 Overlay Target Address Register 29
CPU5_OTAR3     	.equ	0xf88cfb38	; CPU5 Overlay Target Address Register 3
CPU5_OTAR30    	.equ	0xf88cfc7c	; CPU5 Overlay Target Address Register 30
CPU5_OTAR31    	.equ	0xf88cfc88	; CPU5 Overlay Target Address Register 31
CPU5_OTAR4     	.equ	0xf88cfb44	; CPU5 Overlay Target Address Register 4
CPU5_OTAR5     	.equ	0xf88cfb50	; CPU5 Overlay Target Address Register 5
CPU5_OTAR6     	.equ	0xf88cfb5c	; CPU5 Overlay Target Address Register 6
CPU5_OTAR7     	.equ	0xf88cfb68	; CPU5 Overlay Target Address Register 7
CPU5_OTAR8     	.equ	0xf88cfb74	; CPU5 Overlay Target Address Register 8
CPU5_OTAR9     	.equ	0xf88cfb80	; CPU5 Overlay Target Address Register 9
CPU5_PC        	.equ	0xf88dfe08	; CPU5 Program Counter
CPU5_PCON0     	.equ	0xf88d920c	; CPU5 Program Control 0
CPU5_PCON1     	.equ	0xf88d9204	; CPU5 Program Control 1
CPU5_PCON2     	.equ	0xf88d9208	; CPU5 Program Control 2
CPU5_PCXI      	.equ	0xf88dfe00	; CPU5 Previous Context Information Register
CPU5_PIEAR     	.equ	0xf88d9210	; CPU5 Program Integrity Error Address Register
CPU5_PIETR     	.equ	0xf88d9214	; CPU5 Program Integrity Error Trap Register
CPU5_PMA0      	.equ	0xf88d8100	; CPU5 Data Access CacheabilityRegister
CPU5_PMA1      	.equ	0xf88d8104	; CPU5 Code Access CacheabilityRegister
CPU5_PMA2      	.equ	0xf88d8108	; CPU5 Peripheral Space Identifier register
CPU5_PSTR      	.equ	0xf88d9200	; CPU5 Program Synchronous Trap Register
CPU5_PSW       	.equ	0xf88dfe04	; CPU5 Program Status Word
CPU5_RABR0     	.equ	0xf88cfb10	; CPU5 Redirected Address Base Register 0
CPU5_RABR1     	.equ	0xf88cfb1c	; CPU5 Redirected Address Base Register 1
CPU5_RABR10    	.equ	0xf88cfb88	; CPU5 Redirected Address Base Register 10
CPU5_RABR11    	.equ	0xf88cfb94	; CPU5 Redirected Address Base Register 11
CPU5_RABR12    	.equ	0xf88cfba0	; CPU5 Redirected Address Base Register 12
CPU5_RABR13    	.equ	0xf88cfbac	; CPU5 Redirected Address Base Register 13
CPU5_RABR14    	.equ	0xf88cfbb8	; CPU5 Redirected Address Base Register 14
CPU5_RABR15    	.equ	0xf88cfbc4	; CPU5 Redirected Address Base Register 15
CPU5_RABR16    	.equ	0xf88cfbd0	; CPU5 Redirected Address Base Register 16
CPU5_RABR17    	.equ	0xf88cfbdc	; CPU5 Redirected Address Base Register 17
CPU5_RABR18    	.equ	0xf88cfbe8	; CPU5 Redirected Address Base Register 18
CPU5_RABR19    	.equ	0xf88cfbf4	; CPU5 Redirected Address Base Register 19
CPU5_RABR2     	.equ	0xf88cfb28	; CPU5 Redirected Address Base Register 2
CPU5_RABR20    	.equ	0xf88cfc00	; CPU5 Redirected Address Base Register 20
CPU5_RABR21    	.equ	0xf88cfc0c	; CPU5 Redirected Address Base Register 21
CPU5_RABR22    	.equ	0xf88cfc18	; CPU5 Redirected Address Base Register 22
CPU5_RABR23    	.equ	0xf88cfc24	; CPU5 Redirected Address Base Register 23
CPU5_RABR24    	.equ	0xf88cfc30	; CPU5 Redirected Address Base Register 24
CPU5_RABR25    	.equ	0xf88cfc3c	; CPU5 Redirected Address Base Register 25
CPU5_RABR26    	.equ	0xf88cfc48	; CPU5 Redirected Address Base Register 26
CPU5_RABR27    	.equ	0xf88cfc54	; CPU5 Redirected Address Base Register 27
CPU5_RABR28    	.equ	0xf88cfc60	; CPU5 Redirected Address Base Register 28
CPU5_RABR29    	.equ	0xf88cfc6c	; CPU5 Redirected Address Base Register 29
CPU5_RABR3     	.equ	0xf88cfb34	; CPU5 Redirected Address Base Register 3
CPU5_RABR30    	.equ	0xf88cfc78	; CPU5 Redirected Address Base Register 30
CPU5_RABR31    	.equ	0xf88cfc84	; CPU5 Redirected Address Base Register 31
CPU5_RABR4     	.equ	0xf88cfb40	; CPU5 Redirected Address Base Register 4
CPU5_RABR5     	.equ	0xf88cfb4c	; CPU5 Redirected Address Base Register 5
CPU5_RABR6     	.equ	0xf88cfb58	; CPU5 Redirected Address Base Register 6
CPU5_RABR7     	.equ	0xf88cfb64	; CPU5 Redirected Address Base Register 7
CPU5_RABR8     	.equ	0xf88cfb70	; CPU5 Redirected Address Base Register 8
CPU5_RABR9     	.equ	0xf88cfb7c	; CPU5 Redirected Address Base Register 9
CPU5_SEGEN     	.equ	0xf88d1030	; CPU5 SRI Error Generation Register
CPU5_SFR_SPROT_ACCENA_W	.equ	0xf88ce100	; CPU5 Safety Protection Register Access Enable Register A
CPU5_SFR_SPROT_ACCENB_W	.equ	0xf88ce104	; CPU5 Safety Protection Region Access Enable Register B
CPU5_SMACON    	.equ	0xf88d900c	; CPU5 SIST Mode Access Control Register
CPU5_SPR_SPROT_RGNACCENA0_R	.equ	0xf88ce088	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA0_W	.equ	0xf88ce008	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA1_R	.equ	0xf88ce098	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA1_W	.equ	0xf88ce018	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA2_R	.equ	0xf88ce0a8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA2_W	.equ	0xf88ce028	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA3_R	.equ	0xf88ce0b8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA3_W	.equ	0xf88ce038	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA4_R	.equ	0xf88ce0c8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA4_W	.equ	0xf88ce048	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA5_R	.equ	0xf88ce0d8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA5_W	.equ	0xf88ce058	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA6_R	.equ	0xf88ce0e8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA6_W	.equ	0xf88ce068	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA7_R	.equ	0xf88ce0f8	; CPU5 Safety Protection Region SPR Read Access Enable Register A
CPU5_SPR_SPROT_RGNACCENA7_W	.equ	0xf88ce078	; CPU5 Safety Protection Region SPR Write Access Enable Register A
CPU5_SPR_SPROT_RGNACCENB0_R	.equ	0xf88ce08c	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB0_W	.equ	0xf88ce00c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB1_R	.equ	0xf88ce09c	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB1_W	.equ	0xf88ce01c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB2_R	.equ	0xf88ce0ac	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB2_W	.equ	0xf88ce02c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB3_R	.equ	0xf88ce0bc	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB3_W	.equ	0xf88ce03c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB4_R	.equ	0xf88ce0cc	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB4_W	.equ	0xf88ce04c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB5_R	.equ	0xf88ce0dc	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB5_W	.equ	0xf88ce05c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB6_R	.equ	0xf88ce0ec	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB6_W	.equ	0xf88ce06c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB7_R	.equ	0xf88ce0fc	; CPU5 Safety Protection Region SPR Read Access Enable Register B
CPU5_SPR_SPROT_RGNACCENB7_W	.equ	0xf88ce07c	; CPU5 Safety Protection Region SPR Write Access Enable Register B
CPU5_SPR_SPROT_RGNLA0	.equ	0xf88ce000	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA1	.equ	0xf88ce010	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA2	.equ	0xf88ce020	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA3	.equ	0xf88ce030	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA4	.equ	0xf88ce040	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA5	.equ	0xf88ce050	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA6	.equ	0xf88ce060	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNLA7	.equ	0xf88ce070	; CPU5 Safety Protection SPR Region Lower Address Register
CPU5_SPR_SPROT_RGNUA0	.equ	0xf88ce004	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA1	.equ	0xf88ce014	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA2	.equ	0xf88ce024	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA3	.equ	0xf88ce034	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA4	.equ	0xf88ce044	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA5	.equ	0xf88ce054	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA6	.equ	0xf88ce064	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SPR_SPROT_RGNUA7	.equ	0xf88ce074	; CPU5 Safety protection SPR Region Upper Address Register
CPU5_SWEVT     	.equ	0xf88dfd10	; CPU5 Software Debug Event
CPU5_SYSCON    	.equ	0xf88dfe14	; CPU5 System Configuration Register
CPU5_TASK_ASI  	.equ	0xf88d8004	; CPU5 Task Address Space Identifier Register
CPU5_TPS_CON   	.equ	0xf88de400	; CPU5 Temporal Protection System Control Register
CPU5_TPS_EXTIM_CLASS_EN	.equ	0xf88de450	; CPU5 Exception Timer Class Enable Register
CPU5_TPS_EXTIM_ENTRY_CVAL	.equ	0xf88de444	; CPU5 Exception Timer Current Value
CPU5_TPS_EXTIM_ENTRY_LVAL	.equ	0xf88de440	; CPUException Timer Load Value
CPU5_TPS_EXTIM_EXIT_CVAL	.equ	0xf88de44c	; CPU5 Exception Timer Current Value
CPU5_TPS_EXTIM_EXIT_LVAL	.equ	0xf88de448	; CPU5 Exception Timer Load Value
CPU5_TPS_EXTIM_FCX	.equ	0xf88de458	; CPU5 Exception Timer Status Register
CPU5_TPS_EXTIM_STAT	.equ	0xf88de454	; CPU5 Exception Timer Status Register
CPU5_TPS_TIMER0	.equ	0xf88de404	; CORE5 Temporal Protection System Timer Register 0
CPU5_TPS_TIMER1	.equ	0xf88de408	; CPU5 Temporal Protection System Timer Register 0
CPU5_TPS_TIMER2	.equ	0xf88de40c	; CPU5 Temporal Protection System Timer Register 0
CPU5_TR0ADR    	.equ	0xf88df004	; CPU5 Trigger Address 0
CPU5_TR0EVT    	.equ	0xf88df000	; CPU5 Trigger Event 0
CPU5_TR1ADR    	.equ	0xf88df00c	; CPU5 Trigger Address 1
CPU5_TR1EVT    	.equ	0xf88df008	; CPU5 Trigger Event 1
CPU5_TR2ADR    	.equ	0xf88df014	; CPU5 Trigger Address 2
CPU5_TR2EVT    	.equ	0xf88df010	; CPU5 Trigger Event 2
CPU5_TR3ADR    	.equ	0xf88df01c	; CPU5 Trigger Address 3
CPU5_TR3EVT    	.equ	0xf88df018	; CPU5 Trigger Event 3
CPU5_TR4ADR    	.equ	0xf88df024	; CPU5 Trigger Address 4
CPU5_TR4EVT    	.equ	0xf88df020	; CPU5 Trigger Event 4
CPU5_TR5ADR    	.equ	0xf88df02c	; CPU5 Trigger Address 5
CPU5_TR5EVT    	.equ	0xf88df028	; CPU5 Trigger Event 5
CPU5_TR6ADR    	.equ	0xf88df034	; CPU5 Trigger Address 6
CPU5_TR6EVT    	.equ	0xf88df030	; CPU5 Trigger Event 6
CPU5_TR7ADR    	.equ	0xf88df03c	; CPU5 Trigger Address 7
CPU5_TR7EVT    	.equ	0xf88df038	; CPU5 Trigger Event 7
CPU5_TRIG_ACC  	.equ	0xf88dfd30	; CPU5 TriggerAddressx
DOM0_ACCEN0    	.equ	0xf87004f0	; Access Enable Register 0
DOM0_ACCEN1    	.equ	0xf87004f8	; Access Enable Register 1
DOM0_BRCON     	.equ	0xf8700430	; Domain 0 Bridge Control Register
DOM0_ERR0      	.equ	0xf8700018	; SCI 0 Error Capture Register
DOM0_ERR1      	.equ	0xf8700038	; SCI 1 Error Capture Register
DOM0_ERR10     	.equ	0xf8700158	; SCI 10 Error Capture Register
DOM0_ERR11     	.equ	0xf8700178	; SCI 11 Error Capture Register
DOM0_ERR12     	.equ	0xf8700198	; SCI 12 Error Capture Register
DOM0_ERR13     	.equ	0xf87001b8	; SCI 13 Error Capture Register
DOM0_ERR14     	.equ	0xf87001d8	; SCI 14 Error Capture Register
DOM0_ERR15     	.equ	0xf87001f8	; SCI 15 Error Capture Register
DOM0_ERR2      	.equ	0xf8700058	; SCI 2 Error Capture Register
DOM0_ERR3      	.equ	0xf8700078	; SCI 3 Error Capture Register
DOM0_ERR4      	.equ	0xf8700098	; SCI 4 Error Capture Register
DOM0_ERR5      	.equ	0xf87000b8	; SCI 5 Error Capture Register
DOM0_ERR6      	.equ	0xf87000d8	; SCI 6 Error Capture Register
DOM0_ERR7      	.equ	0xf87000f8	; SCI 7 Error Capture Register
DOM0_ERR8      	.equ	0xf8700118	; SCI 8 Error Capture Register
DOM0_ERR9      	.equ	0xf8700138	; SCI 9 Error Capture Register
DOM0_ERRADDR0  	.equ	0xf8700010	; SCI 0 Error Address Capture Register
DOM0_ERRADDR1  	.equ	0xf8700030	; SCI 1 Error Address Capture Register
DOM0_ERRADDR10 	.equ	0xf8700150	; SCI 10 Error Address Capture Register
DOM0_ERRADDR11 	.equ	0xf8700170	; SCI 11 Error Address Capture Register
DOM0_ERRADDR12 	.equ	0xf8700190	; SCI 12 Error Address Capture Register
DOM0_ERRADDR13 	.equ	0xf87001b0	; SCI 13 Error Address Capture Register
DOM0_ERRADDR14 	.equ	0xf87001d0	; SCI 14 Error Address Capture Register
DOM0_ERRADDR15 	.equ	0xf87001f0	; SCI 15 Error Address Capture Register
DOM0_ERRADDR2  	.equ	0xf8700050	; SCI 2 Error Address Capture Register
DOM0_ERRADDR3  	.equ	0xf8700070	; SCI 3 Error Address Capture Register
DOM0_ERRADDR4  	.equ	0xf8700090	; SCI 4 Error Address Capture Register
DOM0_ERRADDR5  	.equ	0xf87000b0	; SCI 5 Error Address Capture Register
DOM0_ERRADDR6  	.equ	0xf87000d0	; SCI 6 Error Address Capture Register
DOM0_ERRADDR7  	.equ	0xf87000f0	; SCI 7 Error Address Capture Register
DOM0_ERRADDR8  	.equ	0xf8700110	; SCI 8 Error Address Capture Register
DOM0_ERRADDR9  	.equ	0xf8700130	; SCI 9 Error Address Capture Register
DOM0_ID        	.equ	0xf8700408	; Identification Register
DOM0_PECON0    	.equ	0xf8700000	; Protocol Error Control Register 0
DOM0_PECON1    	.equ	0xf8700020	; Protocol Error Control Register 1
DOM0_PECON10   	.equ	0xf8700140	; Protocol Error Control Register 10
DOM0_PECON11   	.equ	0xf8700160	; Protocol Error Control Register 11
DOM0_PECON12   	.equ	0xf8700180	; Protocol Error Control Register 12
DOM0_PECON13   	.equ	0xf87001a0	; Protocol Error Control Register 13
DOM0_PECON14   	.equ	0xf87001c0	; Protocol Error Control Register 14
DOM0_PECON15   	.equ	0xf87001e0	; Protocol Error Control Register 15
DOM0_PECON2    	.equ	0xf8700040	; Protocol Error Control Register 2
DOM0_PECON3    	.equ	0xf8700060	; Protocol Error Control Register 3
DOM0_PECON4    	.equ	0xf8700080	; Protocol Error Control Register 4
DOM0_PECON5    	.equ	0xf87000a0	; Protocol Error Control Register 5
DOM0_PECON6    	.equ	0xf87000c0	; Protocol Error Control Register 6
DOM0_PECON7    	.equ	0xf87000e0	; Protocol Error Control Register 7
DOM0_PECON8    	.equ	0xf8700100	; Protocol Error Control Register 8
DOM0_PECON9    	.equ	0xf8700120	; Protocol Error Control Register 9
DOM0_PESTAT    	.equ	0xf8700410	; Protocol Error Status Register
DOM0_PRIORITY0 	.equ	0xf8700008	; SCI 0 Arbiter Priority Register
DOM0_PRIORITY1 	.equ	0xf8700028	; SCI 1 Arbiter Priority Register
DOM0_PRIORITY10	.equ	0xf8700148	; SCI 10 Arbiter Priority Register
DOM0_PRIORITY11	.equ	0xf8700168	; SCI 11 Arbiter Priority Register
DOM0_PRIORITY12	.equ	0xf8700188	; SCI 12 Arbiter Priority Register
DOM0_PRIORITY13	.equ	0xf87001a8	; SCI 13 Arbiter Priority Register
DOM0_PRIORITY14	.equ	0xf87001c8	; SCI 14 Arbiter Priority Register
DOM0_PRIORITY15	.equ	0xf87001e8	; SCI 15 Arbiter Priority Register
DOM0_PRIORITY2 	.equ	0xf8700048	; SCI 2 Arbiter Priority Register
DOM0_PRIORITY3 	.equ	0xf8700068	; SCI 3 Arbiter Priority Register
DOM0_PRIORITY4 	.equ	0xf8700088	; SCI 4 Arbiter Priority Register
DOM0_PRIORITY5 	.equ	0xf87000a8	; SCI 5 Arbiter Priority Register
DOM0_PRIORITY6 	.equ	0xf87000c8	; SCI 6 Arbiter Priority Register
DOM0_PRIORITY7 	.equ	0xf87000e8	; SCI 7 Arbiter Priority Register
DOM0_PRIORITY8 	.equ	0xf8700108	; SCI 8 Arbiter Priority Register
DOM0_PRIORITY9 	.equ	0xf8700128	; SCI 9 Arbiter Priority Register
DOM0_TIDEN     	.equ	0xf8700420	; Transaction ID Enable Register
DOM0_TIDSTAT   	.equ	0xf8700418	; Transaction ID Status Register
DOM1_ACCEN0    	.equ	0xf87084f0	; Access Enable Register 0
DOM1_ACCEN1    	.equ	0xf87084f8	; Access Enable Register 1
DOM1_BRCON     	.equ	0xf8708430	; Domain 1 Bridge Control Register
DOM1_ERR0      	.equ	0xf8708018	; SCI 0 Error Capture Register
DOM1_ERR1      	.equ	0xf8708038	; SCI 1 Error Capture Register
DOM1_ERR10     	.equ	0xf8708158	; SCI 10 Error Capture Register
DOM1_ERR11     	.equ	0xf8708178	; SCI 11 Error Capture Register
DOM1_ERR12     	.equ	0xf8708198	; SCI 12 Error Capture Register
DOM1_ERR13     	.equ	0xf87081b8	; SCI 13 Error Capture Register
DOM1_ERR14     	.equ	0xf87081d8	; SCI 14 Error Capture Register
DOM1_ERR15     	.equ	0xf87081f8	; SCI 15 Error Capture Register
DOM1_ERR2      	.equ	0xf8708058	; SCI 2 Error Capture Register
DOM1_ERR3      	.equ	0xf8708078	; SCI 3 Error Capture Register
DOM1_ERR4      	.equ	0xf8708098	; SCI 4 Error Capture Register
DOM1_ERR5      	.equ	0xf87080b8	; SCI 5 Error Capture Register
DOM1_ERR6      	.equ	0xf87080d8	; SCI 6 Error Capture Register
DOM1_ERR7      	.equ	0xf87080f8	; SCI 7 Error Capture Register
DOM1_ERR8      	.equ	0xf8708118	; SCI 8 Error Capture Register
DOM1_ERR9      	.equ	0xf8708138	; SCI 9 Error Capture Register
DOM1_ERRADDR0  	.equ	0xf8708010	; SCI 0 Error Address Capture Register
DOM1_ERRADDR1  	.equ	0xf8708030	; SCI 1 Error Address Capture Register
DOM1_ERRADDR10 	.equ	0xf8708150	; SCI 10 Error Address Capture Register
DOM1_ERRADDR11 	.equ	0xf8708170	; SCI 11 Error Address Capture Register
DOM1_ERRADDR12 	.equ	0xf8708190	; SCI 12 Error Address Capture Register
DOM1_ERRADDR13 	.equ	0xf87081b0	; SCI 13 Error Address Capture Register
DOM1_ERRADDR14 	.equ	0xf87081d0	; SCI 14 Error Address Capture Register
DOM1_ERRADDR15 	.equ	0xf87081f0	; SCI 15 Error Address Capture Register
DOM1_ERRADDR2  	.equ	0xf8708050	; SCI 2 Error Address Capture Register
DOM1_ERRADDR3  	.equ	0xf8708070	; SCI 3 Error Address Capture Register
DOM1_ERRADDR4  	.equ	0xf8708090	; SCI 4 Error Address Capture Register
DOM1_ERRADDR5  	.equ	0xf87080b0	; SCI 5 Error Address Capture Register
DOM1_ERRADDR6  	.equ	0xf87080d0	; SCI 6 Error Address Capture Register
DOM1_ERRADDR7  	.equ	0xf87080f0	; SCI 7 Error Address Capture Register
DOM1_ERRADDR8  	.equ	0xf8708110	; SCI 8 Error Address Capture Register
DOM1_ERRADDR9  	.equ	0xf8708130	; SCI 9 Error Address Capture Register
DOM1_ID        	.equ	0xf8708408	; Identification Register
DOM1_PECON0    	.equ	0xf8708000	; Protocol Error Control Register 0
DOM1_PECON1    	.equ	0xf8708020	; Protocol Error Control Register 1
DOM1_PECON10   	.equ	0xf8708140	; Protocol Error Control Register 10
DOM1_PECON11   	.equ	0xf8708160	; Protocol Error Control Register 11
DOM1_PECON12   	.equ	0xf8708180	; Protocol Error Control Register 12
DOM1_PECON13   	.equ	0xf87081a0	; Protocol Error Control Register 13
DOM1_PECON14   	.equ	0xf87081c0	; Protocol Error Control Register 14
DOM1_PECON15   	.equ	0xf87081e0	; Protocol Error Control Register 15
DOM1_PECON2    	.equ	0xf8708040	; Protocol Error Control Register 2
DOM1_PECON3    	.equ	0xf8708060	; Protocol Error Control Register 3
DOM1_PECON4    	.equ	0xf8708080	; Protocol Error Control Register 4
DOM1_PECON5    	.equ	0xf87080a0	; Protocol Error Control Register 5
DOM1_PECON6    	.equ	0xf87080c0	; Protocol Error Control Register 6
DOM1_PECON7    	.equ	0xf87080e0	; Protocol Error Control Register 7
DOM1_PECON8    	.equ	0xf8708100	; Protocol Error Control Register 8
DOM1_PECON9    	.equ	0xf8708120	; Protocol Error Control Register 9
DOM1_PESTAT    	.equ	0xf8708410	; Protocol Error Status Register
DOM1_PRIORITY0 	.equ	0xf8708008	; SCI 0 Arbiter Priority Register
DOM1_PRIORITY1 	.equ	0xf8708028	; SCI 1 Arbiter Priority Register
DOM1_PRIORITY10	.equ	0xf8708148	; SCI 10 Arbiter Priority Register
DOM1_PRIORITY11	.equ	0xf8708168	; SCI 11 Arbiter Priority Register
DOM1_PRIORITY12	.equ	0xf8708188	; SCI 12 Arbiter Priority Register
DOM1_PRIORITY13	.equ	0xf87081a8	; SCI 13 Arbiter Priority Register
DOM1_PRIORITY14	.equ	0xf87081c8	; SCI 14 Arbiter Priority Register
DOM1_PRIORITY15	.equ	0xf87081e8	; SCI 15 Arbiter Priority Register
DOM1_PRIORITY2 	.equ	0xf8708048	; SCI 2 Arbiter Priority Register
DOM1_PRIORITY3 	.equ	0xf8708068	; SCI 3 Arbiter Priority Register
DOM1_PRIORITY4 	.equ	0xf8708088	; SCI 4 Arbiter Priority Register
DOM1_PRIORITY5 	.equ	0xf87080a8	; SCI 5 Arbiter Priority Register
DOM1_PRIORITY6 	.equ	0xf87080c8	; SCI 6 Arbiter Priority Register
DOM1_PRIORITY7 	.equ	0xf87080e8	; SCI 7 Arbiter Priority Register
DOM1_PRIORITY8 	.equ	0xf8708108	; SCI 8 Arbiter Priority Register
DOM1_PRIORITY9 	.equ	0xf8708128	; SCI 9 Arbiter Priority Register
DOM1_TIDEN     	.equ	0xf8708420	; Transaction ID Enable Register
DOM1_TIDSTAT   	.equ	0xf8708418	; Transaction ID Status Register
DOMED_ACCEN0   	.equ	0xfb7004f0	; Access Enable Register 0
DOMED_ACCEN1   	.equ	0xfb7004f8	; Access Enable Register 1
DOMED_BRCON    	.equ	0xfb700430	; Domain ED Bridge Control Register
DOMED_ERR0     	.equ	0xfb700018	; SCI 0 Error Capture Register
DOMED_ERR1     	.equ	0xfb700038	; SCI 1 Error Capture Register
DOMED_ERR10    	.equ	0xfb700158	; SCI 10 Error Capture Register
DOMED_ERR11    	.equ	0xfb700178	; SCI 11 Error Capture Register
DOMED_ERR12    	.equ	0xfb700198	; SCI 12 Error Capture Register
DOMED_ERR13    	.equ	0xfb7001b8	; SCI 13 Error Capture Register
DOMED_ERR14    	.equ	0xfb7001d8	; SCI 14 Error Capture Register
DOMED_ERR15    	.equ	0xfb7001f8	; SCI 15 Error Capture Register
DOMED_ERR2     	.equ	0xfb700058	; SCI 2 Error Capture Register
DOMED_ERR3     	.equ	0xfb700078	; SCI 3 Error Capture Register
DOMED_ERR4     	.equ	0xfb700098	; SCI 4 Error Capture Register
DOMED_ERR5     	.equ	0xfb7000b8	; SCI 5 Error Capture Register
DOMED_ERR6     	.equ	0xfb7000d8	; SCI 6 Error Capture Register
DOMED_ERR7     	.equ	0xfb7000f8	; SCI 7 Error Capture Register
DOMED_ERR8     	.equ	0xfb700118	; SCI 8 Error Capture Register
DOMED_ERR9     	.equ	0xfb700138	; SCI 9 Error Capture Register
DOMED_ERRADDR0 	.equ	0xfb700010	; SCI 0 Error Address Capture Register
DOMED_ERRADDR1 	.equ	0xfb700030	; SCI 1 Error Address Capture Register
DOMED_ERRADDR10	.equ	0xfb700150	; SCI 10 Error Address Capture Register
DOMED_ERRADDR11	.equ	0xfb700170	; SCI 11 Error Address Capture Register
DOMED_ERRADDR12	.equ	0xfb700190	; SCI 12 Error Address Capture Register
DOMED_ERRADDR13	.equ	0xfb7001b0	; SCI 13 Error Address Capture Register
DOMED_ERRADDR14	.equ	0xfb7001d0	; SCI 14 Error Address Capture Register
DOMED_ERRADDR15	.equ	0xfb7001f0	; SCI 15 Error Address Capture Register
DOMED_ERRADDR2 	.equ	0xfb700050	; SCI 2 Error Address Capture Register
DOMED_ERRADDR3 	.equ	0xfb700070	; SCI 3 Error Address Capture Register
DOMED_ERRADDR4 	.equ	0xfb700090	; SCI 4 Error Address Capture Register
DOMED_ERRADDR5 	.equ	0xfb7000b0	; SCI 5 Error Address Capture Register
DOMED_ERRADDR6 	.equ	0xfb7000d0	; SCI 6 Error Address Capture Register
DOMED_ERRADDR7 	.equ	0xfb7000f0	; SCI 7 Error Address Capture Register
DOMED_ERRADDR8 	.equ	0xfb700110	; SCI 8 Error Address Capture Register
DOMED_ERRADDR9 	.equ	0xfb700130	; SCI 9 Error Address Capture Register
DOMED_ID       	.equ	0xfb700408	; Identification Register
DOMED_PECON0   	.equ	0xfb700000	; Protocol Error Control Register 0
DOMED_PECON1   	.equ	0xfb700020	; Protocol Error Control Register 1
DOMED_PECON10  	.equ	0xfb700140	; Protocol Error Control Register 10
DOMED_PECON11  	.equ	0xfb700160	; Protocol Error Control Register 11
DOMED_PECON12  	.equ	0xfb700180	; Protocol Error Control Register 12
DOMED_PECON13  	.equ	0xfb7001a0	; Protocol Error Control Register 13
DOMED_PECON14  	.equ	0xfb7001c0	; Protocol Error Control Register 14
DOMED_PECON15  	.equ	0xfb7001e0	; Protocol Error Control Register 15
DOMED_PECON2   	.equ	0xfb700040	; Protocol Error Control Register 2
DOMED_PECON3   	.equ	0xfb700060	; Protocol Error Control Register 3
DOMED_PECON4   	.equ	0xfb700080	; Protocol Error Control Register 4
DOMED_PECON5   	.equ	0xfb7000a0	; Protocol Error Control Register 5
DOMED_PECON6   	.equ	0xfb7000c0	; Protocol Error Control Register 6
DOMED_PECON7   	.equ	0xfb7000e0	; Protocol Error Control Register 7
DOMED_PECON8   	.equ	0xfb700100	; Protocol Error Control Register 8
DOMED_PECON9   	.equ	0xfb700120	; Protocol Error Control Register 9
DOMED_PESTAT   	.equ	0xfb700410	; Protocol Error Status Register
DOMED_PRIORITY0	.equ	0xfb700008	; SCI 0 Arbiter Priority Register
DOMED_PRIORITY1	.equ	0xfb700028	; SCI 1 Arbiter Priority Register
DOMED_PRIORITY10	.equ	0xfb700148	; SCI 10 Arbiter Priority Register
DOMED_PRIORITY11	.equ	0xfb700168	; SCI 11 Arbiter Priority Register
DOMED_PRIORITY12	.equ	0xfb700188	; SCI 12 Arbiter Priority Register
DOMED_PRIORITY13	.equ	0xfb7001a8	; SCI 13 Arbiter Priority Register
DOMED_PRIORITY14	.equ	0xfb7001c8	; SCI 14 Arbiter Priority Register
DOMED_PRIORITY15	.equ	0xfb7001e8	; SCI 15 Arbiter Priority Register
DOMED_PRIORITY2	.equ	0xfb700048	; SCI 2 Arbiter Priority Register
DOMED_PRIORITY3	.equ	0xfb700068	; SCI 3 Arbiter Priority Register
DOMED_PRIORITY4	.equ	0xfb700088	; SCI 4 Arbiter Priority Register
DOMED_PRIORITY5	.equ	0xfb7000a8	; SCI 5 Arbiter Priority Register
DOMED_PRIORITY6	.equ	0xfb7000c8	; SCI 6 Arbiter Priority Register
DOMED_PRIORITY7	.equ	0xfb7000e8	; SCI 7 Arbiter Priority Register
DOMED_PRIORITY8	.equ	0xfb700108	; SCI 8 Arbiter Priority Register
DOMED_PRIORITY9	.equ	0xfb700128	; SCI 9 Arbiter Priority Register
DOMED_TIDEN    	.equ	0xfb700420	; Transaction ID Enable Register
DOMED_TIDSTAT  	.equ	0xfb700418	; Transaction ID Status Register
EBCU_ACCEN0    	.equ	0xfa0001fc	; Access Enable Register 0
EBCU_ACCEN1    	.equ	0xfa0001f8	; Access Enable Register 1
EBCU_ALCLR0    	.equ	0xfa000170	; EBCU EDC Alarm Clear Register 0
EBCU_ALCLR1    	.equ	0xfa000174	; EBCU EDC Alarm Clear Register 1
EBCU_ALCLR2    	.equ	0xfa000178	; EBCU EDC Alarm Clear Register 2
EBCU_ALCLR3    	.equ	0xfa00017c	; EBCU EDC Alarm Clear Register 3
EBCU_ALCTRL    	.equ	0xfa000180	; EBCU EDC Alarm Control Register
EBCU_ALSTAT0   	.equ	0xfa000160	; EBCU EDC Alarm Status Register 0
EBCU_ALSTAT1   	.equ	0xfa000164	; EBCU EDC Alarm Status Register 1
EBCU_ALSTAT2   	.equ	0xfa000168	; EBCU EDC Alarm Status Register 2
EBCU_ALSTAT3   	.equ	0xfa00016c	; EBCU EDC Alarm Status Register 3
EBCU_CON       	.equ	0xfa000110	; EBCU Control Register
EBCU_DBADR1    	.equ	0xfa000138	; EBCU Debug Address 1 Register
EBCU_DBADR2    	.equ	0xfa00013c	; EBCU Debug Address 2 Register
EBCU_DBADRT    	.equ	0xfa000148	; EBCU Debug Trapped Address Register
EBCU_DBBOS     	.equ	0xfa000140	; EBCU Debug Bus Operation Signals Register
EBCU_DBBOST    	.equ	0xfa00014c	; EBCU Debug Trapped Bus Operation Signals Register
EBCU_DBCNTL    	.equ	0xfa000130	; EBCU Debug Control Register
EBCU_DBDAT     	.equ	0xfa000150	; EBCU Debug Data Status Register
EBCU_DBGNTT    	.equ	0xfa000144	; EBCU Debug Trapped Master Register
EBCU_DBGRNT    	.equ	0xfa000134	; EBCU Debug Grant Mask Register
EBCU_EADD      	.equ	0xfa000124	; EBCU Error Address Capture Register
EBCU_ECON      	.equ	0xfa000120	; EBCU Error Control Capture Register
EBCU_EDAT      	.equ	0xfa000128	; EBCU Error Data Capture Register
EBCU_FEGEN     	.equ	0xfa000184	; FPI Error Generation Control Register
EBCU_ID        	.equ	0xfa000108	; Module Identification Register
EBCU_PRIOH     	.equ	0xfa000114	; Arbiter Priority Register High
EBCU_PRIOL     	.equ	0xfa000118	; Arbiter Priority Register Low
SBCU_ACCEN0    	.equ	0xf00300fc	; Access Enable Register 0
SBCU_ACCEN1    	.equ	0xf00300f8	; Access Enable Register 1
SBCU_ALCLR0    	.equ	0xf0030070	; SBCU EDC Alarm Clear Register 0
SBCU_ALCLR1    	.equ	0xf0030074	; SBCU EDC Alarm Clear Register 1
SBCU_ALCLR2    	.equ	0xf0030078	; SBCU EDC Alarm Clear Register 2
SBCU_ALCLR3    	.equ	0xf003007c	; SBCU EDC Alarm Clear Register 3
SBCU_ALCTRL    	.equ	0xf0030080	; SBCU EDC Alarm Control Register
SBCU_ALSTAT0   	.equ	0xf0030060	; SBCU EDC Alarm Status Register 0
SBCU_ALSTAT1   	.equ	0xf0030064	; SBCU EDC Alarm Status Register 1
SBCU_ALSTAT2   	.equ	0xf0030068	; SBCU EDC Alarm Status Register 2
SBCU_ALSTAT3   	.equ	0xf003006c	; SBCU EDC Alarm Status Register 3
SBCU_CON       	.equ	0xf0030010	; SBCU Control Register
SBCU_DBADR1    	.equ	0xf0030038	; SBCU Debug Address 1 Register
SBCU_DBADR2    	.equ	0xf003003c	; SBCU Debug Address 2 Register
SBCU_DBADRT    	.equ	0xf0030048	; SBCU Debug Trapped Address Register
SBCU_DBBOS     	.equ	0xf0030040	; SBCU Debug Bus Operation Signals Register
SBCU_DBBOST    	.equ	0xf003004c	; SBCU Debug Trapped Bus Operation Signals Register
SBCU_DBCNTL    	.equ	0xf0030030	; SBCU Debug Control Register
SBCU_DBDAT     	.equ	0xf0030050	; SBCU Debug Data Status Register
SBCU_DBGNTT    	.equ	0xf0030044	; SBCU Debug Trapped Master Register
SBCU_DBGRNT    	.equ	0xf0030034	; SBCU Debug Grant Mask Register
SBCU_EADD      	.equ	0xf0030024	; SBCU Error Address Capture Register
SBCU_ECON      	.equ	0xf0030020	; SBCU Error Control Capture Register
SBCU_EDAT      	.equ	0xf0030028	; SBCU Error Data Capture Register
SBCU_FEGEN     	.equ	0xf0030084	; FPI Error Generation Control Register
SBCU_ID        	.equ	0xf0030008	; Module Identification Register
SBCU_PRIOH     	.equ	0xf0030014	; Arbiter Priority Register High
SBCU_PRIOL     	.equ	0xf0030018	; Arbiter Priority Register Low
ASCLIN0_ACCEN0 	.equ	0xf00006fc	; Access Enable Register 0
ASCLIN0_ACCEN1 	.equ	0xf00006f8	; Access Enable Register 1
ASCLIN0_BITCON 	.equ	0xf0000614	; Bit Configuration Register
ASCLIN0_BRD    	.equ	0xf0000624	; Baud Rate Detection Register
ASCLIN0_BRG    	.equ	0xf0000620	; Baud Rate Generation Register
ASCLIN0_CLC    	.equ	0xf0000600	; Clock Control Register
ASCLIN0_CSR    	.equ	0xf000064c	; Clock Selection Register
ASCLIN0_DATCON 	.equ	0xf000061c	; Data Configuration Register
ASCLIN0_FLAGS  	.equ	0xf0000634	; Flags Register
ASCLIN0_FLAGSCLEAR	.equ	0xf000063c	; Flags Clear Register
ASCLIN0_FLAGSENABLE	.equ	0xf0000640	; Flags Enable Register
ASCLIN0_FLAGSSET	.equ	0xf0000638	; Flags Set Register
ASCLIN0_FRAMECON	.equ	0xf0000618	; Frame Control Register
ASCLIN0_ID     	.equ	0xf0000608	; Module Identification Register
ASCLIN0_IOCR   	.equ	0xf0000604	; Input and Output Control Register
ASCLIN0_KRST0  	.equ	0xf00006f4	; Kernel Reset Register 0
ASCLIN0_KRST1  	.equ	0xf00006f0	; Kernel Reset Register 1
ASCLIN0_KRSTCLR	.equ	0xf00006ec	; Kernel Reset Status Clear Register
ASCLIN0_LINBTIMER	.equ	0xf000062c	; LIN Break Timer Register
ASCLIN0_LINCON 	.equ	0xf0000628	; LIN Control Register
ASCLIN0_LINHTIMER	.equ	0xf0000630	; LIN Header Timer Register
ASCLIN0_OCS    	.equ	0xf00006e8	; OCDS Control and Status
ASCLIN0_RXDATA 	.equ	0xf0000648	; Receive Data Register
ASCLIN0_RXDATAD	.equ	0xf0000650	; Receive Data Debug Register
ASCLIN0_RXFIFOCON	.equ	0xf0000610	; RX FIFO Configuration Register
ASCLIN0_TXDATA 	.equ	0xf0000644	; Transmit Data Register
ASCLIN0_TXFIFOCON	.equ	0xf000060c	; TX FIFO Configuration Register
ASCLIN1_ACCEN0 	.equ	0xf00007fc	; Access Enable Register 0
ASCLIN1_ACCEN1 	.equ	0xf00007f8	; Access Enable Register 1
ASCLIN1_BITCON 	.equ	0xf0000714	; Bit Configuration Register
ASCLIN1_BRD    	.equ	0xf0000724	; Baud Rate Detection Register
ASCLIN1_BRG    	.equ	0xf0000720	; Baud Rate Generation Register
ASCLIN1_CLC    	.equ	0xf0000700	; Clock Control Register
ASCLIN1_CSR    	.equ	0xf000074c	; Clock Selection Register
ASCLIN1_DATCON 	.equ	0xf000071c	; Data Configuration Register
ASCLIN1_FLAGS  	.equ	0xf0000734	; Flags Register
ASCLIN1_FLAGSCLEAR	.equ	0xf000073c	; Flags Clear Register
ASCLIN1_FLAGSENABLE	.equ	0xf0000740	; Flags Enable Register
ASCLIN1_FLAGSSET	.equ	0xf0000738	; Flags Set Register
ASCLIN1_FRAMECON	.equ	0xf0000718	; Frame Control Register
ASCLIN1_ID     	.equ	0xf0000708	; Module Identification Register
ASCLIN1_IOCR   	.equ	0xf0000704	; Input and Output Control Register
ASCLIN1_KRST0  	.equ	0xf00007f4	; Kernel Reset Register 0
ASCLIN1_KRST1  	.equ	0xf00007f0	; Kernel Reset Register 1
ASCLIN1_KRSTCLR	.equ	0xf00007ec	; Kernel Reset Status Clear Register
ASCLIN1_LINBTIMER	.equ	0xf000072c	; LIN Break Timer Register
ASCLIN1_LINCON 	.equ	0xf0000728	; LIN Control Register
ASCLIN1_LINHTIMER	.equ	0xf0000730	; LIN Header Timer Register
ASCLIN1_OCS    	.equ	0xf00007e8	; OCDS Control and Status
ASCLIN1_RXDATA 	.equ	0xf0000748	; Receive Data Register
ASCLIN1_RXDATAD	.equ	0xf0000750	; Receive Data Debug Register
ASCLIN1_RXFIFOCON	.equ	0xf0000710	; RX FIFO Configuration Register
ASCLIN1_TXDATA 	.equ	0xf0000744	; Transmit Data Register
ASCLIN1_TXFIFOCON	.equ	0xf000070c	; TX FIFO Configuration Register
ASCLIN2_ACCEN0 	.equ	0xf00008fc	; Access Enable Register 0
ASCLIN2_ACCEN1 	.equ	0xf00008f8	; Access Enable Register 1
ASCLIN2_BITCON 	.equ	0xf0000814	; Bit Configuration Register
ASCLIN2_BRD    	.equ	0xf0000824	; Baud Rate Detection Register
ASCLIN2_BRG    	.equ	0xf0000820	; Baud Rate Generation Register
ASCLIN2_CLC    	.equ	0xf0000800	; Clock Control Register
ASCLIN2_CSR    	.equ	0xf000084c	; Clock Selection Register
ASCLIN2_DATCON 	.equ	0xf000081c	; Data Configuration Register
ASCLIN2_FLAGS  	.equ	0xf0000834	; Flags Register
ASCLIN2_FLAGSCLEAR	.equ	0xf000083c	; Flags Clear Register
ASCLIN2_FLAGSENABLE	.equ	0xf0000840	; Flags Enable Register
ASCLIN2_FLAGSSET	.equ	0xf0000838	; Flags Set Register
ASCLIN2_FRAMECON	.equ	0xf0000818	; Frame Control Register
ASCLIN2_ID     	.equ	0xf0000808	; Module Identification Register
ASCLIN2_IOCR   	.equ	0xf0000804	; Input and Output Control Register
ASCLIN2_KRST0  	.equ	0xf00008f4	; Kernel Reset Register 0
ASCLIN2_KRST1  	.equ	0xf00008f0	; Kernel Reset Register 1
ASCLIN2_KRSTCLR	.equ	0xf00008ec	; Kernel Reset Status Clear Register
ASCLIN2_LINBTIMER	.equ	0xf000082c	; LIN Break Timer Register
ASCLIN2_LINCON 	.equ	0xf0000828	; LIN Control Register
ASCLIN2_LINHTIMER	.equ	0xf0000830	; LIN Header Timer Register
ASCLIN2_OCS    	.equ	0xf00008e8	; OCDS Control and Status
ASCLIN2_RXDATA 	.equ	0xf0000848	; Receive Data Register
ASCLIN2_RXDATAD	.equ	0xf0000850	; Receive Data Debug Register
ASCLIN2_RXFIFOCON	.equ	0xf0000810	; RX FIFO Configuration Register
ASCLIN2_TXDATA 	.equ	0xf0000844	; Transmit Data Register
ASCLIN2_TXFIFOCON	.equ	0xf000080c	; TX FIFO Configuration Register
ASCLIN3_ACCEN0 	.equ	0xf00009fc	; Access Enable Register 0
ASCLIN3_ACCEN1 	.equ	0xf00009f8	; Access Enable Register 1
ASCLIN3_BITCON 	.equ	0xf0000914	; Bit Configuration Register
ASCLIN3_BRD    	.equ	0xf0000924	; Baud Rate Detection Register
ASCLIN3_BRG    	.equ	0xf0000920	; Baud Rate Generation Register
ASCLIN3_CLC    	.equ	0xf0000900	; Clock Control Register
ASCLIN3_CSR    	.equ	0xf000094c	; Clock Selection Register
ASCLIN3_DATCON 	.equ	0xf000091c	; Data Configuration Register
ASCLIN3_FLAGS  	.equ	0xf0000934	; Flags Register
ASCLIN3_FLAGSCLEAR	.equ	0xf000093c	; Flags Clear Register
ASCLIN3_FLAGSENABLE	.equ	0xf0000940	; Flags Enable Register
ASCLIN3_FLAGSSET	.equ	0xf0000938	; Flags Set Register
ASCLIN3_FRAMECON	.equ	0xf0000918	; Frame Control Register
ASCLIN3_ID     	.equ	0xf0000908	; Module Identification Register
ASCLIN3_IOCR   	.equ	0xf0000904	; Input and Output Control Register
ASCLIN3_KRST0  	.equ	0xf00009f4	; Kernel Reset Register 0
ASCLIN3_KRST1  	.equ	0xf00009f0	; Kernel Reset Register 1
ASCLIN3_KRSTCLR	.equ	0xf00009ec	; Kernel Reset Status Clear Register
ASCLIN3_LINBTIMER	.equ	0xf000092c	; LIN Break Timer Register
ASCLIN3_LINCON 	.equ	0xf0000928	; LIN Control Register
ASCLIN3_LINHTIMER	.equ	0xf0000930	; LIN Header Timer Register
ASCLIN3_OCS    	.equ	0xf00009e8	; OCDS Control and Status
ASCLIN3_RXDATA 	.equ	0xf0000948	; Receive Data Register
ASCLIN3_RXDATAD	.equ	0xf0000950	; Receive Data Debug Register
ASCLIN3_RXFIFOCON	.equ	0xf0000910	; RX FIFO Configuration Register
ASCLIN3_TXDATA 	.equ	0xf0000944	; Transmit Data Register
ASCLIN3_TXFIFOCON	.equ	0xf000090c	; TX FIFO Configuration Register
ASCLIN4_ACCEN0 	.equ	0xf0000afc	; Access Enable Register 0
ASCLIN4_ACCEN1 	.equ	0xf0000af8	; Access Enable Register 1
ASCLIN4_BITCON 	.equ	0xf0000a14	; Bit Configuration Register
ASCLIN4_BRD    	.equ	0xf0000a24	; Baud Rate Detection Register
ASCLIN4_BRG    	.equ	0xf0000a20	; Baud Rate Generation Register
ASCLIN4_CLC    	.equ	0xf0000a00	; Clock Control Register
ASCLIN4_CSR    	.equ	0xf0000a4c	; Clock Selection Register
ASCLIN4_DATCON 	.equ	0xf0000a1c	; Data Configuration Register
ASCLIN4_FLAGS  	.equ	0xf0000a34	; Flags Register
ASCLIN4_FLAGSCLEAR	.equ	0xf0000a3c	; Flags Clear Register
ASCLIN4_FLAGSENABLE	.equ	0xf0000a40	; Flags Enable Register
ASCLIN4_FLAGSSET	.equ	0xf0000a38	; Flags Set Register
ASCLIN4_FRAMECON	.equ	0xf0000a18	; Frame Control Register
ASCLIN4_ID     	.equ	0xf0000a08	; Module Identification Register
ASCLIN4_IOCR   	.equ	0xf0000a04	; Input and Output Control Register
ASCLIN4_KRST0  	.equ	0xf0000af4	; Kernel Reset Register 0
ASCLIN4_KRST1  	.equ	0xf0000af0	; Kernel Reset Register 1
ASCLIN4_KRSTCLR	.equ	0xf0000aec	; Kernel Reset Status Clear Register
ASCLIN4_LINBTIMER	.equ	0xf0000a2c	; LIN Break Timer Register
ASCLIN4_LINCON 	.equ	0xf0000a28	; LIN Control Register
ASCLIN4_LINHTIMER	.equ	0xf0000a30	; LIN Header Timer Register
ASCLIN4_OCS    	.equ	0xf0000ae8	; OCDS Control and Status
ASCLIN4_RXDATA 	.equ	0xf0000a48	; Receive Data Register
ASCLIN4_RXDATAD	.equ	0xf0000a50	; Receive Data Debug Register
ASCLIN4_RXFIFOCON	.equ	0xf0000a10	; RX FIFO Configuration Register
ASCLIN4_TXDATA 	.equ	0xf0000a44	; Transmit Data Register
ASCLIN4_TXFIFOCON	.equ	0xf0000a0c	; TX FIFO Configuration Register
ASCLIN5_ACCEN0 	.equ	0xf0000bfc	; Access Enable Register 0
ASCLIN5_ACCEN1 	.equ	0xf0000bf8	; Access Enable Register 1
ASCLIN5_BITCON 	.equ	0xf0000b14	; Bit Configuration Register
ASCLIN5_BRD    	.equ	0xf0000b24	; Baud Rate Detection Register
ASCLIN5_BRG    	.equ	0xf0000b20	; Baud Rate Generation Register
ASCLIN5_CLC    	.equ	0xf0000b00	; Clock Control Register
ASCLIN5_CSR    	.equ	0xf0000b4c	; Clock Selection Register
ASCLIN5_DATCON 	.equ	0xf0000b1c	; Data Configuration Register
ASCLIN5_FLAGS  	.equ	0xf0000b34	; Flags Register
ASCLIN5_FLAGSCLEAR	.equ	0xf0000b3c	; Flags Clear Register
ASCLIN5_FLAGSENABLE	.equ	0xf0000b40	; Flags Enable Register
ASCLIN5_FLAGSSET	.equ	0xf0000b38	; Flags Set Register
ASCLIN5_FRAMECON	.equ	0xf0000b18	; Frame Control Register
ASCLIN5_ID     	.equ	0xf0000b08	; Module Identification Register
ASCLIN5_IOCR   	.equ	0xf0000b04	; Input and Output Control Register
ASCLIN5_KRST0  	.equ	0xf0000bf4	; Kernel Reset Register 0
ASCLIN5_KRST1  	.equ	0xf0000bf0	; Kernel Reset Register 1
ASCLIN5_KRSTCLR	.equ	0xf0000bec	; Kernel Reset Status Clear Register
ASCLIN5_LINBTIMER	.equ	0xf0000b2c	; LIN Break Timer Register
ASCLIN5_LINCON 	.equ	0xf0000b28	; LIN Control Register
ASCLIN5_LINHTIMER	.equ	0xf0000b30	; LIN Header Timer Register
ASCLIN5_OCS    	.equ	0xf0000be8	; OCDS Control and Status
ASCLIN5_RXDATA 	.equ	0xf0000b48	; Receive Data Register
ASCLIN5_RXDATAD	.equ	0xf0000b50	; Receive Data Debug Register
ASCLIN5_RXFIFOCON	.equ	0xf0000b10	; RX FIFO Configuration Register
ASCLIN5_TXDATA 	.equ	0xf0000b44	; Transmit Data Register
ASCLIN5_TXFIFOCON	.equ	0xf0000b0c	; TX FIFO Configuration Register
ASCLIN6_ACCEN0 	.equ	0xf0000cfc	; Access Enable Register 0
ASCLIN6_ACCEN1 	.equ	0xf0000cf8	; Access Enable Register 1
ASCLIN6_BITCON 	.equ	0xf0000c14	; Bit Configuration Register
ASCLIN6_BRD    	.equ	0xf0000c24	; Baud Rate Detection Register
ASCLIN6_BRG    	.equ	0xf0000c20	; Baud Rate Generation Register
ASCLIN6_CLC    	.equ	0xf0000c00	; Clock Control Register
ASCLIN6_CSR    	.equ	0xf0000c4c	; Clock Selection Register
ASCLIN6_DATCON 	.equ	0xf0000c1c	; Data Configuration Register
ASCLIN6_FLAGS  	.equ	0xf0000c34	; Flags Register
ASCLIN6_FLAGSCLEAR	.equ	0xf0000c3c	; Flags Clear Register
ASCLIN6_FLAGSENABLE	.equ	0xf0000c40	; Flags Enable Register
ASCLIN6_FLAGSSET	.equ	0xf0000c38	; Flags Set Register
ASCLIN6_FRAMECON	.equ	0xf0000c18	; Frame Control Register
ASCLIN6_ID     	.equ	0xf0000c08	; Module Identification Register
ASCLIN6_IOCR   	.equ	0xf0000c04	; Input and Output Control Register
ASCLIN6_KRST0  	.equ	0xf0000cf4	; Kernel Reset Register 0
ASCLIN6_KRST1  	.equ	0xf0000cf0	; Kernel Reset Register 1
ASCLIN6_KRSTCLR	.equ	0xf0000cec	; Kernel Reset Status Clear Register
ASCLIN6_LINBTIMER	.equ	0xf0000c2c	; LIN Break Timer Register
ASCLIN6_LINCON 	.equ	0xf0000c28	; LIN Control Register
ASCLIN6_LINHTIMER	.equ	0xf0000c30	; LIN Header Timer Register
ASCLIN6_OCS    	.equ	0xf0000ce8	; OCDS Control and Status
ASCLIN6_RXDATA 	.equ	0xf0000c48	; Receive Data Register
ASCLIN6_RXDATAD	.equ	0xf0000c50	; Receive Data Debug Register
ASCLIN6_RXFIFOCON	.equ	0xf0000c10	; RX FIFO Configuration Register
ASCLIN6_TXDATA 	.equ	0xf0000c44	; Transmit Data Register
ASCLIN6_TXFIFOCON	.equ	0xf0000c0c	; TX FIFO Configuration Register
ASCLIN7_ACCEN0 	.equ	0xf0000dfc	; Access Enable Register 0
ASCLIN7_ACCEN1 	.equ	0xf0000df8	; Access Enable Register 1
ASCLIN7_BITCON 	.equ	0xf0000d14	; Bit Configuration Register
ASCLIN7_BRD    	.equ	0xf0000d24	; Baud Rate Detection Register
ASCLIN7_BRG    	.equ	0xf0000d20	; Baud Rate Generation Register
ASCLIN7_CLC    	.equ	0xf0000d00	; Clock Control Register
ASCLIN7_CSR    	.equ	0xf0000d4c	; Clock Selection Register
ASCLIN7_DATCON 	.equ	0xf0000d1c	; Data Configuration Register
ASCLIN7_FLAGS  	.equ	0xf0000d34	; Flags Register
ASCLIN7_FLAGSCLEAR	.equ	0xf0000d3c	; Flags Clear Register
ASCLIN7_FLAGSENABLE	.equ	0xf0000d40	; Flags Enable Register
ASCLIN7_FLAGSSET	.equ	0xf0000d38	; Flags Set Register
ASCLIN7_FRAMECON	.equ	0xf0000d18	; Frame Control Register
ASCLIN7_ID     	.equ	0xf0000d08	; Module Identification Register
ASCLIN7_IOCR   	.equ	0xf0000d04	; Input and Output Control Register
ASCLIN7_KRST0  	.equ	0xf0000df4	; Kernel Reset Register 0
ASCLIN7_KRST1  	.equ	0xf0000df0	; Kernel Reset Register 1
ASCLIN7_KRSTCLR	.equ	0xf0000dec	; Kernel Reset Status Clear Register
ASCLIN7_LINBTIMER	.equ	0xf0000d2c	; LIN Break Timer Register
ASCLIN7_LINCON 	.equ	0xf0000d28	; LIN Control Register
ASCLIN7_LINHTIMER	.equ	0xf0000d30	; LIN Header Timer Register
ASCLIN7_OCS    	.equ	0xf0000de8	; OCDS Control and Status
ASCLIN7_RXDATA 	.equ	0xf0000d48	; Receive Data Register
ASCLIN7_RXDATAD	.equ	0xf0000d50	; Receive Data Debug Register
ASCLIN7_RXFIFOCON	.equ	0xf0000d10	; RX FIFO Configuration Register
ASCLIN7_TXDATA 	.equ	0xf0000d44	; Transmit Data Register
ASCLIN7_TXFIFOCON	.equ	0xf0000d0c	; TX FIFO Configuration Register
ETH_ACCEN0     	.equ	0xf001d00c	; Access Enable Register 0
ETH_ACCEN1     	.equ	0xf001d010	; Access Enable Register 1
ETH_AHB_OR_AXI_STATUS	.equ	0xf001f02c	; Register 11 - AHB or AXI Status Register
ETH_BUS_MODE   	.equ	0xf001f000	; Register 0 - Bus Mode Register
ETH_CLC        	.equ	0xf001d000	; Clock Control Register
ETH_CURRENT_HOST_RECEIVE_BUFFER_ADDRESS	.equ	0xf001f054	; Register 21 - Current Host Receive Buffer Address Register
ETH_CURRENT_HOST_RECEIVE_DESCRIPTOR	.equ	0xf001f04c	; Register 19 - Current Host Receive Descriptor Register
ETH_CURRENT_HOST_TRANSMIT_BUFFER_ADDRESS	.equ	0xf001f050	; Register 20 - Current Host Transmit Buffer Address Register
ETH_CURRENT_HOST_TRANSMIT_DESCRIPTOR	.equ	0xf001f048	; Register 18 - Current Host Transmit Descriptor Register
ETH_DEBUG      	.equ	0xf001e024	; Register 9 - Debug Register
ETH_FLOW_CONTROL	.equ	0xf001e018	; Register 6 - Flow Control Register
ETH_GMII_ADDRESS	.equ	0xf001e010	; Register 4 - GMII Address Register
ETH_GMII_DATA  	.equ	0xf001e014	; Register 5 - GMII Data Register
ETH_GPCTL      	.equ	0xf001d008	; Input and Output Control Register
ETH_HASH_TABLE_HIGH	.equ	0xf001e008	; Register 2 - Hash Table High Register
ETH_HASH_TABLE_LOW	.equ	0xf001e00c	; Register 3 - Hash Table Low Register
ETH_HW_FEATURE 	.equ	0xf001f058	; Register 22 - HW Feature Register
ETH_ID         	.equ	0xf001d004	; Module Identification Register
ETH_INTERRUPT_ENABLE	.equ	0xf001f01c	; Register 7 - Interrupt Enable Register
ETH_INTERRUPT_MASK	.equ	0xf001e03c	; Register 15 - Interrupt Mask Register
ETH_INTERRUPT_STATUS	.equ	0xf001e038	; Register 14 - Interrupt Register
ETH_KRST0      	.equ	0xf001d014	; Kernel Reset Register 0
ETH_KRST1      	.equ	0xf001d018	; Kernel Reset Register 1
ETH_KRSTCLR    	.equ	0xf001d01c	; Kernel Reset Status Clear Register
ETH_MAC_ADDRESS0_HIGH	.equ	0xf001e040	; Register 16 - MAC Address0 High Register
ETH_MAC_ADDRESS0_LOW	.equ	0xf001e044	; Register 17 - MAC Address0 Low Register
ETH_MAC_ADDRESS10_HIGH	.equ	0xf001e090	; Register 36 - MAC Address10 High Register
ETH_MAC_ADDRESS10_LOW	.equ	0xf001e094	; Register 37 - MAC Address10 Low Register
ETH_MAC_ADDRESS11_HIGH	.equ	0xf001e098	; Register 38 - MAC Address11 High Register
ETH_MAC_ADDRESS11_LOW	.equ	0xf001e09c	; Register 39 - MAC Address1 Low Register
ETH_MAC_ADDRESS12_HIGH	.equ	0xf001e0a0	; Register 40 - MAC Address12 High Register
ETH_MAC_ADDRESS12_LOW	.equ	0xf001e0a4	; Register 41 - MAC Address12 Low Register
ETH_MAC_ADDRESS13_HIGH	.equ	0xf001e0a8	; Register 42 - MAC Address13 High Register
ETH_MAC_ADDRESS13_LOW	.equ	0xf001e0ac	; Register 43 - MAC Address13 Low Register
ETH_MAC_ADDRESS14_HIGH	.equ	0xf001e0b0	; Register 44 - MAC Address14 High Register
ETH_MAC_ADDRESS14_LOW	.equ	0xf001e0b4	; Register 45 - MAC Address14 Low Register
ETH_MAC_ADDRESS15_HIGH	.equ	0xf001e0b8	; Register 46 - MAC Address15 High Register
ETH_MAC_ADDRESS15_LOW	.equ	0xf001e0bc	; Register 47 - MAC Address15 Low Register
ETH_MAC_ADDRESS16_HIGH	.equ	0xf001e800	; Register 512 - MAC Address16 High Register
ETH_MAC_ADDRESS16_LOW	.equ	0xf001e804	; Register 513 - MAC Address16 Low Register
ETH_MAC_ADDRESS17_HIGH	.equ	0xf001e808	; Register 514 - MAC Address17 High Register
ETH_MAC_ADDRESS17_LOW	.equ	0xf001e80c	; Register 515 - MAC Address17 Low Register
ETH_MAC_ADDRESS18_HIGH	.equ	0xf001e810	; Register 516 - MAC Address18 High Register
ETH_MAC_ADDRESS18_LOW	.equ	0xf001e814	; Register 517 - MAC Address18 Low Register
ETH_MAC_ADDRESS19_HIGH	.equ	0xf001e818	; Register 518 - MAC Address19 High Register
ETH_MAC_ADDRESS19_LOW	.equ	0xf001e81c	; Register 519 - MAC Address19 Low Register
ETH_MAC_ADDRESS1_HIGH	.equ	0xf001e048	; Register 18 - MAC Address1 High Register
ETH_MAC_ADDRESS1_LOW	.equ	0xf001e04c	; Register 19 - MAC Address1 Low Register
ETH_MAC_ADDRESS20_HIGH	.equ	0xf001e820	; Register 520 - MAC Address20 High Register
ETH_MAC_ADDRESS20_LOW	.equ	0xf001e824	; Register 521 - MAC Address20 Low Register
ETH_MAC_ADDRESS21_HIGH	.equ	0xf001e828	; Register 522 - MAC Address21 High Register
ETH_MAC_ADDRESS21_LOW	.equ	0xf001e82c	; Register 523 - MAC Address21 Low Register
ETH_MAC_ADDRESS22_HIGH	.equ	0xf001e830	; Register 524 - MAC Address22 High Register
ETH_MAC_ADDRESS22_LOW	.equ	0xf001e834	; Register 525 - MAC Address22 Low Register
ETH_MAC_ADDRESS23_HIGH	.equ	0xf001e838	; Register 526 -
ETH_MAC_ADDRESS23_LOW	.equ	0xf001e83c	; Register 527 - MAC Address23 Low Register
ETH_MAC_ADDRESS24_HIGH	.equ	0xf001e840	; Register 528 - MAC Address24 High Register
ETH_MAC_ADDRESS24_LOW	.equ	0xf001e844	; Register 529 - MAC Address24 Low Register
ETH_MAC_ADDRESS25_HIGH	.equ	0xf001e848	; Register 530 - MAC Address25 High Register
ETH_MAC_ADDRESS25_LOW	.equ	0xf001e84c	; Register 531 - MAC Address25 Low Register
ETH_MAC_ADDRESS26_HIGH	.equ	0xf001e850	; Register 532 - MAC Address26 High Register
ETH_MAC_ADDRESS26_LOW	.equ	0xf001e854	; Register 533 - MAC Address26 Low Register
ETH_MAC_ADDRESS27_HIGH	.equ	0xf001e858	; Register 534 - MAC Address27 High Register
ETH_MAC_ADDRESS27_LOW	.equ	0xf001e85c	; Register 535 - MAC Address27 Low Register
ETH_MAC_ADDRESS28_HIGH	.equ	0xf001e860	; Register 536 - MAC Address28 High Register
ETH_MAC_ADDRESS28_LOW	.equ	0xf001e864	; Register 537 - MAC Address28 Low Register
ETH_MAC_ADDRESS29_HIGH	.equ	0xf001e868	; Register 538 - MAC Address29 High Register
ETH_MAC_ADDRESS29_LOW	.equ	0xf001e86c	; Register 539 - MAC Address29 Low Register
ETH_MAC_ADDRESS2_HIGH	.equ	0xf001e050	; Register 20 - MAC Address2 High Register
ETH_MAC_ADDRESS2_LOW	.equ	0xf001e054	; Register 21 - MAC Address2 Low Register
ETH_MAC_ADDRESS30_HIGH	.equ	0xf001e870	; Register 540 - MAC Address30 High Register
ETH_MAC_ADDRESS30_LOW	.equ	0xf001e874	; Register 541 - MAC Address30 Low Register
ETH_MAC_ADDRESS31_HIGH	.equ	0xf001e878	; Register 542 - MAC Address31 High Register
ETH_MAC_ADDRESS31_LOW	.equ	0xf001e87c	; Register 543 - MAC Address31 Low Register
ETH_MAC_ADDRESS3_HIGH	.equ	0xf001e058	; Register 22 - MAC Address3 High Register
ETH_MAC_ADDRESS3_LOW	.equ	0xf001e05c	; Register 23 - MAC Address3 Low Register
ETH_MAC_ADDRESS4_HIGH	.equ	0xf001e060	; Register 24 - MAC Address4 High Register
ETH_MAC_ADDRESS4_LOW	.equ	0xf001e064	; Register 25 - MAC Address4 Low Register
ETH_MAC_ADDRESS5_HIGH	.equ	0xf001e068	; Register 26 - MAC Address5 High Register
ETH_MAC_ADDRESS5_LOW	.equ	0xf001e06c	; Register 27 - MAC Address5 Low Register
ETH_MAC_ADDRESS6_HIGH	.equ	0xf001e070	; Register 28 - MAC Address6 High Register
ETH_MAC_ADDRESS6_LOW	.equ	0xf001e074	; Register 29 - MAC Address6 Low Register
ETH_MAC_ADDRESS7_HIGH	.equ	0xf001e078	; Register 30 - MAC Address7 High Register
ETH_MAC_ADDRESS7_LOW	.equ	0xf001e07c	; Register 31 - MAC Address7 Low Register
ETH_MAC_ADDRESS8_HIGH	.equ	0xf001e080	; Register 32 - MAC Address8 High Register
ETH_MAC_ADDRESS8_LOW	.equ	0xf001e084	; Register 33 - MAC Address8 Low Register
ETH_MAC_ADDRESS9_HIGH	.equ	0xf001e088	; Register 34 - MAC Address9 High Register
ETH_MAC_ADDRESS9_LOW	.equ	0xf001e08c	; Register 35 - MAC Address9 Low Register
ETH_MAC_CONFIGURATION	.equ	0xf001e000	; Register 0 - MAC Configuration Register
ETH_MAC_FRAME_FILTER	.equ	0xf001e004	; Register 1 - MAC Frame Filter
ETH_MISSED_FRAME_AND_BUFFER_OVERFLOW_COUNTER	.equ	0xf001f020	; Register 8 - Missed Frame and Buffer Overflow Counter Register
ETH_MMC_CONTROL	.equ	0xf001e100	; Register 64 - MMC Control Register
ETH_MMC_IPC_RECEIVE_INTERRUPT	.equ	0xf001e208	; Register 130 - MMC Receive Checksum Offload Interrupt Register
ETH_MMC_IPC_RECEIVE_INTERRUPT_MASK	.equ	0xf001e200	; Register 128 - MMC Receive Checksum Offload Interrupt Mask Register
ETH_MMC_RECEIVE_INTERRUPT	.equ	0xf001e104	; Register 65 - MMC Receive Interrupt Register
ETH_MMC_RECEIVE_INTERRUPT_MASK	.equ	0xf001e10c	; -
ETH_MMC_TRANSMIT_INTERRUPT	.equ	0xf001e108	; Register 66 - MMC Transmit Interrupt Register
ETH_MMC_TRANSMIT_INTERRUPT_MASK	.equ	0xf001e110	; Register 68 - MMC Transmit Interrupt Mask Register
ETH_OPERATION_MODE	.equ	0xf001f018	; Register 6 - Operation Mode Register
ETH_PMT_CONTROL_STATUS	.equ	0xf001e02c	; Register 11 - PMT Control and Status Register
ETH_PPS_CONTROL	.equ	0xf001e72c	; Register 459 - PPS Control Register
ETH_RECEIVE_DESCRIPTOR_LIST_ADDRESS	.equ	0xf001f00c	; Register 3 - Receive Descriptor List Address Register
ETH_RECEIVE_INTERRUPT_WATCHDOG_TIMER	.equ	0xf001f024	; Register 9 - Receive Interrupt Watchdog Timer Register
ETH_RECEIVE_POLL_DEMAND	.equ	0xf001f008	; Register 2 - Receive Poll Demand Register
ETH_REMOTE_WAKE_UP_FRAME_FILTER	.equ	0xf001e028	; Register 10 - Remote Wake-Up Frame Filter Register
ETH_RXICMP_ERROR_FRAMES	.equ	0xf001e244	; Register 145 - Receive ICMP Error Frame Counter Register
ETH_RXICMP_ERROR_OCTETS	.equ	0xf001e284	; Register 161 - Receive ICMP Error Octet Counter Register
ETH_RXICMP_GOOD_FRAMES	.equ	0xf001e240	; Register 144 - Receive ICMP Good Frame Counter Register
ETH_RXICMP_GOOD_OCTETS	.equ	0xf001e280	; Register 160 - Receive ICMP Good Octet Counter Register
ETH_RXIPV4_FRAGMENTED_FRAMES	.equ	0xf001e21c	; Register 135 - Receive IPV4 Fragmented Frame Counter Register
ETH_RXIPV4_FRAGMENTED_OCTETS	.equ	0xf001e25c	; Register 151 - Receive IPV4 Fragmented Octet Counter Register
ETH_RXIPV4_GOOD_FRAMES	.equ	0xf001e210	; Register 132 - Receive IPV4 Good Frame Counter Register
ETH_RXIPV4_GOOD_OCTETS	.equ	0xf001e250	; Register 148 - Receive IPV4 Good Octet Counter Register
ETH_RXIPV4_HEADER_ERROR_FRAMES	.equ	0xf001e214	; Register 133 - Receive IPV4 Header Error Frame Counter Register
ETH_RXIPV4_HEADER_ERROR_OCTETS	.equ	0xf001e254	; Register 149 - Receive IPV4 Header Error Octet Counter Register
ETH_RXIPV4_NO_PAYLOAD_FRAMES	.equ	0xf001e218	; Register 134 - Receive IPV4 No Payload Frame Counter Register
ETH_RXIPV4_NO_PAYLOAD_OCTETS	.equ	0xf001e258	; Register 150 - Receive IPV4 No Payload Octet Counter Register
ETH_RXIPV4_UDP_CHECKSUM_DISABLED_FRAMES	.equ	0xf001e220	; Register 136 - Receive IPV4 UDP Checksum Disabled Frame Counter Register
ETH_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS	.equ	0xf001e260	; Register 152 - Receive IPV4 Fragmented Octet Counter Register
ETH_RXIPV6_GOOD_FRAMES	.equ	0xf001e224	; Register 137 - Receive IPV6 Good Frame Counter Register
ETH_RXIPV6_GOOD_OCTETS	.equ	0xf001e264	; Register 153 - Receive IPV6 Good Octet Counter Register
ETH_RXIPV6_HEADER_ERROR_FRAMES	.equ	0xf001e228	; Register 138 - Receive IPV6 Header Error Frame Counter Register
ETH_RXIPV6_HEADER_ERROR_OCTETS	.equ	0xf001e268	; Register 154 - Receive IPV6 Header Error Octet Counter Register
ETH_RXIPV6_NO_PAYLOAD_FRAMES	.equ	0xf001e22c	; Register 139 - Receive IPV6 No Payload Frame Counter Register
ETH_RXIPV6_NO_PAYLOAD_OCTETS	.equ	0xf001e26c	; Register 155 - Receive IPV6 No Payload Octet Counter Register
ETH_RXTCP_ERROR_FRAMES	.equ	0xf001e23c	; Register 143 - Receive TCP Error Frame Counter Register
ETH_RXTCP_ERROR_OCTETS	.equ	0xf001e27c	; Register 159 - Receive TCP Error Octet Counter Register
ETH_RXTCP_GOOD_FRAMES	.equ	0xf001e238	; Register 142 - Receive TCP Good Frame Counter Register
ETH_RXTCP_GOOD_OCTETS	.equ	0xf001e278	; Register 158 - Receive TCP Good Octet Counter Register
ETH_RXUDP_ERROR_FRAMES	.equ	0xf001e234	; Register 141 - Receive UDP Error Frame Counter Register
ETH_RXUDP_ERROR_OCTETS	.equ	0xf001e274	; Register 157 - Receive UDP Error Octet Counter Register
ETH_RXUDP_GOOD_FRAMES	.equ	0xf001e230	; Register 140 - Receive UDP Good Frame Counter Register
ETH_RXUDP_GOOD_OCTETS	.equ	0xf001e270	; Register 156 - Receive UDP Good Octet Counter Register
ETH_RX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1c0	; Register 112 - Receive Frame Count for Good and Bad 1,024 to Maxsize Bytes Frames
ETH_RX_128TO255OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b4	; Register 109 - Receive Frame Count for Good and Bad 128 to 255 Bytes Frames
ETH_RX_256TO511OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b8	; Register 110 - Receive Frame Count for Good and Bad 256 to 511 Bytes Frames
ETH_RX_512TO1023OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1bc	; Register 111 - Receive Frame Count for Good and Bad 512 to 1,023 Bytes Frames
ETH_RX_64OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1ac	; Register 107 - Receive Frame Count for Good and Bad 64 Byte Frames
ETH_RX_65TO127OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e1b0	; Register 108 - Receive Frame Count for Good and Bad 65 to 127 Bytes Frames
ETH_RX_ALIGNMENT_ERROR_FRAMES	.equ	0xf001e198	; Register 102 - Receive Frame Count for Alignment Error Frames
ETH_RX_BROADCAST_FRAMES_GOOD	.equ	0xf001e18c	; Register 99 - Receive Frame Count for Good Broadcast Frames
ETH_RX_CONTROL_FRAMES_GOOD	.equ	0xf001e1e4	; Register 121 - Receive Frame Count for Good Control Frames Frames
ETH_RX_CRC_ERROR_FRAMES	.equ	0xf001e194	; Register 101 - Receive Frame Count for CRC Error Frames
ETH_RX_FIFO_OVERFLOW_FRAMES	.equ	0xf001e1d4	; Register 117 - Receive Frame Count for FIFO Overflow Frames
ETH_RX_FRAMES_COUNT_GOOD_BAD	.equ	0xf001e180	; Register 96 - Receive Frame Count for Good and Bad Frames
ETH_RX_JABBER_ERROR_FRAMES	.equ	0xf001e1a0	; Register 104 - Receive Frame Count for Jabber Error Frames
ETH_RX_LENGTH_ERROR_FRAMES	.equ	0xf001e1c8	; Register 114 - Receive Frame Count for Length Error Frames
ETH_RX_MULTICAST_FRAMES_GOOD	.equ	0xf001e190	; Register 100 - Receive Frame Count for Good Multicast Frames
ETH_RX_OCTET_COUNT_GOOD	.equ	0xf001e188	; Register 98 - Receive Octet Count for Good Frames
ETH_RX_OCTET_COUNT_GOOD_BAD	.equ	0xf001e184	; Register 97 - Receive Octet Count for Good and Bad Frames
ETH_RX_OUT_OF_RANGE_TYPE_FRAMES	.equ	0xf001e1cc	; Register 115 - Receive Frame Count for Out of Range Frames
ETH_RX_OVERSIZE_FRAMES_GOOD	.equ	0xf001e1a8	; Register 106 - Receive Frame Count for Oversize Frames
ETH_RX_PAUSE_FRAMES	.equ	0xf001e1d0	; Register 116 - Receive Frame Count for PAUSE Frames
ETH_RX_RECEIVE_ERROR_FRAMES	.equ	0xf001e1e0	; Register 120 - Receive Frame Count for Receive Error Frames
ETH_RX_RUNT_ERROR_FRAMES	.equ	0xf001e19c	; Register 103 - Receive Frame Count for Runt Error Frames
ETH_RX_UNDERSIZE_FRAMES_GOOD	.equ	0xf001e1a4	; Register 105 - Receive Frame Count for Undersize Frames
ETH_RX_UNICAST_FRAMES_GOOD	.equ	0xf001e1c4	; Register 113 - Receive Frame Count for Good Unicast Frames
ETH_RX_VLAN_FRAMES_GOOD_BAD	.equ	0xf001e1d8	; Register 118 - Receive Frame Count for Good and Bad VLAN Frames
ETH_RX_WATCHDOG_ERROR_FRAMES	.equ	0xf001e1dc	; Register 119 - Receive Frame Count for Watchdog Error Frames
ETH_STATUS     	.equ	0xf001f014	; Register 5 - Status Register
ETH_SUB_SECOND_INCREMENT	.equ	0xf001e704	; Register 449 - Sub-Second Increment Register
ETH_SYSTEM_TIME_HIGHER_WORD_SECONDS	.equ	0xf001e724	; Register 457 - System Time - Higher Word Seconds Register
ETH_SYSTEM_TIME_NANOSECONDS	.equ	0xf001e70c	; Register 451 - System Time - Nanoseconds Register
ETH_SYSTEM_TIME_NANOSECONDS_UPDATE	.equ	0xf001e714	; Register 453 - System Time - Nanoseconds Update Register
ETH_SYSTEM_TIME_SECONDS	.equ	0xf001e708	; Register 450 - System Time - Seconds Register
ETH_SYSTEM_TIME_SECONDS_UPDATE	.equ	0xf001e710	; Register 452 - System Time - Seconds Update Register
ETH_TARGET_TIME_NANOSECONDS	.equ	0xf001e720	; Register 456 - Target Time Nanoseconds Register
ETH_TARGET_TIME_SECONDS	.equ	0xf001e71c	; Register 455 - Target Time Seconds Register
ETH_TIMESTAMP_ADDEND	.equ	0xf001e718	; Register 454 - Timestamp Addend Register
ETH_TIMESTAMP_CONTROL	.equ	0xf001e700	; Register 448 - Timestamp Control Register
ETH_TIMESTAMP_STATUS	.equ	0xf001e728	; Register 458 - Timestamp Status Register
ETH_TRANSMIT_DESCRIPTOR_LIST_ADDRESS	.equ	0xf001f010	; Register 4 - Transmit Descriptor List Address Register
ETH_TRANSMIT_POLL_DEMAND	.equ	0xf001f004	; Register 1 - Transmit Poll Demand Register
ETH_TX_1024TOMAXOCTETS_FRAMES_GOOD_BAD	.equ	0xf001e138	; Register 78 - Transmit Octet Count for Good and Bad 1024 to Maxsize Bytes Frames
ETH_TX_128TO255OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e12c	; Register 75 - Transmit Octet Count for Good and Bad 128 to 255 Bytes Frames
ETH_TX_256TO511OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e130	; Register 76 - Transmit Octet Count for Good and Bad 256 to 511 Bytes Frames
ETH_TX_512TO1023OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e134	; Register 77 - Transmit Octet Count for Good and Bad 512 to 1023 Bytes Frames
ETH_TX_64OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e124	; Register 73 - Transmit Octet Count for Good and Bad 64 Byte Frames
ETH_TX_65TO127OCTETS_FRAMES_GOOD_BAD	.equ	0xf001e128	; Register 74 - Transmit Octet Count for Good and Bad 65 to 127 Bytes Frames
ETH_TX_BROADCAST_FRAMES_GOOD	.equ	0xf001e11c	; Register 71 - Transmit Frame Count for Good Broadcast Frames
ETH_TX_BROADCAST_FRAMES_GOOD_BAD	.equ	0xf001e144	; Register 81 - Transmit Frame Count for Good and Bad Broadcast Frames
ETH_TX_CARRIER_ERROR_FRAMES	.equ	0xf001e160	; Register 88 - Transmit Frame Count for Carrier Sense Error Frames
ETH_TX_DEFERRED_FRAMES	.equ	0xf001e154	; Register 85 - Transmit Frame Count for Deferred Frames
ETH_TX_EXCESSIVE_COLLISION_FRAMES	.equ	0xf001e15c	; Register 87 - Transmit Frame Count for Excessive Collision Error Frames
ETH_TX_EXCESSIVE_DEFERRAL_ERROR	.equ	0xf001e16c	; Register 91 - Transmit Frame Count for Excessive Deferral Error Frames
ETH_TX_FRAME_COUNT_GOOD	.equ	0xf001e168	; Register 90 - Transmit Frame Count for Good Frames
ETH_TX_FRAME_COUNT_GOOD_BAD	.equ	0xf001e118	; Register 70 - Transmit Frame Count for Good and Bad Frames
ETH_TX_LATE_COLLISION_FRAMES	.equ	0xf001e158	; Register 86 - Transmit Frame Count for Late Collision Error Frames
ETH_TX_MULTICAST_FRAMES_GOOD	.equ	0xf001e120	; Register 72 - Transmit Frame Count for Good Multicast Frames
ETH_TX_MULTICAST_FRAMES_GOOD_BAD	.equ	0xf001e140	; Register 80 - Transmit Frame Count for Good and Bad Multicast Frames
ETH_TX_MULTIPLE_COLLISION_GOOD_FRAMES	.equ	0xf001e150	; Register 84 - Transmit Frame Count for Frames Transmitted after Multiple Collision
ETH_TX_OCTET_COUNT_GOOD	.equ	0xf001e164	; Register 89 - Transmit Octet Count for Good Frames
ETH_TX_OCTET_COUNT_GOOD_BAD	.equ	0xf001e114	; Register 69 - Transmit Octet Count for Good and Bad Frames
ETH_TX_OSIZE_FRAMES_GOOD	.equ	0xf001e178	; Register 94 - Transmit Frame Count for Good Oversize Frames
ETH_TX_PAUSE_FRAMES	.equ	0xf001e170	; Register 92 - Transmit Frame Count for Good PAUSE Frames
ETH_TX_SINGLE_COLLISION_GOOD_FRAMES	.equ	0xf001e14c	; Register 83 - Transmit Frame Count for Frames Transmitted after Single Collision
ETH_TX_UNDERFLOW_ERROR_FRAMES	.equ	0xf001e148	; Register 82 - Transmit Frame Count for Underflow Error Frames
ETH_TX_UNICAST_FRAMES_GOOD_BAD	.equ	0xf001e13c	; Register 79 - Transmit Frame Count for Good and Bad Unicast Frames
ETH_TX_VLAN_FRAMES_GOOD	.equ	0xf001e174	; Register 93 - Transmit Frame Count for Good VLAN Frames
ETH_VERSION    	.equ	0xf001e020	; Register 8 - Version Register
ETH_VLAN_TAG   	.equ	0xf001e01c	; Register 7 - VLAN Tag Register
ERAY0_ACCEN0   	.equ	0xf001c8fc	; Access Enable Register 0
ERAY0_ACCEN1   	.equ	0xf001c8f8	; Access Enable Register 1
ERAY0_ACS      	.equ	0xf001c128	; Aggregated Channel Status
ERAY0_CCEV     	.equ	0xf001c104	; Communication Controller Error Vector
ERAY0_CCSV     	.equ	0xf001c100	; Communication Controller Status Vector
ERAY0_CLC      	.equ	0xf001c000	; Clock Control Register
ERAY0_CREL     	.equ	0xf001c3f0	; Core Release Register
ERAY0_CUST1    	.equ	0xf001c004	; Busy and Input Buffer Control Register
ERAY0_CUST3    	.equ	0xf001c00c	; Customer Interface Timeout Counter Register
ERAY0_EIER     	.equ	0xf001c034	; Error Service Request Enable Reset
ERAY0_EIES     	.equ	0xf001c030	; Error Service Request Enable Set
ERAY0_EILS     	.equ	0xf001c028	; Error Service Request Line Select
ERAY0_EIR      	.equ	0xf001c020	; Error Service Request Select Register
ERAY0_ENDN     	.equ	0xf001c3f4	; Endian Register
ERAY0_ESID01   	.equ	0xf001c130	; Even Sync ID Symbol Window 1
ERAY0_ESID02   	.equ	0xf001c134	; Even Sync ID Symbol Window 2
ERAY0_ESID03   	.equ	0xf001c138	; Even Sync ID Symbol Window 3
ERAY0_ESID04   	.equ	0xf001c13c	; Even Sync ID Symbol Window 4
ERAY0_ESID05   	.equ	0xf001c140	; Even Sync ID Symbol Window 5
ERAY0_ESID06   	.equ	0xf001c144	; Even Sync ID Symbol Window 6
ERAY0_ESID07   	.equ	0xf001c148	; Even Sync ID Symbol Window 7
ERAY0_ESID08   	.equ	0xf001c14c	; Even Sync ID Symbol Window 8
ERAY0_ESID09   	.equ	0xf001c150	; Even Sync ID Symbol Window 9
ERAY0_ESID10   	.equ	0xf001c154	; Even Sync ID Symbol Window 10
ERAY0_ESID11   	.equ	0xf001c158	; Even Sync ID Symbol Window 11
ERAY0_ESID12   	.equ	0xf001c15c	; Even Sync ID Symbol Window 12
ERAY0_ESID13   	.equ	0xf001c160	; Even Sync ID Symbol Window 13
ERAY0_ESID14   	.equ	0xf001c164	; Even Sync ID Symbol Window 14
ERAY0_ESID15   	.equ	0xf001c168	; Even Sync ID Symbol Window 15
ERAY0_FCL      	.equ	0xf001c30c	; FIFO Critical Level
ERAY0_FRF      	.equ	0xf001c304	; FIFO Rejection Filter
ERAY0_FRFM     	.equ	0xf001c308	; FIFO Rejection Filter Mask
ERAY0_FSR      	.equ	0xf001c318	; FIFO Status Register
ERAY0_GTUC01   	.equ	0xf001c0a0	; GTU Configuration Register 1
ERAY0_GTUC02   	.equ	0xf001c0a4	; GTU Configuration Register 2
ERAY0_GTUC03   	.equ	0xf001c0a8	; GTU Configuration Register 3
ERAY0_GTUC04   	.equ	0xf001c0ac	; GTU Configuration Register 4
ERAY0_GTUC05   	.equ	0xf001c0b0	; GTU Configuration Register 5
ERAY0_GTUC06   	.equ	0xf001c0b4	; GTU Configuration Register 6
ERAY0_GTUC07   	.equ	0xf001c0b8	; GTU Configuration Register 7
ERAY0_GTUC08   	.equ	0xf001c0bc	; GTU Configuration Register 8
ERAY0_GTUC09   	.equ	0xf001c0c0	; GTU Configuration Register 9
ERAY0_GTUC10   	.equ	0xf001c0c4	; GTU Configuration Register 10
ERAY0_GTUC11   	.equ	0xf001c0c8	; GTU Configuration Register 11
ERAY0_IBCM     	.equ	0xf001c510	; Input Buffer Command Mask
ERAY0_IBCR     	.equ	0xf001c514	; Input Buffer Command Request
ERAY0_ID       	.equ	0xf001c008	; Module Identification Register
ERAY0_ILE      	.equ	0xf001c040	; Service Request Line Enable
ERAY0_KRST0    	.equ	0xf001c8f4	; Kernel Reset Register 0
ERAY0_KRST1    	.equ	0xf001c8f0	; Kernel Reset Register 1
ERAY0_KRSTCLR  	.equ	0xf001c8ec	; Kernel Reset Status Clear Register
ERAY0_LCK      	.equ	0xf001c01c	; Lock Register
ERAY0_LDTS     	.equ	0xf001c314	; Last Dynamic Transmit Slot
ERAY0_MBS      	.equ	0xf001c70c	; Message Buffer Status
ERAY0_MBSC1    	.equ	0xf001c340	; Message Buffer Status Changed 1
ERAY0_MBSC2    	.equ	0xf001c344	; Message Buffer Status Changed 2
ERAY0_MBSC3    	.equ	0xf001c348	; Message Buffer Status Changed 3
ERAY0_MBSC4    	.equ	0xf001c34c	; Message Buffer Status Changed 4
ERAY0_MHDC     	.equ	0xf001c098	; MHD Configuration Register
ERAY0_MHDF     	.equ	0xf001c31c	; Message Handler Constraints Flags
ERAY0_MHDS     	.equ	0xf001c310	; Message Handler Status
ERAY0_MRC      	.equ	0xf001c300	; Message RAM Configuration
ERAY0_MSIC1    	.equ	0xf001c3b8	; Message Buffer Status Changed Interrupt Control 1
ERAY0_MSIC2    	.equ	0xf001c3bc	; Message Buffer Status Changed Interrupt Control 2
ERAY0_MSIC3    	.equ	0xf001c3c0	; Message Buffer Status Changed Interrupt Control 3
ERAY0_MSIC4    	.equ	0xf001c3c4	; Message Buffer Status Changed Interrupt Control 4
ERAY0_MTCCV    	.equ	0xf001c114	; Macrotick and Cycle Counter Value
ERAY0_NDAT1    	.equ	0xf001c330	; New Data Register 1
ERAY0_NDAT2    	.equ	0xf001c334	; New Data Register 2
ERAY0_NDAT3    	.equ	0xf001c338	; New Data Register 3
ERAY0_NDAT4    	.equ	0xf001c33c	; New Data Register 4
ERAY0_NDIC1    	.equ	0xf001c3a8	; New Data Interrupt Control 1
ERAY0_NDIC2    	.equ	0xf001c3ac	; New Data Interrupt Control 2
ERAY0_NDIC3    	.equ	0xf001c3b0	; New Data Interrupt Control 3
ERAY0_NDIC4    	.equ	0xf001c3b4	; New Data Interrupt Control 4
ERAY0_NEMC     	.equ	0xf001c08c	; NEM Configuration Register
ERAY0_NMV1     	.equ	0xf001c1b0	; Network Management Vector 1
ERAY0_NMV2     	.equ	0xf001c1b4	; Network Management Vector 2
ERAY0_NMV3     	.equ	0xf001c1b8	; Network Management Vector 3
ERAY0_OBCM     	.equ	0xf001c710	; Output Buffer Command Mask
ERAY0_OBCR     	.equ	0xf001c714	; Output Buffer Command Request
ERAY0_OCS      	.equ	0xf001c8e8	; OCDS Control and Status
ERAY0_OCV      	.equ	0xf001c11c	; Offset Correction Value
ERAY0_OSID01   	.equ	0xf001c170	; Odd Sync ID Symbol Window 1
ERAY0_OSID02   	.equ	0xf001c174	; Odd Sync ID Symbol Window 2
ERAY0_OSID03   	.equ	0xf001c178	; Odd Sync ID Symbol Window 3
ERAY0_OSID04   	.equ	0xf001c17c	; Odd Sync ID Symbol Window 4
ERAY0_OSID05   	.equ	0xf001c180	; Odd Sync ID Symbol Window 5
ERAY0_OSID06   	.equ	0xf001c184	; Odd Sync ID Symbol Window 6
ERAY0_OSID07   	.equ	0xf001c188	; Odd Sync ID Symbol Window 7
ERAY0_OSID08   	.equ	0xf001c18c	; Odd Sync ID Symbol Window 8
ERAY0_OSID09   	.equ	0xf001c190	; Odd Sync ID Symbol Window 9
ERAY0_OSID10   	.equ	0xf001c194	; Odd Sync ID Symbol Window 10
ERAY0_OSID11   	.equ	0xf001c198	; Odd Sync ID Symbol Window 11
ERAY0_OSID12   	.equ	0xf001c19c	; Odd Sync ID Symbol Window 12
ERAY0_OSID13   	.equ	0xf001c1a0	; Odd Sync ID Symbol Window 13
ERAY0_OSID14   	.equ	0xf001c1a4	; Odd Sync ID Symbol Window 14
ERAY0_OSID15   	.equ	0xf001c1a8	; Odd Sync ID Symbol Window 15
ERAY0_OTSS     	.equ	0xf001c870	; OCDS Trigger Set Select
ERAY0_PRTC1    	.equ	0xf001c090	; PRT Configuration Register 1
ERAY0_PRTC2    	.equ	0xf001c094	; PRT Configuration Register 2
ERAY0_RCV      	.equ	0xf001c118	; Rate Correction Value
ERAY0_RDDS01   	.equ	0xf001c600	; Read Data Section 1
ERAY0_RDDS02   	.equ	0xf001c604	; Read Data Section 2
ERAY0_RDDS03   	.equ	0xf001c608	; Read Data Section 3
ERAY0_RDDS04   	.equ	0xf001c60c	; Read Data Section 4
ERAY0_RDDS05   	.equ	0xf001c610	; Read Data Section 5
ERAY0_RDDS06   	.equ	0xf001c614	; Read Data Section 6
ERAY0_RDDS07   	.equ	0xf001c618	; Read Data Section 7
ERAY0_RDDS08   	.equ	0xf001c61c	; Read Data Section 8
ERAY0_RDDS09   	.equ	0xf001c620	; Read Data Section 9
ERAY0_RDDS10   	.equ	0xf001c624	; Read Data Section 10
ERAY0_RDDS11   	.equ	0xf001c628	; Read Data Section 11
ERAY0_RDDS12   	.equ	0xf001c62c	; Read Data Section 12
ERAY0_RDDS13   	.equ	0xf001c630	; Read Data Section 13
ERAY0_RDDS14   	.equ	0xf001c634	; Read Data Section 14
ERAY0_RDDS15   	.equ	0xf001c638	; Read Data Section 15
ERAY0_RDDS16   	.equ	0xf001c63c	; Read Data Section 16
ERAY0_RDDS17   	.equ	0xf001c640	; Read Data Section 17
ERAY0_RDDS18   	.equ	0xf001c644	; Read Data Section 18
ERAY0_RDDS19   	.equ	0xf001c648	; Read Data Section 19
ERAY0_RDDS20   	.equ	0xf001c64c	; Read Data Section 20
ERAY0_RDDS21   	.equ	0xf001c650	; Read Data Section 21
ERAY0_RDDS22   	.equ	0xf001c654	; Read Data Section 22
ERAY0_RDDS23   	.equ	0xf001c658	; Read Data Section 23
ERAY0_RDDS24   	.equ	0xf001c65c	; Read Data Section 24
ERAY0_RDDS25   	.equ	0xf001c660	; Read Data Section 25
ERAY0_RDDS26   	.equ	0xf001c664	; Read Data Section 26
ERAY0_RDDS27   	.equ	0xf001c668	; Read Data Section 27
ERAY0_RDDS28   	.equ	0xf001c66c	; Read Data Section 28
ERAY0_RDDS29   	.equ	0xf001c670	; Read Data Section 29
ERAY0_RDDS30   	.equ	0xf001c674	; Read Data Section 30
ERAY0_RDDS31   	.equ	0xf001c678	; Read Data Section 31
ERAY0_RDDS32   	.equ	0xf001c67c	; Read Data Section 32
ERAY0_RDDS33   	.equ	0xf001c680	; Read Data Section 33
ERAY0_RDDS34   	.equ	0xf001c684	; Read Data Section 34
ERAY0_RDDS35   	.equ	0xf001c688	; Read Data Section 35
ERAY0_RDDS36   	.equ	0xf001c68c	; Read Data Section 36
ERAY0_RDDS37   	.equ	0xf001c690	; Read Data Section 37
ERAY0_RDDS38   	.equ	0xf001c694	; Read Data Section 38
ERAY0_RDDS39   	.equ	0xf001c698	; Read Data Section 39
ERAY0_RDDS40   	.equ	0xf001c69c	; Read Data Section 40
ERAY0_RDDS41   	.equ	0xf001c6a0	; Read Data Section 41
ERAY0_RDDS42   	.equ	0xf001c6a4	; Read Data Section 42
ERAY0_RDDS43   	.equ	0xf001c6a8	; Read Data Section 43
ERAY0_RDDS44   	.equ	0xf001c6ac	; Read Data Section 44
ERAY0_RDDS45   	.equ	0xf001c6b0	; Read Data Section 45
ERAY0_RDDS46   	.equ	0xf001c6b4	; Read Data Section 46
ERAY0_RDDS47   	.equ	0xf001c6b8	; Read Data Section 47
ERAY0_RDDS48   	.equ	0xf001c6bc	; Read Data Section 48
ERAY0_RDDS49   	.equ	0xf001c6c0	; Read Data Section 49
ERAY0_RDDS50   	.equ	0xf001c6c4	; Read Data Section 50
ERAY0_RDDS51   	.equ	0xf001c6c8	; Read Data Section 51
ERAY0_RDDS52   	.equ	0xf001c6cc	; Read Data Section 52
ERAY0_RDDS53   	.equ	0xf001c6d0	; Read Data Section 53
ERAY0_RDDS54   	.equ	0xf001c6d4	; Read Data Section 54
ERAY0_RDDS55   	.equ	0xf001c6d8	; Read Data Section 55
ERAY0_RDDS56   	.equ	0xf001c6dc	; Read Data Section 56
ERAY0_RDDS57   	.equ	0xf001c6e0	; Read Data Section 57
ERAY0_RDDS58   	.equ	0xf001c6e4	; Read Data Section 58
ERAY0_RDDS59   	.equ	0xf001c6e8	; Read Data Section 59
ERAY0_RDDS60   	.equ	0xf001c6ec	; Read Data Section 60
ERAY0_RDDS61   	.equ	0xf001c6f0	; Read Data Section 61
ERAY0_RDDS62   	.equ	0xf001c6f4	; Read Data Section 62
ERAY0_RDDS63   	.equ	0xf001c6f8	; Read Data Section 63
ERAY0_RDDS64   	.equ	0xf001c6fc	; Read Data Section 64
ERAY0_RDHS1    	.equ	0xf001c700	; Read Header Section 1
ERAY0_RDHS2    	.equ	0xf001c704	; Read Header Section 2
ERAY0_RDHS3    	.equ	0xf001c708	; Read Header Section 3
ERAY0_SCV      	.equ	0xf001c110	; Slot Counter Value
ERAY0_SFS      	.equ	0xf001c120	; SYNC Frame Status
ERAY0_SIER     	.equ	0xf001c03c	; Status Service Request Enable Reset
ERAY0_SIES     	.equ	0xf001c038	; Status Service Request Enable Set
ERAY0_SILS     	.equ	0xf001c02c	; Status Service Request Line Select
ERAY0_SIR      	.equ	0xf001c024	; Status Service Request Register
ERAY0_STPW1    	.equ	0xf001c04c	; Stop Watch Register 1
ERAY0_STPW2    	.equ	0xf001c050	; Stop Watch Register 2
ERAY0_SUCC1    	.equ	0xf001c080	; SUC Configuration Register 1
ERAY0_SUCC2    	.equ	0xf001c084	; SUC Configuration Register 2
ERAY0_SUCC3    	.equ	0xf001c088	; SUC Configuration Register 3
ERAY0_SWNIT    	.equ	0xf001c124	; Symbol Window and Network Idle Time Status
ERAY0_T0C      	.equ	0xf001c044	; Timer 0 Configuration
ERAY0_T1C      	.equ	0xf001c048	; Timer 1 Configuration
ERAY0_TEST1    	.equ	0xf001c010	; Test Register 1
ERAY0_TEST2    	.equ	0xf001c014	; Test Register 2
ERAY0_TXRQ1    	.equ	0xf001c320	; Transmission Request Register 1
ERAY0_TXRQ2    	.equ	0xf001c324	; Transmission Request Register 2
ERAY0_TXRQ3    	.equ	0xf001c328	; Transmission Request Register 3
ERAY0_TXRQ4    	.equ	0xf001c32c	; Transmission Request Register 4
ERAY0_WRDS01   	.equ	0xf001c400	; Write Data Section 1
ERAY0_WRDS02   	.equ	0xf001c404	; Write Data Section 2
ERAY0_WRDS03   	.equ	0xf001c408	; Write Data Section 3
ERAY0_WRDS04   	.equ	0xf001c40c	; Write Data Section 4
ERAY0_WRDS05   	.equ	0xf001c410	; Write Data Section 5
ERAY0_WRDS06   	.equ	0xf001c414	; Write Data Section 6
ERAY0_WRDS07   	.equ	0xf001c418	; Write Data Section 7
ERAY0_WRDS08   	.equ	0xf001c41c	; Write Data Section 8
ERAY0_WRDS09   	.equ	0xf001c420	; Write Data Section 9
ERAY0_WRDS10   	.equ	0xf001c424	; Write Data Section 10
ERAY0_WRDS11   	.equ	0xf001c428	; Write Data Section 11
ERAY0_WRDS12   	.equ	0xf001c42c	; Write Data Section 12
ERAY0_WRDS13   	.equ	0xf001c430	; Write Data Section 13
ERAY0_WRDS14   	.equ	0xf001c434	; Write Data Section 14
ERAY0_WRDS15   	.equ	0xf001c438	; Write Data Section 15
ERAY0_WRDS16   	.equ	0xf001c43c	; Write Data Section 16
ERAY0_WRDS17   	.equ	0xf001c440	; Write Data Section 17
ERAY0_WRDS18   	.equ	0xf001c444	; Write Data Section 18
ERAY0_WRDS19   	.equ	0xf001c448	; Write Data Section 19
ERAY0_WRDS20   	.equ	0xf001c44c	; Write Data Section 20
ERAY0_WRDS21   	.equ	0xf001c450	; Write Data Section 21
ERAY0_WRDS22   	.equ	0xf001c454	; Write Data Section 22
ERAY0_WRDS23   	.equ	0xf001c458	; Write Data Section 23
ERAY0_WRDS24   	.equ	0xf001c45c	; Write Data Section 24
ERAY0_WRDS25   	.equ	0xf001c460	; Write Data Section 25
ERAY0_WRDS26   	.equ	0xf001c464	; Write Data Section 26
ERAY0_WRDS27   	.equ	0xf001c468	; Write Data Section 27
ERAY0_WRDS28   	.equ	0xf001c46c	; Write Data Section 28
ERAY0_WRDS29   	.equ	0xf001c470	; Write Data Section 29
ERAY0_WRDS30   	.equ	0xf001c474	; Write Data Section 30
ERAY0_WRDS31   	.equ	0xf001c478	; Write Data Section 31
ERAY0_WRDS32   	.equ	0xf001c47c	; Write Data Section 32
ERAY0_WRDS33   	.equ	0xf001c480	; Write Data Section 33
ERAY0_WRDS34   	.equ	0xf001c484	; Write Data Section 34
ERAY0_WRDS35   	.equ	0xf001c488	; Write Data Section 35
ERAY0_WRDS36   	.equ	0xf001c48c	; Write Data Section 36
ERAY0_WRDS37   	.equ	0xf001c490	; Write Data Section 37
ERAY0_WRDS38   	.equ	0xf001c494	; Write Data Section 38
ERAY0_WRDS39   	.equ	0xf001c498	; Write Data Section 39
ERAY0_WRDS40   	.equ	0xf001c49c	; Write Data Section 40
ERAY0_WRDS41   	.equ	0xf001c4a0	; Write Data Section 41
ERAY0_WRDS42   	.equ	0xf001c4a4	; Write Data Section 42
ERAY0_WRDS43   	.equ	0xf001c4a8	; Write Data Section 43
ERAY0_WRDS44   	.equ	0xf001c4ac	; Write Data Section 44
ERAY0_WRDS45   	.equ	0xf001c4b0	; Write Data Section 45
ERAY0_WRDS46   	.equ	0xf001c4b4	; Write Data Section 46
ERAY0_WRDS47   	.equ	0xf001c4b8	; Write Data Section 47
ERAY0_WRDS48   	.equ	0xf001c4bc	; Write Data Section 48
ERAY0_WRDS49   	.equ	0xf001c4c0	; Write Data Section 49
ERAY0_WRDS50   	.equ	0xf001c4c4	; Write Data Section 50
ERAY0_WRDS51   	.equ	0xf001c4c8	; Write Data Section 51
ERAY0_WRDS52   	.equ	0xf001c4cc	; Write Data Section 52
ERAY0_WRDS53   	.equ	0xf001c4d0	; Write Data Section 53
ERAY0_WRDS54   	.equ	0xf001c4d4	; Write Data Section 54
ERAY0_WRDS55   	.equ	0xf001c4d8	; Write Data Section 55
ERAY0_WRDS56   	.equ	0xf001c4dc	; Write Data Section 56
ERAY0_WRDS57   	.equ	0xf001c4e0	; Write Data Section 57
ERAY0_WRDS58   	.equ	0xf001c4e4	; Write Data Section 58
ERAY0_WRDS59   	.equ	0xf001c4e8	; Write Data Section 59
ERAY0_WRDS60   	.equ	0xf001c4ec	; Write Data Section 60
ERAY0_WRDS61   	.equ	0xf001c4f0	; Write Data Section 61
ERAY0_WRDS62   	.equ	0xf001c4f4	; Write Data Section 62
ERAY0_WRDS63   	.equ	0xf001c4f8	; Write Data Section 63
ERAY0_WRDS64   	.equ	0xf001c4fc	; Write Data Section 64
ERAY0_WRHS1    	.equ	0xf001c500	; Write Header Section 1
ERAY0_WRHS2    	.equ	0xf001c504	; Write Header Section 2
ERAY0_WRHS3    	.equ	0xf001c508	; Write Header Section 3
ERAY1_ACCEN0   	.equ	0xf00178fc	; Access Enable Register 0
ERAY1_ACCEN1   	.equ	0xf00178f8	; Access Enable Register 1
ERAY1_ACS      	.equ	0xf0017128	; Aggregated Channel Status
ERAY1_CCEV     	.equ	0xf0017104	; Communication Controller Error Vector
ERAY1_CCSV     	.equ	0xf0017100	; Communication Controller Status Vector
ERAY1_CLC      	.equ	0xf0017000	; Clock Control Register
ERAY1_CREL     	.equ	0xf00173f0	; Core Release Register
ERAY1_CUST1    	.equ	0xf0017004	; Busy and Input Buffer Control Register
ERAY1_CUST3    	.equ	0xf001700c	; Customer Interface Timeout Counter Register
ERAY1_EIER     	.equ	0xf0017034	; Error Service Request Enable Reset
ERAY1_EIES     	.equ	0xf0017030	; Error Service Request Enable Set
ERAY1_EILS     	.equ	0xf0017028	; Error Service Request Line Select
ERAY1_EIR      	.equ	0xf0017020	; Error Service Request Select Register
ERAY1_ENDN     	.equ	0xf00173f4	; Endian Register
ERAY1_ESID01   	.equ	0xf0017130	; Even Sync ID Symbol Window 1
ERAY1_ESID02   	.equ	0xf0017134	; Even Sync ID Symbol Window 2
ERAY1_ESID03   	.equ	0xf0017138	; Even Sync ID Symbol Window 3
ERAY1_ESID04   	.equ	0xf001713c	; Even Sync ID Symbol Window 4
ERAY1_ESID05   	.equ	0xf0017140	; Even Sync ID Symbol Window 5
ERAY1_ESID06   	.equ	0xf0017144	; Even Sync ID Symbol Window 6
ERAY1_ESID07   	.equ	0xf0017148	; Even Sync ID Symbol Window 7
ERAY1_ESID08   	.equ	0xf001714c	; Even Sync ID Symbol Window 8
ERAY1_ESID09   	.equ	0xf0017150	; Even Sync ID Symbol Window 9
ERAY1_ESID10   	.equ	0xf0017154	; Even Sync ID Symbol Window 10
ERAY1_ESID11   	.equ	0xf0017158	; Even Sync ID Symbol Window 11
ERAY1_ESID12   	.equ	0xf001715c	; Even Sync ID Symbol Window 12
ERAY1_ESID13   	.equ	0xf0017160	; Even Sync ID Symbol Window 13
ERAY1_ESID14   	.equ	0xf0017164	; Even Sync ID Symbol Window 14
ERAY1_ESID15   	.equ	0xf0017168	; Even Sync ID Symbol Window 15
ERAY1_FCL      	.equ	0xf001730c	; FIFO Critical Level
ERAY1_FRF      	.equ	0xf0017304	; FIFO Rejection Filter
ERAY1_FRFM     	.equ	0xf0017308	; FIFO Rejection Filter Mask
ERAY1_FSR      	.equ	0xf0017318	; FIFO Status Register
ERAY1_GTUC01   	.equ	0xf00170a0	; GTU Configuration Register 1
ERAY1_GTUC02   	.equ	0xf00170a4	; GTU Configuration Register 2
ERAY1_GTUC03   	.equ	0xf00170a8	; GTU Configuration Register 3
ERAY1_GTUC04   	.equ	0xf00170ac	; GTU Configuration Register 4
ERAY1_GTUC05   	.equ	0xf00170b0	; GTU Configuration Register 5
ERAY1_GTUC06   	.equ	0xf00170b4	; GTU Configuration Register 6
ERAY1_GTUC07   	.equ	0xf00170b8	; GTU Configuration Register 7
ERAY1_GTUC08   	.equ	0xf00170bc	; GTU Configuration Register 8
ERAY1_GTUC09   	.equ	0xf00170c0	; GTU Configuration Register 9
ERAY1_GTUC10   	.equ	0xf00170c4	; GTU Configuration Register 10
ERAY1_GTUC11   	.equ	0xf00170c8	; GTU Configuration Register 11
ERAY1_IBCM     	.equ	0xf0017510	; Input Buffer Command Mask
ERAY1_IBCR     	.equ	0xf0017514	; Input Buffer Command Request
ERAY1_ID       	.equ	0xf0017008	; Module Identification Register
ERAY1_ILE      	.equ	0xf0017040	; Service Request Line Enable
ERAY1_KRST0    	.equ	0xf00178f4	; Kernel Reset Register 0
ERAY1_KRST1    	.equ	0xf00178f0	; Kernel Reset Register 1
ERAY1_KRSTCLR  	.equ	0xf00178ec	; Kernel Reset Status Clear Register
ERAY1_LCK      	.equ	0xf001701c	; Lock Register
ERAY1_LDTS     	.equ	0xf0017314	; Last Dynamic Transmit Slot
ERAY1_MBS      	.equ	0xf001770c	; Message Buffer Status
ERAY1_MBSC1    	.equ	0xf0017340	; Message Buffer Status Changed 1
ERAY1_MBSC2    	.equ	0xf0017344	; Message Buffer Status Changed 2
ERAY1_MBSC3    	.equ	0xf0017348	; Message Buffer Status Changed 3
ERAY1_MBSC4    	.equ	0xf001734c	; Message Buffer Status Changed 4
ERAY1_MHDC     	.equ	0xf0017098	; MHD Configuration Register
ERAY1_MHDF     	.equ	0xf001731c	; Message Handler Constraints Flags
ERAY1_MHDS     	.equ	0xf0017310	; Message Handler Status
ERAY1_MRC      	.equ	0xf0017300	; Message RAM Configuration
ERAY1_MSIC1    	.equ	0xf00173b8	; Message Buffer Status Changed Interrupt Control 1
ERAY1_MSIC2    	.equ	0xf00173bc	; Message Buffer Status Changed Interrupt Control 2
ERAY1_MSIC3    	.equ	0xf00173c0	; Message Buffer Status Changed Interrupt Control 3
ERAY1_MSIC4    	.equ	0xf00173c4	; Message Buffer Status Changed Interrupt Control 4
ERAY1_MTCCV    	.equ	0xf0017114	; Macrotick and Cycle Counter Value
ERAY1_NDAT1    	.equ	0xf0017330	; New Data Register 1
ERAY1_NDAT2    	.equ	0xf0017334	; New Data Register 2
ERAY1_NDAT3    	.equ	0xf0017338	; New Data Register 3
ERAY1_NDAT4    	.equ	0xf001733c	; New Data Register 4
ERAY1_NDIC1    	.equ	0xf00173a8	; New Data Interrupt Control 1
ERAY1_NDIC2    	.equ	0xf00173ac	; New Data Interrupt Control 2
ERAY1_NDIC3    	.equ	0xf00173b0	; New Data Interrupt Control 3
ERAY1_NDIC4    	.equ	0xf00173b4	; New Data Interrupt Control 4
ERAY1_NEMC     	.equ	0xf001708c	; NEM Configuration Register
ERAY1_NMV1     	.equ	0xf00171b0	; Network Management Vector 1
ERAY1_NMV2     	.equ	0xf00171b4	; Network Management Vector 2
ERAY1_NMV3     	.equ	0xf00171b8	; Network Management Vector 3
ERAY1_OBCM     	.equ	0xf0017710	; Output Buffer Command Mask
ERAY1_OBCR     	.equ	0xf0017714	; Output Buffer Command Request
ERAY1_OCS      	.equ	0xf00178e8	; OCDS Control and Status
ERAY1_OCV      	.equ	0xf001711c	; Offset Correction Value
ERAY1_OSID01   	.equ	0xf0017170	; Odd Sync ID Symbol Window 1
ERAY1_OSID02   	.equ	0xf0017174	; Odd Sync ID Symbol Window 2
ERAY1_OSID03   	.equ	0xf0017178	; Odd Sync ID Symbol Window 3
ERAY1_OSID04   	.equ	0xf001717c	; Odd Sync ID Symbol Window 4
ERAY1_OSID05   	.equ	0xf0017180	; Odd Sync ID Symbol Window 5
ERAY1_OSID06   	.equ	0xf0017184	; Odd Sync ID Symbol Window 6
ERAY1_OSID07   	.equ	0xf0017188	; Odd Sync ID Symbol Window 7
ERAY1_OSID08   	.equ	0xf001718c	; Odd Sync ID Symbol Window 8
ERAY1_OSID09   	.equ	0xf0017190	; Odd Sync ID Symbol Window 9
ERAY1_OSID10   	.equ	0xf0017194	; Odd Sync ID Symbol Window 10
ERAY1_OSID11   	.equ	0xf0017198	; Odd Sync ID Symbol Window 11
ERAY1_OSID12   	.equ	0xf001719c	; Odd Sync ID Symbol Window 12
ERAY1_OSID13   	.equ	0xf00171a0	; Odd Sync ID Symbol Window 13
ERAY1_OSID14   	.equ	0xf00171a4	; Odd Sync ID Symbol Window 14
ERAY1_OSID15   	.equ	0xf00171a8	; Odd Sync ID Symbol Window 15
ERAY1_OTSS     	.equ	0xf0017870	; OCDS Trigger Set Select
ERAY1_PRTC1    	.equ	0xf0017090	; PRT Configuration Register 1
ERAY1_PRTC2    	.equ	0xf0017094	; PRT Configuration Register 2
ERAY1_RCV      	.equ	0xf0017118	; Rate Correction Value
ERAY1_RDDS01   	.equ	0xf0017600	; Read Data Section 1
ERAY1_RDDS02   	.equ	0xf0017604	; Read Data Section 2
ERAY1_RDDS03   	.equ	0xf0017608	; Read Data Section 3
ERAY1_RDDS04   	.equ	0xf001760c	; Read Data Section 4
ERAY1_RDDS05   	.equ	0xf0017610	; Read Data Section 5
ERAY1_RDDS06   	.equ	0xf0017614	; Read Data Section 6
ERAY1_RDDS07   	.equ	0xf0017618	; Read Data Section 7
ERAY1_RDDS08   	.equ	0xf001761c	; Read Data Section 8
ERAY1_RDDS09   	.equ	0xf0017620	; Read Data Section 9
ERAY1_RDDS10   	.equ	0xf0017624	; Read Data Section 10
ERAY1_RDDS11   	.equ	0xf0017628	; Read Data Section 11
ERAY1_RDDS12   	.equ	0xf001762c	; Read Data Section 12
ERAY1_RDDS13   	.equ	0xf0017630	; Read Data Section 13
ERAY1_RDDS14   	.equ	0xf0017634	; Read Data Section 14
ERAY1_RDDS15   	.equ	0xf0017638	; Read Data Section 15
ERAY1_RDDS16   	.equ	0xf001763c	; Read Data Section 16
ERAY1_RDDS17   	.equ	0xf0017640	; Read Data Section 17
ERAY1_RDDS18   	.equ	0xf0017644	; Read Data Section 18
ERAY1_RDDS19   	.equ	0xf0017648	; Read Data Section 19
ERAY1_RDDS20   	.equ	0xf001764c	; Read Data Section 20
ERAY1_RDDS21   	.equ	0xf0017650	; Read Data Section 21
ERAY1_RDDS22   	.equ	0xf0017654	; Read Data Section 22
ERAY1_RDDS23   	.equ	0xf0017658	; Read Data Section 23
ERAY1_RDDS24   	.equ	0xf001765c	; Read Data Section 24
ERAY1_RDDS25   	.equ	0xf0017660	; Read Data Section 25
ERAY1_RDDS26   	.equ	0xf0017664	; Read Data Section 26
ERAY1_RDDS27   	.equ	0xf0017668	; Read Data Section 27
ERAY1_RDDS28   	.equ	0xf001766c	; Read Data Section 28
ERAY1_RDDS29   	.equ	0xf0017670	; Read Data Section 29
ERAY1_RDDS30   	.equ	0xf0017674	; Read Data Section 30
ERAY1_RDDS31   	.equ	0xf0017678	; Read Data Section 31
ERAY1_RDDS32   	.equ	0xf001767c	; Read Data Section 32
ERAY1_RDDS33   	.equ	0xf0017680	; Read Data Section 33
ERAY1_RDDS34   	.equ	0xf0017684	; Read Data Section 34
ERAY1_RDDS35   	.equ	0xf0017688	; Read Data Section 35
ERAY1_RDDS36   	.equ	0xf001768c	; Read Data Section 36
ERAY1_RDDS37   	.equ	0xf0017690	; Read Data Section 37
ERAY1_RDDS38   	.equ	0xf0017694	; Read Data Section 38
ERAY1_RDDS39   	.equ	0xf0017698	; Read Data Section 39
ERAY1_RDDS40   	.equ	0xf001769c	; Read Data Section 40
ERAY1_RDDS41   	.equ	0xf00176a0	; Read Data Section 41
ERAY1_RDDS42   	.equ	0xf00176a4	; Read Data Section 42
ERAY1_RDDS43   	.equ	0xf00176a8	; Read Data Section 43
ERAY1_RDDS44   	.equ	0xf00176ac	; Read Data Section 44
ERAY1_RDDS45   	.equ	0xf00176b0	; Read Data Section 45
ERAY1_RDDS46   	.equ	0xf00176b4	; Read Data Section 46
ERAY1_RDDS47   	.equ	0xf00176b8	; Read Data Section 47
ERAY1_RDDS48   	.equ	0xf00176bc	; Read Data Section 48
ERAY1_RDDS49   	.equ	0xf00176c0	; Read Data Section 49
ERAY1_RDDS50   	.equ	0xf00176c4	; Read Data Section 50
ERAY1_RDDS51   	.equ	0xf00176c8	; Read Data Section 51
ERAY1_RDDS52   	.equ	0xf00176cc	; Read Data Section 52
ERAY1_RDDS53   	.equ	0xf00176d0	; Read Data Section 53
ERAY1_RDDS54   	.equ	0xf00176d4	; Read Data Section 54
ERAY1_RDDS55   	.equ	0xf00176d8	; Read Data Section 55
ERAY1_RDDS56   	.equ	0xf00176dc	; Read Data Section 56
ERAY1_RDDS57   	.equ	0xf00176e0	; Read Data Section 57
ERAY1_RDDS58   	.equ	0xf00176e4	; Read Data Section 58
ERAY1_RDDS59   	.equ	0xf00176e8	; Read Data Section 59
ERAY1_RDDS60   	.equ	0xf00176ec	; Read Data Section 60
ERAY1_RDDS61   	.equ	0xf00176f0	; Read Data Section 61
ERAY1_RDDS62   	.equ	0xf00176f4	; Read Data Section 62
ERAY1_RDDS63   	.equ	0xf00176f8	; Read Data Section 63
ERAY1_RDDS64   	.equ	0xf00176fc	; Read Data Section 64
ERAY1_RDHS1    	.equ	0xf0017700	; Read Header Section 1
ERAY1_RDHS2    	.equ	0xf0017704	; Read Header Section 2
ERAY1_RDHS3    	.equ	0xf0017708	; Read Header Section 3
ERAY1_SCV      	.equ	0xf0017110	; Slot Counter Value
ERAY1_SFS      	.equ	0xf0017120	; SYNC Frame Status
ERAY1_SIER     	.equ	0xf001703c	; Status Service Request Enable Reset
ERAY1_SIES     	.equ	0xf0017038	; Status Service Request Enable Set
ERAY1_SILS     	.equ	0xf001702c	; Status Service Request Line Select
ERAY1_SIR      	.equ	0xf0017024	; Status Service Request Register
ERAY1_STPW1    	.equ	0xf001704c	; Stop Watch Register 1
ERAY1_STPW2    	.equ	0xf0017050	; Stop Watch Register 2
ERAY1_SUCC1    	.equ	0xf0017080	; SUC Configuration Register 1
ERAY1_SUCC2    	.equ	0xf0017084	; SUC Configuration Register 2
ERAY1_SUCC3    	.equ	0xf0017088	; SUC Configuration Register 3
ERAY1_SWNIT    	.equ	0xf0017124	; Symbol Window and Network Idle Time Status
ERAY1_T0C      	.equ	0xf0017044	; Timer 0 Configuration
ERAY1_T1C      	.equ	0xf0017048	; Timer 1 Configuration
ERAY1_TEST1    	.equ	0xf0017010	; Test Register 1
ERAY1_TEST2    	.equ	0xf0017014	; Test Register 2
ERAY1_TXRQ1    	.equ	0xf0017320	; Transmission Request Register 1
ERAY1_TXRQ2    	.equ	0xf0017324	; Transmission Request Register 2
ERAY1_TXRQ3    	.equ	0xf0017328	; Transmission Request Register 3
ERAY1_TXRQ4    	.equ	0xf001732c	; Transmission Request Register 4
ERAY1_WRDS01   	.equ	0xf0017400	; Write Data Section 1
ERAY1_WRDS02   	.equ	0xf0017404	; Write Data Section 2
ERAY1_WRDS03   	.equ	0xf0017408	; Write Data Section 3
ERAY1_WRDS04   	.equ	0xf001740c	; Write Data Section 4
ERAY1_WRDS05   	.equ	0xf0017410	; Write Data Section 5
ERAY1_WRDS06   	.equ	0xf0017414	; Write Data Section 6
ERAY1_WRDS07   	.equ	0xf0017418	; Write Data Section 7
ERAY1_WRDS08   	.equ	0xf001741c	; Write Data Section 8
ERAY1_WRDS09   	.equ	0xf0017420	; Write Data Section 9
ERAY1_WRDS10   	.equ	0xf0017424	; Write Data Section 10
ERAY1_WRDS11   	.equ	0xf0017428	; Write Data Section 11
ERAY1_WRDS12   	.equ	0xf001742c	; Write Data Section 12
ERAY1_WRDS13   	.equ	0xf0017430	; Write Data Section 13
ERAY1_WRDS14   	.equ	0xf0017434	; Write Data Section 14
ERAY1_WRDS15   	.equ	0xf0017438	; Write Data Section 15
ERAY1_WRDS16   	.equ	0xf001743c	; Write Data Section 16
ERAY1_WRDS17   	.equ	0xf0017440	; Write Data Section 17
ERAY1_WRDS18   	.equ	0xf0017444	; Write Data Section 18
ERAY1_WRDS19   	.equ	0xf0017448	; Write Data Section 19
ERAY1_WRDS20   	.equ	0xf001744c	; Write Data Section 20
ERAY1_WRDS21   	.equ	0xf0017450	; Write Data Section 21
ERAY1_WRDS22   	.equ	0xf0017454	; Write Data Section 22
ERAY1_WRDS23   	.equ	0xf0017458	; Write Data Section 23
ERAY1_WRDS24   	.equ	0xf001745c	; Write Data Section 24
ERAY1_WRDS25   	.equ	0xf0017460	; Write Data Section 25
ERAY1_WRDS26   	.equ	0xf0017464	; Write Data Section 26
ERAY1_WRDS27   	.equ	0xf0017468	; Write Data Section 27
ERAY1_WRDS28   	.equ	0xf001746c	; Write Data Section 28
ERAY1_WRDS29   	.equ	0xf0017470	; Write Data Section 29
ERAY1_WRDS30   	.equ	0xf0017474	; Write Data Section 30
ERAY1_WRDS31   	.equ	0xf0017478	; Write Data Section 31
ERAY1_WRDS32   	.equ	0xf001747c	; Write Data Section 32
ERAY1_WRDS33   	.equ	0xf0017480	; Write Data Section 33
ERAY1_WRDS34   	.equ	0xf0017484	; Write Data Section 34
ERAY1_WRDS35   	.equ	0xf0017488	; Write Data Section 35
ERAY1_WRDS36   	.equ	0xf001748c	; Write Data Section 36
ERAY1_WRDS37   	.equ	0xf0017490	; Write Data Section 37
ERAY1_WRDS38   	.equ	0xf0017494	; Write Data Section 38
ERAY1_WRDS39   	.equ	0xf0017498	; Write Data Section 39
ERAY1_WRDS40   	.equ	0xf001749c	; Write Data Section 40
ERAY1_WRDS41   	.equ	0xf00174a0	; Write Data Section 41
ERAY1_WRDS42   	.equ	0xf00174a4	; Write Data Section 42
ERAY1_WRDS43   	.equ	0xf00174a8	; Write Data Section 43
ERAY1_WRDS44   	.equ	0xf00174ac	; Write Data Section 44
ERAY1_WRDS45   	.equ	0xf00174b0	; Write Data Section 45
ERAY1_WRDS46   	.equ	0xf00174b4	; Write Data Section 46
ERAY1_WRDS47   	.equ	0xf00174b8	; Write Data Section 47
ERAY1_WRDS48   	.equ	0xf00174bc	; Write Data Section 48
ERAY1_WRDS49   	.equ	0xf00174c0	; Write Data Section 49
ERAY1_WRDS50   	.equ	0xf00174c4	; Write Data Section 50
ERAY1_WRDS51   	.equ	0xf00174c8	; Write Data Section 51
ERAY1_WRDS52   	.equ	0xf00174cc	; Write Data Section 52
ERAY1_WRDS53   	.equ	0xf00174d0	; Write Data Section 53
ERAY1_WRDS54   	.equ	0xf00174d4	; Write Data Section 54
ERAY1_WRDS55   	.equ	0xf00174d8	; Write Data Section 55
ERAY1_WRDS56   	.equ	0xf00174dc	; Write Data Section 56
ERAY1_WRDS57   	.equ	0xf00174e0	; Write Data Section 57
ERAY1_WRDS58   	.equ	0xf00174e4	; Write Data Section 58
ERAY1_WRDS59   	.equ	0xf00174e8	; Write Data Section 59
ERAY1_WRDS60   	.equ	0xf00174ec	; Write Data Section 60
ERAY1_WRDS61   	.equ	0xf00174f0	; Write Data Section 61
ERAY1_WRDS62   	.equ	0xf00174f4	; Write Data Section 62
ERAY1_WRDS63   	.equ	0xf00174f8	; Write Data Section 63
ERAY1_WRDS64   	.equ	0xf00174fc	; Write Data Section 64
ERAY1_WRHS1    	.equ	0xf0017500	; Write Header Section 1
ERAY1_WRHS2    	.equ	0xf0017504	; Write Header Section 2
ERAY1_WRHS3    	.equ	0xf0017508	; Write Header Section 3
I2C0_ACCEN0    	.equ	0xf00d000c	; Access Enable Register 0
I2C0_ACCEN1    	.equ	0xf00d0010	; Access Enable Register 1
I2C0_ADDRCFG   	.equ	0xf00c0020	; Address Configuration Register
I2C0_BUSSTAT   	.equ	0xf00c0024	; Bus Status Register
I2C0_CLC       	.equ	0xf00d0000	; Clock Control Register
I2C0_CLC1      	.equ	0xf00c0000	; Clock Control 1 Register
I2C0_ENDDCTRL  	.equ	0xf00c0014	; End Data Control Register
I2C0_ERRIRQSC  	.equ	0xf00c0068	; Error Interrupt Request Source Clear Register
I2C0_ERRIRQSM  	.equ	0xf00c0060	; Error Interrupt Request Source Mask Register
I2C0_ERRIRQSS  	.equ	0xf00c0064	; Error Interrupt Request Source Status Register
I2C0_FDIVCFG   	.equ	0xf00c0018	; Fractional Divider Configuration Register
I2C0_FDIVHIGHCFG	.equ	0xf00c001c	; Fractional Divider High-speed Mode Configuration Register
I2C0_FFSSTAT   	.equ	0xf00c0038	; Filled FIFO Stages Status Register
I2C0_FIFOCFG   	.equ	0xf00c0028	; FIFO Configuration Register
I2C0_GPCTL     	.equ	0xf00d0008	; General Purpose Control Register
I2C0_ICR       	.equ	0xf00c008c	; Interrupt Clear Register
I2C0_ID        	.equ	0xf00c0008	; Module Identification Register
I2C0_IMSC      	.equ	0xf00c0084	; Interrupt Mask Control Register
I2C0_ISR       	.equ	0xf00c0090	; Interrupt Set Register
I2C0_KRST0     	.equ	0xf00d0014	; Kernel Reset Register 0
I2C0_KRST1     	.equ	0xf00d0018	; Kernel Reset Register 1
I2C0_KRSTCLR   	.equ	0xf00d001c	; Kernel Reset Status Clear Register
I2C0_MIS       	.equ	0xf00c0088	; Masked Interrupt Status Register
I2C0_MODID     	.equ	0xf00d0004	; Module Identification Register
I2C0_MRPSCTRL  	.equ	0xf00c002c	; Maximum Received Packet Size Control Register
I2C0_PIRQSC    	.equ	0xf00c0078	; Protocol Interrupt Request Source Clear Register
I2C0_PIRQSM    	.equ	0xf00c0070	; Protocol Interrupt Request Source Mask Register
I2C0_PIRQSS    	.equ	0xf00c0074	; Protocol Interrupt Request Source Status Register
I2C0_RIS       	.equ	0xf00c0080	; Raw Interrupt Status Register
I2C0_RPSSTAT   	.equ	0xf00c0030	; Received Packet Size Status Register
I2C0_RUNCTRL   	.equ	0xf00c0010	; RUN Control Register
I2C0_RXD       	.equ	0xf00cc000	; Reception Data Register
I2C0_TIMCFG    	.equ	0xf00c0040	; Timing Configuration Register
I2C0_TPSCTRL   	.equ	0xf00c0034	; Transmit Packet Size Control Register
I2C0_TXD       	.equ	0xf00c8000	; Transmission Data Register
I2C1_ACCEN0    	.equ	0xf00f000c	; Access Enable Register 0
I2C1_ACCEN1    	.equ	0xf00f0010	; Access Enable Register 1
I2C1_ADDRCFG   	.equ	0xf00e0020	; Address Configuration Register
I2C1_BUSSTAT   	.equ	0xf00e0024	; Bus Status Register
I2C1_CLC       	.equ	0xf00f0000	; Clock Control Register
I2C1_CLC1      	.equ	0xf00e0000	; Clock Control 1 Register
I2C1_ENDDCTRL  	.equ	0xf00e0014	; End Data Control Register
I2C1_ERRIRQSC  	.equ	0xf00e0068	; Error Interrupt Request Source Clear Register
I2C1_ERRIRQSM  	.equ	0xf00e0060	; Error Interrupt Request Source Mask Register
I2C1_ERRIRQSS  	.equ	0xf00e0064	; Error Interrupt Request Source Status Register
I2C1_FDIVCFG   	.equ	0xf00e0018	; Fractional Divider Configuration Register
I2C1_FDIVHIGHCFG	.equ	0xf00e001c	; Fractional Divider High-speed Mode Configuration Register
I2C1_FFSSTAT   	.equ	0xf00e0038	; Filled FIFO Stages Status Register
I2C1_FIFOCFG   	.equ	0xf00e0028	; FIFO Configuration Register
I2C1_GPCTL     	.equ	0xf00f0008	; General Purpose Control Register
I2C1_ICR       	.equ	0xf00e008c	; Interrupt Clear Register
I2C1_ID        	.equ	0xf00e0008	; Module Identification Register
I2C1_IMSC      	.equ	0xf00e0084	; Interrupt Mask Control Register
I2C1_ISR       	.equ	0xf00e0090	; Interrupt Set Register
I2C1_KRST0     	.equ	0xf00f0014	; Kernel Reset Register 0
I2C1_KRST1     	.equ	0xf00f0018	; Kernel Reset Register 1
I2C1_KRSTCLR   	.equ	0xf00f001c	; Kernel Reset Status Clear Register
I2C1_MIS       	.equ	0xf00e0088	; Masked Interrupt Status Register
I2C1_MODID     	.equ	0xf00f0004	; Module Identification Register
I2C1_MRPSCTRL  	.equ	0xf00e002c	; Maximum Received Packet Size Control Register
I2C1_PIRQSC    	.equ	0xf00e0078	; Protocol Interrupt Request Source Clear Register
I2C1_PIRQSM    	.equ	0xf00e0070	; Protocol Interrupt Request Source Mask Register
I2C1_PIRQSS    	.equ	0xf00e0074	; Protocol Interrupt Request Source Status Register
I2C1_RIS       	.equ	0xf00e0080	; Raw Interrupt Status Register
I2C1_RPSSTAT   	.equ	0xf00e0030	; Received Packet Size Status Register
I2C1_RUNCTRL   	.equ	0xf00e0010	; RUN Control Register
I2C1_RXD       	.equ	0xf00ec000	; Reception Data Register
I2C1_TIMCFG    	.equ	0xf00e0040	; Timing Configuration Register
I2C1_TPSCTRL   	.equ	0xf00e0034	; Transmit Packet Size Control Register
I2C1_TXD       	.equ	0xf00e8000	; Transmission Data Register
CAN0_ACCEN0    	.equ	0xf02080fc	; Access Enable Register 0
CAN0_ACCENCTR0 	.equ	0xf02080dc	; Access Enable Register CTR 0
CAN0_ACCENNODE00	.equ	0xf0208100	; Access Enable Register CAN Node 0 0
CAN0_ACCENNODE10	.equ	0xf0208500	; Access Enable Register CAN Node 1 0
CAN0_ACCENNODE20	.equ	0xf0208900	; Access Enable Register CAN Node 2 0
CAN0_ACCENNODE30	.equ	0xf0208d00	; Access Enable Register CAN Node 3 0
CAN0_BUFADR    	.equ	0xf0208034	; Buffer receive address and transmit address
CAN0_CCCR0     	.equ	0xf0208218	; CC Control Register 0
CAN0_CCCR1     	.equ	0xf0208618	; CC Control Register 1
CAN0_CCCR2     	.equ	0xf0208a18	; CC Control Register 2
CAN0_CCCR3     	.equ	0xf0208e18	; CC Control Register 3
CAN0_CLC       	.equ	0xf0208000	; CAN Clock Control Register
CAN0_CREL0     	.equ	0xf0208200	; Core Release Register 0
CAN0_CREL1     	.equ	0xf0208600	; Core Release Register 1
CAN0_CREL2     	.equ	0xf0208a00	; Core Release Register 2
CAN0_CREL3     	.equ	0xf0208e00	; Core Release Register 3
CAN0_DBTP0     	.equ	0xf020820c	; Data Bit Timing 'and' Prescaler Register 0
CAN0_DBTP1     	.equ	0xf020860c	; Data Bit Timing 'and' Prescaler Register 1
CAN0_DBTP2     	.equ	0xf0208a0c	; Data Bit Timing 'and' Prescaler Register 2
CAN0_DBTP3     	.equ	0xf0208e0c	; Data Bit Timing 'and' Prescaler Register 3
CAN0_ECR0      	.equ	0xf0208240	; Error Counter Register 0
CAN0_ECR1      	.equ	0xf0208640	; Error Counter Register 1
CAN0_ECR2      	.equ	0xf0208a40	; Error Counter Register 2
CAN0_ECR3      	.equ	0xf0208e40	; Error Counter Register 3
CAN0_ENDADR0   	.equ	0xf020810c	; End Address Node 0
CAN0_ENDADR1   	.equ	0xf020850c	; End Address Node 1
CAN0_ENDADR2   	.equ	0xf020890c	; End Address Node 2
CAN0_ENDADR3   	.equ	0xf0208d0c	; End Address Node 3
CAN0_ENDN0     	.equ	0xf0208204	; Endian Register 0
CAN0_ENDN1     	.equ	0xf0208604	; Endian Register 1
CAN0_ENDN2     	.equ	0xf0208a04	; Endian Register 2
CAN0_ENDN3     	.equ	0xf0208e04	; Endian Register 3
CAN0_GFC0      	.equ	0xf0208280	; Global Filter Configuration 0
CAN0_GFC1      	.equ	0xf0208680	; Global Filter Configuration 1
CAN0_GFC2      	.equ	0xf0208a80	; Global Filter Configuration 2
CAN0_GFC3      	.equ	0xf0208e80	; Global Filter Configuration 3
CAN0_GRINT1    	.equ	0xf0208020	; Interrupt routing for Groups 1
CAN0_GRINT2    	.equ	0xf0208024	; Interrupt routing for Groups 2
CAN0_HPMS0     	.equ	0xf0208294	; High Priority Message Status 0
CAN0_HPMS1     	.equ	0xf0208694	; High Priority Message Status 1
CAN0_HPMS2     	.equ	0xf0208a94	; High Priority Message Status 2
CAN0_HPMS3     	.equ	0xf0208e94	; High Priority Message Status 3
CAN0_ID        	.equ	0xf0208008	; Module Identification Register
CAN0_IE0       	.equ	0xf0208254	; Interrupt Enable 0
CAN0_IE1       	.equ	0xf0208654	; Interrupt Enable 1
CAN0_IE2       	.equ	0xf0208a54	; Interrupt Enable 2
CAN0_IE3       	.equ	0xf0208e54	; Interrupt Enable 3
CAN0_IR0       	.equ	0xf0208250	; Interrupt Register 0
CAN0_IR1       	.equ	0xf0208650	; Interrupt Register 1
CAN0_IR2       	.equ	0xf0208a50	; Interrupt Register 2
CAN0_IR3       	.equ	0xf0208e50	; Interrupt Register 3
CAN0_ISREG0    	.equ	0xf0208110	; Interrupt Signaling Register 0
CAN0_ISREG1    	.equ	0xf0208510	; Interrupt Signaling Register 1
CAN0_ISREG2    	.equ	0xf0208910	; Interrupt Signaling Register 2
CAN0_ISREG3    	.equ	0xf0208d10	; Interrupt Signaling Register 3
CAN0_KRST0     	.equ	0xf02080f4	; Kernel Reset Register 0
CAN0_KRST1     	.equ	0xf02080f0	; Kernel Reset Register 1
CAN0_KRSTCLR   	.equ	0xf02080ec	; Kernel Reset Status Clear Register
CAN0_MCR       	.equ	0xf0208030	; Module Control Register
CAN0_MECR      	.equ	0xf0208040	; Measure Control Register
CAN0_MESTAT    	.equ	0xf0208044	; Measure Status Register
CAN0_NBTP0     	.equ	0xf020821c	; Nominal Bit Timing 'and' Prescaler Register 0
CAN0_NBTP1     	.equ	0xf020861c	; Nominal Bit Timing 'and' Prescaler Register 1
CAN0_NBTP2     	.equ	0xf0208a1c	; Nominal Bit Timing 'and' Prescaler Register 2
CAN0_NBTP3     	.equ	0xf0208e1c	; Nominal Bit Timing 'and' Prescaler Register 3
CAN0_NDAT10    	.equ	0xf0208298	; New Data 1 0
CAN0_NDAT11    	.equ	0xf0208698	; New Data 1 1
CAN0_NDAT12    	.equ	0xf0208a98	; New Data 1 2
CAN0_NDAT13    	.equ	0xf0208e98	; New Data 1 3
CAN0_NDAT20    	.equ	0xf020829c	; New Data 2 0
CAN0_NDAT21    	.equ	0xf020869c	; New Data 2 1
CAN0_NDAT22    	.equ	0xf0208a9c	; New Data 2 2
CAN0_NDAT23    	.equ	0xf0208e9c	; New Data 2 3
CAN0_NPCR0     	.equ	0xf0208140	; Node 0 Port Control Register
CAN0_NPCR1     	.equ	0xf0208540	; Node 1 Port Control Register
CAN0_NPCR2     	.equ	0xf0208940	; Node 2 Port Control Register
CAN0_NPCR3     	.equ	0xf0208d40	; Node 3 Port Control Register
CAN0_NTATTR0   	.equ	0xf0208124	; Node 0 Timer A Transmit Trigger Register
CAN0_NTATTR1   	.equ	0xf0208524	; Node 1 Timer A Transmit Trigger Register
CAN0_NTATTR2   	.equ	0xf0208924	; Node 2 Timer A Transmit Trigger Register
CAN0_NTATTR3   	.equ	0xf0208d24	; Node 3 Timer A Transmit Trigger Register
CAN0_NTBTTR0   	.equ	0xf0208128	; Node 0 Timer B Transmit Trigger Register
CAN0_NTBTTR1   	.equ	0xf0208528	; Node 1 Timer B Transmit Trigger Register
CAN0_NTBTTR2   	.equ	0xf0208928	; Node 2 Timer B Transmit Trigger Register
CAN0_NTBTTR3   	.equ	0xf0208d28	; Node 3 Timer B Transmit Trigger Register
CAN0_NTCCR0    	.equ	0xf0208120	; Node 0 Timer Clock Control Register
CAN0_NTCCR1    	.equ	0xf0208520	; Node 1 Timer Clock Control Register
CAN0_NTCCR2    	.equ	0xf0208920	; Node 2 Timer Clock Control Register
CAN0_NTCCR3    	.equ	0xf0208d20	; Node 3 Timer Clock Control Register
CAN0_NTCTTR0   	.equ	0xf020812c	; Node 0 Timer C Transmit Trigger Register
CAN0_NTCTTR1   	.equ	0xf020852c	; Node 1 Timer C Transmit Trigger Register
CAN0_NTCTTR2   	.equ	0xf020892c	; Node 2 Timer C Transmit Trigger Register
CAN0_NTCTTR3   	.equ	0xf0208d2c	; Node 3 Timer C Transmit Trigger Register
CAN0_NTRTR0    	.equ	0xf0208130	; Node 0 Timer Receive Timeout Register
CAN0_NTRTR1    	.equ	0xf0208530	; Node 1 Timer Receive Timeout Register
CAN0_NTRTR2    	.equ	0xf0208930	; Node 2 Timer Receive Timeout Register
CAN0_NTRTR3    	.equ	0xf0208d30	; Node 3 Timer Receive Timeout Register
CAN0_OCS       	.equ	0xf02080e8	; OCDS Control and Status
CAN0_PSR0      	.equ	0xf0208244	; Protocol Status Register 0
CAN0_PSR1      	.equ	0xf0208644	; Protocol Status Register 1
CAN0_PSR2      	.equ	0xf0208a44	; Protocol Status Register 2
CAN0_PSR3      	.equ	0xf0208e44	; Protocol Status Register 3
CAN0_RWD0      	.equ	0xf0208214	; RAM Watchdog 0
CAN0_RWD1      	.equ	0xf0208614	; RAM Watchdog 1
CAN0_RWD2      	.equ	0xf0208a14	; RAM Watchdog 2
CAN0_RWD3      	.equ	0xf0208e14	; RAM Watchdog 3
CAN0_RXBC0     	.equ	0xf02082ac	; Rx Buffer Configuration 0
CAN0_RXBC1     	.equ	0xf02086ac	; Rx Buffer Configuration 1
CAN0_RXBC2     	.equ	0xf0208aac	; Rx Buffer Configuration 2
CAN0_RXBC3     	.equ	0xf0208eac	; Rx Buffer Configuration 3
CAN0_RXESC0    	.equ	0xf02082bc	; Rx Buffer/FIFO Element Size Configuration 0
CAN0_RXESC1    	.equ	0xf02086bc	; Rx Buffer/FIFO Element Size Configuration 1
CAN0_RXESC2    	.equ	0xf0208abc	; Rx Buffer/FIFO Element Size Configuration 2
CAN0_RXESC3    	.equ	0xf0208ebc	; Rx Buffer/FIFO Element Size Configuration 3
CAN0_RXF0A0    	.equ	0xf02082a8	; Rx FIFO 0 Acknowledge 0
CAN0_RXF0A1    	.equ	0xf02086a8	; Rx FIFO 0 Acknowledge 1
CAN0_RXF0A2    	.equ	0xf0208aa8	; Rx FIFO 0 Acknowledge 2
CAN0_RXF0A3    	.equ	0xf0208ea8	; Rx FIFO 0 Acknowledge 3
CAN0_RXF0C0    	.equ	0xf02082a0	; Rx FIFO 0 Configuration 0
CAN0_RXF0C1    	.equ	0xf02086a0	; Rx FIFO 0 Configuration 1
CAN0_RXF0C2    	.equ	0xf0208aa0	; Rx FIFO 0 Configuration 2
CAN0_RXF0C3    	.equ	0xf0208ea0	; Rx FIFO 0 Configuration 3
CAN0_RXF0S0    	.equ	0xf02082a4	; Rx FIFO 0 Status 0
CAN0_RXF0S1    	.equ	0xf02086a4	; Rx FIFO 0 Status 1
CAN0_RXF0S2    	.equ	0xf0208aa4	; Rx FIFO 0 Status 2
CAN0_RXF0S3    	.equ	0xf0208ea4	; Rx FIFO 0 Status 3
CAN0_RXF1A0    	.equ	0xf02082b8	; Rx FIFO 1 Acknowledge 0
CAN0_RXF1A1    	.equ	0xf02086b8	; Rx FIFO 1 Acknowledge 1
CAN0_RXF1A2    	.equ	0xf0208ab8	; Rx FIFO 1 Acknowledge 2
CAN0_RXF1A3    	.equ	0xf0208eb8	; Rx FIFO 1 Acknowledge 3
CAN0_RXF1C0    	.equ	0xf02082b0	; Rx FIFO 1 Configuration 0
CAN0_RXF1C1    	.equ	0xf02086b0	; Rx FIFO 1 Configuration 1
CAN0_RXF1C2    	.equ	0xf0208ab0	; Rx FIFO 1 Configuration 2
CAN0_RXF1C3    	.equ	0xf0208eb0	; Rx FIFO 1 Configuration 3
CAN0_RXF1S0    	.equ	0xf02082b4	; Rx FIFO 1 Status 0
CAN0_RXF1S1    	.equ	0xf02086b4	; Rx FIFO 1 Status 1
CAN0_RXF1S2    	.equ	0xf0208ab4	; Rx FIFO 1 Status 2
CAN0_RXF1S3    	.equ	0xf0208eb4	; Rx FIFO 1 Status 3
CAN0_SIDFC0    	.equ	0xf0208284	; Standard ID Filter Configuration 0
CAN0_SIDFC1    	.equ	0xf0208684	; Standard ID Filter Configuration 1
CAN0_SIDFC2    	.equ	0xf0208a84	; Standard ID Filter Configuration 2
CAN0_SIDFC3    	.equ	0xf0208e84	; Standard ID Filter Configuration 3
CAN0_STARTADR0 	.equ	0xf0208108	; Start Address Node 0
CAN0_STARTADR1 	.equ	0xf0208508	; Start Address Node 1
CAN0_STARTADR2 	.equ	0xf0208908	; Start Address Node 2
CAN0_STARTADR3 	.equ	0xf0208d08	; Start Address Node 3
CAN0_TDCR0     	.equ	0xf0208248	; Interrupt Register 0
CAN0_TDCR1     	.equ	0xf0208648	; Interrupt Register 1
CAN0_TDCR2     	.equ	0xf0208a48	; Interrupt Register 2
CAN0_TDCR3     	.equ	0xf0208e48	; Interrupt Register 3
CAN0_TEST0     	.equ	0xf0208210	; Test Register 0
CAN0_TEST1     	.equ	0xf0208610	; Test Register 1
CAN0_TEST2     	.equ	0xf0208a10	; Test Register 2
CAN0_TEST3     	.equ	0xf0208e10	; Test Register 3
CAN0_TOCC0     	.equ	0xf0208228	; Timeout Counter Configuration 0
CAN0_TOCC1     	.equ	0xf0208628	; Timeout Counter Configuration 1
CAN0_TOCC2     	.equ	0xf0208a28	; Timeout Counter Configuration 2
CAN0_TOCC3     	.equ	0xf0208e28	; Timeout Counter Configuration 3
CAN0_TOCV0     	.equ	0xf020822c	; Timeout Counter Value 0
CAN0_TOCV1     	.equ	0xf020862c	; Timeout Counter Value 1
CAN0_TOCV2     	.equ	0xf0208a2c	; Timeout Counter Value 2
CAN0_TOCV3     	.equ	0xf0208e2c	; Timeout Counter Value 3
CAN0_TSCC0     	.equ	0xf0208220	; Timestamp Counter Configuration 0
CAN0_TSCC1     	.equ	0xf0208620	; Timestamp Counter Configuration 1
CAN0_TSCC2     	.equ	0xf0208a20	; Timestamp Counter Configuration 2
CAN0_TSCC3     	.equ	0xf0208e20	; Timestamp Counter Configuration 3
CAN0_TSCV0     	.equ	0xf0208224	; Timestamp Counter Value 0
CAN0_TSCV1     	.equ	0xf0208624	; Timestamp Counter Value 1
CAN0_TSCV2     	.equ	0xf0208a24	; Timestamp Counter Value 2
CAN0_TSCV3     	.equ	0xf0208e24	; Timestamp Counter Value 3
CAN0_TTCPT0    	.equ	0xf020833c	; TT Capture Time 0
CAN0_TTCR0     	.equ	0xf02081f0	; Time Trigger Control Register
CAN0_TTCSM0    	.equ	0xf0208340	; TT Cycle Sync Mark 0
CAN0_TTCTC0    	.equ	0xf0208338	; TT Cycle Time 'and' Count 0
CAN0_TTGTP0    	.equ	0xf0208318	; TT Global Time Preset 0
CAN0_TTIE0     	.equ	0xf0208324	; TT Interrupt Enable 0
CAN0_TTIR0     	.equ	0xf0208320	; TT Interrupt Register 0
CAN0_TTLGT0    	.equ	0xf0208334	; TT Local 'and' Global Time 0
CAN0_TTMLM0    	.equ	0xf020830c	; TT Matrix Limits 0
CAN0_TTOCF0    	.equ	0xf0208308	; TT Reference Message Configuration 0
CAN0_TTOCN0    	.equ	0xf0208314	; TT Operation Control 0
CAN0_TTOST0    	.equ	0xf020832c	; TT Operation Status 0
CAN0_TTRMC0    	.equ	0xf0208304	; TT Reference Message Configuration 0
CAN0_TTTMC0    	.equ	0xf0208300	; TT Trigger Memory Configuration 0
CAN0_TTTMK0    	.equ	0xf020831c	; TT Time Mark 0
CAN0_TURCF0    	.equ	0xf0208310	; TUR Configuration 0
CAN0_TURNA0    	.equ	0xf0208330	; TUR Numerator Actual 0
CAN0_TXBAR0    	.equ	0xf02082d0	; Tx Buffer Add Request 0
CAN0_TXBAR1    	.equ	0xf02086d0	; Tx Buffer Add Request 1
CAN0_TXBAR2    	.equ	0xf0208ad0	; Tx Buffer Add Request 2
CAN0_TXBAR3    	.equ	0xf0208ed0	; Tx Buffer Add Request 3
CAN0_TXBC0     	.equ	0xf02082c0	; Tx Buffer Configuration 0
CAN0_TXBC1     	.equ	0xf02086c0	; Tx Buffer Configuration 1
CAN0_TXBC2     	.equ	0xf0208ac0	; Tx Buffer Configuration 2
CAN0_TXBC3     	.equ	0xf0208ec0	; Tx Buffer Configuration 3
CAN0_TXBCF0    	.equ	0xf02082dc	; Tx Buffer Cancellation Finished 0
CAN0_TXBCF1    	.equ	0xf02086dc	; Tx Buffer Cancellation Finished 1
CAN0_TXBCF2    	.equ	0xf0208adc	; Tx Buffer Cancellation Finished 2
CAN0_TXBCF3    	.equ	0xf0208edc	; Tx Buffer Cancellation Finished 3
CAN0_TXBCIE0   	.equ	0xf02082e4	; Tx Buffer Cancellation Finished Interrupt Enable 0
CAN0_TXBCIE1   	.equ	0xf02086e4	; Tx Buffer Cancellation Finished Interrupt Enable 1
CAN0_TXBCIE2   	.equ	0xf0208ae4	; Tx Buffer Cancellation Finished Interrupt Enable 2
CAN0_TXBCIE3   	.equ	0xf0208ee4	; Tx Buffer Cancellation Finished Interrupt Enable 3
CAN0_TXBCR0    	.equ	0xf02082d4	; Tx Buffer Cancellation Request 0
CAN0_TXBCR1    	.equ	0xf02086d4	; Tx Buffer Cancellation Request 1
CAN0_TXBCR2    	.equ	0xf0208ad4	; Tx Buffer Cancellation Request 2
CAN0_TXBCR3    	.equ	0xf0208ed4	; Tx Buffer Cancellation Request 3
CAN0_TXBRP0    	.equ	0xf02082cc	; Tx Buffer Request Pending 0
CAN0_TXBRP1    	.equ	0xf02086cc	; Tx Buffer Request Pending 1
CAN0_TXBRP2    	.equ	0xf0208acc	; Tx Buffer Request Pending 2
CAN0_TXBRP3    	.equ	0xf0208ecc	; Tx Buffer Request Pending 3
CAN0_TXBTIE0   	.equ	0xf02082e0	; Tx Buffer Transmission Interrupt Enable 0
CAN0_TXBTIE1   	.equ	0xf02086e0	; Tx Buffer Transmission Interrupt Enable 1
CAN0_TXBTIE2   	.equ	0xf0208ae0	; Tx Buffer Transmission Interrupt Enable 2
CAN0_TXBTIE3   	.equ	0xf0208ee0	; Tx Buffer Transmission Interrupt Enable 3
CAN0_TXBTO0    	.equ	0xf02082d8	; Tx Buffer Transmission Occurred 0
CAN0_TXBTO1    	.equ	0xf02086d8	; Tx Buffer Transmission Occurred 1
CAN0_TXBTO2    	.equ	0xf0208ad8	; Tx Buffer Transmission Occurred 2
CAN0_TXBTO3    	.equ	0xf0208ed8	; Tx Buffer Transmission Occurred 3
CAN0_TXEFA0    	.equ	0xf02082f8	; Tx Event FIFO Acknowledge 0
CAN0_TXEFA1    	.equ	0xf02086f8	; Tx Event FIFO Acknowledge 1
CAN0_TXEFA2    	.equ	0xf0208af8	; Tx Event FIFO Acknowledge 2
CAN0_TXEFA3    	.equ	0xf0208ef8	; Tx Event FIFO Acknowledge 3
CAN0_TXEFC0    	.equ	0xf02082f0	; Tx Event FIFO Configuration 0
CAN0_TXEFC1    	.equ	0xf02086f0	; Tx Event FIFO Configuration 1
CAN0_TXEFC2    	.equ	0xf0208af0	; Tx Event FIFO Configuration 2
CAN0_TXEFC3    	.equ	0xf0208ef0	; Tx Event FIFO Configuration 3
CAN0_TXEFS0    	.equ	0xf02082f4	; Tx Event FIFO Status 0
CAN0_TXEFS1    	.equ	0xf02086f4	; Tx Event FIFO Status 1
CAN0_TXEFS2    	.equ	0xf0208af4	; Tx Event FIFO Status 2
CAN0_TXEFS3    	.equ	0xf0208ef4	; Tx Event FIFO Status 3
CAN0_TXESC0    	.equ	0xf02082c8	; Tx Buffer Element Size Configuration 0
CAN0_TXESC1    	.equ	0xf02086c8	; Tx Buffer Element Size Configuration 1
CAN0_TXESC2    	.equ	0xf0208ac8	; Tx Buffer Element Size Configuration 2
CAN0_TXESC3    	.equ	0xf0208ec8	; Tx Buffer Element Size Configuration 3
CAN0_TXFQS0    	.equ	0xf02082c4	; Tx FIFO/Queue Status 0
CAN0_TXFQS1    	.equ	0xf02086c4	; Tx FIFO/Queue Status 1
CAN0_TXFQS2    	.equ	0xf0208ac4	; Tx FIFO/Queue Status 2
CAN0_TXFQS3    	.equ	0xf0208ec4	; Tx FIFO/Queue Status 3
CAN0_XIDAM0    	.equ	0xf0208290	; Extended ID AND Mask 0
CAN0_XIDAM1    	.equ	0xf0208690	; Extended ID AND Mask 1
CAN0_XIDAM2    	.equ	0xf0208a90	; Extended ID AND Mask 2
CAN0_XIDAM3    	.equ	0xf0208e90	; Extended ID AND Mask 3
CAN0_XIDFC0    	.equ	0xf0208288	; Extended ID Filter Configuration 0
CAN0_XIDFC1    	.equ	0xf0208688	; Extended ID Filter Configuration 1
CAN0_XIDFC2    	.equ	0xf0208a88	; Extended ID Filter Configuration 2
CAN0_XIDFC3    	.equ	0xf0208e88	; Extended ID Filter Configuration 3
CAN1_ACCEN0    	.equ	0xf02180fc	; Access Enable Register 0
CAN1_ACCENCTR0 	.equ	0xf02180dc	; Access Enable Register CTR 0
CAN1_ACCENNODE00	.equ	0xf0218100	; Access Enable Register CAN Node 0 0
CAN1_ACCENNODE10	.equ	0xf0218500	; Access Enable Register CAN Node 1 0
CAN1_ACCENNODE20	.equ	0xf0218900	; Access Enable Register CAN Node 2 0
CAN1_ACCENNODE30	.equ	0xf0218d00	; Access Enable Register CAN Node 3 0
CAN1_CCCR0     	.equ	0xf0218218	; CC Control Register 0
CAN1_CCCR1     	.equ	0xf0218618	; CC Control Register 1
CAN1_CCCR2     	.equ	0xf0218a18	; CC Control Register 2
CAN1_CCCR3     	.equ	0xf0218e18	; CC Control Register 3
CAN1_CLC       	.equ	0xf0218000	; CAN Clock Control Register
CAN1_CREL0     	.equ	0xf0218200	; Core Release Register 0
CAN1_CREL1     	.equ	0xf0218600	; Core Release Register 1
CAN1_CREL2     	.equ	0xf0218a00	; Core Release Register 2
CAN1_CREL3     	.equ	0xf0218e00	; Core Release Register 3
CAN1_DBTP0     	.equ	0xf021820c	; Data Bit Timing 'and' Prescaler Register 0
CAN1_DBTP1     	.equ	0xf021860c	; Data Bit Timing 'and' Prescaler Register 1
CAN1_DBTP2     	.equ	0xf0218a0c	; Data Bit Timing 'and' Prescaler Register 2
CAN1_DBTP3     	.equ	0xf0218e0c	; Data Bit Timing 'and' Prescaler Register 3
CAN1_ECR0      	.equ	0xf0218240	; Error Counter Register 0
CAN1_ECR1      	.equ	0xf0218640	; Error Counter Register 1
CAN1_ECR2      	.equ	0xf0218a40	; Error Counter Register 2
CAN1_ECR3      	.equ	0xf0218e40	; Error Counter Register 3
CAN1_ENDADR0   	.equ	0xf021810c	; End Address Node 0
CAN1_ENDADR1   	.equ	0xf021850c	; End Address Node 1
CAN1_ENDADR2   	.equ	0xf021890c	; End Address Node 2
CAN1_ENDADR3   	.equ	0xf0218d0c	; End Address Node 3
CAN1_ENDN0     	.equ	0xf0218204	; Endian Register 0
CAN1_ENDN1     	.equ	0xf0218604	; Endian Register 1
CAN1_ENDN2     	.equ	0xf0218a04	; Endian Register 2
CAN1_ENDN3     	.equ	0xf0218e04	; Endian Register 3
CAN1_GFC0      	.equ	0xf0218280	; Global Filter Configuration 0
CAN1_GFC1      	.equ	0xf0218680	; Global Filter Configuration 1
CAN1_GFC2      	.equ	0xf0218a80	; Global Filter Configuration 2
CAN1_GFC3      	.equ	0xf0218e80	; Global Filter Configuration 3
CAN1_GRINT1    	.equ	0xf0218020	; Interrupt routing for Groups 1
CAN1_GRINT2    	.equ	0xf0218024	; Interrupt routing for Groups 2
CAN1_HPMS0     	.equ	0xf0218294	; High Priority Message Status 0
CAN1_HPMS1     	.equ	0xf0218694	; High Priority Message Status 1
CAN1_HPMS2     	.equ	0xf0218a94	; High Priority Message Status 2
CAN1_HPMS3     	.equ	0xf0218e94	; High Priority Message Status 3
CAN1_ID        	.equ	0xf0218008	; Module Identification Register
CAN1_IE0       	.equ	0xf0218254	; Interrupt Enable 0
CAN1_IE1       	.equ	0xf0218654	; Interrupt Enable 1
CAN1_IE2       	.equ	0xf0218a54	; Interrupt Enable 2
CAN1_IE3       	.equ	0xf0218e54	; Interrupt Enable 3
CAN1_IR0       	.equ	0xf0218250	; Interrupt Register 0
CAN1_IR1       	.equ	0xf0218650	; Interrupt Register 1
CAN1_IR2       	.equ	0xf0218a50	; Interrupt Register 2
CAN1_IR3       	.equ	0xf0218e50	; Interrupt Register 3
CAN1_ISREG0    	.equ	0xf0218110	; Interrupt Signaling Register 0
CAN1_ISREG1    	.equ	0xf0218510	; Interrupt Signaling Register 1
CAN1_ISREG2    	.equ	0xf0218910	; Interrupt Signaling Register 2
CAN1_ISREG3    	.equ	0xf0218d10	; Interrupt Signaling Register 3
CAN1_KRST0     	.equ	0xf02180f4	; Kernel Reset Register 0
CAN1_KRST1     	.equ	0xf02180f0	; Kernel Reset Register 1
CAN1_KRSTCLR   	.equ	0xf02180ec	; Kernel Reset Status Clear Register
CAN1_MCR       	.equ	0xf0218030	; Module Control Register
CAN1_NBTP0     	.equ	0xf021821c	; Nominal Bit Timing 'and' Prescaler Register 0
CAN1_NBTP1     	.equ	0xf021861c	; Nominal Bit Timing 'and' Prescaler Register 1
CAN1_NBTP2     	.equ	0xf0218a1c	; Nominal Bit Timing 'and' Prescaler Register 2
CAN1_NBTP3     	.equ	0xf0218e1c	; Nominal Bit Timing 'and' Prescaler Register 3
CAN1_NDAT10    	.equ	0xf0218298	; New Data 1 0
CAN1_NDAT11    	.equ	0xf0218698	; New Data 1 1
CAN1_NDAT12    	.equ	0xf0218a98	; New Data 1 2
CAN1_NDAT13    	.equ	0xf0218e98	; New Data 1 3
CAN1_NDAT20    	.equ	0xf021829c	; New Data 2 0
CAN1_NDAT21    	.equ	0xf021869c	; New Data 2 1
CAN1_NDAT22    	.equ	0xf0218a9c	; New Data 2 2
CAN1_NDAT23    	.equ	0xf0218e9c	; New Data 2 3
CAN1_NPCR0     	.equ	0xf0218140	; Node 0 Port Control Register
CAN1_NPCR1     	.equ	0xf0218540	; Node 1 Port Control Register
CAN1_NPCR2     	.equ	0xf0218940	; Node 2 Port Control Register
CAN1_NPCR3     	.equ	0xf0218d40	; Node 3 Port Control Register
CAN1_NTATTR0   	.equ	0xf0218124	; Node 0 Timer A Transmit Trigger Register
CAN1_NTATTR1   	.equ	0xf0218524	; Node 1 Timer A Transmit Trigger Register
CAN1_NTATTR2   	.equ	0xf0218924	; Node 2 Timer A Transmit Trigger Register
CAN1_NTATTR3   	.equ	0xf0218d24	; Node 3 Timer A Transmit Trigger Register
CAN1_NTBTTR0   	.equ	0xf0218128	; Node 0 Timer B Transmit Trigger Register
CAN1_NTBTTR1   	.equ	0xf0218528	; Node 1 Timer B Transmit Trigger Register
CAN1_NTBTTR2   	.equ	0xf0218928	; Node 2 Timer B Transmit Trigger Register
CAN1_NTBTTR3   	.equ	0xf0218d28	; Node 3 Timer B Transmit Trigger Register
CAN1_NTCCR0    	.equ	0xf0218120	; Node 0 Timer Clock Control Register
CAN1_NTCCR1    	.equ	0xf0218520	; Node 1 Timer Clock Control Register
CAN1_NTCCR2    	.equ	0xf0218920	; Node 2 Timer Clock Control Register
CAN1_NTCCR3    	.equ	0xf0218d20	; Node 3 Timer Clock Control Register
CAN1_NTCTTR0   	.equ	0xf021812c	; Node 0 Timer C Transmit Trigger Register
CAN1_NTCTTR1   	.equ	0xf021852c	; Node 1 Timer C Transmit Trigger Register
CAN1_NTCTTR2   	.equ	0xf021892c	; Node 2 Timer C Transmit Trigger Register
CAN1_NTCTTR3   	.equ	0xf0218d2c	; Node 3 Timer C Transmit Trigger Register
CAN1_NTRTR0    	.equ	0xf0218130	; Node 0 Timer Receive Timeout Register
CAN1_NTRTR1    	.equ	0xf0218530	; Node 1 Timer Receive Timeout Register
CAN1_NTRTR2    	.equ	0xf0218930	; Node 2 Timer Receive Timeout Register
CAN1_NTRTR3    	.equ	0xf0218d30	; Node 3 Timer Receive Timeout Register
CAN1_OCS       	.equ	0xf02180e8	; OCDS Control and Status
CAN1_PSR0      	.equ	0xf0218244	; Protocol Status Register 0
CAN1_PSR1      	.equ	0xf0218644	; Protocol Status Register 1
CAN1_PSR2      	.equ	0xf0218a44	; Protocol Status Register 2
CAN1_PSR3      	.equ	0xf0218e44	; Protocol Status Register 3
CAN1_RWD0      	.equ	0xf0218214	; RAM Watchdog 0
CAN1_RWD1      	.equ	0xf0218614	; RAM Watchdog 1
CAN1_RWD2      	.equ	0xf0218a14	; RAM Watchdog 2
CAN1_RWD3      	.equ	0xf0218e14	; RAM Watchdog 3
CAN1_RXBC0     	.equ	0xf02182ac	; Rx Buffer Configuration 0
CAN1_RXBC1     	.equ	0xf02186ac	; Rx Buffer Configuration 1
CAN1_RXBC2     	.equ	0xf0218aac	; Rx Buffer Configuration 2
CAN1_RXBC3     	.equ	0xf0218eac	; Rx Buffer Configuration 3
CAN1_RXESC0    	.equ	0xf02182bc	; Rx Buffer/FIFO Element Size Configuration 0
CAN1_RXESC1    	.equ	0xf02186bc	; Rx Buffer/FIFO Element Size Configuration 1
CAN1_RXESC2    	.equ	0xf0218abc	; Rx Buffer/FIFO Element Size Configuration 2
CAN1_RXESC3    	.equ	0xf0218ebc	; Rx Buffer/FIFO Element Size Configuration 3
CAN1_RXF0A0    	.equ	0xf02182a8	; Rx FIFO 0 Acknowledge 0
CAN1_RXF0A1    	.equ	0xf02186a8	; Rx FIFO 0 Acknowledge 1
CAN1_RXF0A2    	.equ	0xf0218aa8	; Rx FIFO 0 Acknowledge 2
CAN1_RXF0A3    	.equ	0xf0218ea8	; Rx FIFO 0 Acknowledge 3
CAN1_RXF0C0    	.equ	0xf02182a0	; Rx FIFO 0 Configuration 0
CAN1_RXF0C1    	.equ	0xf02186a0	; Rx FIFO 0 Configuration 1
CAN1_RXF0C2    	.equ	0xf0218aa0	; Rx FIFO 0 Configuration 2
CAN1_RXF0C3    	.equ	0xf0218ea0	; Rx FIFO 0 Configuration 3
CAN1_RXF0S0    	.equ	0xf02182a4	; Rx FIFO 0 Status 0
CAN1_RXF0S1    	.equ	0xf02186a4	; Rx FIFO 0 Status 1
CAN1_RXF0S2    	.equ	0xf0218aa4	; Rx FIFO 0 Status 2
CAN1_RXF0S3    	.equ	0xf0218ea4	; Rx FIFO 0 Status 3
CAN1_RXF1A0    	.equ	0xf02182b8	; Rx FIFO 1 Acknowledge 0
CAN1_RXF1A1    	.equ	0xf02186b8	; Rx FIFO 1 Acknowledge 1
CAN1_RXF1A2    	.equ	0xf0218ab8	; Rx FIFO 1 Acknowledge 2
CAN1_RXF1A3    	.equ	0xf0218eb8	; Rx FIFO 1 Acknowledge 3
CAN1_RXF1C0    	.equ	0xf02182b0	; Rx FIFO 1 Configuration 0
CAN1_RXF1C1    	.equ	0xf02186b0	; Rx FIFO 1 Configuration 1
CAN1_RXF1C2    	.equ	0xf0218ab0	; Rx FIFO 1 Configuration 2
CAN1_RXF1C3    	.equ	0xf0218eb0	; Rx FIFO 1 Configuration 3
CAN1_RXF1S0    	.equ	0xf02182b4	; Rx FIFO 1 Status 0
CAN1_RXF1S1    	.equ	0xf02186b4	; Rx FIFO 1 Status 1
CAN1_RXF1S2    	.equ	0xf0218ab4	; Rx FIFO 1 Status 2
CAN1_RXF1S3    	.equ	0xf0218eb4	; Rx FIFO 1 Status 3
CAN1_SIDFC0    	.equ	0xf0218284	; Standard ID Filter Configuration 0
CAN1_SIDFC1    	.equ	0xf0218684	; Standard ID Filter Configuration 1
CAN1_SIDFC2    	.equ	0xf0218a84	; Standard ID Filter Configuration 2
CAN1_SIDFC3    	.equ	0xf0218e84	; Standard ID Filter Configuration 3
CAN1_STARTADR0 	.equ	0xf0218108	; Start Address Node 0
CAN1_STARTADR1 	.equ	0xf0218508	; Start Address Node 1
CAN1_STARTADR2 	.equ	0xf0218908	; Start Address Node 2
CAN1_STARTADR3 	.equ	0xf0218d08	; Start Address Node 3
CAN1_TDCR0     	.equ	0xf0218248	; Interrupt Register 0
CAN1_TDCR1     	.equ	0xf0218648	; Interrupt Register 1
CAN1_TDCR2     	.equ	0xf0218a48	; Interrupt Register 2
CAN1_TDCR3     	.equ	0xf0218e48	; Interrupt Register 3
CAN1_TEST0     	.equ	0xf0218210	; Test Register 0
CAN1_TEST1     	.equ	0xf0218610	; Test Register 1
CAN1_TEST2     	.equ	0xf0218a10	; Test Register 2
CAN1_TEST3     	.equ	0xf0218e10	; Test Register 3
CAN1_TOCC0     	.equ	0xf0218228	; Timeout Counter Configuration 0
CAN1_TOCC1     	.equ	0xf0218628	; Timeout Counter Configuration 1
CAN1_TOCC2     	.equ	0xf0218a28	; Timeout Counter Configuration 2
CAN1_TOCC3     	.equ	0xf0218e28	; Timeout Counter Configuration 3
CAN1_TOCV0     	.equ	0xf021822c	; Timeout Counter Value 0
CAN1_TOCV1     	.equ	0xf021862c	; Timeout Counter Value 1
CAN1_TOCV2     	.equ	0xf0218a2c	; Timeout Counter Value 2
CAN1_TOCV3     	.equ	0xf0218e2c	; Timeout Counter Value 3
CAN1_TSCC0     	.equ	0xf0218220	; Timestamp Counter Configuration 0
CAN1_TSCC1     	.equ	0xf0218620	; Timestamp Counter Configuration 1
CAN1_TSCC2     	.equ	0xf0218a20	; Timestamp Counter Configuration 2
CAN1_TSCC3     	.equ	0xf0218e20	; Timestamp Counter Configuration 3
CAN1_TSCV0     	.equ	0xf0218224	; Timestamp Counter Value 0
CAN1_TSCV1     	.equ	0xf0218624	; Timestamp Counter Value 1
CAN1_TSCV2     	.equ	0xf0218a24	; Timestamp Counter Value 2
CAN1_TSCV3     	.equ	0xf0218e24	; Timestamp Counter Value 3
CAN1_TXBAR0    	.equ	0xf02182d0	; Tx Buffer Add Request 0
CAN1_TXBAR1    	.equ	0xf02186d0	; Tx Buffer Add Request 1
CAN1_TXBAR2    	.equ	0xf0218ad0	; Tx Buffer Add Request 2
CAN1_TXBAR3    	.equ	0xf0218ed0	; Tx Buffer Add Request 3
CAN1_TXBC0     	.equ	0xf02182c0	; Tx Buffer Configuration 0
CAN1_TXBC1     	.equ	0xf02186c0	; Tx Buffer Configuration 1
CAN1_TXBC2     	.equ	0xf0218ac0	; Tx Buffer Configuration 2
CAN1_TXBC3     	.equ	0xf0218ec0	; Tx Buffer Configuration 3
CAN1_TXBCF0    	.equ	0xf02182dc	; Tx Buffer Cancellation Finished 0
CAN1_TXBCF1    	.equ	0xf02186dc	; Tx Buffer Cancellation Finished 1
CAN1_TXBCF2    	.equ	0xf0218adc	; Tx Buffer Cancellation Finished 2
CAN1_TXBCF3    	.equ	0xf0218edc	; Tx Buffer Cancellation Finished 3
CAN1_TXBCIE0   	.equ	0xf02182e4	; Tx Buffer Cancellation Finished Interrupt Enable 0
CAN1_TXBCIE1   	.equ	0xf02186e4	; Tx Buffer Cancellation Finished Interrupt Enable 1
CAN1_TXBCIE2   	.equ	0xf0218ae4	; Tx Buffer Cancellation Finished Interrupt Enable 2
CAN1_TXBCIE3   	.equ	0xf0218ee4	; Tx Buffer Cancellation Finished Interrupt Enable 3
CAN1_TXBCR0    	.equ	0xf02182d4	; Tx Buffer Cancellation Request 0
CAN1_TXBCR1    	.equ	0xf02186d4	; Tx Buffer Cancellation Request 1
CAN1_TXBCR2    	.equ	0xf0218ad4	; Tx Buffer Cancellation Request 2
CAN1_TXBCR3    	.equ	0xf0218ed4	; Tx Buffer Cancellation Request 3
CAN1_TXBRP0    	.equ	0xf02182cc	; Tx Buffer Request Pending 0
CAN1_TXBRP1    	.equ	0xf02186cc	; Tx Buffer Request Pending 1
CAN1_TXBRP2    	.equ	0xf0218acc	; Tx Buffer Request Pending 2
CAN1_TXBRP3    	.equ	0xf0218ecc	; Tx Buffer Request Pending 3
CAN1_TXBTIE0   	.equ	0xf02182e0	; Tx Buffer Transmission Interrupt Enable 0
CAN1_TXBTIE1   	.equ	0xf02186e0	; Tx Buffer Transmission Interrupt Enable 1
CAN1_TXBTIE2   	.equ	0xf0218ae0	; Tx Buffer Transmission Interrupt Enable 2
CAN1_TXBTIE3   	.equ	0xf0218ee0	; Tx Buffer Transmission Interrupt Enable 3
CAN1_TXBTO0    	.equ	0xf02182d8	; Tx Buffer Transmission Occurred 0
CAN1_TXBTO1    	.equ	0xf02186d8	; Tx Buffer Transmission Occurred 1
CAN1_TXBTO2    	.equ	0xf0218ad8	; Tx Buffer Transmission Occurred 2
CAN1_TXBTO3    	.equ	0xf0218ed8	; Tx Buffer Transmission Occurred 3
CAN1_TXEFA0    	.equ	0xf02182f8	; Tx Event FIFO Acknowledge 0
CAN1_TXEFA1    	.equ	0xf02186f8	; Tx Event FIFO Acknowledge 1
CAN1_TXEFA2    	.equ	0xf0218af8	; Tx Event FIFO Acknowledge 2
CAN1_TXEFA3    	.equ	0xf0218ef8	; Tx Event FIFO Acknowledge 3
CAN1_TXEFC0    	.equ	0xf02182f0	; Tx Event FIFO Configuration 0
CAN1_TXEFC1    	.equ	0xf02186f0	; Tx Event FIFO Configuration 1
CAN1_TXEFC2    	.equ	0xf0218af0	; Tx Event FIFO Configuration 2
CAN1_TXEFC3    	.equ	0xf0218ef0	; Tx Event FIFO Configuration 3
CAN1_TXEFS0    	.equ	0xf02182f4	; Tx Event FIFO Status 0
CAN1_TXEFS1    	.equ	0xf02186f4	; Tx Event FIFO Status 1
CAN1_TXEFS2    	.equ	0xf0218af4	; Tx Event FIFO Status 2
CAN1_TXEFS3    	.equ	0xf0218ef4	; Tx Event FIFO Status 3
CAN1_TXESC0    	.equ	0xf02182c8	; Tx Buffer Element Size Configuration 0
CAN1_TXESC1    	.equ	0xf02186c8	; Tx Buffer Element Size Configuration 1
CAN1_TXESC2    	.equ	0xf0218ac8	; Tx Buffer Element Size Configuration 2
CAN1_TXESC3    	.equ	0xf0218ec8	; Tx Buffer Element Size Configuration 3
CAN1_TXFQS0    	.equ	0xf02182c4	; Tx FIFO/Queue Status 0
CAN1_TXFQS1    	.equ	0xf02186c4	; Tx FIFO/Queue Status 1
CAN1_TXFQS2    	.equ	0xf0218ac4	; Tx FIFO/Queue Status 2
CAN1_TXFQS3    	.equ	0xf0218ec4	; Tx FIFO/Queue Status 3
CAN1_XIDAM0    	.equ	0xf0218290	; Extended ID AND Mask 0
CAN1_XIDAM1    	.equ	0xf0218690	; Extended ID AND Mask 1
CAN1_XIDAM2    	.equ	0xf0218a90	; Extended ID AND Mask 2
CAN1_XIDAM3    	.equ	0xf0218e90	; Extended ID AND Mask 3
CAN1_XIDFC0    	.equ	0xf0218288	; Extended ID Filter Configuration 0
CAN1_XIDFC1    	.equ	0xf0218688	; Extended ID Filter Configuration 1
CAN1_XIDFC2    	.equ	0xf0218a88	; Extended ID Filter Configuration 2
CAN1_XIDFC3    	.equ	0xf0218e88	; Extended ID Filter Configuration 3
CAN2_ACCEN0    	.equ	0xf02280fc	; Access Enable Register 0
CAN2_ACCENCTR0 	.equ	0xf02280dc	; Access Enable Register CTR 0
CAN2_ACCENNODE00	.equ	0xf0228100	; Access Enable Register CAN Node 0 0
CAN2_ACCENNODE10	.equ	0xf0228500	; Access Enable Register CAN Node 1 0
CAN2_ACCENNODE20	.equ	0xf0228900	; Access Enable Register CAN Node 2 0
CAN2_ACCENNODE30	.equ	0xf0228d00	; Access Enable Register CAN Node 3 0
CAN2_CCCR0     	.equ	0xf0228218	; CC Control Register 0
CAN2_CCCR1     	.equ	0xf0228618	; CC Control Register 1
CAN2_CCCR2     	.equ	0xf0228a18	; CC Control Register 2
CAN2_CCCR3     	.equ	0xf0228e18	; CC Control Register 3
CAN2_CLC       	.equ	0xf0228000	; CAN Clock Control Register
CAN2_CREL0     	.equ	0xf0228200	; Core Release Register 0
CAN2_CREL1     	.equ	0xf0228600	; Core Release Register 1
CAN2_CREL2     	.equ	0xf0228a00	; Core Release Register 2
CAN2_CREL3     	.equ	0xf0228e00	; Core Release Register 3
CAN2_DBTP0     	.equ	0xf022820c	; Data Bit Timing 'and' Prescaler Register 0
CAN2_DBTP1     	.equ	0xf022860c	; Data Bit Timing 'and' Prescaler Register 1
CAN2_DBTP2     	.equ	0xf0228a0c	; Data Bit Timing 'and' Prescaler Register 2
CAN2_DBTP3     	.equ	0xf0228e0c	; Data Bit Timing 'and' Prescaler Register 3
CAN2_ECR0      	.equ	0xf0228240	; Error Counter Register 0
CAN2_ECR1      	.equ	0xf0228640	; Error Counter Register 1
CAN2_ECR2      	.equ	0xf0228a40	; Error Counter Register 2
CAN2_ECR3      	.equ	0xf0228e40	; Error Counter Register 3
CAN2_ENDADR0   	.equ	0xf022810c	; End Address Node 0
CAN2_ENDADR1   	.equ	0xf022850c	; End Address Node 1
CAN2_ENDADR2   	.equ	0xf022890c	; End Address Node 2
CAN2_ENDADR3   	.equ	0xf0228d0c	; End Address Node 3
CAN2_ENDN0     	.equ	0xf0228204	; Endian Register 0
CAN2_ENDN1     	.equ	0xf0228604	; Endian Register 1
CAN2_ENDN2     	.equ	0xf0228a04	; Endian Register 2
CAN2_ENDN3     	.equ	0xf0228e04	; Endian Register 3
CAN2_GFC0      	.equ	0xf0228280	; Global Filter Configuration 0
CAN2_GFC1      	.equ	0xf0228680	; Global Filter Configuration 1
CAN2_GFC2      	.equ	0xf0228a80	; Global Filter Configuration 2
CAN2_GFC3      	.equ	0xf0228e80	; Global Filter Configuration 3
CAN2_GRINT1    	.equ	0xf0228020	; Interrupt routing for Groups 1
CAN2_GRINT2    	.equ	0xf0228024	; Interrupt routing for Groups 2
CAN2_HPMS0     	.equ	0xf0228294	; High Priority Message Status 0
CAN2_HPMS1     	.equ	0xf0228694	; High Priority Message Status 1
CAN2_HPMS2     	.equ	0xf0228a94	; High Priority Message Status 2
CAN2_HPMS3     	.equ	0xf0228e94	; High Priority Message Status 3
CAN2_ID        	.equ	0xf0228008	; Module Identification Register
CAN2_IE0       	.equ	0xf0228254	; Interrupt Enable 0
CAN2_IE1       	.equ	0xf0228654	; Interrupt Enable 1
CAN2_IE2       	.equ	0xf0228a54	; Interrupt Enable 2
CAN2_IE3       	.equ	0xf0228e54	; Interrupt Enable 3
CAN2_IR0       	.equ	0xf0228250	; Interrupt Register 0
CAN2_IR1       	.equ	0xf0228650	; Interrupt Register 1
CAN2_IR2       	.equ	0xf0228a50	; Interrupt Register 2
CAN2_IR3       	.equ	0xf0228e50	; Interrupt Register 3
CAN2_ISREG0    	.equ	0xf0228110	; Interrupt Signaling Register 0
CAN2_ISREG1    	.equ	0xf0228510	; Interrupt Signaling Register 1
CAN2_ISREG2    	.equ	0xf0228910	; Interrupt Signaling Register 2
CAN2_ISREG3    	.equ	0xf0228d10	; Interrupt Signaling Register 3
CAN2_KRST0     	.equ	0xf02280f4	; Kernel Reset Register 0
CAN2_KRST1     	.equ	0xf02280f0	; Kernel Reset Register 1
CAN2_KRSTCLR   	.equ	0xf02280ec	; Kernel Reset Status Clear Register
CAN2_MCR       	.equ	0xf0228030	; Module Control Register
CAN2_NBTP0     	.equ	0xf022821c	; Nominal Bit Timing 'and' Prescaler Register 0
CAN2_NBTP1     	.equ	0xf022861c	; Nominal Bit Timing 'and' Prescaler Register 1
CAN2_NBTP2     	.equ	0xf0228a1c	; Nominal Bit Timing 'and' Prescaler Register 2
CAN2_NBTP3     	.equ	0xf0228e1c	; Nominal Bit Timing 'and' Prescaler Register 3
CAN2_NDAT10    	.equ	0xf0228298	; New Data 1 0
CAN2_NDAT11    	.equ	0xf0228698	; New Data 1 1
CAN2_NDAT12    	.equ	0xf0228a98	; New Data 1 2
CAN2_NDAT13    	.equ	0xf0228e98	; New Data 1 3
CAN2_NDAT20    	.equ	0xf022829c	; New Data 2 0
CAN2_NDAT21    	.equ	0xf022869c	; New Data 2 1
CAN2_NDAT22    	.equ	0xf0228a9c	; New Data 2 2
CAN2_NDAT23    	.equ	0xf0228e9c	; New Data 2 3
CAN2_NPCR0     	.equ	0xf0228140	; Node 0 Port Control Register
CAN2_NPCR1     	.equ	0xf0228540	; Node 1 Port Control Register
CAN2_NPCR2     	.equ	0xf0228940	; Node 2 Port Control Register
CAN2_NPCR3     	.equ	0xf0228d40	; Node 3 Port Control Register
CAN2_NTATTR0   	.equ	0xf0228124	; Node 0 Timer A Transmit Trigger Register
CAN2_NTATTR1   	.equ	0xf0228524	; Node 1 Timer A Transmit Trigger Register
CAN2_NTATTR2   	.equ	0xf0228924	; Node 2 Timer A Transmit Trigger Register
CAN2_NTATTR3   	.equ	0xf0228d24	; Node 3 Timer A Transmit Trigger Register
CAN2_NTBTTR0   	.equ	0xf0228128	; Node 0 Timer B Transmit Trigger Register
CAN2_NTBTTR1   	.equ	0xf0228528	; Node 1 Timer B Transmit Trigger Register
CAN2_NTBTTR2   	.equ	0xf0228928	; Node 2 Timer B Transmit Trigger Register
CAN2_NTBTTR3   	.equ	0xf0228d28	; Node 3 Timer B Transmit Trigger Register
CAN2_NTCCR0    	.equ	0xf0228120	; Node 0 Timer Clock Control Register
CAN2_NTCCR1    	.equ	0xf0228520	; Node 1 Timer Clock Control Register
CAN2_NTCCR2    	.equ	0xf0228920	; Node 2 Timer Clock Control Register
CAN2_NTCCR3    	.equ	0xf0228d20	; Node 3 Timer Clock Control Register
CAN2_NTCTTR0   	.equ	0xf022812c	; Node 0 Timer C Transmit Trigger Register
CAN2_NTCTTR1   	.equ	0xf022852c	; Node 1 Timer C Transmit Trigger Register
CAN2_NTCTTR2   	.equ	0xf022892c	; Node 2 Timer C Transmit Trigger Register
CAN2_NTCTTR3   	.equ	0xf0228d2c	; Node 3 Timer C Transmit Trigger Register
CAN2_NTRTR0    	.equ	0xf0228130	; Node 0 Timer Receive Timeout Register
CAN2_NTRTR1    	.equ	0xf0228530	; Node 1 Timer Receive Timeout Register
CAN2_NTRTR2    	.equ	0xf0228930	; Node 2 Timer Receive Timeout Register
CAN2_NTRTR3    	.equ	0xf0228d30	; Node 3 Timer Receive Timeout Register
CAN2_OCS       	.equ	0xf02280e8	; OCDS Control and Status
CAN2_PSR0      	.equ	0xf0228244	; Protocol Status Register 0
CAN2_PSR1      	.equ	0xf0228644	; Protocol Status Register 1
CAN2_PSR2      	.equ	0xf0228a44	; Protocol Status Register 2
CAN2_PSR3      	.equ	0xf0228e44	; Protocol Status Register 3
CAN2_RWD0      	.equ	0xf0228214	; RAM Watchdog 0
CAN2_RWD1      	.equ	0xf0228614	; RAM Watchdog 1
CAN2_RWD2      	.equ	0xf0228a14	; RAM Watchdog 2
CAN2_RWD3      	.equ	0xf0228e14	; RAM Watchdog 3
CAN2_RXBC0     	.equ	0xf02282ac	; Rx Buffer Configuration 0
CAN2_RXBC1     	.equ	0xf02286ac	; Rx Buffer Configuration 1
CAN2_RXBC2     	.equ	0xf0228aac	; Rx Buffer Configuration 2
CAN2_RXBC3     	.equ	0xf0228eac	; Rx Buffer Configuration 3
CAN2_RXESC0    	.equ	0xf02282bc	; Rx Buffer/FIFO Element Size Configuration 0
CAN2_RXESC1    	.equ	0xf02286bc	; Rx Buffer/FIFO Element Size Configuration 1
CAN2_RXESC2    	.equ	0xf0228abc	; Rx Buffer/FIFO Element Size Configuration 2
CAN2_RXESC3    	.equ	0xf0228ebc	; Rx Buffer/FIFO Element Size Configuration 3
CAN2_RXF0A0    	.equ	0xf02282a8	; Rx FIFO 0 Acknowledge 0
CAN2_RXF0A1    	.equ	0xf02286a8	; Rx FIFO 0 Acknowledge 1
CAN2_RXF0A2    	.equ	0xf0228aa8	; Rx FIFO 0 Acknowledge 2
CAN2_RXF0A3    	.equ	0xf0228ea8	; Rx FIFO 0 Acknowledge 3
CAN2_RXF0C0    	.equ	0xf02282a0	; Rx FIFO 0 Configuration 0
CAN2_RXF0C1    	.equ	0xf02286a0	; Rx FIFO 0 Configuration 1
CAN2_RXF0C2    	.equ	0xf0228aa0	; Rx FIFO 0 Configuration 2
CAN2_RXF0C3    	.equ	0xf0228ea0	; Rx FIFO 0 Configuration 3
CAN2_RXF0S0    	.equ	0xf02282a4	; Rx FIFO 0 Status 0
CAN2_RXF0S1    	.equ	0xf02286a4	; Rx FIFO 0 Status 1
CAN2_RXF0S2    	.equ	0xf0228aa4	; Rx FIFO 0 Status 2
CAN2_RXF0S3    	.equ	0xf0228ea4	; Rx FIFO 0 Status 3
CAN2_RXF1A0    	.equ	0xf02282b8	; Rx FIFO 1 Acknowledge 0
CAN2_RXF1A1    	.equ	0xf02286b8	; Rx FIFO 1 Acknowledge 1
CAN2_RXF1A2    	.equ	0xf0228ab8	; Rx FIFO 1 Acknowledge 2
CAN2_RXF1A3    	.equ	0xf0228eb8	; Rx FIFO 1 Acknowledge 3
CAN2_RXF1C0    	.equ	0xf02282b0	; Rx FIFO 1 Configuration 0
CAN2_RXF1C1    	.equ	0xf02286b0	; Rx FIFO 1 Configuration 1
CAN2_RXF1C2    	.equ	0xf0228ab0	; Rx FIFO 1 Configuration 2
CAN2_RXF1C3    	.equ	0xf0228eb0	; Rx FIFO 1 Configuration 3
CAN2_RXF1S0    	.equ	0xf02282b4	; Rx FIFO 1 Status 0
CAN2_RXF1S1    	.equ	0xf02286b4	; Rx FIFO 1 Status 1
CAN2_RXF1S2    	.equ	0xf0228ab4	; Rx FIFO 1 Status 2
CAN2_RXF1S3    	.equ	0xf0228eb4	; Rx FIFO 1 Status 3
CAN2_SIDFC0    	.equ	0xf0228284	; Standard ID Filter Configuration 0
CAN2_SIDFC1    	.equ	0xf0228684	; Standard ID Filter Configuration 1
CAN2_SIDFC2    	.equ	0xf0228a84	; Standard ID Filter Configuration 2
CAN2_SIDFC3    	.equ	0xf0228e84	; Standard ID Filter Configuration 3
CAN2_STARTADR0 	.equ	0xf0228108	; Start Address Node 0
CAN2_STARTADR1 	.equ	0xf0228508	; Start Address Node 1
CAN2_STARTADR2 	.equ	0xf0228908	; Start Address Node 2
CAN2_STARTADR3 	.equ	0xf0228d08	; Start Address Node 3
CAN2_TDCR0     	.equ	0xf0228248	; Interrupt Register 0
CAN2_TDCR1     	.equ	0xf0228648	; Interrupt Register 1
CAN2_TDCR2     	.equ	0xf0228a48	; Interrupt Register 2
CAN2_TDCR3     	.equ	0xf0228e48	; Interrupt Register 3
CAN2_TEST0     	.equ	0xf0228210	; Test Register 0
CAN2_TEST1     	.equ	0xf0228610	; Test Register 1
CAN2_TEST2     	.equ	0xf0228a10	; Test Register 2
CAN2_TEST3     	.equ	0xf0228e10	; Test Register 3
CAN2_TOCC0     	.equ	0xf0228228	; Timeout Counter Configuration 0
CAN2_TOCC1     	.equ	0xf0228628	; Timeout Counter Configuration 1
CAN2_TOCC2     	.equ	0xf0228a28	; Timeout Counter Configuration 2
CAN2_TOCC3     	.equ	0xf0228e28	; Timeout Counter Configuration 3
CAN2_TOCV0     	.equ	0xf022822c	; Timeout Counter Value 0
CAN2_TOCV1     	.equ	0xf022862c	; Timeout Counter Value 1
CAN2_TOCV2     	.equ	0xf0228a2c	; Timeout Counter Value 2
CAN2_TOCV3     	.equ	0xf0228e2c	; Timeout Counter Value 3
CAN2_TSCC0     	.equ	0xf0228220	; Timestamp Counter Configuration 0
CAN2_TSCC1     	.equ	0xf0228620	; Timestamp Counter Configuration 1
CAN2_TSCC2     	.equ	0xf0228a20	; Timestamp Counter Configuration 2
CAN2_TSCC3     	.equ	0xf0228e20	; Timestamp Counter Configuration 3
CAN2_TSCV0     	.equ	0xf0228224	; Timestamp Counter Value 0
CAN2_TSCV1     	.equ	0xf0228624	; Timestamp Counter Value 1
CAN2_TSCV2     	.equ	0xf0228a24	; Timestamp Counter Value 2
CAN2_TSCV3     	.equ	0xf0228e24	; Timestamp Counter Value 3
CAN2_TXBAR0    	.equ	0xf02282d0	; Tx Buffer Add Request 0
CAN2_TXBAR1    	.equ	0xf02286d0	; Tx Buffer Add Request 1
CAN2_TXBAR2    	.equ	0xf0228ad0	; Tx Buffer Add Request 2
CAN2_TXBAR3    	.equ	0xf0228ed0	; Tx Buffer Add Request 3
CAN2_TXBC0     	.equ	0xf02282c0	; Tx Buffer Configuration 0
CAN2_TXBC1     	.equ	0xf02286c0	; Tx Buffer Configuration 1
CAN2_TXBC2     	.equ	0xf0228ac0	; Tx Buffer Configuration 2
CAN2_TXBC3     	.equ	0xf0228ec0	; Tx Buffer Configuration 3
CAN2_TXBCF0    	.equ	0xf02282dc	; Tx Buffer Cancellation Finished 0
CAN2_TXBCF1    	.equ	0xf02286dc	; Tx Buffer Cancellation Finished 1
CAN2_TXBCF2    	.equ	0xf0228adc	; Tx Buffer Cancellation Finished 2
CAN2_TXBCF3    	.equ	0xf0228edc	; Tx Buffer Cancellation Finished 3
CAN2_TXBCIE0   	.equ	0xf02282e4	; Tx Buffer Cancellation Finished Interrupt Enable 0
CAN2_TXBCIE1   	.equ	0xf02286e4	; Tx Buffer Cancellation Finished Interrupt Enable 1
CAN2_TXBCIE2   	.equ	0xf0228ae4	; Tx Buffer Cancellation Finished Interrupt Enable 2
CAN2_TXBCIE3   	.equ	0xf0228ee4	; Tx Buffer Cancellation Finished Interrupt Enable 3
CAN2_TXBCR0    	.equ	0xf02282d4	; Tx Buffer Cancellation Request 0
CAN2_TXBCR1    	.equ	0xf02286d4	; Tx Buffer Cancellation Request 1
CAN2_TXBCR2    	.equ	0xf0228ad4	; Tx Buffer Cancellation Request 2
CAN2_TXBCR3    	.equ	0xf0228ed4	; Tx Buffer Cancellation Request 3
CAN2_TXBRP0    	.equ	0xf02282cc	; Tx Buffer Request Pending 0
CAN2_TXBRP1    	.equ	0xf02286cc	; Tx Buffer Request Pending 1
CAN2_TXBRP2    	.equ	0xf0228acc	; Tx Buffer Request Pending 2
CAN2_TXBRP3    	.equ	0xf0228ecc	; Tx Buffer Request Pending 3
CAN2_TXBTIE0   	.equ	0xf02282e0	; Tx Buffer Transmission Interrupt Enable 0
CAN2_TXBTIE1   	.equ	0xf02286e0	; Tx Buffer Transmission Interrupt Enable 1
CAN2_TXBTIE2   	.equ	0xf0228ae0	; Tx Buffer Transmission Interrupt Enable 2
CAN2_TXBTIE3   	.equ	0xf0228ee0	; Tx Buffer Transmission Interrupt Enable 3
CAN2_TXBTO0    	.equ	0xf02282d8	; Tx Buffer Transmission Occurred 0
CAN2_TXBTO1    	.equ	0xf02286d8	; Tx Buffer Transmission Occurred 1
CAN2_TXBTO2    	.equ	0xf0228ad8	; Tx Buffer Transmission Occurred 2
CAN2_TXBTO3    	.equ	0xf0228ed8	; Tx Buffer Transmission Occurred 3
CAN2_TXEFA0    	.equ	0xf02282f8	; Tx Event FIFO Acknowledge 0
CAN2_TXEFA1    	.equ	0xf02286f8	; Tx Event FIFO Acknowledge 1
CAN2_TXEFA2    	.equ	0xf0228af8	; Tx Event FIFO Acknowledge 2
CAN2_TXEFA3    	.equ	0xf0228ef8	; Tx Event FIFO Acknowledge 3
CAN2_TXEFC0    	.equ	0xf02282f0	; Tx Event FIFO Configuration 0
CAN2_TXEFC1    	.equ	0xf02286f0	; Tx Event FIFO Configuration 1
CAN2_TXEFC2    	.equ	0xf0228af0	; Tx Event FIFO Configuration 2
CAN2_TXEFC3    	.equ	0xf0228ef0	; Tx Event FIFO Configuration 3
CAN2_TXEFS0    	.equ	0xf02282f4	; Tx Event FIFO Status 0
CAN2_TXEFS1    	.equ	0xf02286f4	; Tx Event FIFO Status 1
CAN2_TXEFS2    	.equ	0xf0228af4	; Tx Event FIFO Status 2
CAN2_TXEFS3    	.equ	0xf0228ef4	; Tx Event FIFO Status 3
CAN2_TXESC0    	.equ	0xf02282c8	; Tx Buffer Element Size Configuration 0
CAN2_TXESC1    	.equ	0xf02286c8	; Tx Buffer Element Size Configuration 1
CAN2_TXESC2    	.equ	0xf0228ac8	; Tx Buffer Element Size Configuration 2
CAN2_TXESC3    	.equ	0xf0228ec8	; Tx Buffer Element Size Configuration 3
CAN2_TXFQS0    	.equ	0xf02282c4	; Tx FIFO/Queue Status 0
CAN2_TXFQS1    	.equ	0xf02286c4	; Tx FIFO/Queue Status 1
CAN2_TXFQS2    	.equ	0xf0228ac4	; Tx FIFO/Queue Status 2
CAN2_TXFQS3    	.equ	0xf0228ec4	; Tx FIFO/Queue Status 3
CAN2_XIDAM0    	.equ	0xf0228290	; Extended ID AND Mask 0
CAN2_XIDAM1    	.equ	0xf0228690	; Extended ID AND Mask 1
CAN2_XIDAM2    	.equ	0xf0228a90	; Extended ID AND Mask 2
CAN2_XIDAM3    	.equ	0xf0228e90	; Extended ID AND Mask 3
CAN2_XIDFC0    	.equ	0xf0228288	; Extended ID Filter Configuration 0
CAN2_XIDFC1    	.equ	0xf0228688	; Extended ID Filter Configuration 1
CAN2_XIDFC2    	.equ	0xf0228a88	; Extended ID Filter Configuration 2
CAN2_XIDFC3    	.equ	0xf0228e88	; Extended ID Filter Configuration 3
MSC0_ABC       	.equ	0xf0002680	; Asynchronous Block Configuration Register
MSC0_ACCEN0    	.equ	0xf00026fc	; Access Enable Register 0
MSC0_ACCEN1    	.equ	0xf00026f8	; Access Enable Register 1
MSC0_CLC       	.equ	0xf0002600	; Clock Control Register
MSC0_DC        	.equ	0xf0002620	; Downstream Command Register
MSC0_DCE       	.equ	0xf000267c	; Downstream Command Extension Register
MSC0_DCM       	.equ	0xf0002678	; Downstream Command Mirror Register
MSC0_DD        	.equ	0xf000261c	; Downstream Data Register
MSC0_DDE       	.equ	0xf0002674	; Downstream Data Extension Register
MSC0_DDM       	.equ	0xf0002670	; Downstream Data Mirror Register
MSC0_DSC       	.equ	0xf0002614	; Downstream Control Register
MSC0_DSCE      	.equ	0xf0002658	; Downstream Control Enhanced Register 1
MSC0_DSDSH     	.equ	0xf0002628	; Downstream Select Data Source High Register
MSC0_DSDSHE    	.equ	0xf0002664	; Downstream Select Data Source High Register
MSC0_DSDSL     	.equ	0xf0002624	; Downstream Select Data Source Low Register
MSC0_DSDSLE    	.equ	0xf0002660	; Downstream Select Data Source Low Extension Register
MSC0_DSS       	.equ	0xf0002618	; Downstream Status Register
MSC0_DSTE      	.equ	0xf000266c	; Downstream Timing Extension Register
MSC0_ESR       	.equ	0xf000262c	; Emergency Stop Register
MSC0_ESRE      	.equ	0xf0002668	; Emergency Stop Extension Register
MSC0_FDR       	.equ	0xf000260c	; Fractional Divider Register
MSC0_ICR       	.equ	0xf0002640	; Interrupt Control Register
MSC0_ID        	.equ	0xf0002608	; Module Identification Register
MSC0_ISC       	.equ	0xf0002648	; Interrupt Set Clear Register
MSC0_ISR       	.equ	0xf0002644	; Interrupt Status Register
MSC0_KRST0     	.equ	0xf00026f4	; Kernel Reset Register 0
MSC0_KRST1     	.equ	0xf00026f0	; Kernel Reset Register 1
MSC0_KRSTCLR   	.equ	0xf00026ec	; Kernel Reset Status Clear Register
MSC0_OCR       	.equ	0xf000264c	; Output Control Register
MSC0_OCS       	.equ	0xf00026e8	; OCDS Control and Status
MSC0_UD0       	.equ	0xf0002630	; Upstream Data Register 0
MSC0_UD1       	.equ	0xf0002634	; Upstream Data Register 1
MSC0_UD2       	.equ	0xf0002638	; Upstream Data Register 2
MSC0_UD3       	.equ	0xf000263c	; Upstream Data Register 3
MSC0_USCE      	.equ	0xf000265c	; Upstream Control Enhanced Register 1
MSC0_USR       	.equ	0xf0002610	; Upstream Status Register
MSC1_ABC       	.equ	0xf0002780	; Asynchronous Block Configuration Register
MSC1_ACCEN0    	.equ	0xf00027fc	; Access Enable Register 0
MSC1_ACCEN1    	.equ	0xf00027f8	; Access Enable Register 1
MSC1_CLC       	.equ	0xf0002700	; Clock Control Register
MSC1_DC        	.equ	0xf0002720	; Downstream Command Register
MSC1_DCE       	.equ	0xf000277c	; Downstream Command Extension Register
MSC1_DCM       	.equ	0xf0002778	; Downstream Command Mirror Register
MSC1_DD        	.equ	0xf000271c	; Downstream Data Register
MSC1_DDE       	.equ	0xf0002774	; Downstream Data Extension Register
MSC1_DDM       	.equ	0xf0002770	; Downstream Data Mirror Register
MSC1_DSC       	.equ	0xf0002714	; Downstream Control Register
MSC1_DSCE      	.equ	0xf0002758	; Downstream Control Enhanced Register 1
MSC1_DSDSH     	.equ	0xf0002728	; Downstream Select Data Source High Register
MSC1_DSDSHE    	.equ	0xf0002764	; Downstream Select Data Source High Register
MSC1_DSDSL     	.equ	0xf0002724	; Downstream Select Data Source Low Register
MSC1_DSDSLE    	.equ	0xf0002760	; Downstream Select Data Source Low Extension Register
MSC1_DSS       	.equ	0xf0002718	; Downstream Status Register
MSC1_DSTE      	.equ	0xf000276c	; Downstream Timing Extension Register
MSC1_ESR       	.equ	0xf000272c	; Emergency Stop Register
MSC1_ESRE      	.equ	0xf0002768	; Emergency Stop Extension Register
MSC1_FDR       	.equ	0xf000270c	; Fractional Divider Register
MSC1_ICR       	.equ	0xf0002740	; Interrupt Control Register
MSC1_ID        	.equ	0xf0002708	; Module Identification Register
MSC1_ISC       	.equ	0xf0002748	; Interrupt Set Clear Register
MSC1_ISR       	.equ	0xf0002744	; Interrupt Status Register
MSC1_KRST0     	.equ	0xf00027f4	; Kernel Reset Register 0
MSC1_KRST1     	.equ	0xf00027f0	; Kernel Reset Register 1
MSC1_KRSTCLR   	.equ	0xf00027ec	; Kernel Reset Status Clear Register
MSC1_OCR       	.equ	0xf000274c	; Output Control Register
MSC1_OCS       	.equ	0xf00027e8	; OCDS Control and Status
MSC1_UD0       	.equ	0xf0002730	; Upstream Data Register 0
MSC1_UD1       	.equ	0xf0002734	; Upstream Data Register 1
MSC1_UD2       	.equ	0xf0002738	; Upstream Data Register 2
MSC1_UD3       	.equ	0xf000273c	; Upstream Data Register 3
MSC1_USCE      	.equ	0xf000275c	; Upstream Control Enhanced Register 1
MSC1_USR       	.equ	0xf0002710	; Upstream Status Register
MSC2_ABC       	.equ	0xf0002880	; Asynchronous Block Configuration Register
MSC2_ACCEN0    	.equ	0xf00028fc	; Access Enable Register 0
MSC2_ACCEN1    	.equ	0xf00028f8	; Access Enable Register 1
MSC2_CLC       	.equ	0xf0002800	; Clock Control Register
MSC2_DC        	.equ	0xf0002820	; Downstream Command Register
MSC2_DCE       	.equ	0xf000287c	; Downstream Command Extension Register
MSC2_DCM       	.equ	0xf0002878	; Downstream Command Mirror Register
MSC2_DD        	.equ	0xf000281c	; Downstream Data Register
MSC2_DDE       	.equ	0xf0002874	; Downstream Data Extension Register
MSC2_DDM       	.equ	0xf0002870	; Downstream Data Mirror Register
MSC2_DSC       	.equ	0xf0002814	; Downstream Control Register
MSC2_DSCE      	.equ	0xf0002858	; Downstream Control Enhanced Register 1
MSC2_DSDSH     	.equ	0xf0002828	; Downstream Select Data Source High Register
MSC2_DSDSHE    	.equ	0xf0002864	; Downstream Select Data Source High Register
MSC2_DSDSL     	.equ	0xf0002824	; Downstream Select Data Source Low Register
MSC2_DSDSLE    	.equ	0xf0002860	; Downstream Select Data Source Low Extension Register
MSC2_DSS       	.equ	0xf0002818	; Downstream Status Register
MSC2_DSTE      	.equ	0xf000286c	; Downstream Timing Extension Register
MSC2_ESR       	.equ	0xf000282c	; Emergency Stop Register
MSC2_ESRE      	.equ	0xf0002868	; Emergency Stop Extension Register
MSC2_FDR       	.equ	0xf000280c	; Fractional Divider Register
MSC2_ICR       	.equ	0xf0002840	; Interrupt Control Register
MSC2_ID        	.equ	0xf0002808	; Module Identification Register
MSC2_ISC       	.equ	0xf0002848	; Interrupt Set Clear Register
MSC2_ISR       	.equ	0xf0002844	; Interrupt Status Register
MSC2_KRST0     	.equ	0xf00028f4	; Kernel Reset Register 0
MSC2_KRST1     	.equ	0xf00028f0	; Kernel Reset Register 1
MSC2_KRSTCLR   	.equ	0xf00028ec	; Kernel Reset Status Clear Register
MSC2_OCR       	.equ	0xf000284c	; Output Control Register
MSC2_OCS       	.equ	0xf00028e8	; OCDS Control and Status
MSC2_UD0       	.equ	0xf0002830	; Upstream Data Register 0
MSC2_UD1       	.equ	0xf0002834	; Upstream Data Register 1
MSC2_UD2       	.equ	0xf0002838	; Upstream Data Register 2
MSC2_UD3       	.equ	0xf000283c	; Upstream Data Register 3
MSC2_USCE      	.equ	0xf000285c	; Upstream Control Enhanced Register 1
MSC2_USR       	.equ	0xf0002810	; Upstream Status Register
MSC3_ABC       	.equ	0xf0002980	; Asynchronous Block Configuration Register
MSC3_ACCEN0    	.equ	0xf00029fc	; Access Enable Register 0
MSC3_ACCEN1    	.equ	0xf00029f8	; Access Enable Register 1
MSC3_CLC       	.equ	0xf0002900	; Clock Control Register
MSC3_DC        	.equ	0xf0002920	; Downstream Command Register
MSC3_DCE       	.equ	0xf000297c	; Downstream Command Extension Register
MSC3_DCM       	.equ	0xf0002978	; Downstream Command Mirror Register
MSC3_DD        	.equ	0xf000291c	; Downstream Data Register
MSC3_DDE       	.equ	0xf0002974	; Downstream Data Extension Register
MSC3_DDM       	.equ	0xf0002970	; Downstream Data Mirror Register
MSC3_DSC       	.equ	0xf0002914	; Downstream Control Register
MSC3_DSCE      	.equ	0xf0002958	; Downstream Control Enhanced Register 1
MSC3_DSDSH     	.equ	0xf0002928	; Downstream Select Data Source High Register
MSC3_DSDSHE    	.equ	0xf0002964	; Downstream Select Data Source High Register
MSC3_DSDSL     	.equ	0xf0002924	; Downstream Select Data Source Low Register
MSC3_DSDSLE    	.equ	0xf0002960	; Downstream Select Data Source Low Extension Register
MSC3_DSS       	.equ	0xf0002918	; Downstream Status Register
MSC3_DSTE      	.equ	0xf000296c	; Downstream Timing Extension Register
MSC3_ESR       	.equ	0xf000292c	; Emergency Stop Register
MSC3_ESRE      	.equ	0xf0002968	; Emergency Stop Extension Register
MSC3_FDR       	.equ	0xf000290c	; Fractional Divider Register
MSC3_ICR       	.equ	0xf0002940	; Interrupt Control Register
MSC3_ID        	.equ	0xf0002908	; Module Identification Register
MSC3_ISC       	.equ	0xf0002948	; Interrupt Set Clear Register
MSC3_ISR       	.equ	0xf0002944	; Interrupt Status Register
MSC3_KRST0     	.equ	0xf00029f4	; Kernel Reset Register 0
MSC3_KRST1     	.equ	0xf00029f0	; Kernel Reset Register 1
MSC3_KRSTCLR   	.equ	0xf00029ec	; Kernel Reset Status Clear Register
MSC3_OCR       	.equ	0xf000294c	; Output Control Register
MSC3_OCS       	.equ	0xf00029e8	; OCDS Control and Status
MSC3_UD0       	.equ	0xf0002930	; Upstream Data Register 0
MSC3_UD1       	.equ	0xf0002934	; Upstream Data Register 1
MSC3_UD2       	.equ	0xf0002938	; Upstream Data Register 2
MSC3_UD3       	.equ	0xf000293c	; Upstream Data Register 3
MSC3_USCE      	.equ	0xf000295c	; Upstream Control Enhanced Register 1
MSC3_USR       	.equ	0xf0002910	; Upstream Status Register
PSI5_ACCEN0    	.equ	0xf00053d0	; Access Enable Register 0
PSI5_ACCEN1    	.equ	0xf00053d4	; Access Enable Register 1
PSI5_CLC       	.equ	0xf0005000	; Clock Control Register
PSI5_CRCICLR0  	.equ	0xf000559c	; CRCI Overview Clear Register 0
PSI5_CRCICLR1  	.equ	0xf00055a0	; CRCI Overview Clear Register 1
PSI5_CRCICLR2  	.equ	0xf00055a4	; CRCI Overview Clear Register 2
PSI5_CRCICLR3  	.equ	0xf00055a8	; CRCI Overview Clear Register 3
PSI5_CRCIOV0   	.equ	0xf000545c	; CRCI Overview Register 0
PSI5_CRCIOV1   	.equ	0xf0005460	; CRCI Overview Register 1
PSI5_CRCIOV2   	.equ	0xf0005464	; CRCI Overview Register 2
PSI5_CRCIOV3   	.equ	0xf0005468	; CRCI Overview Register 3
PSI5_CRCISET0  	.equ	0xf00054fc	; CRCI Overview Set Register 0
PSI5_CRCISET1  	.equ	0xf0005500	; CRCI Overview Set Register 1
PSI5_CRCISET2  	.equ	0xf0005504	; CRCI Overview Set Register 2
PSI5_CRCISET3  	.equ	0xf0005508	; CRCI Overview Set Register 3
PSI5_CTV0      	.equ	0xf000508c	; Channel Trigger Value Register 0
PSI5_CTV1      	.equ	0xf000511c	; Channel Trigger Value Register 1
PSI5_CTV2      	.equ	0xf00051ac	; Channel Trigger Value Register 2
PSI5_CTV3      	.equ	0xf000523c	; Channel Trigger Value Register 3
PSI5_FDR       	.equ	0xf000500c	; PSI5 Fractional Divider Register
PSI5_FDRH      	.equ	0xf0005014	; Fractional Divider Register for Higher Bit Rate
PSI5_FDRL      	.equ	0xf0005010	; Fractional Divider Register for Lower Bit Rate
PSI5_FDRT      	.equ	0xf0005018	; Fractional Divider Register for Time Stamp
PSI5_GCR       	.equ	0xf000502c	; Global Control Register
PSI5_ID        	.equ	0xf0005008	; Module Identification Register
PSI5_INP0      	.equ	0xf00052fc	; Interrupt Node Pointer Register 0
PSI5_INP1      	.equ	0xf0005300	; Interrupt Node Pointer Register 1
PSI5_INP2      	.equ	0xf0005304	; Interrupt Node Pointer Register 2
PSI5_INP3      	.equ	0xf0005308	; Interrupt Node Pointer Register 3
PSI5_INTCLRA0  	.equ	0xf0005360	; Interrupt Clear Register A 0
PSI5_INTCLRA1  	.equ	0xf0005364	; Interrupt Clear Register A 1
PSI5_INTCLRA2  	.equ	0xf0005368	; Interrupt Clear Register A 2
PSI5_INTCLRA3  	.equ	0xf000536c	; Interrupt Clear Register A 3
PSI5_INTCLRB0  	.equ	0xf0005374	; Interrupt Clear Register A 0
PSI5_INTCLRB1  	.equ	0xf0005378	; Interrupt Clear Register A 1
PSI5_INTCLRB2  	.equ	0xf000537c	; Interrupt Clear Register A 2
PSI5_INTCLRB3  	.equ	0xf0005380	; Interrupt Clear Register A 3
PSI5_INTENA0   	.equ	0xf0005388	; Interrupt Enable Register A 0
PSI5_INTENA1   	.equ	0xf000538c	; Interrupt Enable Register A 1
PSI5_INTENA2   	.equ	0xf0005390	; Interrupt Enable Register A 2
PSI5_INTENA3   	.equ	0xf0005394	; Interrupt Enable Register A 3
PSI5_INTENB0   	.equ	0xf000539c	; Interrupt Enable Register B0
PSI5_INTENB1   	.equ	0xf00053a0	; Interrupt Enable Register B1
PSI5_INTENB2   	.equ	0xf00053a4	; Interrupt Enable Register B2
PSI5_INTENB3   	.equ	0xf00053a8	; Interrupt Enable Register B3
PSI5_INTOV     	.equ	0xf00052f8	; Interrupt Overview Register
PSI5_INTSETA0  	.equ	0xf0005338	; Interrupt Set Register A 0
PSI5_INTSETA1  	.equ	0xf000533c	; Interrupt Set Register A 1
PSI5_INTSETA2  	.equ	0xf0005340	; Interrupt Set Register A 2
PSI5_INTSETA3  	.equ	0xf0005344	; Interrupt Set Register A 3
PSI5_INTSETB0  	.equ	0xf000534c	; Interrupt Set Register B 0
PSI5_INTSETB1  	.equ	0xf0005350	; Interrupt Set Register B 1
PSI5_INTSETB2  	.equ	0xf0005354	; Interrupt Set Register B 2
PSI5_INTSETB3  	.equ	0xf0005358	; Interrupt Set Register B 3
PSI5_INTSTATA0 	.equ	0xf0005310	; Interrupt Status Register A 0
PSI5_INTSTATA1 	.equ	0xf0005314	; Interrupt Status Register A 1
PSI5_INTSTATA2 	.equ	0xf0005318	; Interrupt Status Register A 2
PSI5_INTSTATA3 	.equ	0xf000531c	; Interrupt Status Register A 3
PSI5_INTSTATB0 	.equ	0xf0005324	; Interrupt Status Register B 0
PSI5_INTSTATB1 	.equ	0xf0005328	; Interrupt Status Register B 1
PSI5_INTSTATB2 	.equ	0xf000532c	; Interrupt Status Register B 2
PSI5_INTSTATB3 	.equ	0xf0005330	; Interrupt Status Register B 3
PSI5_IOCR0     	.equ	0xf0005030	; Input and Output Control Register 0
PSI5_IOCR1     	.equ	0xf00050c0	; Input and Output Control Register 1
PSI5_IOCR2     	.equ	0xf0005150	; Input and Output Control Register 2
PSI5_IOCR3     	.equ	0xf00051e0	; Input and Output Control Register 3
PSI5_KRST0     	.equ	0xf00053d8	; Kernel Reset Register 0
PSI5_KRST1     	.equ	0xf00053dc	; Kernel Reset Register 1
PSI5_KRSTCLR   	.equ	0xf00053e0	; Kernel Reset Status Clear Register
PSI5_MEICLR0   	.equ	0xf00055d8	; MEI Overview Clear Register 0
PSI5_MEICLR1   	.equ	0xf00055dc	; MEI Overview Clear Register 1
PSI5_MEICLR2   	.equ	0xf00055e0	; MEI Overview Clear Register 2
PSI5_MEICLR3   	.equ	0xf00055e4	; MEI Overview Clear Register 3
PSI5_MEIOV0    	.equ	0xf0005498	; MEI Overview Register 0
PSI5_MEIOV1    	.equ	0xf000549c	; MEI Overview Register 1
PSI5_MEIOV2    	.equ	0xf00054a0	; MEI Overview Register 2
PSI5_MEIOV3    	.equ	0xf00054a4	; MEI Overview Register 3
PSI5_MEISET0   	.equ	0xf0005538	; MEI Overview Set Register 0
PSI5_MEISET1   	.equ	0xf000553c	; MEI Overview Set Register 1
PSI5_MEISET2   	.equ	0xf0005540	; MEI Overview Set Register 2
PSI5_MEISET3   	.equ	0xf0005544	; MEI Overview Set Register 3
PSI5_NBICLR0   	.equ	0xf0005574	; NBI Overview Clear Register 0
PSI5_NBICLR1   	.equ	0xf0005578	; NBI Overview Clear Register 1
PSI5_NBICLR2   	.equ	0xf000557c	; NBI Overview Clear Register 2
PSI5_NBICLR3   	.equ	0xf0005580	; NBI Overview Clear Register 3
PSI5_NBIOV0    	.equ	0xf0005434	; NBI Overview Register 0
PSI5_NBIOV1    	.equ	0xf0005438	; NBI Overview Register 1
PSI5_NBIOV2    	.equ	0xf000543c	; NBI Overview Register 2
PSI5_NBIOV3    	.equ	0xf0005440	; NBI Overview Register 3
PSI5_NBISET0   	.equ	0xf00054d4	; NBI Overview Set Register 0
PSI5_NBISET1   	.equ	0xf00054d8	; NBI Overview Set Register 1
PSI5_NBISET2   	.equ	0xf00054dc	; NBI Overview Set Register 2
PSI5_NBISET3   	.equ	0xf00054e0	; NBI Overview Set Register 3
PSI5_NFICLR0   	.equ	0xf00055c4	; NFI Overview Clear Register 0
PSI5_NFICLR1   	.equ	0xf00055c8	; NFI Overview Clear Register 1
PSI5_NFICLR2   	.equ	0xf00055cc	; NFI Overview Clear Register 2
PSI5_NFICLR3   	.equ	0xf00055d0	; NFI Overview Clear Register 3
PSI5_NFIOV0    	.equ	0xf0005484	; NFI Overview Register 0
PSI5_NFIOV1    	.equ	0xf0005488	; NFI Overview Register 1
PSI5_NFIOV2    	.equ	0xf000548c	; NFI Overview Register 2
PSI5_NFIOV3    	.equ	0xf0005490	; NFI Overview Register 3
PSI5_NFISET0   	.equ	0xf0005524	; NFI Overview Set Register 0
PSI5_NFISET1   	.equ	0xf0005528	; NFI Overview Set Register 1
PSI5_NFISET2   	.equ	0xf000552c	; NFI Overview Set Register 2
PSI5_NFISET3   	.equ	0xf0005530	; NFI Overview Set Register 3
PSI5_OCS       	.equ	0xf00053cc	; OCDS Control and Status
PSI5_PGC0      	.equ	0xf0005088	; Pulse Generation Control Register 0
PSI5_PGC1      	.equ	0xf0005118	; Pulse Generation Control Register 1
PSI5_PGC2      	.equ	0xf00051a8	; Pulse Generation Control Register 2
PSI5_PGC3      	.equ	0xf0005238	; Pulse Generation Control Register 3
PSI5_RCRA0     	.equ	0xf0005034	; Receiver Control Register A 0
PSI5_RCRA1     	.equ	0xf00050c4	; Receiver Control Register A 1
PSI5_RCRA2     	.equ	0xf0005154	; Receiver Control Register A 2
PSI5_RCRA3     	.equ	0xf00051e4	; Receiver Control Register A 3
PSI5_RCRB0     	.equ	0xf0005038	; Receiver Control Register B 0
PSI5_RCRB1     	.equ	0xf00050c8	; Receiver Control Register B 1
PSI5_RCRB2     	.equ	0xf0005158	; Receiver Control Register B 2
PSI5_RCRB3     	.equ	0xf00051e8	; Receiver Control Register B 3
PSI5_RCRC0     	.equ	0xf000503c	; Receiver Control Register C 0
PSI5_RCRC1     	.equ	0xf00050cc	; Receiver Control Register C 1
PSI5_RCRC2     	.equ	0xf000515c	; Receiver Control Register C 2
PSI5_RCRC3     	.equ	0xf00051ec	; Receiver Control Register C 3
PSI5_RDF0      	.equ	0xf00053f8	; Receive Data FIFO 0
PSI5_RDF1      	.equ	0xf00053fc	; Receive Data FIFO 1
PSI5_RDF2      	.equ	0xf0005400	; Receive Data FIFO 2
PSI5_RDF3      	.equ	0xf0005404	; Receive Data FIFO 3
PSI5_RDICLR0   	.equ	0xf00055b0	; RDI Overview Clear Register 0
PSI5_RDICLR1   	.equ	0xf00055b4	; RDI Overview Clear Register 1
PSI5_RDICLR2   	.equ	0xf00055b8	; RDI Overview Clear Register 2
PSI5_RDICLR3   	.equ	0xf00055bc	; RDI Overview Clear Register 3
PSI5_RDIOV0    	.equ	0xf0005470	; RDI Overview Register 0
PSI5_RDIOV1    	.equ	0xf0005474	; RDI Overview Register 1
PSI5_RDIOV2    	.equ	0xf0005478	; RDI Overview Register 2
PSI5_RDIOV3    	.equ	0xf000547c	; RDI Overview Register 3
PSI5_RDISET0   	.equ	0xf0005510	; RDI Overview Set Register 0
PSI5_RDISET1   	.equ	0xf0005514	; RDI Overview Set Register 1
PSI5_RDISET2   	.equ	0xf0005518	; RDI Overview Set Register 2
PSI5_RDISET3   	.equ	0xf000551c	; RDI Overview Set Register 3
PSI5_RDMH00    	.equ	0xf0005604	; Receive Data Memory High 00
PSI5_RDMH01    	.equ	0xf000560c	; Receive Data Memory High 01
PSI5_RDMH010   	.equ	0xf0005654	; Receive Data Memory High 010
PSI5_RDMH011   	.equ	0xf000565c	; Receive Data Memory High 011
PSI5_RDMH012   	.equ	0xf0005664	; Receive Data Memory High 012
PSI5_RDMH013   	.equ	0xf000566c	; Receive Data Memory High 013
PSI5_RDMH014   	.equ	0xf0005674	; Receive Data Memory High 014
PSI5_RDMH015   	.equ	0xf000567c	; Receive Data Memory High 015
PSI5_RDMH016   	.equ	0xf0005684	; Receive Data Memory High 016
PSI5_RDMH017   	.equ	0xf000568c	; Receive Data Memory High 017
PSI5_RDMH018   	.equ	0xf0005694	; Receive Data Memory High 018
PSI5_RDMH019   	.equ	0xf000569c	; Receive Data Memory High 019
PSI5_RDMH02    	.equ	0xf0005614	; Receive Data Memory High 02
PSI5_RDMH020   	.equ	0xf00056a4	; Receive Data Memory High 020
PSI5_RDMH021   	.equ	0xf00056ac	; Receive Data Memory High 021
PSI5_RDMH022   	.equ	0xf00056b4	; Receive Data Memory High 022
PSI5_RDMH023   	.equ	0xf00056bc	; Receive Data Memory High 023
PSI5_RDMH024   	.equ	0xf00056c4	; Receive Data Memory High 024
PSI5_RDMH025   	.equ	0xf00056cc	; Receive Data Memory High 025
PSI5_RDMH026   	.equ	0xf00056d4	; Receive Data Memory High 026
PSI5_RDMH027   	.equ	0xf00056dc	; Receive Data Memory High 027
PSI5_RDMH028   	.equ	0xf00056e4	; Receive Data Memory High 028
PSI5_RDMH029   	.equ	0xf00056ec	; Receive Data Memory High 029
PSI5_RDMH03    	.equ	0xf000561c	; Receive Data Memory High 03
PSI5_RDMH030   	.equ	0xf00056f4	; Receive Data Memory High 030
PSI5_RDMH031   	.equ	0xf00056fc	; Receive Data Memory High 031
PSI5_RDMH04    	.equ	0xf0005624	; Receive Data Memory High 04
PSI5_RDMH05    	.equ	0xf000562c	; Receive Data Memory High 05
PSI5_RDMH06    	.equ	0xf0005634	; Receive Data Memory High 06
PSI5_RDMH07    	.equ	0xf000563c	; Receive Data Memory High 07
PSI5_RDMH08    	.equ	0xf0005644	; Receive Data Memory High 08
PSI5_RDMH09    	.equ	0xf000564c	; Receive Data Memory High 09
PSI5_RDMH10    	.equ	0xf0005704	; Receive Data Memory High 10
PSI5_RDMH11    	.equ	0xf000570c	; Receive Data Memory High 11
PSI5_RDMH110   	.equ	0xf0005754	; Receive Data Memory High 110
PSI5_RDMH111   	.equ	0xf000575c	; Receive Data Memory High 111
PSI5_RDMH112   	.equ	0xf0005764	; Receive Data Memory High 112
PSI5_RDMH113   	.equ	0xf000576c	; Receive Data Memory High 113
PSI5_RDMH114   	.equ	0xf0005774	; Receive Data Memory High 114
PSI5_RDMH115   	.equ	0xf000577c	; Receive Data Memory High 115
PSI5_RDMH116   	.equ	0xf0005784	; Receive Data Memory High 116
PSI5_RDMH117   	.equ	0xf000578c	; Receive Data Memory High 117
PSI5_RDMH118   	.equ	0xf0005794	; Receive Data Memory High 118
PSI5_RDMH119   	.equ	0xf000579c	; Receive Data Memory High 119
PSI5_RDMH12    	.equ	0xf0005714	; Receive Data Memory High 12
PSI5_RDMH120   	.equ	0xf00057a4	; Receive Data Memory High 120
PSI5_RDMH121   	.equ	0xf00057ac	; Receive Data Memory High 121
PSI5_RDMH122   	.equ	0xf00057b4	; Receive Data Memory High 122
PSI5_RDMH123   	.equ	0xf00057bc	; Receive Data Memory High 123
PSI5_RDMH124   	.equ	0xf00057c4	; Receive Data Memory High 124
PSI5_RDMH125   	.equ	0xf00057cc	; Receive Data Memory High 125
PSI5_RDMH126   	.equ	0xf00057d4	; Receive Data Memory High 126
PSI5_RDMH127   	.equ	0xf00057dc	; Receive Data Memory High 127
PSI5_RDMH128   	.equ	0xf00057e4	; Receive Data Memory High 128
PSI5_RDMH129   	.equ	0xf00057ec	; Receive Data Memory High 129
PSI5_RDMH13    	.equ	0xf000571c	; Receive Data Memory High 13
PSI5_RDMH130   	.equ	0xf00057f4	; Receive Data Memory High 130
PSI5_RDMH131   	.equ	0xf00057fc	; Receive Data Memory High 131
PSI5_RDMH14    	.equ	0xf0005724	; Receive Data Memory High 14
PSI5_RDMH15    	.equ	0xf000572c	; Receive Data Memory High 15
PSI5_RDMH16    	.equ	0xf0005734	; Receive Data Memory High 16
PSI5_RDMH17    	.equ	0xf000573c	; Receive Data Memory High 17
PSI5_RDMH18    	.equ	0xf0005744	; Receive Data Memory High 18
PSI5_RDMH19    	.equ	0xf000574c	; Receive Data Memory High 19
PSI5_RDMH20    	.equ	0xf0005804	; Receive Data Memory High 20
PSI5_RDMH21    	.equ	0xf000580c	; Receive Data Memory High 21
PSI5_RDMH210   	.equ	0xf0005854	; Receive Data Memory High 210
PSI5_RDMH211   	.equ	0xf000585c	; Receive Data Memory High 211
PSI5_RDMH212   	.equ	0xf0005864	; Receive Data Memory High 212
PSI5_RDMH213   	.equ	0xf000586c	; Receive Data Memory High 213
PSI5_RDMH214   	.equ	0xf0005874	; Receive Data Memory High 214
PSI5_RDMH215   	.equ	0xf000587c	; Receive Data Memory High 215
PSI5_RDMH216   	.equ	0xf0005884	; Receive Data Memory High 216
PSI5_RDMH217   	.equ	0xf000588c	; Receive Data Memory High 217
PSI5_RDMH218   	.equ	0xf0005894	; Receive Data Memory High 218
PSI5_RDMH219   	.equ	0xf000589c	; Receive Data Memory High 219
PSI5_RDMH22    	.equ	0xf0005814	; Receive Data Memory High 22
PSI5_RDMH220   	.equ	0xf00058a4	; Receive Data Memory High 220
PSI5_RDMH221   	.equ	0xf00058ac	; Receive Data Memory High 221
PSI5_RDMH222   	.equ	0xf00058b4	; Receive Data Memory High 222
PSI5_RDMH223   	.equ	0xf00058bc	; Receive Data Memory High 223
PSI5_RDMH224   	.equ	0xf00058c4	; Receive Data Memory High 224
PSI5_RDMH225   	.equ	0xf00058cc	; Receive Data Memory High 225
PSI5_RDMH226   	.equ	0xf00058d4	; Receive Data Memory High 226
PSI5_RDMH227   	.equ	0xf00058dc	; Receive Data Memory High 227
PSI5_RDMH228   	.equ	0xf00058e4	; Receive Data Memory High 228
PSI5_RDMH229   	.equ	0xf00058ec	; Receive Data Memory High 229
PSI5_RDMH23    	.equ	0xf000581c	; Receive Data Memory High 23
PSI5_RDMH230   	.equ	0xf00058f4	; Receive Data Memory High 230
PSI5_RDMH231   	.equ	0xf00058fc	; Receive Data Memory High 231
PSI5_RDMH24    	.equ	0xf0005824	; Receive Data Memory High 24
PSI5_RDMH25    	.equ	0xf000582c	; Receive Data Memory High 25
PSI5_RDMH26    	.equ	0xf0005834	; Receive Data Memory High 26
PSI5_RDMH27    	.equ	0xf000583c	; Receive Data Memory High 27
PSI5_RDMH28    	.equ	0xf0005844	; Receive Data Memory High 28
PSI5_RDMH29    	.equ	0xf000584c	; Receive Data Memory High 29
PSI5_RDMH30    	.equ	0xf0005904	; Receive Data Memory High 30
PSI5_RDMH31    	.equ	0xf000590c	; Receive Data Memory High 31
PSI5_RDMH310   	.equ	0xf0005954	; Receive Data Memory High 310
PSI5_RDMH311   	.equ	0xf000595c	; Receive Data Memory High 311
PSI5_RDMH312   	.equ	0xf0005964	; Receive Data Memory High 312
PSI5_RDMH313   	.equ	0xf000596c	; Receive Data Memory High 313
PSI5_RDMH314   	.equ	0xf0005974	; Receive Data Memory High 314
PSI5_RDMH315   	.equ	0xf000597c	; Receive Data Memory High 315
PSI5_RDMH316   	.equ	0xf0005984	; Receive Data Memory High 316
PSI5_RDMH317   	.equ	0xf000598c	; Receive Data Memory High 317
PSI5_RDMH318   	.equ	0xf0005994	; Receive Data Memory High 318
PSI5_RDMH319   	.equ	0xf000599c	; Receive Data Memory High 319
PSI5_RDMH32    	.equ	0xf0005914	; Receive Data Memory High 32
PSI5_RDMH320   	.equ	0xf00059a4	; Receive Data Memory High 320
PSI5_RDMH321   	.equ	0xf00059ac	; Receive Data Memory High 321
PSI5_RDMH322   	.equ	0xf00059b4	; Receive Data Memory High 322
PSI5_RDMH323   	.equ	0xf00059bc	; Receive Data Memory High 323
PSI5_RDMH324   	.equ	0xf00059c4	; Receive Data Memory High 324
PSI5_RDMH325   	.equ	0xf00059cc	; Receive Data Memory High 325
PSI5_RDMH326   	.equ	0xf00059d4	; Receive Data Memory High 326
PSI5_RDMH327   	.equ	0xf00059dc	; Receive Data Memory High 327
PSI5_RDMH328   	.equ	0xf00059e4	; Receive Data Memory High 328
PSI5_RDMH329   	.equ	0xf00059ec	; Receive Data Memory High 329
PSI5_RDMH33    	.equ	0xf000591c	; Receive Data Memory High 33
PSI5_RDMH330   	.equ	0xf00059f4	; Receive Data Memory High 330
PSI5_RDMH331   	.equ	0xf00059fc	; Receive Data Memory High 331
PSI5_RDMH34    	.equ	0xf0005924	; Receive Data Memory High 34
PSI5_RDMH35    	.equ	0xf000592c	; Receive Data Memory High 35
PSI5_RDMH36    	.equ	0xf0005934	; Receive Data Memory High 36
PSI5_RDMH37    	.equ	0xf000593c	; Receive Data Memory High 37
PSI5_RDMH38    	.equ	0xf0005944	; Receive Data Memory High 38
PSI5_RDMH39    	.equ	0xf000594c	; Receive Data Memory High 39
PSI5_RDML00    	.equ	0xf0005600	; Receive Data Memory Low 00
PSI5_RDML01    	.equ	0xf0005608	; Receive Data Memory Low 01
PSI5_RDML010   	.equ	0xf0005650	; Receive Data Memory Low 010
PSI5_RDML011   	.equ	0xf0005658	; Receive Data Memory Low 011
PSI5_RDML012   	.equ	0xf0005660	; Receive Data Memory Low 012
PSI5_RDML013   	.equ	0xf0005668	; Receive Data Memory Low 013
PSI5_RDML014   	.equ	0xf0005670	; Receive Data Memory Low 014
PSI5_RDML015   	.equ	0xf0005678	; Receive Data Memory Low 015
PSI5_RDML016   	.equ	0xf0005680	; Receive Data Memory Low 016
PSI5_RDML017   	.equ	0xf0005688	; Receive Data Memory Low 017
PSI5_RDML018   	.equ	0xf0005690	; Receive Data Memory Low 018
PSI5_RDML019   	.equ	0xf0005698	; Receive Data Memory Low 019
PSI5_RDML02    	.equ	0xf0005610	; Receive Data Memory Low 02
PSI5_RDML020   	.equ	0xf00056a0	; Receive Data Memory Low 020
PSI5_RDML021   	.equ	0xf00056a8	; Receive Data Memory Low 021
PSI5_RDML022   	.equ	0xf00056b0	; Receive Data Memory Low 022
PSI5_RDML023   	.equ	0xf00056b8	; Receive Data Memory Low 023
PSI5_RDML024   	.equ	0xf00056c0	; Receive Data Memory Low 024
PSI5_RDML025   	.equ	0xf00056c8	; Receive Data Memory Low 025
PSI5_RDML026   	.equ	0xf00056d0	; Receive Data Memory Low 026
PSI5_RDML027   	.equ	0xf00056d8	; Receive Data Memory Low 027
PSI5_RDML028   	.equ	0xf00056e0	; Receive Data Memory Low 028
PSI5_RDML029   	.equ	0xf00056e8	; Receive Data Memory Low 029
PSI5_RDML03    	.equ	0xf0005618	; Receive Data Memory Low 03
PSI5_RDML030   	.equ	0xf00056f0	; Receive Data Memory Low 030
PSI5_RDML031   	.equ	0xf00056f8	; Receive Data Memory Low 031
PSI5_RDML04    	.equ	0xf0005620	; Receive Data Memory Low 04
PSI5_RDML05    	.equ	0xf0005628	; Receive Data Memory Low 05
PSI5_RDML06    	.equ	0xf0005630	; Receive Data Memory Low 06
PSI5_RDML07    	.equ	0xf0005638	; Receive Data Memory Low 07
PSI5_RDML08    	.equ	0xf0005640	; Receive Data Memory Low 08
PSI5_RDML09    	.equ	0xf0005648	; Receive Data Memory Low 09
PSI5_RDML10    	.equ	0xf0005700	; Receive Data Memory Low 10
PSI5_RDML11    	.equ	0xf0005708	; Receive Data Memory Low 11
PSI5_RDML110   	.equ	0xf0005750	; Receive Data Memory Low 110
PSI5_RDML111   	.equ	0xf0005758	; Receive Data Memory Low 111
PSI5_RDML112   	.equ	0xf0005760	; Receive Data Memory Low 112
PSI5_RDML113   	.equ	0xf0005768	; Receive Data Memory Low 113
PSI5_RDML114   	.equ	0xf0005770	; Receive Data Memory Low 114
PSI5_RDML115   	.equ	0xf0005778	; Receive Data Memory Low 115
PSI5_RDML116   	.equ	0xf0005780	; Receive Data Memory Low 116
PSI5_RDML117   	.equ	0xf0005788	; Receive Data Memory Low 117
PSI5_RDML118   	.equ	0xf0005790	; Receive Data Memory Low 118
PSI5_RDML119   	.equ	0xf0005798	; Receive Data Memory Low 119
PSI5_RDML12    	.equ	0xf0005710	; Receive Data Memory Low 12
PSI5_RDML120   	.equ	0xf00057a0	; Receive Data Memory Low 120
PSI5_RDML121   	.equ	0xf00057a8	; Receive Data Memory Low 121
PSI5_RDML122   	.equ	0xf00057b0	; Receive Data Memory Low 122
PSI5_RDML123   	.equ	0xf00057b8	; Receive Data Memory Low 123
PSI5_RDML124   	.equ	0xf00057c0	; Receive Data Memory Low 124
PSI5_RDML125   	.equ	0xf00057c8	; Receive Data Memory Low 125
PSI5_RDML126   	.equ	0xf00057d0	; Receive Data Memory Low 126
PSI5_RDML127   	.equ	0xf00057d8	; Receive Data Memory Low 127
PSI5_RDML128   	.equ	0xf00057e0	; Receive Data Memory Low 128
PSI5_RDML129   	.equ	0xf00057e8	; Receive Data Memory Low 129
PSI5_RDML13    	.equ	0xf0005718	; Receive Data Memory Low 13
PSI5_RDML130   	.equ	0xf00057f0	; Receive Data Memory Low 130
PSI5_RDML131   	.equ	0xf00057f8	; Receive Data Memory Low 131
PSI5_RDML14    	.equ	0xf0005720	; Receive Data Memory Low 14
PSI5_RDML15    	.equ	0xf0005728	; Receive Data Memory Low 15
PSI5_RDML16    	.equ	0xf0005730	; Receive Data Memory Low 16
PSI5_RDML17    	.equ	0xf0005738	; Receive Data Memory Low 17
PSI5_RDML18    	.equ	0xf0005740	; Receive Data Memory Low 18
PSI5_RDML19    	.equ	0xf0005748	; Receive Data Memory Low 19
PSI5_RDML20    	.equ	0xf0005800	; Receive Data Memory Low 20
PSI5_RDML21    	.equ	0xf0005808	; Receive Data Memory Low 21
PSI5_RDML210   	.equ	0xf0005850	; Receive Data Memory Low 210
PSI5_RDML211   	.equ	0xf0005858	; Receive Data Memory Low 211
PSI5_RDML212   	.equ	0xf0005860	; Receive Data Memory Low 212
PSI5_RDML213   	.equ	0xf0005868	; Receive Data Memory Low 213
PSI5_RDML214   	.equ	0xf0005870	; Receive Data Memory Low 214
PSI5_RDML215   	.equ	0xf0005878	; Receive Data Memory Low 215
PSI5_RDML216   	.equ	0xf0005880	; Receive Data Memory Low 216
PSI5_RDML217   	.equ	0xf0005888	; Receive Data Memory Low 217
PSI5_RDML218   	.equ	0xf0005890	; Receive Data Memory Low 218
PSI5_RDML219   	.equ	0xf0005898	; Receive Data Memory Low 219
PSI5_RDML22    	.equ	0xf0005810	; Receive Data Memory Low 22
PSI5_RDML220   	.equ	0xf00058a0	; Receive Data Memory Low 220
PSI5_RDML221   	.equ	0xf00058a8	; Receive Data Memory Low 221
PSI5_RDML222   	.equ	0xf00058b0	; Receive Data Memory Low 222
PSI5_RDML223   	.equ	0xf00058b8	; Receive Data Memory Low 223
PSI5_RDML224   	.equ	0xf00058c0	; Receive Data Memory Low 224
PSI5_RDML225   	.equ	0xf00058c8	; Receive Data Memory Low 225
PSI5_RDML226   	.equ	0xf00058d0	; Receive Data Memory Low 226
PSI5_RDML227   	.equ	0xf00058d8	; Receive Data Memory Low 227
PSI5_RDML228   	.equ	0xf00058e0	; Receive Data Memory Low 228
PSI5_RDML229   	.equ	0xf00058e8	; Receive Data Memory Low 229
PSI5_RDML23    	.equ	0xf0005818	; Receive Data Memory Low 23
PSI5_RDML230   	.equ	0xf00058f0	; Receive Data Memory Low 230
PSI5_RDML231   	.equ	0xf00058f8	; Receive Data Memory Low 231
PSI5_RDML24    	.equ	0xf0005820	; Receive Data Memory Low 24
PSI5_RDML25    	.equ	0xf0005828	; Receive Data Memory Low 25
PSI5_RDML26    	.equ	0xf0005830	; Receive Data Memory Low 26
PSI5_RDML27    	.equ	0xf0005838	; Receive Data Memory Low 27
PSI5_RDML28    	.equ	0xf0005840	; Receive Data Memory Low 28
PSI5_RDML29    	.equ	0xf0005848	; Receive Data Memory Low 29
PSI5_RDML30    	.equ	0xf0005900	; Receive Data Memory Low 30
PSI5_RDML31    	.equ	0xf0005908	; Receive Data Memory Low 31
PSI5_RDML310   	.equ	0xf0005950	; Receive Data Memory Low 310
PSI5_RDML311   	.equ	0xf0005958	; Receive Data Memory Low 311
PSI5_RDML312   	.equ	0xf0005960	; Receive Data Memory Low 312
PSI5_RDML313   	.equ	0xf0005968	; Receive Data Memory Low 313
PSI5_RDML314   	.equ	0xf0005970	; Receive Data Memory Low 314
PSI5_RDML315   	.equ	0xf0005978	; Receive Data Memory Low 315
PSI5_RDML316   	.equ	0xf0005980	; Receive Data Memory Low 316
PSI5_RDML317   	.equ	0xf0005988	; Receive Data Memory Low 317
PSI5_RDML318   	.equ	0xf0005990	; Receive Data Memory Low 318
PSI5_RDML319   	.equ	0xf0005998	; Receive Data Memory Low 319
PSI5_RDML32    	.equ	0xf0005910	; Receive Data Memory Low 32
PSI5_RDML320   	.equ	0xf00059a0	; Receive Data Memory Low 320
PSI5_RDML321   	.equ	0xf00059a8	; Receive Data Memory Low 321
PSI5_RDML322   	.equ	0xf00059b0	; Receive Data Memory Low 322
PSI5_RDML323   	.equ	0xf00059b8	; Receive Data Memory Low 323
PSI5_RDML324   	.equ	0xf00059c0	; Receive Data Memory Low 324
PSI5_RDML325   	.equ	0xf00059c8	; Receive Data Memory Low 325
PSI5_RDML326   	.equ	0xf00059d0	; Receive Data Memory Low 326
PSI5_RDML327   	.equ	0xf00059d8	; Receive Data Memory Low 327
PSI5_RDML328   	.equ	0xf00059e0	; Receive Data Memory Low 328
PSI5_RDML329   	.equ	0xf00059e8	; Receive Data Memory Low 329
PSI5_RDML33    	.equ	0xf0005918	; Receive Data Memory Low 33
PSI5_RDML330   	.equ	0xf00059f0	; Receive Data Memory Low 330
PSI5_RDML331   	.equ	0xf00059f8	; Receive Data Memory Low 331
PSI5_RDML34    	.equ	0xf0005920	; Receive Data Memory Low 34
PSI5_RDML35    	.equ	0xf0005928	; Receive Data Memory Low 35
PSI5_RDML36    	.equ	0xf0005930	; Receive Data Memory Low 36
PSI5_RDML37    	.equ	0xf0005938	; Receive Data Memory Low 37
PSI5_RDML38    	.equ	0xf0005940	; Receive Data Memory Low 38
PSI5_RDML39    	.equ	0xf0005948	; Receive Data Memory Low 39
PSI5_RDRH0     	.equ	0xf0005084	; Receive Data Register High 0
PSI5_RDRH1     	.equ	0xf0005114	; Receive Data Register High 1
PSI5_RDRH2     	.equ	0xf00051a4	; Receive Data Register High 2
PSI5_RDRH3     	.equ	0xf0005234	; Receive Data Register High 3
PSI5_RDRL0     	.equ	0xf0005080	; Receive Data Register Low 0
PSI5_RDRL1     	.equ	0xf0005110	; Receive Data Register Low 1
PSI5_RDRL2     	.equ	0xf00051a0	; Receive Data Register Low 2
PSI5_RDRL3     	.equ	0xf0005230	; Receive Data Register Low 3
PSI5_RFC0      	.equ	0xf00053e4	; Receive FIFO Control Register 0
PSI5_RFC1      	.equ	0xf00053e8	; Receive FIFO Control Register 1
PSI5_RFC2      	.equ	0xf00053ec	; Receive FIFO Control Register 2
PSI5_RFC3      	.equ	0xf00053f0	; Receive FIFO Control Register 3
PSI5_RMICLR0   	.equ	0xf0005560	; RMI Overview Clear Register 0
PSI5_RMICLR1   	.equ	0xf0005564	; RMI Overview Clear Register 1
PSI5_RMICLR2   	.equ	0xf0005568	; RMI Overview Clear Register 2
PSI5_RMICLR3   	.equ	0xf000556c	; RMI Overview Clear Register 3
PSI5_RMIOV0    	.equ	0xf0005420	; RMI Overview Register 0
PSI5_RMIOV1    	.equ	0xf0005424	; RMI Overview Register 1
PSI5_RMIOV2    	.equ	0xf0005428	; RMI Overview Register 2
PSI5_RMIOV3    	.equ	0xf000542c	; RMI Overview Register 3
PSI5_RMISET0   	.equ	0xf00054c0	; RMI Overview Set Register 0
PSI5_RMISET1   	.equ	0xf00054c4	; RMI Overview Set Register 1
PSI5_RMISET2   	.equ	0xf00054c8	; RMI Overview Set Register 2
PSI5_RMISET3   	.equ	0xf00054cc	; RMI Overview Set Register 3
PSI5_RSICLR0   	.equ	0xf000554c	; RSI Overview Clear Register 0
PSI5_RSICLR1   	.equ	0xf0005550	; RSI Overview Clear Register 1
PSI5_RSICLR2   	.equ	0xf0005554	; RSI Overview Clear Register 2
PSI5_RSICLR3   	.equ	0xf0005558	; RSI Overview Clear Register 3
PSI5_RSIOV0    	.equ	0xf000540c	; RSI Overview Register 0
PSI5_RSIOV1    	.equ	0xf0005410	; RSI Overview Register 1
PSI5_RSIOV2    	.equ	0xf0005414	; RSI Overview Register 2
PSI5_RSIOV3    	.equ	0xf0005418	; RSI Overview Register 3
PSI5_RSISET0   	.equ	0xf00054ac	; RSI Overview Set Register 0
PSI5_RSISET1   	.equ	0xf00054b0	; RSI Overview Set Register 1
PSI5_RSISET2   	.equ	0xf00054b4	; RSI Overview Set Register 2
PSI5_RSISET3   	.equ	0xf00054b8	; RSI Overview Set Register 3
PSI5_RSR0      	.equ	0xf000505c	; Receive Status Register 0
PSI5_RSR1      	.equ	0xf00050ec	; Receive Status Register 1
PSI5_RSR2      	.equ	0xf000517c	; Receive Status Register 2
PSI5_RSR3      	.equ	0xf000520c	; Receive Status Register 3
PSI5_SCR0      	.equ	0xf0005090	; Send Control Register 0
PSI5_SCR1      	.equ	0xf0005120	; Send Control Register 1
PSI5_SCR2      	.equ	0xf00051b0	; Send Control Register 2
PSI5_SCR3      	.equ	0xf0005240	; Send Control Register 3
PSI5_SDRH0     	.equ	0xf0005098	; Send Data Register High 0
PSI5_SDRH1     	.equ	0xf0005128	; Send Data Register High 1
PSI5_SDRH2     	.equ	0xf00051b8	; Send Data Register High 2
PSI5_SDRH3     	.equ	0xf0005248	; Send Data Register High 3
PSI5_SDRL0     	.equ	0xf0005094	; Send Data Register Low 0
PSI5_SDRL1     	.equ	0xf0005124	; Send Data Register Low 1
PSI5_SDRL2     	.equ	0xf00051b4	; Send Data Register Low 2
PSI5_SDRL3     	.equ	0xf0005244	; Send Data Register Low 3
PSI5_SDS00     	.equ	0xf0005060	; Serial Data and Status Register 00
PSI5_SDS01     	.equ	0xf0005064	; Serial Data and Status Register 01
PSI5_SDS02     	.equ	0xf0005068	; Serial Data and Status Register 02
PSI5_SDS03     	.equ	0xf000506c	; Serial Data and Status Register 03
PSI5_SDS04     	.equ	0xf0005070	; Serial Data and Status Register 04
PSI5_SDS05     	.equ	0xf0005074	; Serial Data and Status Register 05
PSI5_SDS10     	.equ	0xf00050f0	; Serial Data and Status Register 10
PSI5_SDS11     	.equ	0xf00050f4	; Serial Data and Status Register 11
PSI5_SDS12     	.equ	0xf00050f8	; Serial Data and Status Register 12
PSI5_SDS13     	.equ	0xf00050fc	; Serial Data and Status Register 13
PSI5_SDS14     	.equ	0xf0005100	; Serial Data and Status Register 14
PSI5_SDS15     	.equ	0xf0005104	; Serial Data and Status Register 15
PSI5_SDS20     	.equ	0xf0005180	; Serial Data and Status Register 20
PSI5_SDS21     	.equ	0xf0005184	; Serial Data and Status Register 21
PSI5_SDS22     	.equ	0xf0005188	; Serial Data and Status Register 22
PSI5_SDS23     	.equ	0xf000518c	; Serial Data and Status Register 23
PSI5_SDS24     	.equ	0xf0005190	; Serial Data and Status Register 24
PSI5_SDS25     	.equ	0xf0005194	; Serial Data and Status Register 25
PSI5_SDS30     	.equ	0xf0005210	; Serial Data and Status Register 30
PSI5_SDS31     	.equ	0xf0005214	; Serial Data and Status Register 31
PSI5_SDS32     	.equ	0xf0005218	; Serial Data and Status Register 32
PSI5_SDS33     	.equ	0xf000521c	; Serial Data and Status Register 33
PSI5_SDS34     	.equ	0xf0005220	; Serial Data and Status Register 34
PSI5_SDS35     	.equ	0xf0005224	; Serial Data and Status Register 35
PSI5_SFTSC0    	.equ	0xf000507c	; Start of Frame Time Stamp Capture Register 0
PSI5_SFTSC1    	.equ	0xf000510c	; Start of Frame Time Stamp Capture Register 1
PSI5_SFTSC2    	.equ	0xf000519c	; Start of Frame Time Stamp Capture Register 2
PSI5_SFTSC3    	.equ	0xf000522c	; Start of Frame Time Stamp Capture Register 3
PSI5_SORH0     	.equ	0xf00050a8	; Send Output Register High 0
PSI5_SORH1     	.equ	0xf0005138	; Send Output Register High 1
PSI5_SORH2     	.equ	0xf00051c8	; Send Output Register High 2
PSI5_SORH3     	.equ	0xf0005258	; Send Output Register High 3
PSI5_SORL0     	.equ	0xf00050a4	; Send Output Register Low 0
PSI5_SORL1     	.equ	0xf0005134	; Send Output Register Low 1
PSI5_SORL2     	.equ	0xf00051c4	; Send Output Register Low 2
PSI5_SORL3     	.equ	0xf0005254	; Send Output Register Low 3
PSI5_SPTSC0    	.equ	0xf0005078	; Start of Pulse Time Stamp Capture Register 0
PSI5_SPTSC1    	.equ	0xf0005108	; Start of Pulse Time Stamp Capture Register 1
PSI5_SPTSC2    	.equ	0xf0005198	; Start of Pulse Time Stamp Capture Register 2
PSI5_SPTSC3    	.equ	0xf0005228	; Start of Pulse Time Stamp Capture Register 3
PSI5_SSRH0     	.equ	0xf00050a0	; Send Shift Register High 0
PSI5_SSRH1     	.equ	0xf0005130	; Send Shift Register High 1
PSI5_SSRH2     	.equ	0xf00051c0	; Send Shift Register High 2
PSI5_SSRH3     	.equ	0xf0005250	; Send Shift Register High 3
PSI5_SSRL0     	.equ	0xf000509c	; Send Shift Register Low 0
PSI5_SSRL1     	.equ	0xf000512c	; Send Shift Register Low 1
PSI5_SSRL2     	.equ	0xf00051bc	; Send Shift Register Low 2
PSI5_SSRL3     	.equ	0xf000524c	; Send Shift Register Low 3
PSI5_TEICLR0   	.equ	0xf0005588	; TEI Overview Clear Register 0
PSI5_TEICLR1   	.equ	0xf000558c	; TEI Overview Clear Register 1
PSI5_TEICLR2   	.equ	0xf0005590	; TEI Overview Clear Register 2
PSI5_TEICLR3   	.equ	0xf0005594	; TEI Overview Clear Register 3
PSI5_TEIOV0    	.equ	0xf0005448	; TEI Overview Register 0
PSI5_TEIOV1    	.equ	0xf000544c	; TEI Overview Register 1
PSI5_TEIOV2    	.equ	0xf0005450	; TEI Overview Register 2
PSI5_TEIOV3    	.equ	0xf0005454	; TEI Overview Register 3
PSI5_TEISET0   	.equ	0xf00054e8	; TEI Overview Set Register 0
PSI5_TEISET1   	.equ	0xf00054ec	; TEI Overview Set Register 1
PSI5_TEISET2   	.equ	0xf00054f0	; TEI Overview Set Register 2
PSI5_TEISET3   	.equ	0xf00054f4	; TEI Overview Set Register 3
PSI5_TSRA      	.equ	0xf000501c	; Module Time Stamp Register A
PSI5_TSRB      	.equ	0xf0005020	; Time Stamp Register B
PSI5_TSRC      	.equ	0xf0005024	; Module Time Stamp Register C
PSI5_WDT00     	.equ	0xf0005040	; Watch Dog Timer Register 00
PSI5_WDT01     	.equ	0xf0005044	; Watch Dog Timer Register 01
PSI5_WDT02     	.equ	0xf0005048	; Watch Dog Timer Register 02
PSI5_WDT03     	.equ	0xf000504c	; Watch Dog Timer Register 03
PSI5_WDT04     	.equ	0xf0005050	; Watch Dog Timer Register 04
PSI5_WDT05     	.equ	0xf0005054	; Watch Dog Timer Register 05
PSI5_WDT06     	.equ	0xf0005058	; Watch Dog Timer Register 06
PSI5_WDT10     	.equ	0xf00050d0	; Watch Dog Timer Register 10
PSI5_WDT11     	.equ	0xf00050d4	; Watch Dog Timer Register 11
PSI5_WDT12     	.equ	0xf00050d8	; Watch Dog Timer Register 12
PSI5_WDT13     	.equ	0xf00050dc	; Watch Dog Timer Register 13
PSI5_WDT14     	.equ	0xf00050e0	; Watch Dog Timer Register 14
PSI5_WDT15     	.equ	0xf00050e4	; Watch Dog Timer Register 15
PSI5_WDT16     	.equ	0xf00050e8	; Watch Dog Timer Register 16
PSI5_WDT20     	.equ	0xf0005160	; Watch Dog Timer Register 20
PSI5_WDT21     	.equ	0xf0005164	; Watch Dog Timer Register 21
PSI5_WDT22     	.equ	0xf0005168	; Watch Dog Timer Register 22
PSI5_WDT23     	.equ	0xf000516c	; Watch Dog Timer Register 23
PSI5_WDT24     	.equ	0xf0005170	; Watch Dog Timer Register 24
PSI5_WDT25     	.equ	0xf0005174	; Watch Dog Timer Register 25
PSI5_WDT26     	.equ	0xf0005178	; Watch Dog Timer Register 26
PSI5_WDT30     	.equ	0xf00051f0	; Watch Dog Timer Register 30
PSI5_WDT31     	.equ	0xf00051f4	; Watch Dog Timer Register 31
PSI5_WDT32     	.equ	0xf00051f8	; Watch Dog Timer Register 32
PSI5_WDT33     	.equ	0xf00051fc	; Watch Dog Timer Register 33
PSI5_WDT34     	.equ	0xf0005200	; Watch Dog Timer Register 34
PSI5_WDT35     	.equ	0xf0005204	; Watch Dog Timer Register 35
PSI5_WDT36     	.equ	0xf0005208	; Watch Dog Timer Register 36
PSI5S_ACCEN0   	.equ	0xf00073d0	; Access Enable Register 0
PSI5S_ACCEN1   	.equ	0xf00073d4	; Access Enable Register 1
PSI5S_BAR      	.equ	0xf00070d4	; Base Address Register
PSI5S_BG       	.equ	0xf0007214	; Baud Rate Timer/Reload Register
PSI5S_CDW      	.equ	0xf0007170	; CPU Direct Write Register
PSI5S_CLC      	.equ	0xf0007000	; Clock Control Register
PSI5S_CON      	.equ	0xf0007210	; Control Register
PSI5S_CTV0     	.equ	0xf0007110	; Channel Trigger Value Register 0
PSI5S_CTV1     	.equ	0xf0007114	; Channel Trigger Value Register 1
PSI5S_CTV2     	.equ	0xf0007118	; Channel Trigger Value Register 2
PSI5S_CTV3     	.equ	0xf000711c	; Channel Trigger Value Register 3
PSI5S_CTV4     	.equ	0xf0007120	; Channel Trigger Value Register 4
PSI5S_CTV5     	.equ	0xf0007124	; Channel Trigger Value Register 5
PSI5S_CTV6     	.equ	0xf0007128	; Channel Trigger Value Register 6
PSI5S_CTV7     	.equ	0xf000712c	; Channel Trigger Value Register 7
PSI5S_FCNT     	.equ	0xf0007024	; Frame Counter Register
PSI5S_FDO      	.equ	0xf000721c	; Fractional Divider for Output CLK Register
PSI5S_FDR      	.equ	0xf000700c	; PSI5-S Fractional Divider Register
PSI5S_FDRT     	.equ	0xf0007010	; Fractional Divider Register for Time Stamp
PSI5S_FDV      	.equ	0xf0007218	; Fractional Divider Register
PSI5S_GCR      	.equ	0xf000701c	; Global Control Register
PSI5S_ID       	.equ	0xf0007008	; Module Identification Register
PSI5S_INP0     	.equ	0xf00072e0	; Interrupt Node Pointer Register 0
PSI5S_INP1     	.equ	0xf00072e4	; Interrupt Node Pointer Register 1
PSI5S_INP2     	.equ	0xf00072e8	; Interrupt Node Pointer Register 2
PSI5S_INP3     	.equ	0xf00072ec	; Interrupt Node Pointer Register 3
PSI5S_INP4     	.equ	0xf00072f0	; Interrupt Node Pointer Register 4
PSI5S_INP5     	.equ	0xf00072f4	; Interrupt Node Pointer Register 5
PSI5S_INP6     	.equ	0xf00072f8	; Interrupt Node Pointer Register 6
PSI5S_INP7     	.equ	0xf00072fc	; Interrupt Node Pointer Register 7
PSI5S_INPG     	.equ	0xf0007314	; Interrupt Node Pointer Register Global
PSI5S_INTCLR0  	.equ	0xf00072a0	; Interrupt Clear Register 0
PSI5S_INTCLR1  	.equ	0xf00072a4	; Interrupt Clear Register 1
PSI5S_INTCLR2  	.equ	0xf00072a8	; Interrupt Clear Register 2
PSI5S_INTCLR3  	.equ	0xf00072ac	; Interrupt Clear Register 3
PSI5S_INTCLR4  	.equ	0xf00072b0	; Interrupt Clear Register 4
PSI5S_INTCLR5  	.equ	0xf00072b4	; Interrupt Clear Register 5
PSI5S_INTCLR6  	.equ	0xf00072b8	; Interrupt Clear Register 6
PSI5S_INTCLR7  	.equ	0xf00072bc	; Interrupt Clear Register 7
PSI5S_INTCLRG  	.equ	0xf000730c	; Interrupt Clear Register Global
PSI5S_INTEN0   	.equ	0xf00072c0	; Interrupt Enable Register 0
PSI5S_INTEN1   	.equ	0xf00072c4	; Interrupt Enable Register 1
PSI5S_INTEN2   	.equ	0xf00072c8	; Interrupt Enable Register 2
PSI5S_INTEN3   	.equ	0xf00072cc	; Interrupt Enable Register 3
PSI5S_INTEN4   	.equ	0xf00072d0	; Interrupt Enable Register 4
PSI5S_INTEN5   	.equ	0xf00072d4	; Interrupt Enable Register 5
PSI5S_INTEN6   	.equ	0xf00072d8	; Interrupt Enable Register 6
PSI5S_INTEN7   	.equ	0xf00072dc	; Interrupt Enable Register 7
PSI5S_INTENG   	.equ	0xf0007310	; Interrupt Enable Register Global
PSI5S_INTOV    	.equ	0xf0007300	; Interrupt Overview Register
PSI5S_INTSET0  	.equ	0xf0007280	; Interrupt Set Register 0
PSI5S_INTSET1  	.equ	0xf0007284	; Interrupt Set Register 1
PSI5S_INTSET2  	.equ	0xf0007288	; Interrupt Set Register 2
PSI5S_INTSET3  	.equ	0xf000728c	; Interrupt Set Register 3
PSI5S_INTSET4  	.equ	0xf0007290	; Interrupt Set Register 4
PSI5S_INTSET5  	.equ	0xf0007294	; Interrupt Set Register 5
PSI5S_INTSET6  	.equ	0xf0007298	; Interrupt Set Register 6
PSI5S_INTSET7  	.equ	0xf000729c	; Interrupt Set Register 7
PSI5S_INTSETG  	.equ	0xf0007308	; Interrupt Set Register Global
PSI5S_INTSTAT0 	.equ	0xf0007260	; Interrupt Status Register 0
PSI5S_INTSTAT1 	.equ	0xf0007264	; Interrupt Status Register 1
PSI5S_INTSTAT2 	.equ	0xf0007268	; Interrupt Status Register 2
PSI5S_INTSTAT3 	.equ	0xf000726c	; Interrupt Status Register 3
PSI5S_INTSTAT4 	.equ	0xf0007270	; Interrupt Status Register 4
PSI5S_INTSTAT5 	.equ	0xf0007274	; Interrupt Status Register 5
PSI5S_INTSTAT6 	.equ	0xf0007278	; Interrupt Status Register 6
PSI5S_INTSTAT7 	.equ	0xf000727c	; Interrupt Status Register 7
PSI5S_INTSTATG 	.equ	0xf0007304	; Interrupt Status Register Global
PSI5S_IOCR     	.equ	0xf0007028	; Input and Output Control Register
PSI5S_KRST0    	.equ	0xf00073d8	; Kernel Reset Register 0
PSI5S_KRST1    	.equ	0xf00073dc	; Kernel Reset Register 1
PSI5S_KRSTCLR  	.equ	0xf00073e0	; Kernel Reset Status Clear Register
PSI5S_NFC      	.equ	0xf0007020	; Number of Frames Control Register
PSI5S_OCS      	.equ	0xf00073cc	; OCDS Control and Status
PSI5S_PGC0     	.equ	0xf00070f0	; Pulse Generation Control Register 0
PSI5S_PGC1     	.equ	0xf00070f4	; Pulse Generation Control Register 1
PSI5S_PGC2     	.equ	0xf00070f8	; Pulse Generation Control Register 2
PSI5S_PGC3     	.equ	0xf00070fc	; Pulse Generation Control Register 3
PSI5S_PGC4     	.equ	0xf0007100	; Pulse Generation Control Register 4
PSI5S_PGC5     	.equ	0xf0007104	; Pulse Generation Control Register 5
PSI5S_PGC6     	.equ	0xf0007108	; Pulse Generation Control Register 6
PSI5S_PGC7     	.equ	0xf000710c	; Pulse Generation Control Register 7
PSI5S_RBUF     	.equ	0xf0007224	; Receive Buffer Register
PSI5S_RCRA0    	.equ	0xf0007030	; Receiver Control Register A0
PSI5S_RCRA1    	.equ	0xf0007034	; Receiver Control Register A1
PSI5S_RCRA2    	.equ	0xf0007038	; Receiver Control Register A2
PSI5S_RCRA3    	.equ	0xf000703c	; Receiver Control Register A3
PSI5S_RCRA4    	.equ	0xf0007040	; Receiver Control Register A4
PSI5S_RCRA5    	.equ	0xf0007044	; Receiver Control Register A5
PSI5S_RCRA6    	.equ	0xf0007048	; Receiver Control Register A6
PSI5S_RCRA7    	.equ	0xf000704c	; Receiver Control Register A7
PSI5S_RCRB0    	.equ	0xf0007050	; Receiver Control Register B0
PSI5S_RCRB1    	.equ	0xf0007054	; Receiver Control Register B1
PSI5S_RCRB2    	.equ	0xf0007058	; Receiver Control Register B2
PSI5S_RCRB3    	.equ	0xf000705c	; Receiver Control Register B3
PSI5S_RCRB4    	.equ	0xf0007060	; Receiver Control Register B4
PSI5S_RCRB5    	.equ	0xf0007064	; Receiver Control Register B5
PSI5S_RCRB6    	.equ	0xf0007068	; Receiver Control Register B6
PSI5S_RCRB7    	.equ	0xf000706c	; Receiver Control Register B7
PSI5S_RDR      	.equ	0xf00070b4	; Receive Data Register
PSI5S_RDS      	.equ	0xf00070b0	; Receive Status Register
PSI5S_SCR0     	.equ	0xf0007130	; Send Control Register 0
PSI5S_SCR1     	.equ	0xf0007134	; Send Control Register 1
PSI5S_SCR2     	.equ	0xf0007138	; Send Control Register 2
PSI5S_SCR3     	.equ	0xf000713c	; Send Control Register 3
PSI5S_SCR4     	.equ	0xf0007140	; Send Control Register 4
PSI5S_SCR5     	.equ	0xf0007144	; Send Control Register 5
PSI5S_SCR6     	.equ	0xf0007148	; Send Control Register 6
PSI5S_SCR7     	.equ	0xf000714c	; Send Control Register 7
PSI5S_SDR0     	.equ	0xf0007150	; Send Data Register 0
PSI5S_SDR1     	.equ	0xf0007154	; Send Data Register 1
PSI5S_SDR2     	.equ	0xf0007158	; Send Data Register 2
PSI5S_SDR3     	.equ	0xf000715c	; Send Data Register 3
PSI5S_SDR4     	.equ	0xf0007160	; Send Data Register 4
PSI5S_SDR5     	.equ	0xf0007164	; Send Data Register 5
PSI5S_SDR6     	.equ	0xf0007168	; Send Data Register 6
PSI5S_SDR7     	.equ	0xf000716c	; Send Data Register 7
PSI5S_TAR      	.equ	0xf00070d0	; Target Address Register
PSI5S_TBUF     	.equ	0xf0007220	; Transmit Buffer Register
PSI5S_TSCNTA   	.equ	0xf0007014	; Time Stamp Count Register A
PSI5S_TSCNTB   	.equ	0xf0007018	; Time Stamp Count Register B
PSI5S_TSCR0    	.equ	0xf0007090	; Capture Register TSCR0
PSI5S_TSCR1    	.equ	0xf0007094	; Capture Register TSCR1
PSI5S_TSCR2    	.equ	0xf0007098	; Capture Register TSCR2
PSI5S_TSCR3    	.equ	0xf000709c	; Capture Register TSCR3
PSI5S_TSCR4    	.equ	0xf00070a0	; Capture Register TSCR4
PSI5S_TSCR5    	.equ	0xf00070a4	; Capture Register TSCR5
PSI5S_TSCR6    	.equ	0xf00070a8	; Capture Register TSCR6
PSI5S_TSCR7    	.equ	0xf00070ac	; Capture Register TSCR7
PSI5S_TSM      	.equ	0xf00070b8	; Time Stamp Mirror Register
PSI5S_WDT0     	.equ	0xf0007070	; Watch Dog Timer Register 0
PSI5S_WDT1     	.equ	0xf0007074	; Watch Dog Timer Register 1
PSI5S_WDT2     	.equ	0xf0007078	; Watch Dog Timer Register 2
PSI5S_WDT3     	.equ	0xf000707c	; Watch Dog Timer Register 3
PSI5S_WDT4     	.equ	0xf0007080	; Watch Dog Timer Register 4
PSI5S_WDT5     	.equ	0xf0007084	; Watch Dog Timer Register 5
PSI5S_WDT6     	.equ	0xf0007088	; Watch Dog Timer Register 6
PSI5S_WDT7     	.equ	0xf000708c	; Watch Dog Timer Register 7
PSI5S_WHBCON   	.equ	0xf0007250	; Write Hardware Bits Control Register
QSPI0_ACCEN0   	.equ	0xf0001cfc	; Access Enable Register 0
QSPI0_ACCEN1   	.equ	0xf0001cf8	; Access Enable Register 1
QSPI0_BACON    	.equ	0xf0001c18	; Basic Configuration Register
QSPI0_BACONENTRY	.equ	0xf0001c60	; BACON_ENTRY Register
QSPI0_CAPCON   	.equ	0xf0001ca0	; Capture Control Register
QSPI0_CLC      	.equ	0xf0001c00	; Clock Control Register
QSPI0_DATAENTRY0	.equ	0xf0001c64	; DATA_ENTRY Register 0
QSPI0_DATAENTRY1	.equ	0xf0001c68	; DATA_ENTRY Register 1
QSPI0_DATAENTRY2	.equ	0xf0001c6c	; DATA_ENTRY Register 2
QSPI0_DATAENTRY3	.equ	0xf0001c70	; DATA_ENTRY Register 3
QSPI0_DATAENTRY4	.equ	0xf0001c74	; DATA_ENTRY Register 4
QSPI0_DATAENTRY5	.equ	0xf0001c78	; DATA_ENTRY Register 5
QSPI0_DATAENTRY6	.equ	0xf0001c7c	; DATA_ENTRY Register 6
QSPI0_DATAENTRY7	.equ	0xf0001c80	; DATA_ENTRY Register 7
QSPI0_ECON0    	.equ	0xf0001c20	; Configuration Extension 0
QSPI0_ECON1    	.equ	0xf0001c24	; Configuration Extension 1
QSPI0_ECON2    	.equ	0xf0001c28	; Configuration Extension 2
QSPI0_ECON3    	.equ	0xf0001c2c	; Configuration Extension 3
QSPI0_ECON4    	.equ	0xf0001c30	; Configuration Extension 4
QSPI0_ECON5    	.equ	0xf0001c34	; Configuration Extension 5
QSPI0_ECON6    	.equ	0xf0001c38	; Configuration Extension 6
QSPI0_ECON7    	.equ	0xf0001c3c	; Configuration Extension 7
QSPI0_FLAGSCLEAR	.equ	0xf0001c54	; Flags Clear Register
QSPI0_GLOBALCON	.equ	0xf0001c10	; Global Configuration Register
QSPI0_GLOBALCON1	.equ	0xf0001c14	; Global Configuration Register 1
QSPI0_ID       	.equ	0xf0001c08	; Module Identification Register
QSPI0_KRST0    	.equ	0xf0001cf4	; Kernel Reset Register 0
QSPI0_KRST1    	.equ	0xf0001cf0	; Kernel Reset Register 1
QSPI0_KRSTCLR  	.equ	0xf0001cec	; Kernel Reset Status Clear Register
QSPI0_MC       	.equ	0xf0001ca4	; Move Counter Register
QSPI0_MCCON    	.equ	0xf0001ca8	; Move Counter control Register
QSPI0_MIXENTRY 	.equ	0xf0001c5c	; MIX_ENTRY Register
QSPI0_OCS      	.equ	0xf0001ce8	; OCDS Control and Status
QSPI0_PISEL    	.equ	0xf0001c04	; Port Input Select Register
QSPI0_RXEXIT   	.equ	0xf0001c90	; RX_EXIT Register
QSPI0_RXEXITD  	.equ	0xf0001c94	; RX_EXIT Debug Register
QSPI0_SSOC     	.equ	0xf0001c48	; Slave Select Output Control Register
QSPI0_STATUS   	.equ	0xf0001c40	; Status Register
QSPI0_STATUS1  	.equ	0xf0001c44	; Status Register 1
QSPI0_XXLCON   	.equ	0xf0001c58	; Extra Large Data Configuration Register
QSPI1_ACCEN0   	.equ	0xf0001dfc	; Access Enable Register 0
QSPI1_ACCEN1   	.equ	0xf0001df8	; Access Enable Register 1
QSPI1_BACON    	.equ	0xf0001d18	; Basic Configuration Register
QSPI1_BACONENTRY	.equ	0xf0001d60	; BACON_ENTRY Register
QSPI1_CAPCON   	.equ	0xf0001da0	; Capture Control Register
QSPI1_CLC      	.equ	0xf0001d00	; Clock Control Register
QSPI1_DATAENTRY0	.equ	0xf0001d64	; DATA_ENTRY Register 0
QSPI1_DATAENTRY1	.equ	0xf0001d68	; DATA_ENTRY Register 1
QSPI1_DATAENTRY2	.equ	0xf0001d6c	; DATA_ENTRY Register 2
QSPI1_DATAENTRY3	.equ	0xf0001d70	; DATA_ENTRY Register 3
QSPI1_DATAENTRY4	.equ	0xf0001d74	; DATA_ENTRY Register 4
QSPI1_DATAENTRY5	.equ	0xf0001d78	; DATA_ENTRY Register 5
QSPI1_DATAENTRY6	.equ	0xf0001d7c	; DATA_ENTRY Register 6
QSPI1_DATAENTRY7	.equ	0xf0001d80	; DATA_ENTRY Register 7
QSPI1_ECON0    	.equ	0xf0001d20	; Configuration Extension 0
QSPI1_ECON1    	.equ	0xf0001d24	; Configuration Extension 1
QSPI1_ECON2    	.equ	0xf0001d28	; Configuration Extension 2
QSPI1_ECON3    	.equ	0xf0001d2c	; Configuration Extension 3
QSPI1_ECON4    	.equ	0xf0001d30	; Configuration Extension 4
QSPI1_ECON5    	.equ	0xf0001d34	; Configuration Extension 5
QSPI1_ECON6    	.equ	0xf0001d38	; Configuration Extension 6
QSPI1_ECON7    	.equ	0xf0001d3c	; Configuration Extension 7
QSPI1_FLAGSCLEAR	.equ	0xf0001d54	; Flags Clear Register
QSPI1_GLOBALCON	.equ	0xf0001d10	; Global Configuration Register
QSPI1_GLOBALCON1	.equ	0xf0001d14	; Global Configuration Register 1
QSPI1_ID       	.equ	0xf0001d08	; Module Identification Register
QSPI1_KRST0    	.equ	0xf0001df4	; Kernel Reset Register 0
QSPI1_KRST1    	.equ	0xf0001df0	; Kernel Reset Register 1
QSPI1_KRSTCLR  	.equ	0xf0001dec	; Kernel Reset Status Clear Register
QSPI1_MC       	.equ	0xf0001da4	; Move Counter Register
QSPI1_MCCON    	.equ	0xf0001da8	; Move Counter control Register
QSPI1_MIXENTRY 	.equ	0xf0001d5c	; MIX_ENTRY Register
QSPI1_OCS      	.equ	0xf0001de8	; OCDS Control and Status
QSPI1_PISEL    	.equ	0xf0001d04	; Port Input Select Register
QSPI1_RXEXIT   	.equ	0xf0001d90	; RX_EXIT Register
QSPI1_RXEXITD  	.equ	0xf0001d94	; RX_EXIT Debug Register
QSPI1_SSOC     	.equ	0xf0001d48	; Slave Select Output Control Register
QSPI1_STATUS   	.equ	0xf0001d40	; Status Register
QSPI1_STATUS1  	.equ	0xf0001d44	; Status Register 1
QSPI1_XXLCON   	.equ	0xf0001d58	; Extra Large Data Configuration Register
QSPI2_ACCEN0   	.equ	0xf0001efc	; Access Enable Register 0
QSPI2_ACCEN1   	.equ	0xf0001ef8	; Access Enable Register 1
QSPI2_BACON    	.equ	0xf0001e18	; Basic Configuration Register
QSPI2_BACONENTRY	.equ	0xf0001e60	; BACON_ENTRY Register
QSPI2_CAPCON   	.equ	0xf0001ea0	; Capture Control Register
QSPI2_CLC      	.equ	0xf0001e00	; Clock Control Register
QSPI2_DATAENTRY0	.equ	0xf0001e64	; DATA_ENTRY Register 0
QSPI2_DATAENTRY1	.equ	0xf0001e68	; DATA_ENTRY Register 1
QSPI2_DATAENTRY2	.equ	0xf0001e6c	; DATA_ENTRY Register 2
QSPI2_DATAENTRY3	.equ	0xf0001e70	; DATA_ENTRY Register 3
QSPI2_DATAENTRY4	.equ	0xf0001e74	; DATA_ENTRY Register 4
QSPI2_DATAENTRY5	.equ	0xf0001e78	; DATA_ENTRY Register 5
QSPI2_DATAENTRY6	.equ	0xf0001e7c	; DATA_ENTRY Register 6
QSPI2_DATAENTRY7	.equ	0xf0001e80	; DATA_ENTRY Register 7
QSPI2_ECON0    	.equ	0xf0001e20	; Configuration Extension 0
QSPI2_ECON1    	.equ	0xf0001e24	; Configuration Extension 1
QSPI2_ECON2    	.equ	0xf0001e28	; Configuration Extension 2
QSPI2_ECON3    	.equ	0xf0001e2c	; Configuration Extension 3
QSPI2_ECON4    	.equ	0xf0001e30	; Configuration Extension 4
QSPI2_ECON5    	.equ	0xf0001e34	; Configuration Extension 5
QSPI2_ECON6    	.equ	0xf0001e38	; Configuration Extension 6
QSPI2_ECON7    	.equ	0xf0001e3c	; Configuration Extension 7
QSPI2_FLAGSCLEAR	.equ	0xf0001e54	; Flags Clear Register
QSPI2_GLOBALCON	.equ	0xf0001e10	; Global Configuration Register
QSPI2_GLOBALCON1	.equ	0xf0001e14	; Global Configuration Register 1
QSPI2_ID       	.equ	0xf0001e08	; Module Identification Register
QSPI2_KRST0    	.equ	0xf0001ef4	; Kernel Reset Register 0
QSPI2_KRST1    	.equ	0xf0001ef0	; Kernel Reset Register 1
QSPI2_KRSTCLR  	.equ	0xf0001eec	; Kernel Reset Status Clear Register
QSPI2_MC       	.equ	0xf0001ea4	; Move Counter Register
QSPI2_MCCON    	.equ	0xf0001ea8	; Move Counter control Register
QSPI2_MIXENTRY 	.equ	0xf0001e5c	; MIX_ENTRY Register
QSPI2_OCS      	.equ	0xf0001ee8	; OCDS Control and Status
QSPI2_PISEL    	.equ	0xf0001e04	; Port Input Select Register
QSPI2_RXEXIT   	.equ	0xf0001e90	; RX_EXIT Register
QSPI2_RXEXITD  	.equ	0xf0001e94	; RX_EXIT Debug Register
QSPI2_SSOC     	.equ	0xf0001e48	; Slave Select Output Control Register
QSPI2_STATUS   	.equ	0xf0001e40	; Status Register
QSPI2_STATUS1  	.equ	0xf0001e44	; Status Register 1
QSPI2_XXLCON   	.equ	0xf0001e58	; Extra Large Data Configuration Register
QSPI3_ACCEN0   	.equ	0xf0001ffc	; Access Enable Register 0
QSPI3_ACCEN1   	.equ	0xf0001ff8	; Access Enable Register 1
QSPI3_BACON    	.equ	0xf0001f18	; Basic Configuration Register
QSPI3_BACONENTRY	.equ	0xf0001f60	; BACON_ENTRY Register
QSPI3_CAPCON   	.equ	0xf0001fa0	; Capture Control Register
QSPI3_CLC      	.equ	0xf0001f00	; Clock Control Register
QSPI3_DATAENTRY0	.equ	0xf0001f64	; DATA_ENTRY Register 0
QSPI3_DATAENTRY1	.equ	0xf0001f68	; DATA_ENTRY Register 1
QSPI3_DATAENTRY2	.equ	0xf0001f6c	; DATA_ENTRY Register 2
QSPI3_DATAENTRY3	.equ	0xf0001f70	; DATA_ENTRY Register 3
QSPI3_DATAENTRY4	.equ	0xf0001f74	; DATA_ENTRY Register 4
QSPI3_DATAENTRY5	.equ	0xf0001f78	; DATA_ENTRY Register 5
QSPI3_DATAENTRY6	.equ	0xf0001f7c	; DATA_ENTRY Register 6
QSPI3_DATAENTRY7	.equ	0xf0001f80	; DATA_ENTRY Register 7
QSPI3_ECON0    	.equ	0xf0001f20	; Configuration Extension 0
QSPI3_ECON1    	.equ	0xf0001f24	; Configuration Extension 1
QSPI3_ECON2    	.equ	0xf0001f28	; Configuration Extension 2
QSPI3_ECON3    	.equ	0xf0001f2c	; Configuration Extension 3
QSPI3_ECON4    	.equ	0xf0001f30	; Configuration Extension 4
QSPI3_ECON5    	.equ	0xf0001f34	; Configuration Extension 5
QSPI3_ECON6    	.equ	0xf0001f38	; Configuration Extension 6
QSPI3_ECON7    	.equ	0xf0001f3c	; Configuration Extension 7
QSPI3_FLAGSCLEAR	.equ	0xf0001f54	; Flags Clear Register
QSPI3_GLOBALCON	.equ	0xf0001f10	; Global Configuration Register
QSPI3_GLOBALCON1	.equ	0xf0001f14	; Global Configuration Register 1
QSPI3_ID       	.equ	0xf0001f08	; Module Identification Register
QSPI3_KRST0    	.equ	0xf0001ff4	; Kernel Reset Register 0
QSPI3_KRST1    	.equ	0xf0001ff0	; Kernel Reset Register 1
QSPI3_KRSTCLR  	.equ	0xf0001fec	; Kernel Reset Status Clear Register
QSPI3_MC       	.equ	0xf0001fa4	; Move Counter Register
QSPI3_MCCON    	.equ	0xf0001fa8	; Move Counter control Register
QSPI3_MIXENTRY 	.equ	0xf0001f5c	; MIX_ENTRY Register
QSPI3_OCS      	.equ	0xf0001fe8	; OCDS Control and Status
QSPI3_PISEL    	.equ	0xf0001f04	; Port Input Select Register
QSPI3_RXEXIT   	.equ	0xf0001f90	; RX_EXIT Register
QSPI3_RXEXITD  	.equ	0xf0001f94	; RX_EXIT Debug Register
QSPI3_SSOC     	.equ	0xf0001f48	; Slave Select Output Control Register
QSPI3_STATUS   	.equ	0xf0001f40	; Status Register
QSPI3_STATUS1  	.equ	0xf0001f44	; Status Register 1
QSPI3_XXLCON   	.equ	0xf0001f58	; Extra Large Data Configuration Register
QSPI4_ACCEN0   	.equ	0xf00020fc	; Access Enable Register 0
QSPI4_ACCEN1   	.equ	0xf00020f8	; Access Enable Register 1
QSPI4_BACON    	.equ	0xf0002018	; Basic Configuration Register
QSPI4_BACONENTRY	.equ	0xf0002060	; BACON_ENTRY Register
QSPI4_CAPCON   	.equ	0xf00020a0	; Capture Control Register
QSPI4_CLC      	.equ	0xf0002000	; Clock Control Register
QSPI4_DATAENTRY0	.equ	0xf0002064	; DATA_ENTRY Register 0
QSPI4_DATAENTRY1	.equ	0xf0002068	; DATA_ENTRY Register 1
QSPI4_DATAENTRY2	.equ	0xf000206c	; DATA_ENTRY Register 2
QSPI4_DATAENTRY3	.equ	0xf0002070	; DATA_ENTRY Register 3
QSPI4_DATAENTRY4	.equ	0xf0002074	; DATA_ENTRY Register 4
QSPI4_DATAENTRY5	.equ	0xf0002078	; DATA_ENTRY Register 5
QSPI4_DATAENTRY6	.equ	0xf000207c	; DATA_ENTRY Register 6
QSPI4_DATAENTRY7	.equ	0xf0002080	; DATA_ENTRY Register 7
QSPI4_ECON0    	.equ	0xf0002020	; Configuration Extension 0
QSPI4_ECON1    	.equ	0xf0002024	; Configuration Extension 1
QSPI4_ECON2    	.equ	0xf0002028	; Configuration Extension 2
QSPI4_ECON3    	.equ	0xf000202c	; Configuration Extension 3
QSPI4_ECON4    	.equ	0xf0002030	; Configuration Extension 4
QSPI4_ECON5    	.equ	0xf0002034	; Configuration Extension 5
QSPI4_ECON6    	.equ	0xf0002038	; Configuration Extension 6
QSPI4_ECON7    	.equ	0xf000203c	; Configuration Extension 7
QSPI4_FLAGSCLEAR	.equ	0xf0002054	; Flags Clear Register
QSPI4_GLOBALCON	.equ	0xf0002010	; Global Configuration Register
QSPI4_GLOBALCON1	.equ	0xf0002014	; Global Configuration Register 1
QSPI4_ID       	.equ	0xf0002008	; Module Identification Register
QSPI4_KRST0    	.equ	0xf00020f4	; Kernel Reset Register 0
QSPI4_KRST1    	.equ	0xf00020f0	; Kernel Reset Register 1
QSPI4_KRSTCLR  	.equ	0xf00020ec	; Kernel Reset Status Clear Register
QSPI4_MC       	.equ	0xf00020a4	; Move Counter Register
QSPI4_MCCON    	.equ	0xf00020a8	; Move Counter control Register
QSPI4_MIXENTRY 	.equ	0xf000205c	; MIX_ENTRY Register
QSPI4_OCS      	.equ	0xf00020e8	; OCDS Control and Status
QSPI4_PISEL    	.equ	0xf0002004	; Port Input Select Register
QSPI4_RXEXIT   	.equ	0xf0002090	; RX_EXIT Register
QSPI4_RXEXITD  	.equ	0xf0002094	; RX_EXIT Debug Register
QSPI4_SSOC     	.equ	0xf0002048	; Slave Select Output Control Register
QSPI4_STATUS   	.equ	0xf0002040	; Status Register
QSPI4_STATUS1  	.equ	0xf0002044	; Status Register 1
QSPI4_XXLCON   	.equ	0xf0002058	; Extra Large Data Configuration Register
QSPI5_ACCEN0   	.equ	0xf00021fc	; Access Enable Register 0
QSPI5_ACCEN1   	.equ	0xf00021f8	; Access Enable Register 1
QSPI5_BACON    	.equ	0xf0002118	; Basic Configuration Register
QSPI5_BACONENTRY	.equ	0xf0002160	; BACON_ENTRY Register
QSPI5_CAPCON   	.equ	0xf00021a0	; Capture Control Register
QSPI5_CLC      	.equ	0xf0002100	; Clock Control Register
QSPI5_DATAENTRY0	.equ	0xf0002164	; DATA_ENTRY Register 0
QSPI5_DATAENTRY1	.equ	0xf0002168	; DATA_ENTRY Register 1
QSPI5_DATAENTRY2	.equ	0xf000216c	; DATA_ENTRY Register 2
QSPI5_DATAENTRY3	.equ	0xf0002170	; DATA_ENTRY Register 3
QSPI5_DATAENTRY4	.equ	0xf0002174	; DATA_ENTRY Register 4
QSPI5_DATAENTRY5	.equ	0xf0002178	; DATA_ENTRY Register 5
QSPI5_DATAENTRY6	.equ	0xf000217c	; DATA_ENTRY Register 6
QSPI5_DATAENTRY7	.equ	0xf0002180	; DATA_ENTRY Register 7
QSPI5_ECON0    	.equ	0xf0002120	; Configuration Extension 0
QSPI5_ECON1    	.equ	0xf0002124	; Configuration Extension 1
QSPI5_ECON2    	.equ	0xf0002128	; Configuration Extension 2
QSPI5_ECON3    	.equ	0xf000212c	; Configuration Extension 3
QSPI5_ECON4    	.equ	0xf0002130	; Configuration Extension 4
QSPI5_ECON5    	.equ	0xf0002134	; Configuration Extension 5
QSPI5_ECON6    	.equ	0xf0002138	; Configuration Extension 6
QSPI5_ECON7    	.equ	0xf000213c	; Configuration Extension 7
QSPI5_FLAGSCLEAR	.equ	0xf0002154	; Flags Clear Register
QSPI5_GLOBALCON	.equ	0xf0002110	; Global Configuration Register
QSPI5_GLOBALCON1	.equ	0xf0002114	; Global Configuration Register 1
QSPI5_ID       	.equ	0xf0002108	; Module Identification Register
QSPI5_KRST0    	.equ	0xf00021f4	; Kernel Reset Register 0
QSPI5_KRST1    	.equ	0xf00021f0	; Kernel Reset Register 1
QSPI5_KRSTCLR  	.equ	0xf00021ec	; Kernel Reset Status Clear Register
QSPI5_MC       	.equ	0xf00021a4	; Move Counter Register
QSPI5_MCCON    	.equ	0xf00021a8	; Move Counter control Register
QSPI5_MIXENTRY 	.equ	0xf000215c	; MIX_ENTRY Register
QSPI5_OCS      	.equ	0xf00021e8	; OCDS Control and Status
QSPI5_PISEL    	.equ	0xf0002104	; Port Input Select Register
QSPI5_RXEXIT   	.equ	0xf0002190	; RX_EXIT Register
QSPI5_RXEXITD  	.equ	0xf0002194	; RX_EXIT Debug Register
QSPI5_SSOC     	.equ	0xf0002148	; Slave Select Output Control Register
QSPI5_STATUS   	.equ	0xf0002140	; Status Register
QSPI5_STATUS1  	.equ	0xf0002144	; Status Register 1
QSPI5_XXLCON   	.equ	0xf0002158	; Extra Large Data Configuration Register
SENT_ACCEN0    	.equ	0xf00030fc	; Access Enable Register 0
SENT_ACCEN1    	.equ	0xf00030f8	; Access Enable Register 1
SENT_CFDR0     	.equ	0xf0003104	; Channel Fractional Divider Register 0
SENT_CFDR1     	.equ	0xf0003144	; Channel Fractional Divider Register 1
SENT_CFDR10    	.equ	0xf0003384	; Channel Fractional Divider Register 10
SENT_CFDR11    	.equ	0xf00033c4	; Channel Fractional Divider Register 11
SENT_CFDR12    	.equ	0xf0003404	; Channel Fractional Divider Register 12
SENT_CFDR13    	.equ	0xf0003444	; Channel Fractional Divider Register 13
SENT_CFDR14    	.equ	0xf0003484	; Channel Fractional Divider Register 14
SENT_CFDR15    	.equ	0xf00034c4	; Channel Fractional Divider Register 15
SENT_CFDR16    	.equ	0xf0003504	; Channel Fractional Divider Register 16
SENT_CFDR17    	.equ	0xf0003544	; Channel Fractional Divider Register 17
SENT_CFDR18    	.equ	0xf0003584	; Channel Fractional Divider Register 18
SENT_CFDR19    	.equ	0xf00035c4	; Channel Fractional Divider Register 19
SENT_CFDR2     	.equ	0xf0003184	; Channel Fractional Divider Register 2
SENT_CFDR20    	.equ	0xf0003604	; Channel Fractional Divider Register 20
SENT_CFDR21    	.equ	0xf0003644	; Channel Fractional Divider Register 21
SENT_CFDR22    	.equ	0xf0003684	; Channel Fractional Divider Register 22
SENT_CFDR23    	.equ	0xf00036c4	; Channel Fractional Divider Register 23
SENT_CFDR24    	.equ	0xf0003704	; Channel Fractional Divider Register 24
SENT_CFDR3     	.equ	0xf00031c4	; Channel Fractional Divider Register 3
SENT_CFDR4     	.equ	0xf0003204	; Channel Fractional Divider Register 4
SENT_CFDR5     	.equ	0xf0003244	; Channel Fractional Divider Register 5
SENT_CFDR6     	.equ	0xf0003284	; Channel Fractional Divider Register 6
SENT_CFDR7     	.equ	0xf00032c4	; Channel Fractional Divider Register 7
SENT_CFDR8     	.equ	0xf0003304	; Channel Fractional Divider Register 8
SENT_CFDR9     	.equ	0xf0003344	; Channel Fractional Divider Register 9
SENT_CLC       	.equ	0xf0003000	; Clock Control Register
SENT_CPDR0     	.equ	0xf0003100	; Channel Pre Divider Register 0
SENT_CPDR1     	.equ	0xf0003140	; Channel Pre Divider Register 1
SENT_CPDR10    	.equ	0xf0003380	; Channel Pre Divider Register 10
SENT_CPDR11    	.equ	0xf00033c0	; Channel Pre Divider Register 11
SENT_CPDR12    	.equ	0xf0003400	; Channel Pre Divider Register 12
SENT_CPDR13    	.equ	0xf0003440	; Channel Pre Divider Register 13
SENT_CPDR14    	.equ	0xf0003480	; Channel Pre Divider Register 14
SENT_CPDR15    	.equ	0xf00034c0	; Channel Pre Divider Register 15
SENT_CPDR16    	.equ	0xf0003500	; Channel Pre Divider Register 16
SENT_CPDR17    	.equ	0xf0003540	; Channel Pre Divider Register 17
SENT_CPDR18    	.equ	0xf0003580	; Channel Pre Divider Register 18
SENT_CPDR19    	.equ	0xf00035c0	; Channel Pre Divider Register 19
SENT_CPDR2     	.equ	0xf0003180	; Channel Pre Divider Register 2
SENT_CPDR20    	.equ	0xf0003600	; Channel Pre Divider Register 20
SENT_CPDR21    	.equ	0xf0003640	; Channel Pre Divider Register 21
SENT_CPDR22    	.equ	0xf0003680	; Channel Pre Divider Register 22
SENT_CPDR23    	.equ	0xf00036c0	; Channel Pre Divider Register 23
SENT_CPDR24    	.equ	0xf0003700	; Channel Pre Divider Register 24
SENT_CPDR3     	.equ	0xf00031c0	; Channel Pre Divider Register 3
SENT_CPDR4     	.equ	0xf0003200	; Channel Pre Divider Register 4
SENT_CPDR5     	.equ	0xf0003240	; Channel Pre Divider Register 5
SENT_CPDR6     	.equ	0xf0003280	; Channel Pre Divider Register 6
SENT_CPDR7     	.equ	0xf00032c0	; Channel Pre Divider Register 7
SENT_CPDR8     	.equ	0xf0003300	; Channel Pre Divider Register 8
SENT_CPDR9     	.equ	0xf0003340	; Channel Pre Divider Register 9
SENT_FDR       	.equ	0xf000300c	; SENT Fractional Divider Register
SENT_ID        	.equ	0xf0003008	; Module Identification Register
SENT_INP0      	.equ	0xf0003130	; Interrupt Node Pointer Register 0
SENT_INP1      	.equ	0xf0003170	; Interrupt Node Pointer Register 1
SENT_INP10     	.equ	0xf00033b0	; Interrupt Node Pointer Register 10
SENT_INP11     	.equ	0xf00033f0	; Interrupt Node Pointer Register 11
SENT_INP12     	.equ	0xf0003430	; Interrupt Node Pointer Register 12
SENT_INP13     	.equ	0xf0003470	; Interrupt Node Pointer Register 13
SENT_INP14     	.equ	0xf00034b0	; Interrupt Node Pointer Register 14
SENT_INP15     	.equ	0xf00034f0	; Interrupt Node Pointer Register 15
SENT_INP16     	.equ	0xf0003530	; Interrupt Node Pointer Register 16
SENT_INP17     	.equ	0xf0003570	; Interrupt Node Pointer Register 17
SENT_INP18     	.equ	0xf00035b0	; Interrupt Node Pointer Register 18
SENT_INP19     	.equ	0xf00035f0	; Interrupt Node Pointer Register 19
SENT_INP2      	.equ	0xf00031b0	; Interrupt Node Pointer Register 2
SENT_INP20     	.equ	0xf0003630	; Interrupt Node Pointer Register 20
SENT_INP21     	.equ	0xf0003670	; Interrupt Node Pointer Register 21
SENT_INP22     	.equ	0xf00036b0	; Interrupt Node Pointer Register 22
SENT_INP23     	.equ	0xf00036f0	; Interrupt Node Pointer Register 23
SENT_INP24     	.equ	0xf0003730	; Interrupt Node Pointer Register 24
SENT_INP3      	.equ	0xf00031f0	; Interrupt Node Pointer Register 3
SENT_INP4      	.equ	0xf0003230	; Interrupt Node Pointer Register 4
SENT_INP5      	.equ	0xf0003270	; Interrupt Node Pointer Register 5
SENT_INP6      	.equ	0xf00032b0	; Interrupt Node Pointer Register 6
SENT_INP7      	.equ	0xf00032f0	; Interrupt Node Pointer Register 7
SENT_INP8      	.equ	0xf0003330	; Interrupt Node Pointer Register 8
SENT_INP9      	.equ	0xf0003370	; Interrupt Node Pointer Register 9
SENT_INTCLR0   	.equ	0xf0003128	; Interrupt Clear Register 0
SENT_INTCLR1   	.equ	0xf0003168	; Interrupt Clear Register 1
SENT_INTCLR10  	.equ	0xf00033a8	; Interrupt Clear Register 10
SENT_INTCLR11  	.equ	0xf00033e8	; Interrupt Clear Register 11
SENT_INTCLR12  	.equ	0xf0003428	; Interrupt Clear Register 12
SENT_INTCLR13  	.equ	0xf0003468	; Interrupt Clear Register 13
SENT_INTCLR14  	.equ	0xf00034a8	; Interrupt Clear Register 14
SENT_INTCLR15  	.equ	0xf00034e8	; Interrupt Clear Register 15
SENT_INTCLR16  	.equ	0xf0003528	; Interrupt Clear Register 16
SENT_INTCLR17  	.equ	0xf0003568	; Interrupt Clear Register 17
SENT_INTCLR18  	.equ	0xf00035a8	; Interrupt Clear Register 18
SENT_INTCLR19  	.equ	0xf00035e8	; Interrupt Clear Register 19
SENT_INTCLR2   	.equ	0xf00031a8	; Interrupt Clear Register 2
SENT_INTCLR20  	.equ	0xf0003628	; Interrupt Clear Register 20
SENT_INTCLR21  	.equ	0xf0003668	; Interrupt Clear Register 21
SENT_INTCLR22  	.equ	0xf00036a8	; Interrupt Clear Register 22
SENT_INTCLR23  	.equ	0xf00036e8	; Interrupt Clear Register 23
SENT_INTCLR24  	.equ	0xf0003728	; Interrupt Clear Register 24
SENT_INTCLR3   	.equ	0xf00031e8	; Interrupt Clear Register 3
SENT_INTCLR4   	.equ	0xf0003228	; Interrupt Clear Register 4
SENT_INTCLR5   	.equ	0xf0003268	; Interrupt Clear Register 5
SENT_INTCLR6   	.equ	0xf00032a8	; Interrupt Clear Register 6
SENT_INTCLR7   	.equ	0xf00032e8	; Interrupt Clear Register 7
SENT_INTCLR8   	.equ	0xf0003328	; Interrupt Clear Register 8
SENT_INTCLR9   	.equ	0xf0003368	; Interrupt Clear Register 9
SENT_INTEN0    	.equ	0xf000312c	; Interrupt Enable Register 0
SENT_INTEN1    	.equ	0xf000316c	; Interrupt Enable Register 1
SENT_INTEN10   	.equ	0xf00033ac	; Interrupt Enable Register 10
SENT_INTEN11   	.equ	0xf00033ec	; Interrupt Enable Register 11
SENT_INTEN12   	.equ	0xf000342c	; Interrupt Enable Register 12
SENT_INTEN13   	.equ	0xf000346c	; Interrupt Enable Register 13
SENT_INTEN14   	.equ	0xf00034ac	; Interrupt Enable Register 14
SENT_INTEN15   	.equ	0xf00034ec	; Interrupt Enable Register 15
SENT_INTEN16   	.equ	0xf000352c	; Interrupt Enable Register 16
SENT_INTEN17   	.equ	0xf000356c	; Interrupt Enable Register 17
SENT_INTEN18   	.equ	0xf00035ac	; Interrupt Enable Register 18
SENT_INTEN19   	.equ	0xf00035ec	; Interrupt Enable Register 19
SENT_INTEN2    	.equ	0xf00031ac	; Interrupt Enable Register 2
SENT_INTEN20   	.equ	0xf000362c	; Interrupt Enable Register 20
SENT_INTEN21   	.equ	0xf000366c	; Interrupt Enable Register 21
SENT_INTEN22   	.equ	0xf00036ac	; Interrupt Enable Register 22
SENT_INTEN23   	.equ	0xf00036ec	; Interrupt Enable Register 23
SENT_INTEN24   	.equ	0xf000372c	; Interrupt Enable Register 24
SENT_INTEN3    	.equ	0xf00031ec	; Interrupt Enable Register 3
SENT_INTEN4    	.equ	0xf000322c	; Interrupt Enable Register 4
SENT_INTEN5    	.equ	0xf000326c	; Interrupt Enable Register 5
SENT_INTEN6    	.equ	0xf00032ac	; Interrupt Enable Register 6
SENT_INTEN7    	.equ	0xf00032ec	; Interrupt Enable Register 7
SENT_INTEN8    	.equ	0xf000332c	; Interrupt Enable Register 8
SENT_INTEN9    	.equ	0xf000336c	; Interrupt Enable Register 9
SENT_INTOV     	.equ	0xf0003014	; Interrupt Overview Register
SENT_INTSET0   	.equ	0xf0003124	; Interrupt Set Register 0
SENT_INTSET1   	.equ	0xf0003164	; Interrupt Set Register 1
SENT_INTSET10  	.equ	0xf00033a4	; Interrupt Set Register 10
SENT_INTSET11  	.equ	0xf00033e4	; Interrupt Set Register 11
SENT_INTSET12  	.equ	0xf0003424	; Interrupt Set Register 12
SENT_INTSET13  	.equ	0xf0003464	; Interrupt Set Register 13
SENT_INTSET14  	.equ	0xf00034a4	; Interrupt Set Register 14
SENT_INTSET15  	.equ	0xf00034e4	; Interrupt Set Register 15
SENT_INTSET16  	.equ	0xf0003524	; Interrupt Set Register 16
SENT_INTSET17  	.equ	0xf0003564	; Interrupt Set Register 17
SENT_INTSET18  	.equ	0xf00035a4	; Interrupt Set Register 18
SENT_INTSET19  	.equ	0xf00035e4	; Interrupt Set Register 19
SENT_INTSET2   	.equ	0xf00031a4	; Interrupt Set Register 2
SENT_INTSET20  	.equ	0xf0003624	; Interrupt Set Register 20
SENT_INTSET21  	.equ	0xf0003664	; Interrupt Set Register 21
SENT_INTSET22  	.equ	0xf00036a4	; Interrupt Set Register 22
SENT_INTSET23  	.equ	0xf00036e4	; Interrupt Set Register 23
SENT_INTSET24  	.equ	0xf0003724	; Interrupt Set Register 24
SENT_INTSET3   	.equ	0xf00031e4	; Interrupt Set Register 3
SENT_INTSET4   	.equ	0xf0003224	; Interrupt Set Register 4
SENT_INTSET5   	.equ	0xf0003264	; Interrupt Set Register 5
SENT_INTSET6   	.equ	0xf00032a4	; Interrupt Set Register 6
SENT_INTSET7   	.equ	0xf00032e4	; Interrupt Set Register 7
SENT_INTSET8   	.equ	0xf0003324	; Interrupt Set Register 8
SENT_INTSET9   	.equ	0xf0003364	; Interrupt Set Register 9
SENT_INTSTAT0  	.equ	0xf0003120	; Interrupt Status Register 0
SENT_INTSTAT1  	.equ	0xf0003160	; Interrupt Status Register 1
SENT_INTSTAT10 	.equ	0xf00033a0	; Interrupt Status Register 10
SENT_INTSTAT11 	.equ	0xf00033e0	; Interrupt Status Register 11
SENT_INTSTAT12 	.equ	0xf0003420	; Interrupt Status Register 12
SENT_INTSTAT13 	.equ	0xf0003460	; Interrupt Status Register 13
SENT_INTSTAT14 	.equ	0xf00034a0	; Interrupt Status Register 14
SENT_INTSTAT15 	.equ	0xf00034e0	; Interrupt Status Register 15
SENT_INTSTAT16 	.equ	0xf0003520	; Interrupt Status Register 16
SENT_INTSTAT17 	.equ	0xf0003560	; Interrupt Status Register 17
SENT_INTSTAT18 	.equ	0xf00035a0	; Interrupt Status Register 18
SENT_INTSTAT19 	.equ	0xf00035e0	; Interrupt Status Register 19
SENT_INTSTAT2  	.equ	0xf00031a0	; Interrupt Status Register 2
SENT_INTSTAT20 	.equ	0xf0003620	; Interrupt Status Register 20
SENT_INTSTAT21 	.equ	0xf0003660	; Interrupt Status Register 21
SENT_INTSTAT22 	.equ	0xf00036a0	; Interrupt Status Register 22
SENT_INTSTAT23 	.equ	0xf00036e0	; Interrupt Status Register 23
SENT_INTSTAT24 	.equ	0xf0003720	; Interrupt Status Register 24
SENT_INTSTAT3  	.equ	0xf00031e0	; Interrupt Status Register 3
SENT_INTSTAT4  	.equ	0xf0003220	; Interrupt Status Register 4
SENT_INTSTAT5  	.equ	0xf0003260	; Interrupt Status Register 5
SENT_INTSTAT6  	.equ	0xf00032a0	; Interrupt Status Register 6
SENT_INTSTAT7  	.equ	0xf00032e0	; Interrupt Status Register 7
SENT_INTSTAT8  	.equ	0xf0003320	; Interrupt Status Register 8
SENT_INTSTAT9  	.equ	0xf0003360	; Interrupt Status Register 9
SENT_IOCR0     	.equ	0xf0003114	; Input and Output Control Register 0
SENT_IOCR1     	.equ	0xf0003154	; Input and Output Control Register 1
SENT_IOCR10    	.equ	0xf0003394	; Input and Output Control Register 10
SENT_IOCR11    	.equ	0xf00033d4	; Input and Output Control Register 11
SENT_IOCR12    	.equ	0xf0003414	; Input and Output Control Register 12
SENT_IOCR13    	.equ	0xf0003454	; Input and Output Control Register 13
SENT_IOCR14    	.equ	0xf0003494	; Input and Output Control Register 14
SENT_IOCR15    	.equ	0xf00034d4	; Input and Output Control Register 15
SENT_IOCR16    	.equ	0xf0003514	; Input and Output Control Register 16
SENT_IOCR17    	.equ	0xf0003554	; Input and Output Control Register 17
SENT_IOCR18    	.equ	0xf0003594	; Input and Output Control Register 18
SENT_IOCR19    	.equ	0xf00035d4	; Input and Output Control Register 19
SENT_IOCR2     	.equ	0xf0003194	; Input and Output Control Register 2
SENT_IOCR20    	.equ	0xf0003614	; Input and Output Control Register 20
SENT_IOCR21    	.equ	0xf0003654	; Input and Output Control Register 21
SENT_IOCR22    	.equ	0xf0003694	; Input and Output Control Register 22
SENT_IOCR23    	.equ	0xf00036d4	; Input and Output Control Register 23
SENT_IOCR24    	.equ	0xf0003714	; Input and Output Control Register 24
SENT_IOCR3     	.equ	0xf00031d4	; Input and Output Control Register 3
SENT_IOCR4     	.equ	0xf0003214	; Input and Output Control Register 4
SENT_IOCR5     	.equ	0xf0003254	; Input and Output Control Register 5
SENT_IOCR6     	.equ	0xf0003294	; Input and Output Control Register 6
SENT_IOCR7     	.equ	0xf00032d4	; Input and Output Control Register 7
SENT_IOCR8     	.equ	0xf0003314	; Input and Output Control Register 8
SENT_IOCR9     	.equ	0xf0003354	; Input and Output Control Register 9
SENT_KRST0     	.equ	0xf00030f4	; Kernel Reset Register 0
SENT_KRST1     	.equ	0xf00030f0	; Kernel Reset Register 1
SENT_KRSTCLR   	.equ	0xf00030ec	; Kernel Reset Status Clear Register
SENT_OCS       	.equ	0xf00030e8	; OCDS Control and Status
SENT_RCR0      	.equ	0xf0003108	; Receiver Control Register 0
SENT_RCR1      	.equ	0xf0003148	; Receiver Control Register 1
SENT_RCR10     	.equ	0xf0003388	; Receiver Control Register 10
SENT_RCR11     	.equ	0xf00033c8	; Receiver Control Register 11
SENT_RCR12     	.equ	0xf0003408	; Receiver Control Register 12
SENT_RCR13     	.equ	0xf0003448	; Receiver Control Register 13
SENT_RCR14     	.equ	0xf0003488	; Receiver Control Register 14
SENT_RCR15     	.equ	0xf00034c8	; Receiver Control Register 15
SENT_RCR16     	.equ	0xf0003508	; Receiver Control Register 16
SENT_RCR17     	.equ	0xf0003548	; Receiver Control Register 17
SENT_RCR18     	.equ	0xf0003588	; Receiver Control Register 18
SENT_RCR19     	.equ	0xf00035c8	; Receiver Control Register 19
SENT_RCR2      	.equ	0xf0003188	; Receiver Control Register 2
SENT_RCR20     	.equ	0xf0003608	; Receiver Control Register 20
SENT_RCR21     	.equ	0xf0003648	; Receiver Control Register 21
SENT_RCR22     	.equ	0xf0003688	; Receiver Control Register 22
SENT_RCR23     	.equ	0xf00036c8	; Receiver Control Register 23
SENT_RCR24     	.equ	0xf0003708	; Receiver Control Register 24
SENT_RCR3      	.equ	0xf00031c8	; Receiver Control Register 3
SENT_RCR4      	.equ	0xf0003208	; Receiver Control Register 4
SENT_RCR5      	.equ	0xf0003248	; Receiver Control Register 5
SENT_RCR6      	.equ	0xf0003288	; Receiver Control Register 6
SENT_RCR7      	.equ	0xf00032c8	; Receiver Control Register 7
SENT_RCR8      	.equ	0xf0003308	; Receiver Control Register 8
SENT_RCR9      	.equ	0xf0003348	; Receiver Control Register 9
SENT_RDR0      	.equ	0xf0003080	; Receive Data Register 0
SENT_RDR1      	.equ	0xf0003084	; Receive Data Register 1
SENT_RDR10     	.equ	0xf00030a8	; Receive Data Register 10
SENT_RDR11     	.equ	0xf00030ac	; Receive Data Register 11
SENT_RDR12     	.equ	0xf00030b0	; Receive Data Register 12
SENT_RDR13     	.equ	0xf00030b4	; Receive Data Register 13
SENT_RDR14     	.equ	0xf00030b8	; Receive Data Register 14
SENT_RDR15     	.equ	0xf00030bc	; Receive Data Register 15
SENT_RDR16     	.equ	0xf00030c0	; Receive Data Register 16
SENT_RDR17     	.equ	0xf00030c4	; Receive Data Register 17
SENT_RDR18     	.equ	0xf00030c8	; Receive Data Register 18
SENT_RDR19     	.equ	0xf00030cc	; Receive Data Register 19
SENT_RDR2      	.equ	0xf0003088	; Receive Data Register 2
SENT_RDR20     	.equ	0xf00030d0	; Receive Data Register 20
SENT_RDR21     	.equ	0xf00030d4	; Receive Data Register 21
SENT_RDR22     	.equ	0xf00030d8	; Receive Data Register 22
SENT_RDR23     	.equ	0xf00030dc	; Receive Data Register 23
SENT_RDR24     	.equ	0xf00030e0	; Receive Data Register 24
SENT_RDR3      	.equ	0xf000308c	; Receive Data Register 3
SENT_RDR4      	.equ	0xf0003090	; Receive Data Register 4
SENT_RDR5      	.equ	0xf0003094	; Receive Data Register 5
SENT_RDR6      	.equ	0xf0003098	; Receive Data Register 6
SENT_RDR7      	.equ	0xf000309c	; Receive Data Register 7
SENT_RDR8      	.equ	0xf00030a0	; Receive Data Register 8
SENT_RDR9      	.equ	0xf00030a4	; Receive Data Register 9
SENT_RSR0      	.equ	0xf000310c	; Receive Status Register 0
SENT_RSR1      	.equ	0xf000314c	; Receive Status Register 1
SENT_RSR10     	.equ	0xf000338c	; Receive Status Register 10
SENT_RSR11     	.equ	0xf00033cc	; Receive Status Register 11
SENT_RSR12     	.equ	0xf000340c	; Receive Status Register 12
SENT_RSR13     	.equ	0xf000344c	; Receive Status Register 13
SENT_RSR14     	.equ	0xf000348c	; Receive Status Register 14
SENT_RSR15     	.equ	0xf00034cc	; Receive Status Register 15
SENT_RSR16     	.equ	0xf000350c	; Receive Status Register 16
SENT_RSR17     	.equ	0xf000354c	; Receive Status Register 17
SENT_RSR18     	.equ	0xf000358c	; Receive Status Register 18
SENT_RSR19     	.equ	0xf00035cc	; Receive Status Register 19
SENT_RSR2      	.equ	0xf000318c	; Receive Status Register 2
SENT_RSR20     	.equ	0xf000360c	; Receive Status Register 20
SENT_RSR21     	.equ	0xf000364c	; Receive Status Register 21
SENT_RSR22     	.equ	0xf000368c	; Receive Status Register 22
SENT_RSR23     	.equ	0xf00036cc	; Receive Status Register 23
SENT_RSR24     	.equ	0xf000370c	; Receive Status Register 24
SENT_RSR3      	.equ	0xf00031cc	; Receive Status Register 3
SENT_RSR4      	.equ	0xf000320c	; Receive Status Register 4
SENT_RSR5      	.equ	0xf000324c	; Receive Status Register 5
SENT_RSR6      	.equ	0xf000328c	; Receive Status Register 6
SENT_RSR7      	.equ	0xf00032cc	; Receive Status Register 7
SENT_RSR8      	.equ	0xf000330c	; Receive Status Register 8
SENT_RSR9      	.equ	0xf000334c	; Receive Status Register 9
SENT_RTS0      	.equ	0xf0003a80	; Receive Time Stamp Register 0
SENT_RTS1      	.equ	0xf0003a84	; Receive Time Stamp Register 1
SENT_RTS10     	.equ	0xf0003aa8	; Receive Time Stamp Register 10
SENT_RTS11     	.equ	0xf0003aac	; Receive Time Stamp Register 11
SENT_RTS12     	.equ	0xf0003ab0	; Receive Time Stamp Register 12
SENT_RTS13     	.equ	0xf0003ab4	; Receive Time Stamp Register 13
SENT_RTS14     	.equ	0xf0003ab8	; Receive Time Stamp Register 14
SENT_RTS15     	.equ	0xf0003abc	; Receive Time Stamp Register 15
SENT_RTS16     	.equ	0xf0003ac0	; Receive Time Stamp Register 16
SENT_RTS17     	.equ	0xf0003ac4	; Receive Time Stamp Register 17
SENT_RTS18     	.equ	0xf0003ac8	; Receive Time Stamp Register 18
SENT_RTS19     	.equ	0xf0003acc	; Receive Time Stamp Register 19
SENT_RTS2      	.equ	0xf0003a88	; Receive Time Stamp Register 2
SENT_RTS20     	.equ	0xf0003ad0	; Receive Time Stamp Register 20
SENT_RTS21     	.equ	0xf0003ad4	; Receive Time Stamp Register 21
SENT_RTS22     	.equ	0xf0003ad8	; Receive Time Stamp Register 22
SENT_RTS23     	.equ	0xf0003adc	; Receive Time Stamp Register 23
SENT_RTS24     	.equ	0xf0003ae0	; Receive Time Stamp Register 24
SENT_RTS3      	.equ	0xf0003a8c	; Receive Time Stamp Register 3
SENT_RTS4      	.equ	0xf0003a90	; Receive Time Stamp Register 4
SENT_RTS5      	.equ	0xf0003a94	; Receive Time Stamp Register 5
SENT_RTS6      	.equ	0xf0003a98	; Receive Time Stamp Register 6
SENT_RTS7      	.equ	0xf0003a9c	; Receive Time Stamp Register 7
SENT_RTS8      	.equ	0xf0003aa0	; Receive Time Stamp Register 8
SENT_RTS9      	.equ	0xf0003aa4	; Receive Time Stamp Register 9
SENT_SCR0      	.equ	0xf0003118	; SPC Control Register 0
SENT_SCR1      	.equ	0xf0003158	; SPC Control Register 1
SENT_SCR10     	.equ	0xf0003398	; SPC Control Register 10
SENT_SCR11     	.equ	0xf00033d8	; SPC Control Register 11
SENT_SCR12     	.equ	0xf0003418	; SPC Control Register 12
SENT_SCR13     	.equ	0xf0003458	; SPC Control Register 13
SENT_SCR14     	.equ	0xf0003498	; SPC Control Register 14
SENT_SCR15     	.equ	0xf00034d8	; SPC Control Register 15
SENT_SCR16     	.equ	0xf0003518	; SPC Control Register 16
SENT_SCR17     	.equ	0xf0003558	; SPC Control Register 17
SENT_SCR18     	.equ	0xf0003598	; SPC Control Register 18
SENT_SCR19     	.equ	0xf00035d8	; SPC Control Register 19
SENT_SCR2      	.equ	0xf0003198	; SPC Control Register 2
SENT_SCR20     	.equ	0xf0003618	; SPC Control Register 20
SENT_SCR21     	.equ	0xf0003658	; SPC Control Register 21
SENT_SCR22     	.equ	0xf0003698	; SPC Control Register 22
SENT_SCR23     	.equ	0xf00036d8	; SPC Control Register 23
SENT_SCR24     	.equ	0xf0003718	; SPC Control Register 24
SENT_SCR3      	.equ	0xf00031d8	; SPC Control Register 3
SENT_SCR4      	.equ	0xf0003218	; SPC Control Register 4
SENT_SCR5      	.equ	0xf0003258	; SPC Control Register 5
SENT_SCR6      	.equ	0xf0003298	; SPC Control Register 6
SENT_SCR7      	.equ	0xf00032d8	; SPC Control Register 7
SENT_SCR8      	.equ	0xf0003318	; SPC Control Register 8
SENT_SCR9      	.equ	0xf0003358	; SPC Control Register 9
SENT_SDS0      	.equ	0xf0003110	; Serial Data and Status Register 0
SENT_SDS1      	.equ	0xf0003150	; Serial Data and Status Register 1
SENT_SDS10     	.equ	0xf0003390	; Serial Data and Status Register 10
SENT_SDS11     	.equ	0xf00033d0	; Serial Data and Status Register 11
SENT_SDS12     	.equ	0xf0003410	; Serial Data and Status Register 12
SENT_SDS13     	.equ	0xf0003450	; Serial Data and Status Register 13
SENT_SDS14     	.equ	0xf0003490	; Serial Data and Status Register 14
SENT_SDS15     	.equ	0xf00034d0	; Serial Data and Status Register 15
SENT_SDS16     	.equ	0xf0003510	; Serial Data and Status Register 16
SENT_SDS17     	.equ	0xf0003550	; Serial Data and Status Register 17
SENT_SDS18     	.equ	0xf0003590	; Serial Data and Status Register 18
SENT_SDS19     	.equ	0xf00035d0	; Serial Data and Status Register 19
SENT_SDS2      	.equ	0xf0003190	; Serial Data and Status Register 2
SENT_SDS20     	.equ	0xf0003610	; Serial Data and Status Register 20
SENT_SDS21     	.equ	0xf0003650	; Serial Data and Status Register 21
SENT_SDS22     	.equ	0xf0003690	; Serial Data and Status Register 22
SENT_SDS23     	.equ	0xf00036d0	; Serial Data and Status Register 23
SENT_SDS24     	.equ	0xf0003710	; Serial Data and Status Register 24
SENT_SDS3      	.equ	0xf00031d0	; Serial Data and Status Register 3
SENT_SDS4      	.equ	0xf0003210	; Serial Data and Status Register 4
SENT_SDS5      	.equ	0xf0003250	; Serial Data and Status Register 5
SENT_SDS6      	.equ	0xf0003290	; Serial Data and Status Register 6
SENT_SDS7      	.equ	0xf00032d0	; Serial Data and Status Register 7
SENT_SDS8      	.equ	0xf0003310	; Serial Data and Status Register 8
SENT_SDS9      	.equ	0xf0003350	; Serial Data and Status Register 9
SENT_TPD       	.equ	0xf000301c	; Time Stamp Predivider Register
SENT_TSR       	.equ	0xf0003018	; Module Time Stamp Register
SENT_VIEW0     	.equ	0xf000311c	; Receive Data View Register 0
SENT_VIEW1     	.equ	0xf000315c	; Receive Data View Register 1
SENT_VIEW10    	.equ	0xf000339c	; Receive Data View Register 10
SENT_VIEW11    	.equ	0xf00033dc	; Receive Data View Register 11
SENT_VIEW12    	.equ	0xf000341c	; Receive Data View Register 12
SENT_VIEW13    	.equ	0xf000345c	; Receive Data View Register 13
SENT_VIEW14    	.equ	0xf000349c	; Receive Data View Register 14
SENT_VIEW15    	.equ	0xf00034dc	; Receive Data View Register 15
SENT_VIEW16    	.equ	0xf000351c	; Receive Data View Register 16
SENT_VIEW17    	.equ	0xf000355c	; Receive Data View Register 17
SENT_VIEW18    	.equ	0xf000359c	; Receive Data View Register 18
SENT_VIEW19    	.equ	0xf00035dc	; Receive Data View Register 19
SENT_VIEW2     	.equ	0xf000319c	; Receive Data View Register 2
SENT_VIEW20    	.equ	0xf000361c	; Receive Data View Register 20
SENT_VIEW21    	.equ	0xf000365c	; Receive Data View Register 21
SENT_VIEW22    	.equ	0xf000369c	; Receive Data View Register 22
SENT_VIEW23    	.equ	0xf00036dc	; Receive Data View Register 23
SENT_VIEW24    	.equ	0xf000371c	; Receive Data View Register 24
SENT_VIEW3     	.equ	0xf00031dc	; Receive Data View Register 3
SENT_VIEW4     	.equ	0xf000321c	; Receive Data View Register 4
SENT_VIEW5     	.equ	0xf000325c	; Receive Data View Register 5
SENT_VIEW6     	.equ	0xf000329c	; Receive Data View Register 6
SENT_VIEW7     	.equ	0xf00032dc	; Receive Data View Register 7
SENT_VIEW8     	.equ	0xf000331c	; Receive Data View Register 8
SENT_VIEW9     	.equ	0xf000335c	; Receive Data View Register 9
SENT_WDT0      	.equ	0xf0003134	; Watch Dog Timer Register 0
SENT_WDT1      	.equ	0xf0003174	; Watch Dog Timer Register 1
SENT_WDT10     	.equ	0xf00033b4	; Watch Dog Timer Register 10
SENT_WDT11     	.equ	0xf00033f4	; Watch Dog Timer Register 11
SENT_WDT12     	.equ	0xf0003434	; Watch Dog Timer Register 12
SENT_WDT13     	.equ	0xf0003474	; Watch Dog Timer Register 13
SENT_WDT14     	.equ	0xf00034b4	; Watch Dog Timer Register 14
SENT_WDT15     	.equ	0xf00034f4	; Watch Dog Timer Register 15
SENT_WDT16     	.equ	0xf0003534	; Watch Dog Timer Register 16
SENT_WDT17     	.equ	0xf0003574	; Watch Dog Timer Register 17
SENT_WDT18     	.equ	0xf00035b4	; Watch Dog Timer Register 18
SENT_WDT19     	.equ	0xf00035f4	; Watch Dog Timer Register 19
SENT_WDT2      	.equ	0xf00031b4	; Watch Dog Timer Register 2
SENT_WDT20     	.equ	0xf0003634	; Watch Dog Timer Register 20
SENT_WDT21     	.equ	0xf0003674	; Watch Dog Timer Register 21
SENT_WDT22     	.equ	0xf00036b4	; Watch Dog Timer Register 22
SENT_WDT23     	.equ	0xf00036f4	; Watch Dog Timer Register 23
SENT_WDT24     	.equ	0xf0003734	; Watch Dog Timer Register 24
SENT_WDT3      	.equ	0xf00031f4	; Watch Dog Timer Register 3
SENT_WDT4      	.equ	0xf0003234	; Watch Dog Timer Register 4
SENT_WDT5      	.equ	0xf0003274	; Watch Dog Timer Register 5
SENT_WDT6      	.equ	0xf00032b4	; Watch Dog Timer Register 6
SENT_WDT7      	.equ	0xf00032f4	; Watch Dog Timer Register 7
SENT_WDT8      	.equ	0xf0003334	; Watch Dog Timer Register 8
SENT_WDT9      	.equ	0xf0003374	; Watch Dog Timer Register 9
PMS_ACCEN0     	.equ	0xf02481fc	; Access Enable Register 0
PMS_ACCEN1     	.equ	0xf02481f8	; Access Enable Register 1
PMS_DTSLIM     	.equ	0xf02481c8	; Die Temperature Sensor Limit Register
PMS_DTSSTAT    	.equ	0xf02481c0	; Die Temperature Sensor Status Register
PMS_EVRADCSTAT 	.equ	0xf0248034	; EVR Primary ADC Status Register
PMS_EVRMONCTRL 	.equ	0xf0248068	; EVR Secondary Monitor Control Register
PMS_EVRMONFILT 	.equ	0xf0248070	; EVR Secondary Monitor Filter Register
PMS_EVRMONSTAT1	.equ	0xf0248060	; EVR Secondary ADC Status Register 1
PMS_EVRMONSTAT2	.equ	0xf0248064	; EVR Secondary ADC Status Register 2
PMS_EVROSCCTRL 	.equ	0xf02480a0	; EVR Oscillator Control Register
PMS_EVROVMON   	.equ	0xf024807c	; EVR Secondary Over-voltage Monitor Register
PMS_EVROVMON2  	.equ	0xf0248084	; EVR Secondary Over-voltage Monitor Register 2
PMS_EVRRSTCON  	.equ	0xf024803c	; EVR Reset Control Register
PMS_EVRRSTSTAT 	.equ	0xf0248044	; EVR Reset Status Register
PMS_EVRSDCOEFF0	.equ	0xf0248148	; EVRC SD Coefficient Register 0
PMS_EVRSDCOEFF1	.equ	0xf024814c	; EVRC SD Coefficient Register 1
PMS_EVRSDCOEFF2	.equ	0xf0248150	; EVRC SD Coefficient Register 2
PMS_EVRSDCOEFF3	.equ	0xf0248154	; EVRC SD Coefficient Register 3
PMS_EVRSDCOEFF4	.equ	0xf0248158	; EVRC SD Coefficient Register 4
PMS_EVRSDCOEFF5	.equ	0xf024815c	; EVRC SD Coefficient Register 5
PMS_EVRSDCOEFF6	.equ	0xf0248160	; EVRC SD Coefficient Register 6
PMS_EVRSDCOEFF7	.equ	0xf0248164	; EVRC SD Coefficient Register 7
PMS_EVRSDCOEFF8	.equ	0xf0248168	; EVRC SD Coefficient Register 8
PMS_EVRSDCOEFF9	.equ	0xf024816c	; EVRC SD Coefficient Register 9
PMS_EVRSDCTRL0 	.equ	0xf0248108	; EVRC SD Control Register 0
PMS_EVRSDCTRL1 	.equ	0xf024810c	; EVRC SD Control Register 1
PMS_EVRSDCTRL10	.equ	0xf0248130	; EVRC SD Control Register 10
PMS_EVRSDCTRL11	.equ	0xf0248134	; EVRC SD Control Register 11
PMS_EVRSDCTRL2 	.equ	0xf0248110	; EVRC SD Control Register 2
PMS_EVRSDCTRL3 	.equ	0xf0248114	; EVRC SD Control Register 3
PMS_EVRSDCTRL4 	.equ	0xf0248118	; EVRC SD Control Register 4
PMS_EVRSDCTRL5 	.equ	0xf024811c	; EVRC SD Control Register 5
PMS_EVRSDCTRL6 	.equ	0xf0248120	; EVRC SD Control Register 6
PMS_EVRSDCTRL7 	.equ	0xf0248124	; EVRC SD Control Register 7
PMS_EVRSDCTRL8 	.equ	0xf0248128	; EVRC SD Control Register 8
PMS_EVRSDCTRL9 	.equ	0xf024812c	; EVRC SD Control Register 9
PMS_EVRSDSTAT0 	.equ	0xf02480fc	; EVR SD Status Register 0
PMS_EVRSTAT    	.equ	0xf024802c	; EVR Status Register
PMS_EVRTRIM    	.equ	0xf024804c	; EVR Trim Control Register
PMS_EVRTRIMSTAT	.equ	0xf0248050	; EVR Trim Status Register
PMS_EVRUVMON   	.equ	0xf0248078	; EVR Secondary Under-voltage Monitor Register
PMS_EVRUVMON2  	.equ	0xf0248080	; EVR Secondary Under-voltage Monitor Register 2
PMS_ID         	.equ	0xf0248008	; Identification Register
PMS_OTSC0      	.equ	0xf02481e4	; OCDS Trigger Set Control 0 Register
PMS_OTSC1      	.equ	0xf02481e8	; OCDS Trigger Set Control 1 Register
PMS_OTSS       	.equ	0xf02481e0	; OCDS Trigger Set Select Register
PMS_PMSIEN     	.equ	0xf0248074	; PMS Interrupt Enable Register
PMS_PMSWCR0    	.equ	0xf02480b4	; Standby and Wake-up Control Register 0
PMS_PMSWCR2    	.equ	0xf02480b8	; Standby and Wake-up Control Register 2
PMS_PMSWCR3    	.equ	0xf02480c0	; Standby and Wake-up Control Register 3
PMS_PMSWCR4    	.equ	0xf02480c4	; Standby and Wake-up Control Register 4
PMS_PMSWCR5    	.equ	0xf02480c8	; Standby and Wake-up Control Register 5
PMS_PMSWSTAT   	.equ	0xf02480d4	; Standby and Wake-up Status Register
PMS_PMSWSTAT2  	.equ	0xf02480d8	; Standby and Wake-up Status Register 2
PMS_PMSWSTATCLR	.equ	0xf02480e8	; Standby and Wake-up Status Clear Register
PMS_PMSWUTCNT  	.equ	0xf02480dc	; Standby WUT Counter Register
SCU_ACCEN00    	.equ	0xf00363fc	; Access Enable Register 00
SCU_ACCEN01    	.equ	0xf00363f8	; Access Enable Register 01
SCU_ACCEN10    	.equ	0xf00363f4	; Access Enable Register 10
SCU_ACCEN11    	.equ	0xf00363f0	; Access Enable Register 11
SCU_ARSTDIS    	.equ	0xf003605c	; Application Reset Disable Register
SCU_CCUCON0    	.equ	0xf0036030	; CCU Clock Control Register 0
SCU_CCUCON1    	.equ	0xf0036034	; CCU Clock Control Register 1
SCU_CCUCON10   	.equ	0xf0036090	; CCU Clock Control Register 10
SCU_CCUCON11   	.equ	0xf0036094	; CCU Clock Control Register 11
SCU_CCUCON2    	.equ	0xf0036040	; CCU Clock Control Register 2
SCU_CCUCON6    	.equ	0xf0036080	; CCU Clock Control Register 6
SCU_CCUCON7    	.equ	0xf0036084	; CCU Clock Control Register 7
SCU_CCUCON8    	.equ	0xf0036088	; CCU Clock Control Register 8
SCU_CCUCON9    	.equ	0xf003608c	; CCU Clock Control Register 9
SCU_CHIPID     	.equ	0xf0036140	; Chip Identification Register
SCU_EICON0     	.equ	0xf003629c	; ENDINIT Global Control Register 0
SCU_EICON1     	.equ	0xf00362a0	; ENDINIT Global Control Register 1
SCU_EICR0      	.equ	0xf0036210	; External Input Channel Register 0
SCU_EICR1      	.equ	0xf0036214	; External Input Channel Register 1
SCU_EICR2      	.equ	0xf0036218	; External Input Channel Register 2
SCU_EICR3      	.equ	0xf003621c	; External Input Channel Register 3
SCU_EIFILT     	.equ	0xf003620c	; External Input Filter Register
SCU_EIFR       	.equ	0xf0036220	; External Input Flag Register
SCU_EISR       	.equ	0xf00362a4	; ENDINIT Timeout Counter Status Register
SCU_EMSR       	.equ	0xf00360fc	; Emergency Stop Register
SCU_ESRCFG0    	.equ	0xf0036070	; ESR0 Input Configuration Register
SCU_ESRCFG1    	.equ	0xf0036074	; ESR1 Input Configuration Register
SCU_ESROCFG    	.equ	0xf0036078	; ESR Output Configuration Register
SCU_EXTCON     	.equ	0xf003603c	; External Clock Control Register
SCU_FDR        	.equ	0xf0036038	; Fractional Divider Register
SCU_FMR        	.equ	0xf0036224	; Flag Modification Register
SCU_ID         	.equ	0xf0036008	; Identification Register
SCU_IGCR0      	.equ	0xf003622c	; Flag Gating Register 0
SCU_IGCR1      	.equ	0xf0036230	; Flag Gating Register 1
SCU_IGCR2      	.equ	0xf0036234	; Flag Gating Register 2
SCU_IGCR3      	.equ	0xf0036238	; Flag Gating Register 3
SCU_IN         	.equ	0xf00360ac	; ESR Input Register
SCU_IOCR       	.equ	0xf00360a0	; Input/Output Control Register
SCU_LBISTCTRL0 	.equ	0xf0036164	; Logic BIST Control 0 Register
SCU_LBISTCTRL1 	.equ	0xf0036168	; Logic BIST Control 1 Register
SCU_LBISTCTRL2 	.equ	0xf003616c	; Logic BIST Control 2 Register
SCU_LBISTCTRL3 	.equ	0xf0036170	; Logic BIST Control 3 Register
SCU_LCLCON0    	.equ	0xf0036134	; LCL CPU0 Control Register
SCU_LCLCON1    	.equ	0xf0036138	; LCL CPU1 Control Register
SCU_LCLTEST    	.equ	0xf003613c	; LCL Test Register
SCU_MANID      	.equ	0xf0036144	; Manufacturer Identification Register
SCU_OMR        	.equ	0xf00360a8	; ESR Output Modification Register
SCU_OSCCON     	.equ	0xf0036010	; OSC Control Register
SCU_OUT        	.equ	0xf00360a4	; ESR Output Register
SCU_OVCCON     	.equ	0xf00361e4	; Overlay Control Register
SCU_OVCENABLE  	.equ	0xf00361e0	; Overlay Enable Register
SCU_PDISC      	.equ	0xf003618c	; Pad Disable Control Register
SCU_PDR        	.equ	0xf003609c	; ESR Pad Driver Mode Register
SCU_PDRR       	.equ	0xf0036228	; Pattern Detection Result Register
SCU_PERPLLCON0 	.equ	0xf0036028	; Peripheral PLL Configuration 0 Register
SCU_PERPLLCON1 	.equ	0xf003602c	; Peripheral PLL Configuration 1 Register
SCU_PERPLLSTAT 	.equ	0xf0036024	; Peripheral PLL Status Register
SCU_PMCSR0     	.equ	0xf00360d4	; Power Management Control and Status Register
SCU_PMCSR1     	.equ	0xf00360d8	; Power Management Control and Status Register
SCU_PMCSR2     	.equ	0xf00360dc	; Power Management Control and Status Register
SCU_PMCSR3     	.equ	0xf00360c8	; Power Management Control and Status Register
SCU_PMCSR4     	.equ	0xf00360cc	; Power Management Control and Status Register
SCU_PMCSR5     	.equ	0xf00360d0	; Power Management Control and Status Register
SCU_PMSTAT0    	.equ	0xf00360e4	; Power Management Status Register 0
SCU_PMSWCR1    	.equ	0xf00360e8	; Standby and Wake-up Control Register 1
SCU_PMTRCSR0   	.equ	0xf0036198	; Power Management Transition Control and Status Register 0
SCU_PMTRCSR1   	.equ	0xf003619c	; Power Management Transition Control and Status Register 1
SCU_PMTRCSR2   	.equ	0xf00361a0	; Power Management Transition Control and Status Register 2
SCU_PMTRCSR3   	.equ	0xf00361a4	; Power Management Transition Control and Status Register 3
SCU_RSTCON     	.equ	0xf0036058	; Reset Configuration Register
SCU_RSTCON2    	.equ	0xf0036064	; Additional Reset Control Register
SCU_RSTSTAT    	.equ	0xf0036050	; Reset Status Register
SCU_SEICON0    	.equ	0xf00362b4	; Safety ENDINIT Control Register 0
SCU_SEICON1    	.equ	0xf00362b8	; Safety ENDINIT Control Register 1
SCU_SEISR      	.equ	0xf00362bc	; Safety ENDINIT Timeout Status Register
SCU_STSTAT     	.equ	0xf00360c0	; Start-up Status Register
SCU_SWRSTCON   	.equ	0xf0036060	; Software Reset Configuration Register
SCU_SYSCON     	.equ	0xf003607c	; System Control Register
SCU_SYSPLLCON0 	.equ	0xf0036018	; System PLL Configuration 0 Register
SCU_SYSPLLCON1 	.equ	0xf003601c	; System PLL Configuration 1 Register
SCU_SYSPLLCON2 	.equ	0xf0036020	; System PLL Configuration 2 Register
SCU_SYSPLLSTAT 	.equ	0xf0036014	; System PLL Status Register
SCU_TRAPCLR    	.equ	0xf003612c	; Trap Clear Register
SCU_TRAPDIS0   	.equ	0xf0036130	; Trap Disable Register 0
SCU_TRAPDIS1   	.equ	0xf0036120	; Trap Disable Register 1
SCU_TRAPSET    	.equ	0xf0036128	; Trap Set Register
SCU_TRAPSTAT   	.equ	0xf0036124	; Trap Status Register
SCU_WDTCPU0CON0	.equ	0xf003624c	; CPU0 WDT Control Register 0
SCU_WDTCPU0CON1	.equ	0xf0036250	; CPU0 WDT Control Register 1
SCU_WDTCPU0SR  	.equ	0xf0036254	; CPU0 WDT Status Register
SCU_WDTCPU1CON0	.equ	0xf0036258	; CPU1 WDT Control Register 0 [if CPU1 exists]
SCU_WDTCPU1CON1	.equ	0xf003625c	; CPU1 WDT Control Register 1 [If CPU1 exists]
SCU_WDTCPU1SR  	.equ	0xf0036260	; CPU1 WDT Status Register [If CPU1 exists]
SCU_WDTCPU2CON0	.equ	0xf0036264	; CPU2 WDT Control Register 0 [if CPU2 exists]
SCU_WDTCPU2CON1	.equ	0xf0036268	; CPU2 WDT Control Register 1 [If CPU2 exists]
SCU_WDTCPU2SR  	.equ	0xf003626c	; CPU2 WDT Status Register [If CPU2 exists]
SCU_WDTCPU3CON0	.equ	0xf0036270	; CPU3 WDT Control Register 0 [if CPU3 exists]
SCU_WDTCPU3CON1	.equ	0xf0036274	; CPU3 WDT Control Register 1 [If CPU3 exists]
SCU_WDTCPU3SR  	.equ	0xf0036278	; CPU3 WDT Status Register [If CPU3 exists]
SCU_WDTCPU4CON0	.equ	0xf003627c	; CPU4 WDT Control Register 0 [if CPU4 exists]
SCU_WDTCPU4CON1	.equ	0xf0036280	; CPU4 WDT Control Register 1 [If CPU4 exists]
SCU_WDTCPU4SR  	.equ	0xf0036284	; CPU4 WDT Status Register [If CPU4 exists]
SCU_WDTCPU5CON0	.equ	0xf0036288	; CPU5 WDT Control Register 0 [if CPU5 exists]
SCU_WDTCPU5CON1	.equ	0xf003628c	; CPU5 WDT Control Register 1 [If CPU5 exists]
SCU_WDTCPU5SR  	.equ	0xf0036290	; CPU5 WDT Status Register [If CPU5 exists]
SCU_WDTSCON0   	.equ	0xf00362a8	; System WDT Control Register 0
SCU_WDTSCON1   	.equ	0xf00362ac	; System WDT Control Register 1
SCU_WDTSSR     	.equ	0xf00362b0	; System WDT Status Register
MC0_CONFIG0    	.equ	0xf0061000	; Configuration Register 0
MC0_CONFIG1    	.equ	0xf0061002	; Configuration Register 1
MC0_ECCD       	.equ	0xf0061010	; Memory ECC Detection Register
MC0_ECCS       	.equ	0xf006100e	; ECC Safety Register
MC0_ERRINFO0   	.equ	0xf00610f2	; Error Information Register 0
MC0_ERRINFO1   	.equ	0xf00610f4	; Error Information Register 1
MC0_ERRINFO2   	.equ	0xf00610f6	; Error Information Register 2
MC0_ERRINFO3   	.equ	0xf00610f8	; Error Information Register 3
MC0_ERRINFO4   	.equ	0xf00610fa	; Error Information Register 4
MC0_ETRR0      	.equ	0xf0061012	; Error Tracking Register 0
MC0_ETRR1      	.equ	0xf0061014	; Error Tracking Register 1
MC0_ETRR2      	.equ	0xf0061016	; Error Tracking Register 2
MC0_ETRR3      	.equ	0xf0061018	; Error Tracking Register 3
MC0_ETRR4      	.equ	0xf006101a	; Error Tracking Register 4
MC0_MCONTROL   	.equ	0xf0061004	; MBIST Control Register
MC0_MSTATUS    	.equ	0xf0061006	; Status Register
MC0_RANGE      	.equ	0xf0061008	; Range Register, single address mode
MC0_RDBFL0     	.equ	0xf0061060	; Read Data and Bit Flip Register 0
MC0_RDBFL1     	.equ	0xf0061062	; Read Data and Bit Flip Register 1
MC0_RDBFL10    	.equ	0xf0061074	; Read Data and Bit Flip Register 10
MC0_RDBFL11    	.equ	0xf0061076	; Read Data and Bit Flip Register 11
MC0_RDBFL12    	.equ	0xf0061078	; Read Data and Bit Flip Register 12
MC0_RDBFL13    	.equ	0xf006107a	; Read Data and Bit Flip Register 13
MC0_RDBFL14    	.equ	0xf006107c	; Read Data and Bit Flip Register 14
MC0_RDBFL15    	.equ	0xf006107e	; Read Data and Bit Flip Register 15
MC0_RDBFL16    	.equ	0xf0061080	; Read Data and Bit Flip Register 16
MC0_RDBFL17    	.equ	0xf0061082	; Read Data and Bit Flip Register 17
MC0_RDBFL18    	.equ	0xf0061084	; Read Data and Bit Flip Register 18
MC0_RDBFL19    	.equ	0xf0061086	; Read Data and Bit Flip Register 19
MC0_RDBFL2     	.equ	0xf0061064	; Read Data and Bit Flip Register 2
MC0_RDBFL20    	.equ	0xf0061088	; Read Data and Bit Flip Register 20
MC0_RDBFL21    	.equ	0xf006108a	; Read Data and Bit Flip Register 21
MC0_RDBFL22    	.equ	0xf006108c	; Read Data and Bit Flip Register 22
MC0_RDBFL23    	.equ	0xf006108e	; Read Data and Bit Flip Register 23
MC0_RDBFL24    	.equ	0xf0061090	; Read Data and Bit Flip Register 24
MC0_RDBFL25    	.equ	0xf0061092	; Read Data and Bit Flip Register 25
MC0_RDBFL26    	.equ	0xf0061094	; Read Data and Bit Flip Register 26
MC0_RDBFL27    	.equ	0xf0061096	; Read Data and Bit Flip Register 27
MC0_RDBFL28    	.equ	0xf0061098	; Read Data and Bit Flip Register 28
MC0_RDBFL29    	.equ	0xf006109a	; Read Data and Bit Flip Register 29
MC0_RDBFL3     	.equ	0xf0061066	; Read Data and Bit Flip Register 3
MC0_RDBFL30    	.equ	0xf006109c	; Read Data and Bit Flip Register 30
MC0_RDBFL31    	.equ	0xf006109e	; Read Data and Bit Flip Register 31
MC0_RDBFL32    	.equ	0xf00610a0	; Read Data and Bit Flip Register 32
MC0_RDBFL33    	.equ	0xf00610a2	; Read Data and Bit Flip Register 33
MC0_RDBFL34    	.equ	0xf00610a4	; Read Data and Bit Flip Register 34
MC0_RDBFL35    	.equ	0xf00610a6	; Read Data and Bit Flip Register 35
MC0_RDBFL36    	.equ	0xf00610a8	; Read Data and Bit Flip Register 36
MC0_RDBFL37    	.equ	0xf00610aa	; Read Data and Bit Flip Register 37
MC0_RDBFL38    	.equ	0xf00610ac	; Read Data and Bit Flip Register 38
MC0_RDBFL39    	.equ	0xf00610ae	; Read Data and Bit Flip Register 39
MC0_RDBFL4     	.equ	0xf0061068	; Read Data and Bit Flip Register 4
MC0_RDBFL40    	.equ	0xf00610b0	; Read Data and Bit Flip Register 40
MC0_RDBFL41    	.equ	0xf00610b2	; Read Data and Bit Flip Register 41
MC0_RDBFL42    	.equ	0xf00610b4	; Read Data and Bit Flip Register 42
MC0_RDBFL43    	.equ	0xf00610b6	; Read Data and Bit Flip Register 43
MC0_RDBFL44    	.equ	0xf00610b8	; Read Data and Bit Flip Register 44
MC0_RDBFL45    	.equ	0xf00610ba	; Read Data and Bit Flip Register 45
MC0_RDBFL46    	.equ	0xf00610bc	; Read Data and Bit Flip Register 46
MC0_RDBFL47    	.equ	0xf00610be	; Read Data and Bit Flip Register 47
MC0_RDBFL48    	.equ	0xf00610c0	; Read Data and Bit Flip Register 48
MC0_RDBFL49    	.equ	0xf00610c2	; Read Data and Bit Flip Register 49
MC0_RDBFL5     	.equ	0xf006106a	; Read Data and Bit Flip Register 5
MC0_RDBFL50    	.equ	0xf00610c4	; Read Data and Bit Flip Register 50
MC0_RDBFL51    	.equ	0xf00610c6	; Read Data and Bit Flip Register 51
MC0_RDBFL52    	.equ	0xf00610c8	; Read Data and Bit Flip Register 52
MC0_RDBFL53    	.equ	0xf00610ca	; Read Data and Bit Flip Register 53
MC0_RDBFL54    	.equ	0xf00610cc	; Read Data and Bit Flip Register 54
MC0_RDBFL55    	.equ	0xf00610ce	; Read Data and Bit Flip Register 55
MC0_RDBFL56    	.equ	0xf00610d0	; Read Data and Bit Flip Register 56
MC0_RDBFL57    	.equ	0xf00610d2	; Read Data and Bit Flip Register 57
MC0_RDBFL58    	.equ	0xf00610d4	; Read Data and Bit Flip Register 58
MC0_RDBFL59    	.equ	0xf00610d6	; Read Data and Bit Flip Register 59
MC0_RDBFL6     	.equ	0xf006106c	; Read Data and Bit Flip Register 6
MC0_RDBFL60    	.equ	0xf00610d8	; Read Data and Bit Flip Register 60
MC0_RDBFL61    	.equ	0xf00610da	; Read Data and Bit Flip Register 61
MC0_RDBFL62    	.equ	0xf00610dc	; Read Data and Bit Flip Register 62
MC0_RDBFL63    	.equ	0xf00610de	; Read Data and Bit Flip Register 63
MC0_RDBFL64    	.equ	0xf00610e0	; Read Data and Bit Flip Register 64
MC0_RDBFL65    	.equ	0xf00610e2	; Read Data and Bit Flip Register 65
MC0_RDBFL66    	.equ	0xf00610e4	; Read Data and Bit Flip Register 66
MC0_RDBFL7     	.equ	0xf006106e	; Read Data and Bit Flip Register 7
MC0_RDBFL8     	.equ	0xf0061070	; Read Data and Bit Flip Register 8
MC0_RDBFL9     	.equ	0xf0061072	; Read Data and Bit Flip Register 9
MC0_REVID      	.equ	0xf006100c	; Revision ID Register
MC10_CONFIG0   	.equ	0xf0061a00	; Configuration Register 0
MC10_CONFIG1   	.equ	0xf0061a02	; Configuration Register 1
MC10_ECCD      	.equ	0xf0061a10	; Memory ECC Detection Register
MC10_ECCS      	.equ	0xf0061a0e	; ECC Safety Register
MC10_ERRINFO0  	.equ	0xf0061af2	; Error Information Register 0
MC10_ERRINFO1  	.equ	0xf0061af4	; Error Information Register 1
MC10_ERRINFO2  	.equ	0xf0061af6	; Error Information Register 2
MC10_ERRINFO3  	.equ	0xf0061af8	; Error Information Register 3
MC10_ERRINFO4  	.equ	0xf0061afa	; Error Information Register 4
MC10_ETRR0     	.equ	0xf0061a12	; Error Tracking Register 0
MC10_ETRR1     	.equ	0xf0061a14	; Error Tracking Register 1
MC10_ETRR2     	.equ	0xf0061a16	; Error Tracking Register 2
MC10_ETRR3     	.equ	0xf0061a18	; Error Tracking Register 3
MC10_ETRR4     	.equ	0xf0061a1a	; Error Tracking Register 4
MC10_MCONTROL  	.equ	0xf0061a04	; MBIST Control Register
MC10_MSTATUS   	.equ	0xf0061a06	; Status Register
MC10_RANGE     	.equ	0xf0061a08	; Range Register, single address mode
MC10_RDBFL0    	.equ	0xf0061a60	; Read Data and Bit Flip Register 0
MC10_RDBFL1    	.equ	0xf0061a62	; Read Data and Bit Flip Register 1
MC10_RDBFL10   	.equ	0xf0061a74	; Read Data and Bit Flip Register 10
MC10_RDBFL11   	.equ	0xf0061a76	; Read Data and Bit Flip Register 11
MC10_RDBFL12   	.equ	0xf0061a78	; Read Data and Bit Flip Register 12
MC10_RDBFL13   	.equ	0xf0061a7a	; Read Data and Bit Flip Register 13
MC10_RDBFL14   	.equ	0xf0061a7c	; Read Data and Bit Flip Register 14
MC10_RDBFL15   	.equ	0xf0061a7e	; Read Data and Bit Flip Register 15
MC10_RDBFL16   	.equ	0xf0061a80	; Read Data and Bit Flip Register 16
MC10_RDBFL17   	.equ	0xf0061a82	; Read Data and Bit Flip Register 17
MC10_RDBFL18   	.equ	0xf0061a84	; Read Data and Bit Flip Register 18
MC10_RDBFL19   	.equ	0xf0061a86	; Read Data and Bit Flip Register 19
MC10_RDBFL2    	.equ	0xf0061a64	; Read Data and Bit Flip Register 2
MC10_RDBFL20   	.equ	0xf0061a88	; Read Data and Bit Flip Register 20
MC10_RDBFL21   	.equ	0xf0061a8a	; Read Data and Bit Flip Register 21
MC10_RDBFL22   	.equ	0xf0061a8c	; Read Data and Bit Flip Register 22
MC10_RDBFL23   	.equ	0xf0061a8e	; Read Data and Bit Flip Register 23
MC10_RDBFL24   	.equ	0xf0061a90	; Read Data and Bit Flip Register 24
MC10_RDBFL25   	.equ	0xf0061a92	; Read Data and Bit Flip Register 25
MC10_RDBFL26   	.equ	0xf0061a94	; Read Data and Bit Flip Register 26
MC10_RDBFL27   	.equ	0xf0061a96	; Read Data and Bit Flip Register 27
MC10_RDBFL28   	.equ	0xf0061a98	; Read Data and Bit Flip Register 28
MC10_RDBFL29   	.equ	0xf0061a9a	; Read Data and Bit Flip Register 29
MC10_RDBFL3    	.equ	0xf0061a66	; Read Data and Bit Flip Register 3
MC10_RDBFL30   	.equ	0xf0061a9c	; Read Data and Bit Flip Register 30
MC10_RDBFL31   	.equ	0xf0061a9e	; Read Data and Bit Flip Register 31
MC10_RDBFL32   	.equ	0xf0061aa0	; Read Data and Bit Flip Register 32
MC10_RDBFL33   	.equ	0xf0061aa2	; Read Data and Bit Flip Register 33
MC10_RDBFL34   	.equ	0xf0061aa4	; Read Data and Bit Flip Register 34
MC10_RDBFL35   	.equ	0xf0061aa6	; Read Data and Bit Flip Register 35
MC10_RDBFL36   	.equ	0xf0061aa8	; Read Data and Bit Flip Register 36
MC10_RDBFL37   	.equ	0xf0061aaa	; Read Data and Bit Flip Register 37
MC10_RDBFL38   	.equ	0xf0061aac	; Read Data and Bit Flip Register 38
MC10_RDBFL39   	.equ	0xf0061aae	; Read Data and Bit Flip Register 39
MC10_RDBFL4    	.equ	0xf0061a68	; Read Data and Bit Flip Register 4
MC10_RDBFL40   	.equ	0xf0061ab0	; Read Data and Bit Flip Register 40
MC10_RDBFL41   	.equ	0xf0061ab2	; Read Data and Bit Flip Register 41
MC10_RDBFL42   	.equ	0xf0061ab4	; Read Data and Bit Flip Register 42
MC10_RDBFL43   	.equ	0xf0061ab6	; Read Data and Bit Flip Register 43
MC10_RDBFL44   	.equ	0xf0061ab8	; Read Data and Bit Flip Register 44
MC10_RDBFL45   	.equ	0xf0061aba	; Read Data and Bit Flip Register 45
MC10_RDBFL46   	.equ	0xf0061abc	; Read Data and Bit Flip Register 46
MC10_RDBFL47   	.equ	0xf0061abe	; Read Data and Bit Flip Register 47
MC10_RDBFL48   	.equ	0xf0061ac0	; Read Data and Bit Flip Register 48
MC10_RDBFL49   	.equ	0xf0061ac2	; Read Data and Bit Flip Register 49
MC10_RDBFL5    	.equ	0xf0061a6a	; Read Data and Bit Flip Register 5
MC10_RDBFL50   	.equ	0xf0061ac4	; Read Data and Bit Flip Register 50
MC10_RDBFL51   	.equ	0xf0061ac6	; Read Data and Bit Flip Register 51
MC10_RDBFL52   	.equ	0xf0061ac8	; Read Data and Bit Flip Register 52
MC10_RDBFL53   	.equ	0xf0061aca	; Read Data and Bit Flip Register 53
MC10_RDBFL54   	.equ	0xf0061acc	; Read Data and Bit Flip Register 54
MC10_RDBFL55   	.equ	0xf0061ace	; Read Data and Bit Flip Register 55
MC10_RDBFL56   	.equ	0xf0061ad0	; Read Data and Bit Flip Register 56
MC10_RDBFL57   	.equ	0xf0061ad2	; Read Data and Bit Flip Register 57
MC10_RDBFL58   	.equ	0xf0061ad4	; Read Data and Bit Flip Register 58
MC10_RDBFL59   	.equ	0xf0061ad6	; Read Data and Bit Flip Register 59
MC10_RDBFL6    	.equ	0xf0061a6c	; Read Data and Bit Flip Register 6
MC10_RDBFL60   	.equ	0xf0061ad8	; Read Data and Bit Flip Register 60
MC10_RDBFL61   	.equ	0xf0061ada	; Read Data and Bit Flip Register 61
MC10_RDBFL62   	.equ	0xf0061adc	; Read Data and Bit Flip Register 62
MC10_RDBFL63   	.equ	0xf0061ade	; Read Data and Bit Flip Register 63
MC10_RDBFL64   	.equ	0xf0061ae0	; Read Data and Bit Flip Register 64
MC10_RDBFL65   	.equ	0xf0061ae2	; Read Data and Bit Flip Register 65
MC10_RDBFL66   	.equ	0xf0061ae4	; Read Data and Bit Flip Register 66
MC10_RDBFL7    	.equ	0xf0061a6e	; Read Data and Bit Flip Register 7
MC10_RDBFL8    	.equ	0xf0061a70	; Read Data and Bit Flip Register 8
MC10_RDBFL9    	.equ	0xf0061a72	; Read Data and Bit Flip Register 9
MC10_REVID     	.equ	0xf0061a0c	; Revision ID Register
MC11_CONFIG0   	.equ	0xf0061b00	; Configuration Register 0
MC11_CONFIG1   	.equ	0xf0061b02	; Configuration Register 1
MC11_ECCD      	.equ	0xf0061b10	; Memory ECC Detection Register
MC11_ECCS      	.equ	0xf0061b0e	; ECC Safety Register
MC11_ERRINFO0  	.equ	0xf0061bf2	; Error Information Register 0
MC11_ERRINFO1  	.equ	0xf0061bf4	; Error Information Register 1
MC11_ERRINFO2  	.equ	0xf0061bf6	; Error Information Register 2
MC11_ERRINFO3  	.equ	0xf0061bf8	; Error Information Register 3
MC11_ERRINFO4  	.equ	0xf0061bfa	; Error Information Register 4
MC11_ETRR0     	.equ	0xf0061b12	; Error Tracking Register 0
MC11_ETRR1     	.equ	0xf0061b14	; Error Tracking Register 1
MC11_ETRR2     	.equ	0xf0061b16	; Error Tracking Register 2
MC11_ETRR3     	.equ	0xf0061b18	; Error Tracking Register 3
MC11_ETRR4     	.equ	0xf0061b1a	; Error Tracking Register 4
MC11_MCONTROL  	.equ	0xf0061b04	; MBIST Control Register
MC11_MSTATUS   	.equ	0xf0061b06	; Status Register
MC11_RANGE     	.equ	0xf0061b08	; Range Register, single address mode
MC11_RDBFL0    	.equ	0xf0061b60	; Read Data and Bit Flip Register 0
MC11_RDBFL1    	.equ	0xf0061b62	; Read Data and Bit Flip Register 1
MC11_RDBFL10   	.equ	0xf0061b74	; Read Data and Bit Flip Register 10
MC11_RDBFL11   	.equ	0xf0061b76	; Read Data and Bit Flip Register 11
MC11_RDBFL12   	.equ	0xf0061b78	; Read Data and Bit Flip Register 12
MC11_RDBFL13   	.equ	0xf0061b7a	; Read Data and Bit Flip Register 13
MC11_RDBFL14   	.equ	0xf0061b7c	; Read Data and Bit Flip Register 14
MC11_RDBFL15   	.equ	0xf0061b7e	; Read Data and Bit Flip Register 15
MC11_RDBFL16   	.equ	0xf0061b80	; Read Data and Bit Flip Register 16
MC11_RDBFL17   	.equ	0xf0061b82	; Read Data and Bit Flip Register 17
MC11_RDBFL18   	.equ	0xf0061b84	; Read Data and Bit Flip Register 18
MC11_RDBFL19   	.equ	0xf0061b86	; Read Data and Bit Flip Register 19
MC11_RDBFL2    	.equ	0xf0061b64	; Read Data and Bit Flip Register 2
MC11_RDBFL20   	.equ	0xf0061b88	; Read Data and Bit Flip Register 20
MC11_RDBFL21   	.equ	0xf0061b8a	; Read Data and Bit Flip Register 21
MC11_RDBFL22   	.equ	0xf0061b8c	; Read Data and Bit Flip Register 22
MC11_RDBFL23   	.equ	0xf0061b8e	; Read Data and Bit Flip Register 23
MC11_RDBFL24   	.equ	0xf0061b90	; Read Data and Bit Flip Register 24
MC11_RDBFL25   	.equ	0xf0061b92	; Read Data and Bit Flip Register 25
MC11_RDBFL26   	.equ	0xf0061b94	; Read Data and Bit Flip Register 26
MC11_RDBFL27   	.equ	0xf0061b96	; Read Data and Bit Flip Register 27
MC11_RDBFL28   	.equ	0xf0061b98	; Read Data and Bit Flip Register 28
MC11_RDBFL29   	.equ	0xf0061b9a	; Read Data and Bit Flip Register 29
MC11_RDBFL3    	.equ	0xf0061b66	; Read Data and Bit Flip Register 3
MC11_RDBFL30   	.equ	0xf0061b9c	; Read Data and Bit Flip Register 30
MC11_RDBFL31   	.equ	0xf0061b9e	; Read Data and Bit Flip Register 31
MC11_RDBFL32   	.equ	0xf0061ba0	; Read Data and Bit Flip Register 32
MC11_RDBFL33   	.equ	0xf0061ba2	; Read Data and Bit Flip Register 33
MC11_RDBFL34   	.equ	0xf0061ba4	; Read Data and Bit Flip Register 34
MC11_RDBFL35   	.equ	0xf0061ba6	; Read Data and Bit Flip Register 35
MC11_RDBFL36   	.equ	0xf0061ba8	; Read Data and Bit Flip Register 36
MC11_RDBFL37   	.equ	0xf0061baa	; Read Data and Bit Flip Register 37
MC11_RDBFL38   	.equ	0xf0061bac	; Read Data and Bit Flip Register 38
MC11_RDBFL39   	.equ	0xf0061bae	; Read Data and Bit Flip Register 39
MC11_RDBFL4    	.equ	0xf0061b68	; Read Data and Bit Flip Register 4
MC11_RDBFL40   	.equ	0xf0061bb0	; Read Data and Bit Flip Register 40
MC11_RDBFL41   	.equ	0xf0061bb2	; Read Data and Bit Flip Register 41
MC11_RDBFL42   	.equ	0xf0061bb4	; Read Data and Bit Flip Register 42
MC11_RDBFL43   	.equ	0xf0061bb6	; Read Data and Bit Flip Register 43
MC11_RDBFL44   	.equ	0xf0061bb8	; Read Data and Bit Flip Register 44
MC11_RDBFL45   	.equ	0xf0061bba	; Read Data and Bit Flip Register 45
MC11_RDBFL46   	.equ	0xf0061bbc	; Read Data and Bit Flip Register 46
MC11_RDBFL47   	.equ	0xf0061bbe	; Read Data and Bit Flip Register 47
MC11_RDBFL48   	.equ	0xf0061bc0	; Read Data and Bit Flip Register 48
MC11_RDBFL49   	.equ	0xf0061bc2	; Read Data and Bit Flip Register 49
MC11_RDBFL5    	.equ	0xf0061b6a	; Read Data and Bit Flip Register 5
MC11_RDBFL50   	.equ	0xf0061bc4	; Read Data and Bit Flip Register 50
MC11_RDBFL51   	.equ	0xf0061bc6	; Read Data and Bit Flip Register 51
MC11_RDBFL52   	.equ	0xf0061bc8	; Read Data and Bit Flip Register 52
MC11_RDBFL53   	.equ	0xf0061bca	; Read Data and Bit Flip Register 53
MC11_RDBFL54   	.equ	0xf0061bcc	; Read Data and Bit Flip Register 54
MC11_RDBFL55   	.equ	0xf0061bce	; Read Data and Bit Flip Register 55
MC11_RDBFL56   	.equ	0xf0061bd0	; Read Data and Bit Flip Register 56
MC11_RDBFL57   	.equ	0xf0061bd2	; Read Data and Bit Flip Register 57
MC11_RDBFL58   	.equ	0xf0061bd4	; Read Data and Bit Flip Register 58
MC11_RDBFL59   	.equ	0xf0061bd6	; Read Data and Bit Flip Register 59
MC11_RDBFL6    	.equ	0xf0061b6c	; Read Data and Bit Flip Register 6
MC11_RDBFL60   	.equ	0xf0061bd8	; Read Data and Bit Flip Register 60
MC11_RDBFL61   	.equ	0xf0061bda	; Read Data and Bit Flip Register 61
MC11_RDBFL62   	.equ	0xf0061bdc	; Read Data and Bit Flip Register 62
MC11_RDBFL63   	.equ	0xf0061bde	; Read Data and Bit Flip Register 63
MC11_RDBFL64   	.equ	0xf0061be0	; Read Data and Bit Flip Register 64
MC11_RDBFL65   	.equ	0xf0061be2	; Read Data and Bit Flip Register 65
MC11_RDBFL66   	.equ	0xf0061be4	; Read Data and Bit Flip Register 66
MC11_RDBFL7    	.equ	0xf0061b6e	; Read Data and Bit Flip Register 7
MC11_RDBFL8    	.equ	0xf0061b70	; Read Data and Bit Flip Register 8
MC11_RDBFL9    	.equ	0xf0061b72	; Read Data and Bit Flip Register 9
MC11_REVID     	.equ	0xf0061b0c	; Revision ID Register
MC12_CONFIG0   	.equ	0xf0061c00	; Configuration Register 0
MC12_CONFIG1   	.equ	0xf0061c02	; Configuration Register 1
MC12_ECCD      	.equ	0xf0061c10	; Memory ECC Detection Register
MC12_ECCS      	.equ	0xf0061c0e	; ECC Safety Register
MC12_ERRINFO0  	.equ	0xf0061cf2	; Error Information Register 0
MC12_ERRINFO1  	.equ	0xf0061cf4	; Error Information Register 1
MC12_ERRINFO2  	.equ	0xf0061cf6	; Error Information Register 2
MC12_ERRINFO3  	.equ	0xf0061cf8	; Error Information Register 3
MC12_ERRINFO4  	.equ	0xf0061cfa	; Error Information Register 4
MC12_ETRR0     	.equ	0xf0061c12	; Error Tracking Register 0
MC12_ETRR1     	.equ	0xf0061c14	; Error Tracking Register 1
MC12_ETRR2     	.equ	0xf0061c16	; Error Tracking Register 2
MC12_ETRR3     	.equ	0xf0061c18	; Error Tracking Register 3
MC12_ETRR4     	.equ	0xf0061c1a	; Error Tracking Register 4
MC12_MCONTROL  	.equ	0xf0061c04	; MBIST Control Register
MC12_MSTATUS   	.equ	0xf0061c06	; Status Register
MC12_RANGE     	.equ	0xf0061c08	; Range Register, single address mode
MC12_RDBFL0    	.equ	0xf0061c60	; Read Data and Bit Flip Register 0
MC12_RDBFL1    	.equ	0xf0061c62	; Read Data and Bit Flip Register 1
MC12_RDBFL10   	.equ	0xf0061c74	; Read Data and Bit Flip Register 10
MC12_RDBFL11   	.equ	0xf0061c76	; Read Data and Bit Flip Register 11
MC12_RDBFL12   	.equ	0xf0061c78	; Read Data and Bit Flip Register 12
MC12_RDBFL13   	.equ	0xf0061c7a	; Read Data and Bit Flip Register 13
MC12_RDBFL14   	.equ	0xf0061c7c	; Read Data and Bit Flip Register 14
MC12_RDBFL15   	.equ	0xf0061c7e	; Read Data and Bit Flip Register 15
MC12_RDBFL16   	.equ	0xf0061c80	; Read Data and Bit Flip Register 16
MC12_RDBFL17   	.equ	0xf0061c82	; Read Data and Bit Flip Register 17
MC12_RDBFL18   	.equ	0xf0061c84	; Read Data and Bit Flip Register 18
MC12_RDBFL19   	.equ	0xf0061c86	; Read Data and Bit Flip Register 19
MC12_RDBFL2    	.equ	0xf0061c64	; Read Data and Bit Flip Register 2
MC12_RDBFL20   	.equ	0xf0061c88	; Read Data and Bit Flip Register 20
MC12_RDBFL21   	.equ	0xf0061c8a	; Read Data and Bit Flip Register 21
MC12_RDBFL22   	.equ	0xf0061c8c	; Read Data and Bit Flip Register 22
MC12_RDBFL23   	.equ	0xf0061c8e	; Read Data and Bit Flip Register 23
MC12_RDBFL24   	.equ	0xf0061c90	; Read Data and Bit Flip Register 24
MC12_RDBFL25   	.equ	0xf0061c92	; Read Data and Bit Flip Register 25
MC12_RDBFL26   	.equ	0xf0061c94	; Read Data and Bit Flip Register 26
MC12_RDBFL27   	.equ	0xf0061c96	; Read Data and Bit Flip Register 27
MC12_RDBFL28   	.equ	0xf0061c98	; Read Data and Bit Flip Register 28
MC12_RDBFL29   	.equ	0xf0061c9a	; Read Data and Bit Flip Register 29
MC12_RDBFL3    	.equ	0xf0061c66	; Read Data and Bit Flip Register 3
MC12_RDBFL30   	.equ	0xf0061c9c	; Read Data and Bit Flip Register 30
MC12_RDBFL31   	.equ	0xf0061c9e	; Read Data and Bit Flip Register 31
MC12_RDBFL32   	.equ	0xf0061ca0	; Read Data and Bit Flip Register 32
MC12_RDBFL33   	.equ	0xf0061ca2	; Read Data and Bit Flip Register 33
MC12_RDBFL34   	.equ	0xf0061ca4	; Read Data and Bit Flip Register 34
MC12_RDBFL35   	.equ	0xf0061ca6	; Read Data and Bit Flip Register 35
MC12_RDBFL36   	.equ	0xf0061ca8	; Read Data and Bit Flip Register 36
MC12_RDBFL37   	.equ	0xf0061caa	; Read Data and Bit Flip Register 37
MC12_RDBFL38   	.equ	0xf0061cac	; Read Data and Bit Flip Register 38
MC12_RDBFL39   	.equ	0xf0061cae	; Read Data and Bit Flip Register 39
MC12_RDBFL4    	.equ	0xf0061c68	; Read Data and Bit Flip Register 4
MC12_RDBFL40   	.equ	0xf0061cb0	; Read Data and Bit Flip Register 40
MC12_RDBFL41   	.equ	0xf0061cb2	; Read Data and Bit Flip Register 41
MC12_RDBFL42   	.equ	0xf0061cb4	; Read Data and Bit Flip Register 42
MC12_RDBFL43   	.equ	0xf0061cb6	; Read Data and Bit Flip Register 43
MC12_RDBFL44   	.equ	0xf0061cb8	; Read Data and Bit Flip Register 44
MC12_RDBFL45   	.equ	0xf0061cba	; Read Data and Bit Flip Register 45
MC12_RDBFL46   	.equ	0xf0061cbc	; Read Data and Bit Flip Register 46
MC12_RDBFL47   	.equ	0xf0061cbe	; Read Data and Bit Flip Register 47
MC12_RDBFL48   	.equ	0xf0061cc0	; Read Data and Bit Flip Register 48
MC12_RDBFL49   	.equ	0xf0061cc2	; Read Data and Bit Flip Register 49
MC12_RDBFL5    	.equ	0xf0061c6a	; Read Data and Bit Flip Register 5
MC12_RDBFL50   	.equ	0xf0061cc4	; Read Data and Bit Flip Register 50
MC12_RDBFL51   	.equ	0xf0061cc6	; Read Data and Bit Flip Register 51
MC12_RDBFL52   	.equ	0xf0061cc8	; Read Data and Bit Flip Register 52
MC12_RDBFL53   	.equ	0xf0061cca	; Read Data and Bit Flip Register 53
MC12_RDBFL54   	.equ	0xf0061ccc	; Read Data and Bit Flip Register 54
MC12_RDBFL55   	.equ	0xf0061cce	; Read Data and Bit Flip Register 55
MC12_RDBFL56   	.equ	0xf0061cd0	; Read Data and Bit Flip Register 56
MC12_RDBFL57   	.equ	0xf0061cd2	; Read Data and Bit Flip Register 57
MC12_RDBFL58   	.equ	0xf0061cd4	; Read Data and Bit Flip Register 58
MC12_RDBFL59   	.equ	0xf0061cd6	; Read Data and Bit Flip Register 59
MC12_RDBFL6    	.equ	0xf0061c6c	; Read Data and Bit Flip Register 6
MC12_RDBFL60   	.equ	0xf0061cd8	; Read Data and Bit Flip Register 60
MC12_RDBFL61   	.equ	0xf0061cda	; Read Data and Bit Flip Register 61
MC12_RDBFL62   	.equ	0xf0061cdc	; Read Data and Bit Flip Register 62
MC12_RDBFL63   	.equ	0xf0061cde	; Read Data and Bit Flip Register 63
MC12_RDBFL64   	.equ	0xf0061ce0	; Read Data and Bit Flip Register 64
MC12_RDBFL65   	.equ	0xf0061ce2	; Read Data and Bit Flip Register 65
MC12_RDBFL66   	.equ	0xf0061ce4	; Read Data and Bit Flip Register 66
MC12_RDBFL7    	.equ	0xf0061c6e	; Read Data and Bit Flip Register 7
MC12_RDBFL8    	.equ	0xf0061c70	; Read Data and Bit Flip Register 8
MC12_RDBFL9    	.equ	0xf0061c72	; Read Data and Bit Flip Register 9
MC12_REVID     	.equ	0xf0061c0c	; Revision ID Register
MC13_CONFIG0   	.equ	0xf0061d00	; Configuration Register 0
MC13_CONFIG1   	.equ	0xf0061d02	; Configuration Register 1
MC13_ECCD      	.equ	0xf0061d10	; Memory ECC Detection Register
MC13_ECCS      	.equ	0xf0061d0e	; ECC Safety Register
MC13_ERRINFO0  	.equ	0xf0061df2	; Error Information Register 0
MC13_ERRINFO1  	.equ	0xf0061df4	; Error Information Register 1
MC13_ERRINFO2  	.equ	0xf0061df6	; Error Information Register 2
MC13_ERRINFO3  	.equ	0xf0061df8	; Error Information Register 3
MC13_ERRINFO4  	.equ	0xf0061dfa	; Error Information Register 4
MC13_ETRR0     	.equ	0xf0061d12	; Error Tracking Register 0
MC13_ETRR1     	.equ	0xf0061d14	; Error Tracking Register 1
MC13_ETRR2     	.equ	0xf0061d16	; Error Tracking Register 2
MC13_ETRR3     	.equ	0xf0061d18	; Error Tracking Register 3
MC13_ETRR4     	.equ	0xf0061d1a	; Error Tracking Register 4
MC13_MCONTROL  	.equ	0xf0061d04	; MBIST Control Register
MC13_MSTATUS   	.equ	0xf0061d06	; Status Register
MC13_RANGE     	.equ	0xf0061d08	; Range Register, single address mode
MC13_RDBFL0    	.equ	0xf0061d60	; Read Data and Bit Flip Register 0
MC13_RDBFL1    	.equ	0xf0061d62	; Read Data and Bit Flip Register 1
MC13_RDBFL10   	.equ	0xf0061d74	; Read Data and Bit Flip Register 10
MC13_RDBFL11   	.equ	0xf0061d76	; Read Data and Bit Flip Register 11
MC13_RDBFL12   	.equ	0xf0061d78	; Read Data and Bit Flip Register 12
MC13_RDBFL13   	.equ	0xf0061d7a	; Read Data and Bit Flip Register 13
MC13_RDBFL14   	.equ	0xf0061d7c	; Read Data and Bit Flip Register 14
MC13_RDBFL15   	.equ	0xf0061d7e	; Read Data and Bit Flip Register 15
MC13_RDBFL16   	.equ	0xf0061d80	; Read Data and Bit Flip Register 16
MC13_RDBFL17   	.equ	0xf0061d82	; Read Data and Bit Flip Register 17
MC13_RDBFL18   	.equ	0xf0061d84	; Read Data and Bit Flip Register 18
MC13_RDBFL19   	.equ	0xf0061d86	; Read Data and Bit Flip Register 19
MC13_RDBFL2    	.equ	0xf0061d64	; Read Data and Bit Flip Register 2
MC13_RDBFL20   	.equ	0xf0061d88	; Read Data and Bit Flip Register 20
MC13_RDBFL21   	.equ	0xf0061d8a	; Read Data and Bit Flip Register 21
MC13_RDBFL22   	.equ	0xf0061d8c	; Read Data and Bit Flip Register 22
MC13_RDBFL23   	.equ	0xf0061d8e	; Read Data and Bit Flip Register 23
MC13_RDBFL24   	.equ	0xf0061d90	; Read Data and Bit Flip Register 24
MC13_RDBFL25   	.equ	0xf0061d92	; Read Data and Bit Flip Register 25
MC13_RDBFL26   	.equ	0xf0061d94	; Read Data and Bit Flip Register 26
MC13_RDBFL27   	.equ	0xf0061d96	; Read Data and Bit Flip Register 27
MC13_RDBFL28   	.equ	0xf0061d98	; Read Data and Bit Flip Register 28
MC13_RDBFL29   	.equ	0xf0061d9a	; Read Data and Bit Flip Register 29
MC13_RDBFL3    	.equ	0xf0061d66	; Read Data and Bit Flip Register 3
MC13_RDBFL30   	.equ	0xf0061d9c	; Read Data and Bit Flip Register 30
MC13_RDBFL31   	.equ	0xf0061d9e	; Read Data and Bit Flip Register 31
MC13_RDBFL32   	.equ	0xf0061da0	; Read Data and Bit Flip Register 32
MC13_RDBFL33   	.equ	0xf0061da2	; Read Data and Bit Flip Register 33
MC13_RDBFL34   	.equ	0xf0061da4	; Read Data and Bit Flip Register 34
MC13_RDBFL35   	.equ	0xf0061da6	; Read Data and Bit Flip Register 35
MC13_RDBFL36   	.equ	0xf0061da8	; Read Data and Bit Flip Register 36
MC13_RDBFL37   	.equ	0xf0061daa	; Read Data and Bit Flip Register 37
MC13_RDBFL38   	.equ	0xf0061dac	; Read Data and Bit Flip Register 38
MC13_RDBFL39   	.equ	0xf0061dae	; Read Data and Bit Flip Register 39
MC13_RDBFL4    	.equ	0xf0061d68	; Read Data and Bit Flip Register 4
MC13_RDBFL40   	.equ	0xf0061db0	; Read Data and Bit Flip Register 40
MC13_RDBFL41   	.equ	0xf0061db2	; Read Data and Bit Flip Register 41
MC13_RDBFL42   	.equ	0xf0061db4	; Read Data and Bit Flip Register 42
MC13_RDBFL43   	.equ	0xf0061db6	; Read Data and Bit Flip Register 43
MC13_RDBFL44   	.equ	0xf0061db8	; Read Data and Bit Flip Register 44
MC13_RDBFL45   	.equ	0xf0061dba	; Read Data and Bit Flip Register 45
MC13_RDBFL46   	.equ	0xf0061dbc	; Read Data and Bit Flip Register 46
MC13_RDBFL47   	.equ	0xf0061dbe	; Read Data and Bit Flip Register 47
MC13_RDBFL48   	.equ	0xf0061dc0	; Read Data and Bit Flip Register 48
MC13_RDBFL49   	.equ	0xf0061dc2	; Read Data and Bit Flip Register 49
MC13_RDBFL5    	.equ	0xf0061d6a	; Read Data and Bit Flip Register 5
MC13_RDBFL50   	.equ	0xf0061dc4	; Read Data and Bit Flip Register 50
MC13_RDBFL51   	.equ	0xf0061dc6	; Read Data and Bit Flip Register 51
MC13_RDBFL52   	.equ	0xf0061dc8	; Read Data and Bit Flip Register 52
MC13_RDBFL53   	.equ	0xf0061dca	; Read Data and Bit Flip Register 53
MC13_RDBFL54   	.equ	0xf0061dcc	; Read Data and Bit Flip Register 54
MC13_RDBFL55   	.equ	0xf0061dce	; Read Data and Bit Flip Register 55
MC13_RDBFL56   	.equ	0xf0061dd0	; Read Data and Bit Flip Register 56
MC13_RDBFL57   	.equ	0xf0061dd2	; Read Data and Bit Flip Register 57
MC13_RDBFL58   	.equ	0xf0061dd4	; Read Data and Bit Flip Register 58
MC13_RDBFL59   	.equ	0xf0061dd6	; Read Data and Bit Flip Register 59
MC13_RDBFL6    	.equ	0xf0061d6c	; Read Data and Bit Flip Register 6
MC13_RDBFL60   	.equ	0xf0061dd8	; Read Data and Bit Flip Register 60
MC13_RDBFL61   	.equ	0xf0061dda	; Read Data and Bit Flip Register 61
MC13_RDBFL62   	.equ	0xf0061ddc	; Read Data and Bit Flip Register 62
MC13_RDBFL63   	.equ	0xf0061dde	; Read Data and Bit Flip Register 63
MC13_RDBFL64   	.equ	0xf0061de0	; Read Data and Bit Flip Register 64
MC13_RDBFL65   	.equ	0xf0061de2	; Read Data and Bit Flip Register 65
MC13_RDBFL66   	.equ	0xf0061de4	; Read Data and Bit Flip Register 66
MC13_RDBFL7    	.equ	0xf0061d6e	; Read Data and Bit Flip Register 7
MC13_RDBFL8    	.equ	0xf0061d70	; Read Data and Bit Flip Register 8
MC13_RDBFL9    	.equ	0xf0061d72	; Read Data and Bit Flip Register 9
MC13_REVID     	.equ	0xf0061d0c	; Revision ID Register
MC14_CONFIG0   	.equ	0xf0061e00	; Configuration Register 0
MC14_CONFIG1   	.equ	0xf0061e02	; Configuration Register 1
MC14_ECCD      	.equ	0xf0061e10	; Memory ECC Detection Register
MC14_ECCS      	.equ	0xf0061e0e	; ECC Safety Register
MC14_ERRINFO0  	.equ	0xf0061ef2	; Error Information Register 0
MC14_ERRINFO1  	.equ	0xf0061ef4	; Error Information Register 1
MC14_ERRINFO2  	.equ	0xf0061ef6	; Error Information Register 2
MC14_ERRINFO3  	.equ	0xf0061ef8	; Error Information Register 3
MC14_ERRINFO4  	.equ	0xf0061efa	; Error Information Register 4
MC14_ETRR0     	.equ	0xf0061e12	; Error Tracking Register 0
MC14_ETRR1     	.equ	0xf0061e14	; Error Tracking Register 1
MC14_ETRR2     	.equ	0xf0061e16	; Error Tracking Register 2
MC14_ETRR3     	.equ	0xf0061e18	; Error Tracking Register 3
MC14_ETRR4     	.equ	0xf0061e1a	; Error Tracking Register 4
MC14_MCONTROL  	.equ	0xf0061e04	; MBIST Control Register
MC14_MSTATUS   	.equ	0xf0061e06	; Status Register
MC14_RANGE     	.equ	0xf0061e08	; Range Register, single address mode
MC14_RDBFL0    	.equ	0xf0061e60	; Read Data and Bit Flip Register 0
MC14_RDBFL1    	.equ	0xf0061e62	; Read Data and Bit Flip Register 1
MC14_RDBFL10   	.equ	0xf0061e74	; Read Data and Bit Flip Register 10
MC14_RDBFL11   	.equ	0xf0061e76	; Read Data and Bit Flip Register 11
MC14_RDBFL12   	.equ	0xf0061e78	; Read Data and Bit Flip Register 12
MC14_RDBFL13   	.equ	0xf0061e7a	; Read Data and Bit Flip Register 13
MC14_RDBFL14   	.equ	0xf0061e7c	; Read Data and Bit Flip Register 14
MC14_RDBFL15   	.equ	0xf0061e7e	; Read Data and Bit Flip Register 15
MC14_RDBFL16   	.equ	0xf0061e80	; Read Data and Bit Flip Register 16
MC14_RDBFL17   	.equ	0xf0061e82	; Read Data and Bit Flip Register 17
MC14_RDBFL18   	.equ	0xf0061e84	; Read Data and Bit Flip Register 18
MC14_RDBFL19   	.equ	0xf0061e86	; Read Data and Bit Flip Register 19
MC14_RDBFL2    	.equ	0xf0061e64	; Read Data and Bit Flip Register 2
MC14_RDBFL20   	.equ	0xf0061e88	; Read Data and Bit Flip Register 20
MC14_RDBFL21   	.equ	0xf0061e8a	; Read Data and Bit Flip Register 21
MC14_RDBFL22   	.equ	0xf0061e8c	; Read Data and Bit Flip Register 22
MC14_RDBFL23   	.equ	0xf0061e8e	; Read Data and Bit Flip Register 23
MC14_RDBFL24   	.equ	0xf0061e90	; Read Data and Bit Flip Register 24
MC14_RDBFL25   	.equ	0xf0061e92	; Read Data and Bit Flip Register 25
MC14_RDBFL26   	.equ	0xf0061e94	; Read Data and Bit Flip Register 26
MC14_RDBFL27   	.equ	0xf0061e96	; Read Data and Bit Flip Register 27
MC14_RDBFL28   	.equ	0xf0061e98	; Read Data and Bit Flip Register 28
MC14_RDBFL29   	.equ	0xf0061e9a	; Read Data and Bit Flip Register 29
MC14_RDBFL3    	.equ	0xf0061e66	; Read Data and Bit Flip Register 3
MC14_RDBFL30   	.equ	0xf0061e9c	; Read Data and Bit Flip Register 30
MC14_RDBFL31   	.equ	0xf0061e9e	; Read Data and Bit Flip Register 31
MC14_RDBFL32   	.equ	0xf0061ea0	; Read Data and Bit Flip Register 32
MC14_RDBFL33   	.equ	0xf0061ea2	; Read Data and Bit Flip Register 33
MC14_RDBFL34   	.equ	0xf0061ea4	; Read Data and Bit Flip Register 34
MC14_RDBFL35   	.equ	0xf0061ea6	; Read Data and Bit Flip Register 35
MC14_RDBFL36   	.equ	0xf0061ea8	; Read Data and Bit Flip Register 36
MC14_RDBFL37   	.equ	0xf0061eaa	; Read Data and Bit Flip Register 37
MC14_RDBFL38   	.equ	0xf0061eac	; Read Data and Bit Flip Register 38
MC14_RDBFL39   	.equ	0xf0061eae	; Read Data and Bit Flip Register 39
MC14_RDBFL4    	.equ	0xf0061e68	; Read Data and Bit Flip Register 4
MC14_RDBFL40   	.equ	0xf0061eb0	; Read Data and Bit Flip Register 40
MC14_RDBFL41   	.equ	0xf0061eb2	; Read Data and Bit Flip Register 41
MC14_RDBFL42   	.equ	0xf0061eb4	; Read Data and Bit Flip Register 42
MC14_RDBFL43   	.equ	0xf0061eb6	; Read Data and Bit Flip Register 43
MC14_RDBFL44   	.equ	0xf0061eb8	; Read Data and Bit Flip Register 44
MC14_RDBFL45   	.equ	0xf0061eba	; Read Data and Bit Flip Register 45
MC14_RDBFL46   	.equ	0xf0061ebc	; Read Data and Bit Flip Register 46
MC14_RDBFL47   	.equ	0xf0061ebe	; Read Data and Bit Flip Register 47
MC14_RDBFL48   	.equ	0xf0061ec0	; Read Data and Bit Flip Register 48
MC14_RDBFL49   	.equ	0xf0061ec2	; Read Data and Bit Flip Register 49
MC14_RDBFL5    	.equ	0xf0061e6a	; Read Data and Bit Flip Register 5
MC14_RDBFL50   	.equ	0xf0061ec4	; Read Data and Bit Flip Register 50
MC14_RDBFL51   	.equ	0xf0061ec6	; Read Data and Bit Flip Register 51
MC14_RDBFL52   	.equ	0xf0061ec8	; Read Data and Bit Flip Register 52
MC14_RDBFL53   	.equ	0xf0061eca	; Read Data and Bit Flip Register 53
MC14_RDBFL54   	.equ	0xf0061ecc	; Read Data and Bit Flip Register 54
MC14_RDBFL55   	.equ	0xf0061ece	; Read Data and Bit Flip Register 55
MC14_RDBFL56   	.equ	0xf0061ed0	; Read Data and Bit Flip Register 56
MC14_RDBFL57   	.equ	0xf0061ed2	; Read Data and Bit Flip Register 57
MC14_RDBFL58   	.equ	0xf0061ed4	; Read Data and Bit Flip Register 58
MC14_RDBFL59   	.equ	0xf0061ed6	; Read Data and Bit Flip Register 59
MC14_RDBFL6    	.equ	0xf0061e6c	; Read Data and Bit Flip Register 6
MC14_RDBFL60   	.equ	0xf0061ed8	; Read Data and Bit Flip Register 60
MC14_RDBFL61   	.equ	0xf0061eda	; Read Data and Bit Flip Register 61
MC14_RDBFL62   	.equ	0xf0061edc	; Read Data and Bit Flip Register 62
MC14_RDBFL63   	.equ	0xf0061ede	; Read Data and Bit Flip Register 63
MC14_RDBFL64   	.equ	0xf0061ee0	; Read Data and Bit Flip Register 64
MC14_RDBFL65   	.equ	0xf0061ee2	; Read Data and Bit Flip Register 65
MC14_RDBFL66   	.equ	0xf0061ee4	; Read Data and Bit Flip Register 66
MC14_RDBFL7    	.equ	0xf0061e6e	; Read Data and Bit Flip Register 7
MC14_RDBFL8    	.equ	0xf0061e70	; Read Data and Bit Flip Register 8
MC14_RDBFL9    	.equ	0xf0061e72	; Read Data and Bit Flip Register 9
MC14_REVID     	.equ	0xf0061e0c	; Revision ID Register
MC15_CONFIG0   	.equ	0xf0061f00	; Configuration Register 0
MC15_CONFIG1   	.equ	0xf0061f02	; Configuration Register 1
MC15_ECCD      	.equ	0xf0061f10	; Memory ECC Detection Register
MC15_ECCS      	.equ	0xf0061f0e	; ECC Safety Register
MC15_ERRINFO0  	.equ	0xf0061ff2	; Error Information Register 0
MC15_ERRINFO1  	.equ	0xf0061ff4	; Error Information Register 1
MC15_ERRINFO2  	.equ	0xf0061ff6	; Error Information Register 2
MC15_ERRINFO3  	.equ	0xf0061ff8	; Error Information Register 3
MC15_ERRINFO4  	.equ	0xf0061ffa	; Error Information Register 4
MC15_ETRR0     	.equ	0xf0061f12	; Error Tracking Register 0
MC15_ETRR1     	.equ	0xf0061f14	; Error Tracking Register 1
MC15_ETRR2     	.equ	0xf0061f16	; Error Tracking Register 2
MC15_ETRR3     	.equ	0xf0061f18	; Error Tracking Register 3
MC15_ETRR4     	.equ	0xf0061f1a	; Error Tracking Register 4
MC15_MCONTROL  	.equ	0xf0061f04	; MBIST Control Register
MC15_MSTATUS   	.equ	0xf0061f06	; Status Register
MC15_RANGE     	.equ	0xf0061f08	; Range Register, single address mode
MC15_RDBFL0    	.equ	0xf0061f60	; Read Data and Bit Flip Register 0
MC15_RDBFL1    	.equ	0xf0061f62	; Read Data and Bit Flip Register 1
MC15_RDBFL10   	.equ	0xf0061f74	; Read Data and Bit Flip Register 10
MC15_RDBFL11   	.equ	0xf0061f76	; Read Data and Bit Flip Register 11
MC15_RDBFL12   	.equ	0xf0061f78	; Read Data and Bit Flip Register 12
MC15_RDBFL13   	.equ	0xf0061f7a	; Read Data and Bit Flip Register 13
MC15_RDBFL14   	.equ	0xf0061f7c	; Read Data and Bit Flip Register 14
MC15_RDBFL15   	.equ	0xf0061f7e	; Read Data and Bit Flip Register 15
MC15_RDBFL16   	.equ	0xf0061f80	; Read Data and Bit Flip Register 16
MC15_RDBFL17   	.equ	0xf0061f82	; Read Data and Bit Flip Register 17
MC15_RDBFL18   	.equ	0xf0061f84	; Read Data and Bit Flip Register 18
MC15_RDBFL19   	.equ	0xf0061f86	; Read Data and Bit Flip Register 19
MC15_RDBFL2    	.equ	0xf0061f64	; Read Data and Bit Flip Register 2
MC15_RDBFL20   	.equ	0xf0061f88	; Read Data and Bit Flip Register 20
MC15_RDBFL21   	.equ	0xf0061f8a	; Read Data and Bit Flip Register 21
MC15_RDBFL22   	.equ	0xf0061f8c	; Read Data and Bit Flip Register 22
MC15_RDBFL23   	.equ	0xf0061f8e	; Read Data and Bit Flip Register 23
MC15_RDBFL24   	.equ	0xf0061f90	; Read Data and Bit Flip Register 24
MC15_RDBFL25   	.equ	0xf0061f92	; Read Data and Bit Flip Register 25
MC15_RDBFL26   	.equ	0xf0061f94	; Read Data and Bit Flip Register 26
MC15_RDBFL27   	.equ	0xf0061f96	; Read Data and Bit Flip Register 27
MC15_RDBFL28   	.equ	0xf0061f98	; Read Data and Bit Flip Register 28
MC15_RDBFL29   	.equ	0xf0061f9a	; Read Data and Bit Flip Register 29
MC15_RDBFL3    	.equ	0xf0061f66	; Read Data and Bit Flip Register 3
MC15_RDBFL30   	.equ	0xf0061f9c	; Read Data and Bit Flip Register 30
MC15_RDBFL31   	.equ	0xf0061f9e	; Read Data and Bit Flip Register 31
MC15_RDBFL32   	.equ	0xf0061fa0	; Read Data and Bit Flip Register 32
MC15_RDBFL33   	.equ	0xf0061fa2	; Read Data and Bit Flip Register 33
MC15_RDBFL34   	.equ	0xf0061fa4	; Read Data and Bit Flip Register 34
MC15_RDBFL35   	.equ	0xf0061fa6	; Read Data and Bit Flip Register 35
MC15_RDBFL36   	.equ	0xf0061fa8	; Read Data and Bit Flip Register 36
MC15_RDBFL37   	.equ	0xf0061faa	; Read Data and Bit Flip Register 37
MC15_RDBFL38   	.equ	0xf0061fac	; Read Data and Bit Flip Register 38
MC15_RDBFL39   	.equ	0xf0061fae	; Read Data and Bit Flip Register 39
MC15_RDBFL4    	.equ	0xf0061f68	; Read Data and Bit Flip Register 4
MC15_RDBFL40   	.equ	0xf0061fb0	; Read Data and Bit Flip Register 40
MC15_RDBFL41   	.equ	0xf0061fb2	; Read Data and Bit Flip Register 41
MC15_RDBFL42   	.equ	0xf0061fb4	; Read Data and Bit Flip Register 42
MC15_RDBFL43   	.equ	0xf0061fb6	; Read Data and Bit Flip Register 43
MC15_RDBFL44   	.equ	0xf0061fb8	; Read Data and Bit Flip Register 44
MC15_RDBFL45   	.equ	0xf0061fba	; Read Data and Bit Flip Register 45
MC15_RDBFL46   	.equ	0xf0061fbc	; Read Data and Bit Flip Register 46
MC15_RDBFL47   	.equ	0xf0061fbe	; Read Data and Bit Flip Register 47
MC15_RDBFL48   	.equ	0xf0061fc0	; Read Data and Bit Flip Register 48
MC15_RDBFL49   	.equ	0xf0061fc2	; Read Data and Bit Flip Register 49
MC15_RDBFL5    	.equ	0xf0061f6a	; Read Data and Bit Flip Register 5
MC15_RDBFL50   	.equ	0xf0061fc4	; Read Data and Bit Flip Register 50
MC15_RDBFL51   	.equ	0xf0061fc6	; Read Data and Bit Flip Register 51
MC15_RDBFL52   	.equ	0xf0061fc8	; Read Data and Bit Flip Register 52
MC15_RDBFL53   	.equ	0xf0061fca	; Read Data and Bit Flip Register 53
MC15_RDBFL54   	.equ	0xf0061fcc	; Read Data and Bit Flip Register 54
MC15_RDBFL55   	.equ	0xf0061fce	; Read Data and Bit Flip Register 55
MC15_RDBFL56   	.equ	0xf0061fd0	; Read Data and Bit Flip Register 56
MC15_RDBFL57   	.equ	0xf0061fd2	; Read Data and Bit Flip Register 57
MC15_RDBFL58   	.equ	0xf0061fd4	; Read Data and Bit Flip Register 58
MC15_RDBFL59   	.equ	0xf0061fd6	; Read Data and Bit Flip Register 59
MC15_RDBFL6    	.equ	0xf0061f6c	; Read Data and Bit Flip Register 6
MC15_RDBFL60   	.equ	0xf0061fd8	; Read Data and Bit Flip Register 60
MC15_RDBFL61   	.equ	0xf0061fda	; Read Data and Bit Flip Register 61
MC15_RDBFL62   	.equ	0xf0061fdc	; Read Data and Bit Flip Register 62
MC15_RDBFL63   	.equ	0xf0061fde	; Read Data and Bit Flip Register 63
MC15_RDBFL64   	.equ	0xf0061fe0	; Read Data and Bit Flip Register 64
MC15_RDBFL65   	.equ	0xf0061fe2	; Read Data and Bit Flip Register 65
MC15_RDBFL66   	.equ	0xf0061fe4	; Read Data and Bit Flip Register 66
MC15_RDBFL7    	.equ	0xf0061f6e	; Read Data and Bit Flip Register 7
MC15_RDBFL8    	.equ	0xf0061f70	; Read Data and Bit Flip Register 8
MC15_RDBFL9    	.equ	0xf0061f72	; Read Data and Bit Flip Register 9
MC15_REVID     	.equ	0xf0061f0c	; Revision ID Register
MC16_CONFIG0   	.equ	0xf0062000	; Configuration Register 0
MC16_CONFIG1   	.equ	0xf0062002	; Configuration Register 1
MC16_ECCD      	.equ	0xf0062010	; Memory ECC Detection Register
MC16_ECCS      	.equ	0xf006200e	; ECC Safety Register
MC16_ERRINFO0  	.equ	0xf00620f2	; Error Information Register 0
MC16_ERRINFO1  	.equ	0xf00620f4	; Error Information Register 1
MC16_ERRINFO2  	.equ	0xf00620f6	; Error Information Register 2
MC16_ERRINFO3  	.equ	0xf00620f8	; Error Information Register 3
MC16_ERRINFO4  	.equ	0xf00620fa	; Error Information Register 4
MC16_ETRR0     	.equ	0xf0062012	; Error Tracking Register 0
MC16_ETRR1     	.equ	0xf0062014	; Error Tracking Register 1
MC16_ETRR2     	.equ	0xf0062016	; Error Tracking Register 2
MC16_ETRR3     	.equ	0xf0062018	; Error Tracking Register 3
MC16_ETRR4     	.equ	0xf006201a	; Error Tracking Register 4
MC16_MCONTROL  	.equ	0xf0062004	; MBIST Control Register
MC16_MSTATUS   	.equ	0xf0062006	; Status Register
MC16_RANGE     	.equ	0xf0062008	; Range Register, single address mode
MC16_RDBFL0    	.equ	0xf0062060	; Read Data and Bit Flip Register 0
MC16_RDBFL1    	.equ	0xf0062062	; Read Data and Bit Flip Register 1
MC16_RDBFL10   	.equ	0xf0062074	; Read Data and Bit Flip Register 10
MC16_RDBFL11   	.equ	0xf0062076	; Read Data and Bit Flip Register 11
MC16_RDBFL12   	.equ	0xf0062078	; Read Data and Bit Flip Register 12
MC16_RDBFL13   	.equ	0xf006207a	; Read Data and Bit Flip Register 13
MC16_RDBFL14   	.equ	0xf006207c	; Read Data and Bit Flip Register 14
MC16_RDBFL15   	.equ	0xf006207e	; Read Data and Bit Flip Register 15
MC16_RDBFL16   	.equ	0xf0062080	; Read Data and Bit Flip Register 16
MC16_RDBFL17   	.equ	0xf0062082	; Read Data and Bit Flip Register 17
MC16_RDBFL18   	.equ	0xf0062084	; Read Data and Bit Flip Register 18
MC16_RDBFL19   	.equ	0xf0062086	; Read Data and Bit Flip Register 19
MC16_RDBFL2    	.equ	0xf0062064	; Read Data and Bit Flip Register 2
MC16_RDBFL20   	.equ	0xf0062088	; Read Data and Bit Flip Register 20
MC16_RDBFL21   	.equ	0xf006208a	; Read Data and Bit Flip Register 21
MC16_RDBFL22   	.equ	0xf006208c	; Read Data and Bit Flip Register 22
MC16_RDBFL23   	.equ	0xf006208e	; Read Data and Bit Flip Register 23
MC16_RDBFL24   	.equ	0xf0062090	; Read Data and Bit Flip Register 24
MC16_RDBFL25   	.equ	0xf0062092	; Read Data and Bit Flip Register 25
MC16_RDBFL26   	.equ	0xf0062094	; Read Data and Bit Flip Register 26
MC16_RDBFL27   	.equ	0xf0062096	; Read Data and Bit Flip Register 27
MC16_RDBFL28   	.equ	0xf0062098	; Read Data and Bit Flip Register 28
MC16_RDBFL29   	.equ	0xf006209a	; Read Data and Bit Flip Register 29
MC16_RDBFL3    	.equ	0xf0062066	; Read Data and Bit Flip Register 3
MC16_RDBFL30   	.equ	0xf006209c	; Read Data and Bit Flip Register 30
MC16_RDBFL31   	.equ	0xf006209e	; Read Data and Bit Flip Register 31
MC16_RDBFL32   	.equ	0xf00620a0	; Read Data and Bit Flip Register 32
MC16_RDBFL33   	.equ	0xf00620a2	; Read Data and Bit Flip Register 33
MC16_RDBFL34   	.equ	0xf00620a4	; Read Data and Bit Flip Register 34
MC16_RDBFL35   	.equ	0xf00620a6	; Read Data and Bit Flip Register 35
MC16_RDBFL36   	.equ	0xf00620a8	; Read Data and Bit Flip Register 36
MC16_RDBFL37   	.equ	0xf00620aa	; Read Data and Bit Flip Register 37
MC16_RDBFL38   	.equ	0xf00620ac	; Read Data and Bit Flip Register 38
MC16_RDBFL39   	.equ	0xf00620ae	; Read Data and Bit Flip Register 39
MC16_RDBFL4    	.equ	0xf0062068	; Read Data and Bit Flip Register 4
MC16_RDBFL40   	.equ	0xf00620b0	; Read Data and Bit Flip Register 40
MC16_RDBFL41   	.equ	0xf00620b2	; Read Data and Bit Flip Register 41
MC16_RDBFL42   	.equ	0xf00620b4	; Read Data and Bit Flip Register 42
MC16_RDBFL43   	.equ	0xf00620b6	; Read Data and Bit Flip Register 43
MC16_RDBFL44   	.equ	0xf00620b8	; Read Data and Bit Flip Register 44
MC16_RDBFL45   	.equ	0xf00620ba	; Read Data and Bit Flip Register 45
MC16_RDBFL46   	.equ	0xf00620bc	; Read Data and Bit Flip Register 46
MC16_RDBFL47   	.equ	0xf00620be	; Read Data and Bit Flip Register 47
MC16_RDBFL48   	.equ	0xf00620c0	; Read Data and Bit Flip Register 48
MC16_RDBFL49   	.equ	0xf00620c2	; Read Data and Bit Flip Register 49
MC16_RDBFL5    	.equ	0xf006206a	; Read Data and Bit Flip Register 5
MC16_RDBFL50   	.equ	0xf00620c4	; Read Data and Bit Flip Register 50
MC16_RDBFL51   	.equ	0xf00620c6	; Read Data and Bit Flip Register 51
MC16_RDBFL52   	.equ	0xf00620c8	; Read Data and Bit Flip Register 52
MC16_RDBFL53   	.equ	0xf00620ca	; Read Data and Bit Flip Register 53
MC16_RDBFL54   	.equ	0xf00620cc	; Read Data and Bit Flip Register 54
MC16_RDBFL55   	.equ	0xf00620ce	; Read Data and Bit Flip Register 55
MC16_RDBFL56   	.equ	0xf00620d0	; Read Data and Bit Flip Register 56
MC16_RDBFL57   	.equ	0xf00620d2	; Read Data and Bit Flip Register 57
MC16_RDBFL58   	.equ	0xf00620d4	; Read Data and Bit Flip Register 58
MC16_RDBFL59   	.equ	0xf00620d6	; Read Data and Bit Flip Register 59
MC16_RDBFL6    	.equ	0xf006206c	; Read Data and Bit Flip Register 6
MC16_RDBFL60   	.equ	0xf00620d8	; Read Data and Bit Flip Register 60
MC16_RDBFL61   	.equ	0xf00620da	; Read Data and Bit Flip Register 61
MC16_RDBFL62   	.equ	0xf00620dc	; Read Data and Bit Flip Register 62
MC16_RDBFL63   	.equ	0xf00620de	; Read Data and Bit Flip Register 63
MC16_RDBFL64   	.equ	0xf00620e0	; Read Data and Bit Flip Register 64
MC16_RDBFL65   	.equ	0xf00620e2	; Read Data and Bit Flip Register 65
MC16_RDBFL66   	.equ	0xf00620e4	; Read Data and Bit Flip Register 66
MC16_RDBFL7    	.equ	0xf006206e	; Read Data and Bit Flip Register 7
MC16_RDBFL8    	.equ	0xf0062070	; Read Data and Bit Flip Register 8
MC16_RDBFL9    	.equ	0xf0062072	; Read Data and Bit Flip Register 9
MC16_REVID     	.equ	0xf006200c	; Revision ID Register
MC17_CONFIG0   	.equ	0xf0062100	; Configuration Register 0
MC17_CONFIG1   	.equ	0xf0062102	; Configuration Register 1
MC17_ECCD      	.equ	0xf0062110	; Memory ECC Detection Register
MC17_ECCS      	.equ	0xf006210e	; ECC Safety Register
MC17_ERRINFO0  	.equ	0xf00621f2	; Error Information Register 0
MC17_ERRINFO1  	.equ	0xf00621f4	; Error Information Register 1
MC17_ERRINFO2  	.equ	0xf00621f6	; Error Information Register 2
MC17_ERRINFO3  	.equ	0xf00621f8	; Error Information Register 3
MC17_ERRINFO4  	.equ	0xf00621fa	; Error Information Register 4
MC17_ETRR0     	.equ	0xf0062112	; Error Tracking Register 0
MC17_ETRR1     	.equ	0xf0062114	; Error Tracking Register 1
MC17_ETRR2     	.equ	0xf0062116	; Error Tracking Register 2
MC17_ETRR3     	.equ	0xf0062118	; Error Tracking Register 3
MC17_ETRR4     	.equ	0xf006211a	; Error Tracking Register 4
MC17_MCONTROL  	.equ	0xf0062104	; MBIST Control Register
MC17_MSTATUS   	.equ	0xf0062106	; Status Register
MC17_RANGE     	.equ	0xf0062108	; Range Register, single address mode
MC17_RDBFL0    	.equ	0xf0062160	; Read Data and Bit Flip Register 0
MC17_RDBFL1    	.equ	0xf0062162	; Read Data and Bit Flip Register 1
MC17_RDBFL10   	.equ	0xf0062174	; Read Data and Bit Flip Register 10
MC17_RDBFL11   	.equ	0xf0062176	; Read Data and Bit Flip Register 11
MC17_RDBFL12   	.equ	0xf0062178	; Read Data and Bit Flip Register 12
MC17_RDBFL13   	.equ	0xf006217a	; Read Data and Bit Flip Register 13
MC17_RDBFL14   	.equ	0xf006217c	; Read Data and Bit Flip Register 14
MC17_RDBFL15   	.equ	0xf006217e	; Read Data and Bit Flip Register 15
MC17_RDBFL16   	.equ	0xf0062180	; Read Data and Bit Flip Register 16
MC17_RDBFL17   	.equ	0xf0062182	; Read Data and Bit Flip Register 17
MC17_RDBFL18   	.equ	0xf0062184	; Read Data and Bit Flip Register 18
MC17_RDBFL19   	.equ	0xf0062186	; Read Data and Bit Flip Register 19
MC17_RDBFL2    	.equ	0xf0062164	; Read Data and Bit Flip Register 2
MC17_RDBFL20   	.equ	0xf0062188	; Read Data and Bit Flip Register 20
MC17_RDBFL21   	.equ	0xf006218a	; Read Data and Bit Flip Register 21
MC17_RDBFL22   	.equ	0xf006218c	; Read Data and Bit Flip Register 22
MC17_RDBFL23   	.equ	0xf006218e	; Read Data and Bit Flip Register 23
MC17_RDBFL24   	.equ	0xf0062190	; Read Data and Bit Flip Register 24
MC17_RDBFL25   	.equ	0xf0062192	; Read Data and Bit Flip Register 25
MC17_RDBFL26   	.equ	0xf0062194	; Read Data and Bit Flip Register 26
MC17_RDBFL27   	.equ	0xf0062196	; Read Data and Bit Flip Register 27
MC17_RDBFL28   	.equ	0xf0062198	; Read Data and Bit Flip Register 28
MC17_RDBFL29   	.equ	0xf006219a	; Read Data and Bit Flip Register 29
MC17_RDBFL3    	.equ	0xf0062166	; Read Data and Bit Flip Register 3
MC17_RDBFL30   	.equ	0xf006219c	; Read Data and Bit Flip Register 30
MC17_RDBFL31   	.equ	0xf006219e	; Read Data and Bit Flip Register 31
MC17_RDBFL32   	.equ	0xf00621a0	; Read Data and Bit Flip Register 32
MC17_RDBFL33   	.equ	0xf00621a2	; Read Data and Bit Flip Register 33
MC17_RDBFL34   	.equ	0xf00621a4	; Read Data and Bit Flip Register 34
MC17_RDBFL35   	.equ	0xf00621a6	; Read Data and Bit Flip Register 35
MC17_RDBFL36   	.equ	0xf00621a8	; Read Data and Bit Flip Register 36
MC17_RDBFL37   	.equ	0xf00621aa	; Read Data and Bit Flip Register 37
MC17_RDBFL38   	.equ	0xf00621ac	; Read Data and Bit Flip Register 38
MC17_RDBFL39   	.equ	0xf00621ae	; Read Data and Bit Flip Register 39
MC17_RDBFL4    	.equ	0xf0062168	; Read Data and Bit Flip Register 4
MC17_RDBFL40   	.equ	0xf00621b0	; Read Data and Bit Flip Register 40
MC17_RDBFL41   	.equ	0xf00621b2	; Read Data and Bit Flip Register 41
MC17_RDBFL42   	.equ	0xf00621b4	; Read Data and Bit Flip Register 42
MC17_RDBFL43   	.equ	0xf00621b6	; Read Data and Bit Flip Register 43
MC17_RDBFL44   	.equ	0xf00621b8	; Read Data and Bit Flip Register 44
MC17_RDBFL45   	.equ	0xf00621ba	; Read Data and Bit Flip Register 45
MC17_RDBFL46   	.equ	0xf00621bc	; Read Data and Bit Flip Register 46
MC17_RDBFL47   	.equ	0xf00621be	; Read Data and Bit Flip Register 47
MC17_RDBFL48   	.equ	0xf00621c0	; Read Data and Bit Flip Register 48
MC17_RDBFL49   	.equ	0xf00621c2	; Read Data and Bit Flip Register 49
MC17_RDBFL5    	.equ	0xf006216a	; Read Data and Bit Flip Register 5
MC17_RDBFL50   	.equ	0xf00621c4	; Read Data and Bit Flip Register 50
MC17_RDBFL51   	.equ	0xf00621c6	; Read Data and Bit Flip Register 51
MC17_RDBFL52   	.equ	0xf00621c8	; Read Data and Bit Flip Register 52
MC17_RDBFL53   	.equ	0xf00621ca	; Read Data and Bit Flip Register 53
MC17_RDBFL54   	.equ	0xf00621cc	; Read Data and Bit Flip Register 54
MC17_RDBFL55   	.equ	0xf00621ce	; Read Data and Bit Flip Register 55
MC17_RDBFL56   	.equ	0xf00621d0	; Read Data and Bit Flip Register 56
MC17_RDBFL57   	.equ	0xf00621d2	; Read Data and Bit Flip Register 57
MC17_RDBFL58   	.equ	0xf00621d4	; Read Data and Bit Flip Register 58
MC17_RDBFL59   	.equ	0xf00621d6	; Read Data and Bit Flip Register 59
MC17_RDBFL6    	.equ	0xf006216c	; Read Data and Bit Flip Register 6
MC17_RDBFL60   	.equ	0xf00621d8	; Read Data and Bit Flip Register 60
MC17_RDBFL61   	.equ	0xf00621da	; Read Data and Bit Flip Register 61
MC17_RDBFL62   	.equ	0xf00621dc	; Read Data and Bit Flip Register 62
MC17_RDBFL63   	.equ	0xf00621de	; Read Data and Bit Flip Register 63
MC17_RDBFL64   	.equ	0xf00621e0	; Read Data and Bit Flip Register 64
MC17_RDBFL65   	.equ	0xf00621e2	; Read Data and Bit Flip Register 65
MC17_RDBFL66   	.equ	0xf00621e4	; Read Data and Bit Flip Register 66
MC17_RDBFL7    	.equ	0xf006216e	; Read Data and Bit Flip Register 7
MC17_RDBFL8    	.equ	0xf0062170	; Read Data and Bit Flip Register 8
MC17_RDBFL9    	.equ	0xf0062172	; Read Data and Bit Flip Register 9
MC17_REVID     	.equ	0xf006210c	; Revision ID Register
MC18_CONFIG0   	.equ	0xf0062200	; Configuration Register 0
MC18_CONFIG1   	.equ	0xf0062202	; Configuration Register 1
MC18_ECCD      	.equ	0xf0062210	; Memory ECC Detection Register
MC18_ECCS      	.equ	0xf006220e	; ECC Safety Register
MC18_ERRINFO0  	.equ	0xf00622f2	; Error Information Register 0
MC18_ERRINFO1  	.equ	0xf00622f4	; Error Information Register 1
MC18_ERRINFO2  	.equ	0xf00622f6	; Error Information Register 2
MC18_ERRINFO3  	.equ	0xf00622f8	; Error Information Register 3
MC18_ERRINFO4  	.equ	0xf00622fa	; Error Information Register 4
MC18_ETRR0     	.equ	0xf0062212	; Error Tracking Register 0
MC18_ETRR1     	.equ	0xf0062214	; Error Tracking Register 1
MC18_ETRR2     	.equ	0xf0062216	; Error Tracking Register 2
MC18_ETRR3     	.equ	0xf0062218	; Error Tracking Register 3
MC18_ETRR4     	.equ	0xf006221a	; Error Tracking Register 4
MC18_MCONTROL  	.equ	0xf0062204	; MBIST Control Register
MC18_MSTATUS   	.equ	0xf0062206	; Status Register
MC18_RANGE     	.equ	0xf0062208	; Range Register, single address mode
MC18_RDBFL0    	.equ	0xf0062260	; Read Data and Bit Flip Register 0
MC18_RDBFL1    	.equ	0xf0062262	; Read Data and Bit Flip Register 1
MC18_RDBFL10   	.equ	0xf0062274	; Read Data and Bit Flip Register 10
MC18_RDBFL11   	.equ	0xf0062276	; Read Data and Bit Flip Register 11
MC18_RDBFL12   	.equ	0xf0062278	; Read Data and Bit Flip Register 12
MC18_RDBFL13   	.equ	0xf006227a	; Read Data and Bit Flip Register 13
MC18_RDBFL14   	.equ	0xf006227c	; Read Data and Bit Flip Register 14
MC18_RDBFL15   	.equ	0xf006227e	; Read Data and Bit Flip Register 15
MC18_RDBFL16   	.equ	0xf0062280	; Read Data and Bit Flip Register 16
MC18_RDBFL17   	.equ	0xf0062282	; Read Data and Bit Flip Register 17
MC18_RDBFL18   	.equ	0xf0062284	; Read Data and Bit Flip Register 18
MC18_RDBFL19   	.equ	0xf0062286	; Read Data and Bit Flip Register 19
MC18_RDBFL2    	.equ	0xf0062264	; Read Data and Bit Flip Register 2
MC18_RDBFL20   	.equ	0xf0062288	; Read Data and Bit Flip Register 20
MC18_RDBFL21   	.equ	0xf006228a	; Read Data and Bit Flip Register 21
MC18_RDBFL22   	.equ	0xf006228c	; Read Data and Bit Flip Register 22
MC18_RDBFL23   	.equ	0xf006228e	; Read Data and Bit Flip Register 23
MC18_RDBFL24   	.equ	0xf0062290	; Read Data and Bit Flip Register 24
MC18_RDBFL25   	.equ	0xf0062292	; Read Data and Bit Flip Register 25
MC18_RDBFL26   	.equ	0xf0062294	; Read Data and Bit Flip Register 26
MC18_RDBFL27   	.equ	0xf0062296	; Read Data and Bit Flip Register 27
MC18_RDBFL28   	.equ	0xf0062298	; Read Data and Bit Flip Register 28
MC18_RDBFL29   	.equ	0xf006229a	; Read Data and Bit Flip Register 29
MC18_RDBFL3    	.equ	0xf0062266	; Read Data and Bit Flip Register 3
MC18_RDBFL30   	.equ	0xf006229c	; Read Data and Bit Flip Register 30
MC18_RDBFL31   	.equ	0xf006229e	; Read Data and Bit Flip Register 31
MC18_RDBFL32   	.equ	0xf00622a0	; Read Data and Bit Flip Register 32
MC18_RDBFL33   	.equ	0xf00622a2	; Read Data and Bit Flip Register 33
MC18_RDBFL34   	.equ	0xf00622a4	; Read Data and Bit Flip Register 34
MC18_RDBFL35   	.equ	0xf00622a6	; Read Data and Bit Flip Register 35
MC18_RDBFL36   	.equ	0xf00622a8	; Read Data and Bit Flip Register 36
MC18_RDBFL37   	.equ	0xf00622aa	; Read Data and Bit Flip Register 37
MC18_RDBFL38   	.equ	0xf00622ac	; Read Data and Bit Flip Register 38
MC18_RDBFL39   	.equ	0xf00622ae	; Read Data and Bit Flip Register 39
MC18_RDBFL4    	.equ	0xf0062268	; Read Data and Bit Flip Register 4
MC18_RDBFL40   	.equ	0xf00622b0	; Read Data and Bit Flip Register 40
MC18_RDBFL41   	.equ	0xf00622b2	; Read Data and Bit Flip Register 41
MC18_RDBFL42   	.equ	0xf00622b4	; Read Data and Bit Flip Register 42
MC18_RDBFL43   	.equ	0xf00622b6	; Read Data and Bit Flip Register 43
MC18_RDBFL44   	.equ	0xf00622b8	; Read Data and Bit Flip Register 44
MC18_RDBFL45   	.equ	0xf00622ba	; Read Data and Bit Flip Register 45
MC18_RDBFL46   	.equ	0xf00622bc	; Read Data and Bit Flip Register 46
MC18_RDBFL47   	.equ	0xf00622be	; Read Data and Bit Flip Register 47
MC18_RDBFL48   	.equ	0xf00622c0	; Read Data and Bit Flip Register 48
MC18_RDBFL49   	.equ	0xf00622c2	; Read Data and Bit Flip Register 49
MC18_RDBFL5    	.equ	0xf006226a	; Read Data and Bit Flip Register 5
MC18_RDBFL50   	.equ	0xf00622c4	; Read Data and Bit Flip Register 50
MC18_RDBFL51   	.equ	0xf00622c6	; Read Data and Bit Flip Register 51
MC18_RDBFL52   	.equ	0xf00622c8	; Read Data and Bit Flip Register 52
MC18_RDBFL53   	.equ	0xf00622ca	; Read Data and Bit Flip Register 53
MC18_RDBFL54   	.equ	0xf00622cc	; Read Data and Bit Flip Register 54
MC18_RDBFL55   	.equ	0xf00622ce	; Read Data and Bit Flip Register 55
MC18_RDBFL56   	.equ	0xf00622d0	; Read Data and Bit Flip Register 56
MC18_RDBFL57   	.equ	0xf00622d2	; Read Data and Bit Flip Register 57
MC18_RDBFL58   	.equ	0xf00622d4	; Read Data and Bit Flip Register 58
MC18_RDBFL59   	.equ	0xf00622d6	; Read Data and Bit Flip Register 59
MC18_RDBFL6    	.equ	0xf006226c	; Read Data and Bit Flip Register 6
MC18_RDBFL60   	.equ	0xf00622d8	; Read Data and Bit Flip Register 60
MC18_RDBFL61   	.equ	0xf00622da	; Read Data and Bit Flip Register 61
MC18_RDBFL62   	.equ	0xf00622dc	; Read Data and Bit Flip Register 62
MC18_RDBFL63   	.equ	0xf00622de	; Read Data and Bit Flip Register 63
MC18_RDBFL64   	.equ	0xf00622e0	; Read Data and Bit Flip Register 64
MC18_RDBFL65   	.equ	0xf00622e2	; Read Data and Bit Flip Register 65
MC18_RDBFL66   	.equ	0xf00622e4	; Read Data and Bit Flip Register 66
MC18_RDBFL7    	.equ	0xf006226e	; Read Data and Bit Flip Register 7
MC18_RDBFL8    	.equ	0xf0062270	; Read Data and Bit Flip Register 8
MC18_RDBFL9    	.equ	0xf0062272	; Read Data and Bit Flip Register 9
MC18_REVID     	.equ	0xf006220c	; Revision ID Register
MC19_CONFIG0   	.equ	0xf0062300	; Configuration Register 0
MC19_CONFIG1   	.equ	0xf0062302	; Configuration Register 1
MC19_ECCD      	.equ	0xf0062310	; Memory ECC Detection Register
MC19_ECCS      	.equ	0xf006230e	; ECC Safety Register
MC19_ERRINFO0  	.equ	0xf00623f2	; Error Information Register 0
MC19_ERRINFO1  	.equ	0xf00623f4	; Error Information Register 1
MC19_ERRINFO2  	.equ	0xf00623f6	; Error Information Register 2
MC19_ERRINFO3  	.equ	0xf00623f8	; Error Information Register 3
MC19_ERRINFO4  	.equ	0xf00623fa	; Error Information Register 4
MC19_ETRR0     	.equ	0xf0062312	; Error Tracking Register 0
MC19_ETRR1     	.equ	0xf0062314	; Error Tracking Register 1
MC19_ETRR2     	.equ	0xf0062316	; Error Tracking Register 2
MC19_ETRR3     	.equ	0xf0062318	; Error Tracking Register 3
MC19_ETRR4     	.equ	0xf006231a	; Error Tracking Register 4
MC19_MCONTROL  	.equ	0xf0062304	; MBIST Control Register
MC19_MSTATUS   	.equ	0xf0062306	; Status Register
MC19_RANGE     	.equ	0xf0062308	; Range Register, single address mode
MC19_RDBFL0    	.equ	0xf0062360	; Read Data and Bit Flip Register 0
MC19_RDBFL1    	.equ	0xf0062362	; Read Data and Bit Flip Register 1
MC19_RDBFL10   	.equ	0xf0062374	; Read Data and Bit Flip Register 10
MC19_RDBFL11   	.equ	0xf0062376	; Read Data and Bit Flip Register 11
MC19_RDBFL12   	.equ	0xf0062378	; Read Data and Bit Flip Register 12
MC19_RDBFL13   	.equ	0xf006237a	; Read Data and Bit Flip Register 13
MC19_RDBFL14   	.equ	0xf006237c	; Read Data and Bit Flip Register 14
MC19_RDBFL15   	.equ	0xf006237e	; Read Data and Bit Flip Register 15
MC19_RDBFL16   	.equ	0xf0062380	; Read Data and Bit Flip Register 16
MC19_RDBFL17   	.equ	0xf0062382	; Read Data and Bit Flip Register 17
MC19_RDBFL18   	.equ	0xf0062384	; Read Data and Bit Flip Register 18
MC19_RDBFL19   	.equ	0xf0062386	; Read Data and Bit Flip Register 19
MC19_RDBFL2    	.equ	0xf0062364	; Read Data and Bit Flip Register 2
MC19_RDBFL20   	.equ	0xf0062388	; Read Data and Bit Flip Register 20
MC19_RDBFL21   	.equ	0xf006238a	; Read Data and Bit Flip Register 21
MC19_RDBFL22   	.equ	0xf006238c	; Read Data and Bit Flip Register 22
MC19_RDBFL23   	.equ	0xf006238e	; Read Data and Bit Flip Register 23
MC19_RDBFL24   	.equ	0xf0062390	; Read Data and Bit Flip Register 24
MC19_RDBFL25   	.equ	0xf0062392	; Read Data and Bit Flip Register 25
MC19_RDBFL26   	.equ	0xf0062394	; Read Data and Bit Flip Register 26
MC19_RDBFL27   	.equ	0xf0062396	; Read Data and Bit Flip Register 27
MC19_RDBFL28   	.equ	0xf0062398	; Read Data and Bit Flip Register 28
MC19_RDBFL29   	.equ	0xf006239a	; Read Data and Bit Flip Register 29
MC19_RDBFL3    	.equ	0xf0062366	; Read Data and Bit Flip Register 3
MC19_RDBFL30   	.equ	0xf006239c	; Read Data and Bit Flip Register 30
MC19_RDBFL31   	.equ	0xf006239e	; Read Data and Bit Flip Register 31
MC19_RDBFL32   	.equ	0xf00623a0	; Read Data and Bit Flip Register 32
MC19_RDBFL33   	.equ	0xf00623a2	; Read Data and Bit Flip Register 33
MC19_RDBFL34   	.equ	0xf00623a4	; Read Data and Bit Flip Register 34
MC19_RDBFL35   	.equ	0xf00623a6	; Read Data and Bit Flip Register 35
MC19_RDBFL36   	.equ	0xf00623a8	; Read Data and Bit Flip Register 36
MC19_RDBFL37   	.equ	0xf00623aa	; Read Data and Bit Flip Register 37
MC19_RDBFL38   	.equ	0xf00623ac	; Read Data and Bit Flip Register 38
MC19_RDBFL39   	.equ	0xf00623ae	; Read Data and Bit Flip Register 39
MC19_RDBFL4    	.equ	0xf0062368	; Read Data and Bit Flip Register 4
MC19_RDBFL40   	.equ	0xf00623b0	; Read Data and Bit Flip Register 40
MC19_RDBFL41   	.equ	0xf00623b2	; Read Data and Bit Flip Register 41
MC19_RDBFL42   	.equ	0xf00623b4	; Read Data and Bit Flip Register 42
MC19_RDBFL43   	.equ	0xf00623b6	; Read Data and Bit Flip Register 43
MC19_RDBFL44   	.equ	0xf00623b8	; Read Data and Bit Flip Register 44
MC19_RDBFL45   	.equ	0xf00623ba	; Read Data and Bit Flip Register 45
MC19_RDBFL46   	.equ	0xf00623bc	; Read Data and Bit Flip Register 46
MC19_RDBFL47   	.equ	0xf00623be	; Read Data and Bit Flip Register 47
MC19_RDBFL48   	.equ	0xf00623c0	; Read Data and Bit Flip Register 48
MC19_RDBFL49   	.equ	0xf00623c2	; Read Data and Bit Flip Register 49
MC19_RDBFL5    	.equ	0xf006236a	; Read Data and Bit Flip Register 5
MC19_RDBFL50   	.equ	0xf00623c4	; Read Data and Bit Flip Register 50
MC19_RDBFL51   	.equ	0xf00623c6	; Read Data and Bit Flip Register 51
MC19_RDBFL52   	.equ	0xf00623c8	; Read Data and Bit Flip Register 52
MC19_RDBFL53   	.equ	0xf00623ca	; Read Data and Bit Flip Register 53
MC19_RDBFL54   	.equ	0xf00623cc	; Read Data and Bit Flip Register 54
MC19_RDBFL55   	.equ	0xf00623ce	; Read Data and Bit Flip Register 55
MC19_RDBFL56   	.equ	0xf00623d0	; Read Data and Bit Flip Register 56
MC19_RDBFL57   	.equ	0xf00623d2	; Read Data and Bit Flip Register 57
MC19_RDBFL58   	.equ	0xf00623d4	; Read Data and Bit Flip Register 58
MC19_RDBFL59   	.equ	0xf00623d6	; Read Data and Bit Flip Register 59
MC19_RDBFL6    	.equ	0xf006236c	; Read Data and Bit Flip Register 6
MC19_RDBFL60   	.equ	0xf00623d8	; Read Data and Bit Flip Register 60
MC19_RDBFL61   	.equ	0xf00623da	; Read Data and Bit Flip Register 61
MC19_RDBFL62   	.equ	0xf00623dc	; Read Data and Bit Flip Register 62
MC19_RDBFL63   	.equ	0xf00623de	; Read Data and Bit Flip Register 63
MC19_RDBFL64   	.equ	0xf00623e0	; Read Data and Bit Flip Register 64
MC19_RDBFL65   	.equ	0xf00623e2	; Read Data and Bit Flip Register 65
MC19_RDBFL66   	.equ	0xf00623e4	; Read Data and Bit Flip Register 66
MC19_RDBFL7    	.equ	0xf006236e	; Read Data and Bit Flip Register 7
MC19_RDBFL8    	.equ	0xf0062370	; Read Data and Bit Flip Register 8
MC19_RDBFL9    	.equ	0xf0062372	; Read Data and Bit Flip Register 9
MC19_REVID     	.equ	0xf006230c	; Revision ID Register
MC1_CONFIG0    	.equ	0xf0061100	; Configuration Register 0
MC1_CONFIG1    	.equ	0xf0061102	; Configuration Register 1
MC1_ECCD       	.equ	0xf0061110	; Memory ECC Detection Register
MC1_ECCS       	.equ	0xf006110e	; ECC Safety Register
MC1_ERRINFO0   	.equ	0xf00611f2	; Error Information Register 0
MC1_ERRINFO1   	.equ	0xf00611f4	; Error Information Register 1
MC1_ERRINFO2   	.equ	0xf00611f6	; Error Information Register 2
MC1_ERRINFO3   	.equ	0xf00611f8	; Error Information Register 3
MC1_ERRINFO4   	.equ	0xf00611fa	; Error Information Register 4
MC1_ETRR0      	.equ	0xf0061112	; Error Tracking Register 0
MC1_ETRR1      	.equ	0xf0061114	; Error Tracking Register 1
MC1_ETRR2      	.equ	0xf0061116	; Error Tracking Register 2
MC1_ETRR3      	.equ	0xf0061118	; Error Tracking Register 3
MC1_ETRR4      	.equ	0xf006111a	; Error Tracking Register 4
MC1_MCONTROL   	.equ	0xf0061104	; MBIST Control Register
MC1_MSTATUS    	.equ	0xf0061106	; Status Register
MC1_RANGE      	.equ	0xf0061108	; Range Register, single address mode
MC1_RDBFL0     	.equ	0xf0061160	; Read Data and Bit Flip Register 0
MC1_RDBFL1     	.equ	0xf0061162	; Read Data and Bit Flip Register 1
MC1_RDBFL10    	.equ	0xf0061174	; Read Data and Bit Flip Register 10
MC1_RDBFL11    	.equ	0xf0061176	; Read Data and Bit Flip Register 11
MC1_RDBFL12    	.equ	0xf0061178	; Read Data and Bit Flip Register 12
MC1_RDBFL13    	.equ	0xf006117a	; Read Data and Bit Flip Register 13
MC1_RDBFL14    	.equ	0xf006117c	; Read Data and Bit Flip Register 14
MC1_RDBFL15    	.equ	0xf006117e	; Read Data and Bit Flip Register 15
MC1_RDBFL16    	.equ	0xf0061180	; Read Data and Bit Flip Register 16
MC1_RDBFL17    	.equ	0xf0061182	; Read Data and Bit Flip Register 17
MC1_RDBFL18    	.equ	0xf0061184	; Read Data and Bit Flip Register 18
MC1_RDBFL19    	.equ	0xf0061186	; Read Data and Bit Flip Register 19
MC1_RDBFL2     	.equ	0xf0061164	; Read Data and Bit Flip Register 2
MC1_RDBFL20    	.equ	0xf0061188	; Read Data and Bit Flip Register 20
MC1_RDBFL21    	.equ	0xf006118a	; Read Data and Bit Flip Register 21
MC1_RDBFL22    	.equ	0xf006118c	; Read Data and Bit Flip Register 22
MC1_RDBFL23    	.equ	0xf006118e	; Read Data and Bit Flip Register 23
MC1_RDBFL24    	.equ	0xf0061190	; Read Data and Bit Flip Register 24
MC1_RDBFL25    	.equ	0xf0061192	; Read Data and Bit Flip Register 25
MC1_RDBFL26    	.equ	0xf0061194	; Read Data and Bit Flip Register 26
MC1_RDBFL27    	.equ	0xf0061196	; Read Data and Bit Flip Register 27
MC1_RDBFL28    	.equ	0xf0061198	; Read Data and Bit Flip Register 28
MC1_RDBFL29    	.equ	0xf006119a	; Read Data and Bit Flip Register 29
MC1_RDBFL3     	.equ	0xf0061166	; Read Data and Bit Flip Register 3
MC1_RDBFL30    	.equ	0xf006119c	; Read Data and Bit Flip Register 30
MC1_RDBFL31    	.equ	0xf006119e	; Read Data and Bit Flip Register 31
MC1_RDBFL32    	.equ	0xf00611a0	; Read Data and Bit Flip Register 32
MC1_RDBFL33    	.equ	0xf00611a2	; Read Data and Bit Flip Register 33
MC1_RDBFL34    	.equ	0xf00611a4	; Read Data and Bit Flip Register 34
MC1_RDBFL35    	.equ	0xf00611a6	; Read Data and Bit Flip Register 35
MC1_RDBFL36    	.equ	0xf00611a8	; Read Data and Bit Flip Register 36
MC1_RDBFL37    	.equ	0xf00611aa	; Read Data and Bit Flip Register 37
MC1_RDBFL38    	.equ	0xf00611ac	; Read Data and Bit Flip Register 38
MC1_RDBFL39    	.equ	0xf00611ae	; Read Data and Bit Flip Register 39
MC1_RDBFL4     	.equ	0xf0061168	; Read Data and Bit Flip Register 4
MC1_RDBFL40    	.equ	0xf00611b0	; Read Data and Bit Flip Register 40
MC1_RDBFL41    	.equ	0xf00611b2	; Read Data and Bit Flip Register 41
MC1_RDBFL42    	.equ	0xf00611b4	; Read Data and Bit Flip Register 42
MC1_RDBFL43    	.equ	0xf00611b6	; Read Data and Bit Flip Register 43
MC1_RDBFL44    	.equ	0xf00611b8	; Read Data and Bit Flip Register 44
MC1_RDBFL45    	.equ	0xf00611ba	; Read Data and Bit Flip Register 45
MC1_RDBFL46    	.equ	0xf00611bc	; Read Data and Bit Flip Register 46
MC1_RDBFL47    	.equ	0xf00611be	; Read Data and Bit Flip Register 47
MC1_RDBFL48    	.equ	0xf00611c0	; Read Data and Bit Flip Register 48
MC1_RDBFL49    	.equ	0xf00611c2	; Read Data and Bit Flip Register 49
MC1_RDBFL5     	.equ	0xf006116a	; Read Data and Bit Flip Register 5
MC1_RDBFL50    	.equ	0xf00611c4	; Read Data and Bit Flip Register 50
MC1_RDBFL51    	.equ	0xf00611c6	; Read Data and Bit Flip Register 51
MC1_RDBFL52    	.equ	0xf00611c8	; Read Data and Bit Flip Register 52
MC1_RDBFL53    	.equ	0xf00611ca	; Read Data and Bit Flip Register 53
MC1_RDBFL54    	.equ	0xf00611cc	; Read Data and Bit Flip Register 54
MC1_RDBFL55    	.equ	0xf00611ce	; Read Data and Bit Flip Register 55
MC1_RDBFL56    	.equ	0xf00611d0	; Read Data and Bit Flip Register 56
MC1_RDBFL57    	.equ	0xf00611d2	; Read Data and Bit Flip Register 57
MC1_RDBFL58    	.equ	0xf00611d4	; Read Data and Bit Flip Register 58
MC1_RDBFL59    	.equ	0xf00611d6	; Read Data and Bit Flip Register 59
MC1_RDBFL6     	.equ	0xf006116c	; Read Data and Bit Flip Register 6
MC1_RDBFL60    	.equ	0xf00611d8	; Read Data and Bit Flip Register 60
MC1_RDBFL61    	.equ	0xf00611da	; Read Data and Bit Flip Register 61
MC1_RDBFL62    	.equ	0xf00611dc	; Read Data and Bit Flip Register 62
MC1_RDBFL63    	.equ	0xf00611de	; Read Data and Bit Flip Register 63
MC1_RDBFL64    	.equ	0xf00611e0	; Read Data and Bit Flip Register 64
MC1_RDBFL65    	.equ	0xf00611e2	; Read Data and Bit Flip Register 65
MC1_RDBFL66    	.equ	0xf00611e4	; Read Data and Bit Flip Register 66
MC1_RDBFL7     	.equ	0xf006116e	; Read Data and Bit Flip Register 7
MC1_RDBFL8     	.equ	0xf0061170	; Read Data and Bit Flip Register 8
MC1_RDBFL9     	.equ	0xf0061172	; Read Data and Bit Flip Register 9
MC1_REVID      	.equ	0xf006110c	; Revision ID Register
MC20_CONFIG0   	.equ	0xf0062400	; Configuration Register 0
MC20_CONFIG1   	.equ	0xf0062402	; Configuration Register 1
MC20_ECCD      	.equ	0xf0062410	; Memory ECC Detection Register
MC20_ECCS      	.equ	0xf006240e	; ECC Safety Register
MC20_ERRINFO0  	.equ	0xf00624f2	; Error Information Register 0
MC20_ERRINFO1  	.equ	0xf00624f4	; Error Information Register 1
MC20_ERRINFO2  	.equ	0xf00624f6	; Error Information Register 2
MC20_ERRINFO3  	.equ	0xf00624f8	; Error Information Register 3
MC20_ERRINFO4  	.equ	0xf00624fa	; Error Information Register 4
MC20_ETRR0     	.equ	0xf0062412	; Error Tracking Register 0
MC20_ETRR1     	.equ	0xf0062414	; Error Tracking Register 1
MC20_ETRR2     	.equ	0xf0062416	; Error Tracking Register 2
MC20_ETRR3     	.equ	0xf0062418	; Error Tracking Register 3
MC20_ETRR4     	.equ	0xf006241a	; Error Tracking Register 4
MC20_MCONTROL  	.equ	0xf0062404	; MBIST Control Register
MC20_MSTATUS   	.equ	0xf0062406	; Status Register
MC20_RANGE     	.equ	0xf0062408	; Range Register, single address mode
MC20_RDBFL0    	.equ	0xf0062460	; Read Data and Bit Flip Register 0
MC20_RDBFL1    	.equ	0xf0062462	; Read Data and Bit Flip Register 1
MC20_RDBFL10   	.equ	0xf0062474	; Read Data and Bit Flip Register 10
MC20_RDBFL11   	.equ	0xf0062476	; Read Data and Bit Flip Register 11
MC20_RDBFL12   	.equ	0xf0062478	; Read Data and Bit Flip Register 12
MC20_RDBFL13   	.equ	0xf006247a	; Read Data and Bit Flip Register 13
MC20_RDBFL14   	.equ	0xf006247c	; Read Data and Bit Flip Register 14
MC20_RDBFL15   	.equ	0xf006247e	; Read Data and Bit Flip Register 15
MC20_RDBFL16   	.equ	0xf0062480	; Read Data and Bit Flip Register 16
MC20_RDBFL17   	.equ	0xf0062482	; Read Data and Bit Flip Register 17
MC20_RDBFL18   	.equ	0xf0062484	; Read Data and Bit Flip Register 18
MC20_RDBFL19   	.equ	0xf0062486	; Read Data and Bit Flip Register 19
MC20_RDBFL2    	.equ	0xf0062464	; Read Data and Bit Flip Register 2
MC20_RDBFL20   	.equ	0xf0062488	; Read Data and Bit Flip Register 20
MC20_RDBFL21   	.equ	0xf006248a	; Read Data and Bit Flip Register 21
MC20_RDBFL22   	.equ	0xf006248c	; Read Data and Bit Flip Register 22
MC20_RDBFL23   	.equ	0xf006248e	; Read Data and Bit Flip Register 23
MC20_RDBFL24   	.equ	0xf0062490	; Read Data and Bit Flip Register 24
MC20_RDBFL25   	.equ	0xf0062492	; Read Data and Bit Flip Register 25
MC20_RDBFL26   	.equ	0xf0062494	; Read Data and Bit Flip Register 26
MC20_RDBFL27   	.equ	0xf0062496	; Read Data and Bit Flip Register 27
MC20_RDBFL28   	.equ	0xf0062498	; Read Data and Bit Flip Register 28
MC20_RDBFL29   	.equ	0xf006249a	; Read Data and Bit Flip Register 29
MC20_RDBFL3    	.equ	0xf0062466	; Read Data and Bit Flip Register 3
MC20_RDBFL30   	.equ	0xf006249c	; Read Data and Bit Flip Register 30
MC20_RDBFL31   	.equ	0xf006249e	; Read Data and Bit Flip Register 31
MC20_RDBFL32   	.equ	0xf00624a0	; Read Data and Bit Flip Register 32
MC20_RDBFL33   	.equ	0xf00624a2	; Read Data and Bit Flip Register 33
MC20_RDBFL34   	.equ	0xf00624a4	; Read Data and Bit Flip Register 34
MC20_RDBFL35   	.equ	0xf00624a6	; Read Data and Bit Flip Register 35
MC20_RDBFL36   	.equ	0xf00624a8	; Read Data and Bit Flip Register 36
MC20_RDBFL37   	.equ	0xf00624aa	; Read Data and Bit Flip Register 37
MC20_RDBFL38   	.equ	0xf00624ac	; Read Data and Bit Flip Register 38
MC20_RDBFL39   	.equ	0xf00624ae	; Read Data and Bit Flip Register 39
MC20_RDBFL4    	.equ	0xf0062468	; Read Data and Bit Flip Register 4
MC20_RDBFL40   	.equ	0xf00624b0	; Read Data and Bit Flip Register 40
MC20_RDBFL41   	.equ	0xf00624b2	; Read Data and Bit Flip Register 41
MC20_RDBFL42   	.equ	0xf00624b4	; Read Data and Bit Flip Register 42
MC20_RDBFL43   	.equ	0xf00624b6	; Read Data and Bit Flip Register 43
MC20_RDBFL44   	.equ	0xf00624b8	; Read Data and Bit Flip Register 44
MC20_RDBFL45   	.equ	0xf00624ba	; Read Data and Bit Flip Register 45
MC20_RDBFL46   	.equ	0xf00624bc	; Read Data and Bit Flip Register 46
MC20_RDBFL47   	.equ	0xf00624be	; Read Data and Bit Flip Register 47
MC20_RDBFL48   	.equ	0xf00624c0	; Read Data and Bit Flip Register 48
MC20_RDBFL49   	.equ	0xf00624c2	; Read Data and Bit Flip Register 49
MC20_RDBFL5    	.equ	0xf006246a	; Read Data and Bit Flip Register 5
MC20_RDBFL50   	.equ	0xf00624c4	; Read Data and Bit Flip Register 50
MC20_RDBFL51   	.equ	0xf00624c6	; Read Data and Bit Flip Register 51
MC20_RDBFL52   	.equ	0xf00624c8	; Read Data and Bit Flip Register 52
MC20_RDBFL53   	.equ	0xf00624ca	; Read Data and Bit Flip Register 53
MC20_RDBFL54   	.equ	0xf00624cc	; Read Data and Bit Flip Register 54
MC20_RDBFL55   	.equ	0xf00624ce	; Read Data and Bit Flip Register 55
MC20_RDBFL56   	.equ	0xf00624d0	; Read Data and Bit Flip Register 56
MC20_RDBFL57   	.equ	0xf00624d2	; Read Data and Bit Flip Register 57
MC20_RDBFL58   	.equ	0xf00624d4	; Read Data and Bit Flip Register 58
MC20_RDBFL59   	.equ	0xf00624d6	; Read Data and Bit Flip Register 59
MC20_RDBFL6    	.equ	0xf006246c	; Read Data and Bit Flip Register 6
MC20_RDBFL60   	.equ	0xf00624d8	; Read Data and Bit Flip Register 60
MC20_RDBFL61   	.equ	0xf00624da	; Read Data and Bit Flip Register 61
MC20_RDBFL62   	.equ	0xf00624dc	; Read Data and Bit Flip Register 62
MC20_RDBFL63   	.equ	0xf00624de	; Read Data and Bit Flip Register 63
MC20_RDBFL64   	.equ	0xf00624e0	; Read Data and Bit Flip Register 64
MC20_RDBFL65   	.equ	0xf00624e2	; Read Data and Bit Flip Register 65
MC20_RDBFL66   	.equ	0xf00624e4	; Read Data and Bit Flip Register 66
MC20_RDBFL7    	.equ	0xf006246e	; Read Data and Bit Flip Register 7
MC20_RDBFL8    	.equ	0xf0062470	; Read Data and Bit Flip Register 8
MC20_RDBFL9    	.equ	0xf0062472	; Read Data and Bit Flip Register 9
MC20_REVID     	.equ	0xf006240c	; Revision ID Register
MC21_CONFIG0   	.equ	0xf0062500	; Configuration Register 0
MC21_CONFIG1   	.equ	0xf0062502	; Configuration Register 1
MC21_ECCD      	.equ	0xf0062510	; Memory ECC Detection Register
MC21_ECCS      	.equ	0xf006250e	; ECC Safety Register
MC21_ERRINFO0  	.equ	0xf00625f2	; Error Information Register 0
MC21_ERRINFO1  	.equ	0xf00625f4	; Error Information Register 1
MC21_ERRINFO2  	.equ	0xf00625f6	; Error Information Register 2
MC21_ERRINFO3  	.equ	0xf00625f8	; Error Information Register 3
MC21_ERRINFO4  	.equ	0xf00625fa	; Error Information Register 4
MC21_ETRR0     	.equ	0xf0062512	; Error Tracking Register 0
MC21_ETRR1     	.equ	0xf0062514	; Error Tracking Register 1
MC21_ETRR2     	.equ	0xf0062516	; Error Tracking Register 2
MC21_ETRR3     	.equ	0xf0062518	; Error Tracking Register 3
MC21_ETRR4     	.equ	0xf006251a	; Error Tracking Register 4
MC21_MCONTROL  	.equ	0xf0062504	; MBIST Control Register
MC21_MSTATUS   	.equ	0xf0062506	; Status Register
MC21_RANGE     	.equ	0xf0062508	; Range Register, single address mode
MC21_RDBFL0    	.equ	0xf0062560	; Read Data and Bit Flip Register 0
MC21_RDBFL1    	.equ	0xf0062562	; Read Data and Bit Flip Register 1
MC21_RDBFL10   	.equ	0xf0062574	; Read Data and Bit Flip Register 10
MC21_RDBFL11   	.equ	0xf0062576	; Read Data and Bit Flip Register 11
MC21_RDBFL12   	.equ	0xf0062578	; Read Data and Bit Flip Register 12
MC21_RDBFL13   	.equ	0xf006257a	; Read Data and Bit Flip Register 13
MC21_RDBFL14   	.equ	0xf006257c	; Read Data and Bit Flip Register 14
MC21_RDBFL15   	.equ	0xf006257e	; Read Data and Bit Flip Register 15
MC21_RDBFL16   	.equ	0xf0062580	; Read Data and Bit Flip Register 16
MC21_RDBFL17   	.equ	0xf0062582	; Read Data and Bit Flip Register 17
MC21_RDBFL18   	.equ	0xf0062584	; Read Data and Bit Flip Register 18
MC21_RDBFL19   	.equ	0xf0062586	; Read Data and Bit Flip Register 19
MC21_RDBFL2    	.equ	0xf0062564	; Read Data and Bit Flip Register 2
MC21_RDBFL20   	.equ	0xf0062588	; Read Data and Bit Flip Register 20
MC21_RDBFL21   	.equ	0xf006258a	; Read Data and Bit Flip Register 21
MC21_RDBFL22   	.equ	0xf006258c	; Read Data and Bit Flip Register 22
MC21_RDBFL23   	.equ	0xf006258e	; Read Data and Bit Flip Register 23
MC21_RDBFL24   	.equ	0xf0062590	; Read Data and Bit Flip Register 24
MC21_RDBFL25   	.equ	0xf0062592	; Read Data and Bit Flip Register 25
MC21_RDBFL26   	.equ	0xf0062594	; Read Data and Bit Flip Register 26
MC21_RDBFL27   	.equ	0xf0062596	; Read Data and Bit Flip Register 27
MC21_RDBFL28   	.equ	0xf0062598	; Read Data and Bit Flip Register 28
MC21_RDBFL29   	.equ	0xf006259a	; Read Data and Bit Flip Register 29
MC21_RDBFL3    	.equ	0xf0062566	; Read Data and Bit Flip Register 3
MC21_RDBFL30   	.equ	0xf006259c	; Read Data and Bit Flip Register 30
MC21_RDBFL31   	.equ	0xf006259e	; Read Data and Bit Flip Register 31
MC21_RDBFL32   	.equ	0xf00625a0	; Read Data and Bit Flip Register 32
MC21_RDBFL33   	.equ	0xf00625a2	; Read Data and Bit Flip Register 33
MC21_RDBFL34   	.equ	0xf00625a4	; Read Data and Bit Flip Register 34
MC21_RDBFL35   	.equ	0xf00625a6	; Read Data and Bit Flip Register 35
MC21_RDBFL36   	.equ	0xf00625a8	; Read Data and Bit Flip Register 36
MC21_RDBFL37   	.equ	0xf00625aa	; Read Data and Bit Flip Register 37
MC21_RDBFL38   	.equ	0xf00625ac	; Read Data and Bit Flip Register 38
MC21_RDBFL39   	.equ	0xf00625ae	; Read Data and Bit Flip Register 39
MC21_RDBFL4    	.equ	0xf0062568	; Read Data and Bit Flip Register 4
MC21_RDBFL40   	.equ	0xf00625b0	; Read Data and Bit Flip Register 40
MC21_RDBFL41   	.equ	0xf00625b2	; Read Data and Bit Flip Register 41
MC21_RDBFL42   	.equ	0xf00625b4	; Read Data and Bit Flip Register 42
MC21_RDBFL43   	.equ	0xf00625b6	; Read Data and Bit Flip Register 43
MC21_RDBFL44   	.equ	0xf00625b8	; Read Data and Bit Flip Register 44
MC21_RDBFL45   	.equ	0xf00625ba	; Read Data and Bit Flip Register 45
MC21_RDBFL46   	.equ	0xf00625bc	; Read Data and Bit Flip Register 46
MC21_RDBFL47   	.equ	0xf00625be	; Read Data and Bit Flip Register 47
MC21_RDBFL48   	.equ	0xf00625c0	; Read Data and Bit Flip Register 48
MC21_RDBFL49   	.equ	0xf00625c2	; Read Data and Bit Flip Register 49
MC21_RDBFL5    	.equ	0xf006256a	; Read Data and Bit Flip Register 5
MC21_RDBFL50   	.equ	0xf00625c4	; Read Data and Bit Flip Register 50
MC21_RDBFL51   	.equ	0xf00625c6	; Read Data and Bit Flip Register 51
MC21_RDBFL52   	.equ	0xf00625c8	; Read Data and Bit Flip Register 52
MC21_RDBFL53   	.equ	0xf00625ca	; Read Data and Bit Flip Register 53
MC21_RDBFL54   	.equ	0xf00625cc	; Read Data and Bit Flip Register 54
MC21_RDBFL55   	.equ	0xf00625ce	; Read Data and Bit Flip Register 55
MC21_RDBFL56   	.equ	0xf00625d0	; Read Data and Bit Flip Register 56
MC21_RDBFL57   	.equ	0xf00625d2	; Read Data and Bit Flip Register 57
MC21_RDBFL58   	.equ	0xf00625d4	; Read Data and Bit Flip Register 58
MC21_RDBFL59   	.equ	0xf00625d6	; Read Data and Bit Flip Register 59
MC21_RDBFL6    	.equ	0xf006256c	; Read Data and Bit Flip Register 6
MC21_RDBFL60   	.equ	0xf00625d8	; Read Data and Bit Flip Register 60
MC21_RDBFL61   	.equ	0xf00625da	; Read Data and Bit Flip Register 61
MC21_RDBFL62   	.equ	0xf00625dc	; Read Data and Bit Flip Register 62
MC21_RDBFL63   	.equ	0xf00625de	; Read Data and Bit Flip Register 63
MC21_RDBFL64   	.equ	0xf00625e0	; Read Data and Bit Flip Register 64
MC21_RDBFL65   	.equ	0xf00625e2	; Read Data and Bit Flip Register 65
MC21_RDBFL66   	.equ	0xf00625e4	; Read Data and Bit Flip Register 66
MC21_RDBFL7    	.equ	0xf006256e	; Read Data and Bit Flip Register 7
MC21_RDBFL8    	.equ	0xf0062570	; Read Data and Bit Flip Register 8
MC21_RDBFL9    	.equ	0xf0062572	; Read Data and Bit Flip Register 9
MC21_REVID     	.equ	0xf006250c	; Revision ID Register
MC22_CONFIG0   	.equ	0xf0062600	; Configuration Register 0
MC22_CONFIG1   	.equ	0xf0062602	; Configuration Register 1
MC22_ECCD      	.equ	0xf0062610	; Memory ECC Detection Register
MC22_ECCS      	.equ	0xf006260e	; ECC Safety Register
MC22_ERRINFO0  	.equ	0xf00626f2	; Error Information Register 0
MC22_ERRINFO1  	.equ	0xf00626f4	; Error Information Register 1
MC22_ERRINFO2  	.equ	0xf00626f6	; Error Information Register 2
MC22_ERRINFO3  	.equ	0xf00626f8	; Error Information Register 3
MC22_ERRINFO4  	.equ	0xf00626fa	; Error Information Register 4
MC22_ETRR0     	.equ	0xf0062612	; Error Tracking Register 0
MC22_ETRR1     	.equ	0xf0062614	; Error Tracking Register 1
MC22_ETRR2     	.equ	0xf0062616	; Error Tracking Register 2
MC22_ETRR3     	.equ	0xf0062618	; Error Tracking Register 3
MC22_ETRR4     	.equ	0xf006261a	; Error Tracking Register 4
MC22_MCONTROL  	.equ	0xf0062604	; MBIST Control Register
MC22_MSTATUS   	.equ	0xf0062606	; Status Register
MC22_RANGE     	.equ	0xf0062608	; Range Register, single address mode
MC22_RDBFL0    	.equ	0xf0062660	; Read Data and Bit Flip Register 0
MC22_RDBFL1    	.equ	0xf0062662	; Read Data and Bit Flip Register 1
MC22_RDBFL10   	.equ	0xf0062674	; Read Data and Bit Flip Register 10
MC22_RDBFL11   	.equ	0xf0062676	; Read Data and Bit Flip Register 11
MC22_RDBFL12   	.equ	0xf0062678	; Read Data and Bit Flip Register 12
MC22_RDBFL13   	.equ	0xf006267a	; Read Data and Bit Flip Register 13
MC22_RDBFL14   	.equ	0xf006267c	; Read Data and Bit Flip Register 14
MC22_RDBFL15   	.equ	0xf006267e	; Read Data and Bit Flip Register 15
MC22_RDBFL16   	.equ	0xf0062680	; Read Data and Bit Flip Register 16
MC22_RDBFL17   	.equ	0xf0062682	; Read Data and Bit Flip Register 17
MC22_RDBFL18   	.equ	0xf0062684	; Read Data and Bit Flip Register 18
MC22_RDBFL19   	.equ	0xf0062686	; Read Data and Bit Flip Register 19
MC22_RDBFL2    	.equ	0xf0062664	; Read Data and Bit Flip Register 2
MC22_RDBFL20   	.equ	0xf0062688	; Read Data and Bit Flip Register 20
MC22_RDBFL21   	.equ	0xf006268a	; Read Data and Bit Flip Register 21
MC22_RDBFL22   	.equ	0xf006268c	; Read Data and Bit Flip Register 22
MC22_RDBFL23   	.equ	0xf006268e	; Read Data and Bit Flip Register 23
MC22_RDBFL24   	.equ	0xf0062690	; Read Data and Bit Flip Register 24
MC22_RDBFL25   	.equ	0xf0062692	; Read Data and Bit Flip Register 25
MC22_RDBFL26   	.equ	0xf0062694	; Read Data and Bit Flip Register 26
MC22_RDBFL27   	.equ	0xf0062696	; Read Data and Bit Flip Register 27
MC22_RDBFL28   	.equ	0xf0062698	; Read Data and Bit Flip Register 28
MC22_RDBFL29   	.equ	0xf006269a	; Read Data and Bit Flip Register 29
MC22_RDBFL3    	.equ	0xf0062666	; Read Data and Bit Flip Register 3
MC22_RDBFL30   	.equ	0xf006269c	; Read Data and Bit Flip Register 30
MC22_RDBFL31   	.equ	0xf006269e	; Read Data and Bit Flip Register 31
MC22_RDBFL32   	.equ	0xf00626a0	; Read Data and Bit Flip Register 32
MC22_RDBFL33   	.equ	0xf00626a2	; Read Data and Bit Flip Register 33
MC22_RDBFL34   	.equ	0xf00626a4	; Read Data and Bit Flip Register 34
MC22_RDBFL35   	.equ	0xf00626a6	; Read Data and Bit Flip Register 35
MC22_RDBFL36   	.equ	0xf00626a8	; Read Data and Bit Flip Register 36
MC22_RDBFL37   	.equ	0xf00626aa	; Read Data and Bit Flip Register 37
MC22_RDBFL38   	.equ	0xf00626ac	; Read Data and Bit Flip Register 38
MC22_RDBFL39   	.equ	0xf00626ae	; Read Data and Bit Flip Register 39
MC22_RDBFL4    	.equ	0xf0062668	; Read Data and Bit Flip Register 4
MC22_RDBFL40   	.equ	0xf00626b0	; Read Data and Bit Flip Register 40
MC22_RDBFL41   	.equ	0xf00626b2	; Read Data and Bit Flip Register 41
MC22_RDBFL42   	.equ	0xf00626b4	; Read Data and Bit Flip Register 42
MC22_RDBFL43   	.equ	0xf00626b6	; Read Data and Bit Flip Register 43
MC22_RDBFL44   	.equ	0xf00626b8	; Read Data and Bit Flip Register 44
MC22_RDBFL45   	.equ	0xf00626ba	; Read Data and Bit Flip Register 45
MC22_RDBFL46   	.equ	0xf00626bc	; Read Data and Bit Flip Register 46
MC22_RDBFL47   	.equ	0xf00626be	; Read Data and Bit Flip Register 47
MC22_RDBFL48   	.equ	0xf00626c0	; Read Data and Bit Flip Register 48
MC22_RDBFL49   	.equ	0xf00626c2	; Read Data and Bit Flip Register 49
MC22_RDBFL5    	.equ	0xf006266a	; Read Data and Bit Flip Register 5
MC22_RDBFL50   	.equ	0xf00626c4	; Read Data and Bit Flip Register 50
MC22_RDBFL51   	.equ	0xf00626c6	; Read Data and Bit Flip Register 51
MC22_RDBFL52   	.equ	0xf00626c8	; Read Data and Bit Flip Register 52
MC22_RDBFL53   	.equ	0xf00626ca	; Read Data and Bit Flip Register 53
MC22_RDBFL54   	.equ	0xf00626cc	; Read Data and Bit Flip Register 54
MC22_RDBFL55   	.equ	0xf00626ce	; Read Data and Bit Flip Register 55
MC22_RDBFL56   	.equ	0xf00626d0	; Read Data and Bit Flip Register 56
MC22_RDBFL57   	.equ	0xf00626d2	; Read Data and Bit Flip Register 57
MC22_RDBFL58   	.equ	0xf00626d4	; Read Data and Bit Flip Register 58
MC22_RDBFL59   	.equ	0xf00626d6	; Read Data and Bit Flip Register 59
MC22_RDBFL6    	.equ	0xf006266c	; Read Data and Bit Flip Register 6
MC22_RDBFL60   	.equ	0xf00626d8	; Read Data and Bit Flip Register 60
MC22_RDBFL61   	.equ	0xf00626da	; Read Data and Bit Flip Register 61
MC22_RDBFL62   	.equ	0xf00626dc	; Read Data and Bit Flip Register 62
MC22_RDBFL63   	.equ	0xf00626de	; Read Data and Bit Flip Register 63
MC22_RDBFL64   	.equ	0xf00626e0	; Read Data and Bit Flip Register 64
MC22_RDBFL65   	.equ	0xf00626e2	; Read Data and Bit Flip Register 65
MC22_RDBFL66   	.equ	0xf00626e4	; Read Data and Bit Flip Register 66
MC22_RDBFL7    	.equ	0xf006266e	; Read Data and Bit Flip Register 7
MC22_RDBFL8    	.equ	0xf0062670	; Read Data and Bit Flip Register 8
MC22_RDBFL9    	.equ	0xf0062672	; Read Data and Bit Flip Register 9
MC22_REVID     	.equ	0xf006260c	; Revision ID Register
MC23_CONFIG0   	.equ	0xf0062700	; Configuration Register 0
MC23_CONFIG1   	.equ	0xf0062702	; Configuration Register 1
MC23_ECCD      	.equ	0xf0062710	; Memory ECC Detection Register
MC23_ECCS      	.equ	0xf006270e	; ECC Safety Register
MC23_ERRINFO0  	.equ	0xf00627f2	; Error Information Register 0
MC23_ERRINFO1  	.equ	0xf00627f4	; Error Information Register 1
MC23_ERRINFO2  	.equ	0xf00627f6	; Error Information Register 2
MC23_ERRINFO3  	.equ	0xf00627f8	; Error Information Register 3
MC23_ERRINFO4  	.equ	0xf00627fa	; Error Information Register 4
MC23_ETRR0     	.equ	0xf0062712	; Error Tracking Register 0
MC23_ETRR1     	.equ	0xf0062714	; Error Tracking Register 1
MC23_ETRR2     	.equ	0xf0062716	; Error Tracking Register 2
MC23_ETRR3     	.equ	0xf0062718	; Error Tracking Register 3
MC23_ETRR4     	.equ	0xf006271a	; Error Tracking Register 4
MC23_MCONTROL  	.equ	0xf0062704	; MBIST Control Register
MC23_MSTATUS   	.equ	0xf0062706	; Status Register
MC23_RANGE     	.equ	0xf0062708	; Range Register, single address mode
MC23_RDBFL0    	.equ	0xf0062760	; Read Data and Bit Flip Register 0
MC23_RDBFL1    	.equ	0xf0062762	; Read Data and Bit Flip Register 1
MC23_RDBFL10   	.equ	0xf0062774	; Read Data and Bit Flip Register 10
MC23_RDBFL11   	.equ	0xf0062776	; Read Data and Bit Flip Register 11
MC23_RDBFL12   	.equ	0xf0062778	; Read Data and Bit Flip Register 12
MC23_RDBFL13   	.equ	0xf006277a	; Read Data and Bit Flip Register 13
MC23_RDBFL14   	.equ	0xf006277c	; Read Data and Bit Flip Register 14
MC23_RDBFL15   	.equ	0xf006277e	; Read Data and Bit Flip Register 15
MC23_RDBFL16   	.equ	0xf0062780	; Read Data and Bit Flip Register 16
MC23_RDBFL17   	.equ	0xf0062782	; Read Data and Bit Flip Register 17
MC23_RDBFL18   	.equ	0xf0062784	; Read Data and Bit Flip Register 18
MC23_RDBFL19   	.equ	0xf0062786	; Read Data and Bit Flip Register 19
MC23_RDBFL2    	.equ	0xf0062764	; Read Data and Bit Flip Register 2
MC23_RDBFL20   	.equ	0xf0062788	; Read Data and Bit Flip Register 20
MC23_RDBFL21   	.equ	0xf006278a	; Read Data and Bit Flip Register 21
MC23_RDBFL22   	.equ	0xf006278c	; Read Data and Bit Flip Register 22
MC23_RDBFL23   	.equ	0xf006278e	; Read Data and Bit Flip Register 23
MC23_RDBFL24   	.equ	0xf0062790	; Read Data and Bit Flip Register 24
MC23_RDBFL25   	.equ	0xf0062792	; Read Data and Bit Flip Register 25
MC23_RDBFL26   	.equ	0xf0062794	; Read Data and Bit Flip Register 26
MC23_RDBFL27   	.equ	0xf0062796	; Read Data and Bit Flip Register 27
MC23_RDBFL28   	.equ	0xf0062798	; Read Data and Bit Flip Register 28
MC23_RDBFL29   	.equ	0xf006279a	; Read Data and Bit Flip Register 29
MC23_RDBFL3    	.equ	0xf0062766	; Read Data and Bit Flip Register 3
MC23_RDBFL30   	.equ	0xf006279c	; Read Data and Bit Flip Register 30
MC23_RDBFL31   	.equ	0xf006279e	; Read Data and Bit Flip Register 31
MC23_RDBFL32   	.equ	0xf00627a0	; Read Data and Bit Flip Register 32
MC23_RDBFL33   	.equ	0xf00627a2	; Read Data and Bit Flip Register 33
MC23_RDBFL34   	.equ	0xf00627a4	; Read Data and Bit Flip Register 34
MC23_RDBFL35   	.equ	0xf00627a6	; Read Data and Bit Flip Register 35
MC23_RDBFL36   	.equ	0xf00627a8	; Read Data and Bit Flip Register 36
MC23_RDBFL37   	.equ	0xf00627aa	; Read Data and Bit Flip Register 37
MC23_RDBFL38   	.equ	0xf00627ac	; Read Data and Bit Flip Register 38
MC23_RDBFL39   	.equ	0xf00627ae	; Read Data and Bit Flip Register 39
MC23_RDBFL4    	.equ	0xf0062768	; Read Data and Bit Flip Register 4
MC23_RDBFL40   	.equ	0xf00627b0	; Read Data and Bit Flip Register 40
MC23_RDBFL41   	.equ	0xf00627b2	; Read Data and Bit Flip Register 41
MC23_RDBFL42   	.equ	0xf00627b4	; Read Data and Bit Flip Register 42
MC23_RDBFL43   	.equ	0xf00627b6	; Read Data and Bit Flip Register 43
MC23_RDBFL44   	.equ	0xf00627b8	; Read Data and Bit Flip Register 44
MC23_RDBFL45   	.equ	0xf00627ba	; Read Data and Bit Flip Register 45
MC23_RDBFL46   	.equ	0xf00627bc	; Read Data and Bit Flip Register 46
MC23_RDBFL47   	.equ	0xf00627be	; Read Data and Bit Flip Register 47
MC23_RDBFL48   	.equ	0xf00627c0	; Read Data and Bit Flip Register 48
MC23_RDBFL49   	.equ	0xf00627c2	; Read Data and Bit Flip Register 49
MC23_RDBFL5    	.equ	0xf006276a	; Read Data and Bit Flip Register 5
MC23_RDBFL50   	.equ	0xf00627c4	; Read Data and Bit Flip Register 50
MC23_RDBFL51   	.equ	0xf00627c6	; Read Data and Bit Flip Register 51
MC23_RDBFL52   	.equ	0xf00627c8	; Read Data and Bit Flip Register 52
MC23_RDBFL53   	.equ	0xf00627ca	; Read Data and Bit Flip Register 53
MC23_RDBFL54   	.equ	0xf00627cc	; Read Data and Bit Flip Register 54
MC23_RDBFL55   	.equ	0xf00627ce	; Read Data and Bit Flip Register 55
MC23_RDBFL56   	.equ	0xf00627d0	; Read Data and Bit Flip Register 56
MC23_RDBFL57   	.equ	0xf00627d2	; Read Data and Bit Flip Register 57
MC23_RDBFL58   	.equ	0xf00627d4	; Read Data and Bit Flip Register 58
MC23_RDBFL59   	.equ	0xf00627d6	; Read Data and Bit Flip Register 59
MC23_RDBFL6    	.equ	0xf006276c	; Read Data and Bit Flip Register 6
MC23_RDBFL60   	.equ	0xf00627d8	; Read Data and Bit Flip Register 60
MC23_RDBFL61   	.equ	0xf00627da	; Read Data and Bit Flip Register 61
MC23_RDBFL62   	.equ	0xf00627dc	; Read Data and Bit Flip Register 62
MC23_RDBFL63   	.equ	0xf00627de	; Read Data and Bit Flip Register 63
MC23_RDBFL64   	.equ	0xf00627e0	; Read Data and Bit Flip Register 64
MC23_RDBFL65   	.equ	0xf00627e2	; Read Data and Bit Flip Register 65
MC23_RDBFL66   	.equ	0xf00627e4	; Read Data and Bit Flip Register 66
MC23_RDBFL7    	.equ	0xf006276e	; Read Data and Bit Flip Register 7
MC23_RDBFL8    	.equ	0xf0062770	; Read Data and Bit Flip Register 8
MC23_RDBFL9    	.equ	0xf0062772	; Read Data and Bit Flip Register 9
MC23_REVID     	.equ	0xf006270c	; Revision ID Register
MC24_CONFIG0   	.equ	0xf0062800	; Configuration Register 0
MC24_CONFIG1   	.equ	0xf0062802	; Configuration Register 1
MC24_ECCD      	.equ	0xf0062810	; Memory ECC Detection Register
MC24_ECCS      	.equ	0xf006280e	; ECC Safety Register
MC24_ERRINFO0  	.equ	0xf00628f2	; Error Information Register 0
MC24_ERRINFO1  	.equ	0xf00628f4	; Error Information Register 1
MC24_ERRINFO2  	.equ	0xf00628f6	; Error Information Register 2
MC24_ERRINFO3  	.equ	0xf00628f8	; Error Information Register 3
MC24_ERRINFO4  	.equ	0xf00628fa	; Error Information Register 4
MC24_ETRR0     	.equ	0xf0062812	; Error Tracking Register 0
MC24_ETRR1     	.equ	0xf0062814	; Error Tracking Register 1
MC24_ETRR2     	.equ	0xf0062816	; Error Tracking Register 2
MC24_ETRR3     	.equ	0xf0062818	; Error Tracking Register 3
MC24_ETRR4     	.equ	0xf006281a	; Error Tracking Register 4
MC24_MCONTROL  	.equ	0xf0062804	; MBIST Control Register
MC24_MSTATUS   	.equ	0xf0062806	; Status Register
MC24_RANGE     	.equ	0xf0062808	; Range Register, single address mode
MC24_RDBFL0    	.equ	0xf0062860	; Read Data and Bit Flip Register 0
MC24_RDBFL1    	.equ	0xf0062862	; Read Data and Bit Flip Register 1
MC24_RDBFL10   	.equ	0xf0062874	; Read Data and Bit Flip Register 10
MC24_RDBFL11   	.equ	0xf0062876	; Read Data and Bit Flip Register 11
MC24_RDBFL12   	.equ	0xf0062878	; Read Data and Bit Flip Register 12
MC24_RDBFL13   	.equ	0xf006287a	; Read Data and Bit Flip Register 13
MC24_RDBFL14   	.equ	0xf006287c	; Read Data and Bit Flip Register 14
MC24_RDBFL15   	.equ	0xf006287e	; Read Data and Bit Flip Register 15
MC24_RDBFL16   	.equ	0xf0062880	; Read Data and Bit Flip Register 16
MC24_RDBFL17   	.equ	0xf0062882	; Read Data and Bit Flip Register 17
MC24_RDBFL18   	.equ	0xf0062884	; Read Data and Bit Flip Register 18
MC24_RDBFL19   	.equ	0xf0062886	; Read Data and Bit Flip Register 19
MC24_RDBFL2    	.equ	0xf0062864	; Read Data and Bit Flip Register 2
MC24_RDBFL20   	.equ	0xf0062888	; Read Data and Bit Flip Register 20
MC24_RDBFL21   	.equ	0xf006288a	; Read Data and Bit Flip Register 21
MC24_RDBFL22   	.equ	0xf006288c	; Read Data and Bit Flip Register 22
MC24_RDBFL23   	.equ	0xf006288e	; Read Data and Bit Flip Register 23
MC24_RDBFL24   	.equ	0xf0062890	; Read Data and Bit Flip Register 24
MC24_RDBFL25   	.equ	0xf0062892	; Read Data and Bit Flip Register 25
MC24_RDBFL26   	.equ	0xf0062894	; Read Data and Bit Flip Register 26
MC24_RDBFL27   	.equ	0xf0062896	; Read Data and Bit Flip Register 27
MC24_RDBFL28   	.equ	0xf0062898	; Read Data and Bit Flip Register 28
MC24_RDBFL29   	.equ	0xf006289a	; Read Data and Bit Flip Register 29
MC24_RDBFL3    	.equ	0xf0062866	; Read Data and Bit Flip Register 3
MC24_RDBFL30   	.equ	0xf006289c	; Read Data and Bit Flip Register 30
MC24_RDBFL31   	.equ	0xf006289e	; Read Data and Bit Flip Register 31
MC24_RDBFL32   	.equ	0xf00628a0	; Read Data and Bit Flip Register 32
MC24_RDBFL33   	.equ	0xf00628a2	; Read Data and Bit Flip Register 33
MC24_RDBFL34   	.equ	0xf00628a4	; Read Data and Bit Flip Register 34
MC24_RDBFL35   	.equ	0xf00628a6	; Read Data and Bit Flip Register 35
MC24_RDBFL36   	.equ	0xf00628a8	; Read Data and Bit Flip Register 36
MC24_RDBFL37   	.equ	0xf00628aa	; Read Data and Bit Flip Register 37
MC24_RDBFL38   	.equ	0xf00628ac	; Read Data and Bit Flip Register 38
MC24_RDBFL39   	.equ	0xf00628ae	; Read Data and Bit Flip Register 39
MC24_RDBFL4    	.equ	0xf0062868	; Read Data and Bit Flip Register 4
MC24_RDBFL40   	.equ	0xf00628b0	; Read Data and Bit Flip Register 40
MC24_RDBFL41   	.equ	0xf00628b2	; Read Data and Bit Flip Register 41
MC24_RDBFL42   	.equ	0xf00628b4	; Read Data and Bit Flip Register 42
MC24_RDBFL43   	.equ	0xf00628b6	; Read Data and Bit Flip Register 43
MC24_RDBFL44   	.equ	0xf00628b8	; Read Data and Bit Flip Register 44
MC24_RDBFL45   	.equ	0xf00628ba	; Read Data and Bit Flip Register 45
MC24_RDBFL46   	.equ	0xf00628bc	; Read Data and Bit Flip Register 46
MC24_RDBFL47   	.equ	0xf00628be	; Read Data and Bit Flip Register 47
MC24_RDBFL48   	.equ	0xf00628c0	; Read Data and Bit Flip Register 48
MC24_RDBFL49   	.equ	0xf00628c2	; Read Data and Bit Flip Register 49
MC24_RDBFL5    	.equ	0xf006286a	; Read Data and Bit Flip Register 5
MC24_RDBFL50   	.equ	0xf00628c4	; Read Data and Bit Flip Register 50
MC24_RDBFL51   	.equ	0xf00628c6	; Read Data and Bit Flip Register 51
MC24_RDBFL52   	.equ	0xf00628c8	; Read Data and Bit Flip Register 52
MC24_RDBFL53   	.equ	0xf00628ca	; Read Data and Bit Flip Register 53
MC24_RDBFL54   	.equ	0xf00628cc	; Read Data and Bit Flip Register 54
MC24_RDBFL55   	.equ	0xf00628ce	; Read Data and Bit Flip Register 55
MC24_RDBFL56   	.equ	0xf00628d0	; Read Data and Bit Flip Register 56
MC24_RDBFL57   	.equ	0xf00628d2	; Read Data and Bit Flip Register 57
MC24_RDBFL58   	.equ	0xf00628d4	; Read Data and Bit Flip Register 58
MC24_RDBFL59   	.equ	0xf00628d6	; Read Data and Bit Flip Register 59
MC24_RDBFL6    	.equ	0xf006286c	; Read Data and Bit Flip Register 6
MC24_RDBFL60   	.equ	0xf00628d8	; Read Data and Bit Flip Register 60
MC24_RDBFL61   	.equ	0xf00628da	; Read Data and Bit Flip Register 61
MC24_RDBFL62   	.equ	0xf00628dc	; Read Data and Bit Flip Register 62
MC24_RDBFL63   	.equ	0xf00628de	; Read Data and Bit Flip Register 63
MC24_RDBFL64   	.equ	0xf00628e0	; Read Data and Bit Flip Register 64
MC24_RDBFL65   	.equ	0xf00628e2	; Read Data and Bit Flip Register 65
MC24_RDBFL66   	.equ	0xf00628e4	; Read Data and Bit Flip Register 66
MC24_RDBFL7    	.equ	0xf006286e	; Read Data and Bit Flip Register 7
MC24_RDBFL8    	.equ	0xf0062870	; Read Data and Bit Flip Register 8
MC24_RDBFL9    	.equ	0xf0062872	; Read Data and Bit Flip Register 9
MC24_REVID     	.equ	0xf006280c	; Revision ID Register
MC25_CONFIG0   	.equ	0xf0062900	; Configuration Register 0
MC25_CONFIG1   	.equ	0xf0062902	; Configuration Register 1
MC25_ECCD      	.equ	0xf0062910	; Memory ECC Detection Register
MC25_ECCS      	.equ	0xf006290e	; ECC Safety Register
MC25_ERRINFO0  	.equ	0xf00629f2	; Error Information Register 0
MC25_ERRINFO1  	.equ	0xf00629f4	; Error Information Register 1
MC25_ERRINFO2  	.equ	0xf00629f6	; Error Information Register 2
MC25_ERRINFO3  	.equ	0xf00629f8	; Error Information Register 3
MC25_ERRINFO4  	.equ	0xf00629fa	; Error Information Register 4
MC25_ETRR0     	.equ	0xf0062912	; Error Tracking Register 0
MC25_ETRR1     	.equ	0xf0062914	; Error Tracking Register 1
MC25_ETRR2     	.equ	0xf0062916	; Error Tracking Register 2
MC25_ETRR3     	.equ	0xf0062918	; Error Tracking Register 3
MC25_ETRR4     	.equ	0xf006291a	; Error Tracking Register 4
MC25_MCONTROL  	.equ	0xf0062904	; MBIST Control Register
MC25_MSTATUS   	.equ	0xf0062906	; Status Register
MC25_RANGE     	.equ	0xf0062908	; Range Register, single address mode
MC25_RDBFL0    	.equ	0xf0062960	; Read Data and Bit Flip Register 0
MC25_RDBFL1    	.equ	0xf0062962	; Read Data and Bit Flip Register 1
MC25_RDBFL10   	.equ	0xf0062974	; Read Data and Bit Flip Register 10
MC25_RDBFL11   	.equ	0xf0062976	; Read Data and Bit Flip Register 11
MC25_RDBFL12   	.equ	0xf0062978	; Read Data and Bit Flip Register 12
MC25_RDBFL13   	.equ	0xf006297a	; Read Data and Bit Flip Register 13
MC25_RDBFL14   	.equ	0xf006297c	; Read Data and Bit Flip Register 14
MC25_RDBFL15   	.equ	0xf006297e	; Read Data and Bit Flip Register 15
MC25_RDBFL16   	.equ	0xf0062980	; Read Data and Bit Flip Register 16
MC25_RDBFL17   	.equ	0xf0062982	; Read Data and Bit Flip Register 17
MC25_RDBFL18   	.equ	0xf0062984	; Read Data and Bit Flip Register 18
MC25_RDBFL19   	.equ	0xf0062986	; Read Data and Bit Flip Register 19
MC25_RDBFL2    	.equ	0xf0062964	; Read Data and Bit Flip Register 2
MC25_RDBFL20   	.equ	0xf0062988	; Read Data and Bit Flip Register 20
MC25_RDBFL21   	.equ	0xf006298a	; Read Data and Bit Flip Register 21
MC25_RDBFL22   	.equ	0xf006298c	; Read Data and Bit Flip Register 22
MC25_RDBFL23   	.equ	0xf006298e	; Read Data and Bit Flip Register 23
MC25_RDBFL24   	.equ	0xf0062990	; Read Data and Bit Flip Register 24
MC25_RDBFL25   	.equ	0xf0062992	; Read Data and Bit Flip Register 25
MC25_RDBFL26   	.equ	0xf0062994	; Read Data and Bit Flip Register 26
MC25_RDBFL27   	.equ	0xf0062996	; Read Data and Bit Flip Register 27
MC25_RDBFL28   	.equ	0xf0062998	; Read Data and Bit Flip Register 28
MC25_RDBFL29   	.equ	0xf006299a	; Read Data and Bit Flip Register 29
MC25_RDBFL3    	.equ	0xf0062966	; Read Data and Bit Flip Register 3
MC25_RDBFL30   	.equ	0xf006299c	; Read Data and Bit Flip Register 30
MC25_RDBFL31   	.equ	0xf006299e	; Read Data and Bit Flip Register 31
MC25_RDBFL32   	.equ	0xf00629a0	; Read Data and Bit Flip Register 32
MC25_RDBFL33   	.equ	0xf00629a2	; Read Data and Bit Flip Register 33
MC25_RDBFL34   	.equ	0xf00629a4	; Read Data and Bit Flip Register 34
MC25_RDBFL35   	.equ	0xf00629a6	; Read Data and Bit Flip Register 35
MC25_RDBFL36   	.equ	0xf00629a8	; Read Data and Bit Flip Register 36
MC25_RDBFL37   	.equ	0xf00629aa	; Read Data and Bit Flip Register 37
MC25_RDBFL38   	.equ	0xf00629ac	; Read Data and Bit Flip Register 38
MC25_RDBFL39   	.equ	0xf00629ae	; Read Data and Bit Flip Register 39
MC25_RDBFL4    	.equ	0xf0062968	; Read Data and Bit Flip Register 4
MC25_RDBFL40   	.equ	0xf00629b0	; Read Data and Bit Flip Register 40
MC25_RDBFL41   	.equ	0xf00629b2	; Read Data and Bit Flip Register 41
MC25_RDBFL42   	.equ	0xf00629b4	; Read Data and Bit Flip Register 42
MC25_RDBFL43   	.equ	0xf00629b6	; Read Data and Bit Flip Register 43
MC25_RDBFL44   	.equ	0xf00629b8	; Read Data and Bit Flip Register 44
MC25_RDBFL45   	.equ	0xf00629ba	; Read Data and Bit Flip Register 45
MC25_RDBFL46   	.equ	0xf00629bc	; Read Data and Bit Flip Register 46
MC25_RDBFL47   	.equ	0xf00629be	; Read Data and Bit Flip Register 47
MC25_RDBFL48   	.equ	0xf00629c0	; Read Data and Bit Flip Register 48
MC25_RDBFL49   	.equ	0xf00629c2	; Read Data and Bit Flip Register 49
MC25_RDBFL5    	.equ	0xf006296a	; Read Data and Bit Flip Register 5
MC25_RDBFL50   	.equ	0xf00629c4	; Read Data and Bit Flip Register 50
MC25_RDBFL51   	.equ	0xf00629c6	; Read Data and Bit Flip Register 51
MC25_RDBFL52   	.equ	0xf00629c8	; Read Data and Bit Flip Register 52
MC25_RDBFL53   	.equ	0xf00629ca	; Read Data and Bit Flip Register 53
MC25_RDBFL54   	.equ	0xf00629cc	; Read Data and Bit Flip Register 54
MC25_RDBFL55   	.equ	0xf00629ce	; Read Data and Bit Flip Register 55
MC25_RDBFL56   	.equ	0xf00629d0	; Read Data and Bit Flip Register 56
MC25_RDBFL57   	.equ	0xf00629d2	; Read Data and Bit Flip Register 57
MC25_RDBFL58   	.equ	0xf00629d4	; Read Data and Bit Flip Register 58
MC25_RDBFL59   	.equ	0xf00629d6	; Read Data and Bit Flip Register 59
MC25_RDBFL6    	.equ	0xf006296c	; Read Data and Bit Flip Register 6
MC25_RDBFL60   	.equ	0xf00629d8	; Read Data and Bit Flip Register 60
MC25_RDBFL61   	.equ	0xf00629da	; Read Data and Bit Flip Register 61
MC25_RDBFL62   	.equ	0xf00629dc	; Read Data and Bit Flip Register 62
MC25_RDBFL63   	.equ	0xf00629de	; Read Data and Bit Flip Register 63
MC25_RDBFL64   	.equ	0xf00629e0	; Read Data and Bit Flip Register 64
MC25_RDBFL65   	.equ	0xf00629e2	; Read Data and Bit Flip Register 65
MC25_RDBFL66   	.equ	0xf00629e4	; Read Data and Bit Flip Register 66
MC25_RDBFL7    	.equ	0xf006296e	; Read Data and Bit Flip Register 7
MC25_RDBFL8    	.equ	0xf0062970	; Read Data and Bit Flip Register 8
MC25_RDBFL9    	.equ	0xf0062972	; Read Data and Bit Flip Register 9
MC25_REVID     	.equ	0xf006290c	; Revision ID Register
MC26_CONFIG0   	.equ	0xf0062a00	; Configuration Register 0
MC26_CONFIG1   	.equ	0xf0062a02	; Configuration Register 1
MC26_ECCD      	.equ	0xf0062a10	; Memory ECC Detection Register
MC26_ECCS      	.equ	0xf0062a0e	; ECC Safety Register
MC26_ERRINFO0  	.equ	0xf0062af2	; Error Information Register 0
MC26_ERRINFO1  	.equ	0xf0062af4	; Error Information Register 1
MC26_ERRINFO2  	.equ	0xf0062af6	; Error Information Register 2
MC26_ERRINFO3  	.equ	0xf0062af8	; Error Information Register 3
MC26_ERRINFO4  	.equ	0xf0062afa	; Error Information Register 4
MC26_ETRR0     	.equ	0xf0062a12	; Error Tracking Register 0
MC26_ETRR1     	.equ	0xf0062a14	; Error Tracking Register 1
MC26_ETRR2     	.equ	0xf0062a16	; Error Tracking Register 2
MC26_ETRR3     	.equ	0xf0062a18	; Error Tracking Register 3
MC26_ETRR4     	.equ	0xf0062a1a	; Error Tracking Register 4
MC26_MCONTROL  	.equ	0xf0062a04	; MBIST Control Register
MC26_MSTATUS   	.equ	0xf0062a06	; Status Register
MC26_RANGE     	.equ	0xf0062a08	; Range Register, single address mode
MC26_RDBFL0    	.equ	0xf0062a60	; Read Data and Bit Flip Register 0
MC26_RDBFL1    	.equ	0xf0062a62	; Read Data and Bit Flip Register 1
MC26_RDBFL10   	.equ	0xf0062a74	; Read Data and Bit Flip Register 10
MC26_RDBFL11   	.equ	0xf0062a76	; Read Data and Bit Flip Register 11
MC26_RDBFL12   	.equ	0xf0062a78	; Read Data and Bit Flip Register 12
MC26_RDBFL13   	.equ	0xf0062a7a	; Read Data and Bit Flip Register 13
MC26_RDBFL14   	.equ	0xf0062a7c	; Read Data and Bit Flip Register 14
MC26_RDBFL15   	.equ	0xf0062a7e	; Read Data and Bit Flip Register 15
MC26_RDBFL16   	.equ	0xf0062a80	; Read Data and Bit Flip Register 16
MC26_RDBFL17   	.equ	0xf0062a82	; Read Data and Bit Flip Register 17
MC26_RDBFL18   	.equ	0xf0062a84	; Read Data and Bit Flip Register 18
MC26_RDBFL19   	.equ	0xf0062a86	; Read Data and Bit Flip Register 19
MC26_RDBFL2    	.equ	0xf0062a64	; Read Data and Bit Flip Register 2
MC26_RDBFL20   	.equ	0xf0062a88	; Read Data and Bit Flip Register 20
MC26_RDBFL21   	.equ	0xf0062a8a	; Read Data and Bit Flip Register 21
MC26_RDBFL22   	.equ	0xf0062a8c	; Read Data and Bit Flip Register 22
MC26_RDBFL23   	.equ	0xf0062a8e	; Read Data and Bit Flip Register 23
MC26_RDBFL24   	.equ	0xf0062a90	; Read Data and Bit Flip Register 24
MC26_RDBFL25   	.equ	0xf0062a92	; Read Data and Bit Flip Register 25
MC26_RDBFL26   	.equ	0xf0062a94	; Read Data and Bit Flip Register 26
MC26_RDBFL27   	.equ	0xf0062a96	; Read Data and Bit Flip Register 27
MC26_RDBFL28   	.equ	0xf0062a98	; Read Data and Bit Flip Register 28
MC26_RDBFL29   	.equ	0xf0062a9a	; Read Data and Bit Flip Register 29
MC26_RDBFL3    	.equ	0xf0062a66	; Read Data and Bit Flip Register 3
MC26_RDBFL30   	.equ	0xf0062a9c	; Read Data and Bit Flip Register 30
MC26_RDBFL31   	.equ	0xf0062a9e	; Read Data and Bit Flip Register 31
MC26_RDBFL32   	.equ	0xf0062aa0	; Read Data and Bit Flip Register 32
MC26_RDBFL33   	.equ	0xf0062aa2	; Read Data and Bit Flip Register 33
MC26_RDBFL34   	.equ	0xf0062aa4	; Read Data and Bit Flip Register 34
MC26_RDBFL35   	.equ	0xf0062aa6	; Read Data and Bit Flip Register 35
MC26_RDBFL36   	.equ	0xf0062aa8	; Read Data and Bit Flip Register 36
MC26_RDBFL37   	.equ	0xf0062aaa	; Read Data and Bit Flip Register 37
MC26_RDBFL38   	.equ	0xf0062aac	; Read Data and Bit Flip Register 38
MC26_RDBFL39   	.equ	0xf0062aae	; Read Data and Bit Flip Register 39
MC26_RDBFL4    	.equ	0xf0062a68	; Read Data and Bit Flip Register 4
MC26_RDBFL40   	.equ	0xf0062ab0	; Read Data and Bit Flip Register 40
MC26_RDBFL41   	.equ	0xf0062ab2	; Read Data and Bit Flip Register 41
MC26_RDBFL42   	.equ	0xf0062ab4	; Read Data and Bit Flip Register 42
MC26_RDBFL43   	.equ	0xf0062ab6	; Read Data and Bit Flip Register 43
MC26_RDBFL44   	.equ	0xf0062ab8	; Read Data and Bit Flip Register 44
MC26_RDBFL45   	.equ	0xf0062aba	; Read Data and Bit Flip Register 45
MC26_RDBFL46   	.equ	0xf0062abc	; Read Data and Bit Flip Register 46
MC26_RDBFL47   	.equ	0xf0062abe	; Read Data and Bit Flip Register 47
MC26_RDBFL48   	.equ	0xf0062ac0	; Read Data and Bit Flip Register 48
MC26_RDBFL49   	.equ	0xf0062ac2	; Read Data and Bit Flip Register 49
MC26_RDBFL5    	.equ	0xf0062a6a	; Read Data and Bit Flip Register 5
MC26_RDBFL50   	.equ	0xf0062ac4	; Read Data and Bit Flip Register 50
MC26_RDBFL51   	.equ	0xf0062ac6	; Read Data and Bit Flip Register 51
MC26_RDBFL52   	.equ	0xf0062ac8	; Read Data and Bit Flip Register 52
MC26_RDBFL53   	.equ	0xf0062aca	; Read Data and Bit Flip Register 53
MC26_RDBFL54   	.equ	0xf0062acc	; Read Data and Bit Flip Register 54
MC26_RDBFL55   	.equ	0xf0062ace	; Read Data and Bit Flip Register 55
MC26_RDBFL56   	.equ	0xf0062ad0	; Read Data and Bit Flip Register 56
MC26_RDBFL57   	.equ	0xf0062ad2	; Read Data and Bit Flip Register 57
MC26_RDBFL58   	.equ	0xf0062ad4	; Read Data and Bit Flip Register 58
MC26_RDBFL59   	.equ	0xf0062ad6	; Read Data and Bit Flip Register 59
MC26_RDBFL6    	.equ	0xf0062a6c	; Read Data and Bit Flip Register 6
MC26_RDBFL60   	.equ	0xf0062ad8	; Read Data and Bit Flip Register 60
MC26_RDBFL61   	.equ	0xf0062ada	; Read Data and Bit Flip Register 61
MC26_RDBFL62   	.equ	0xf0062adc	; Read Data and Bit Flip Register 62
MC26_RDBFL63   	.equ	0xf0062ade	; Read Data and Bit Flip Register 63
MC26_RDBFL64   	.equ	0xf0062ae0	; Read Data and Bit Flip Register 64
MC26_RDBFL65   	.equ	0xf0062ae2	; Read Data and Bit Flip Register 65
MC26_RDBFL66   	.equ	0xf0062ae4	; Read Data and Bit Flip Register 66
MC26_RDBFL7    	.equ	0xf0062a6e	; Read Data and Bit Flip Register 7
MC26_RDBFL8    	.equ	0xf0062a70	; Read Data and Bit Flip Register 8
MC26_RDBFL9    	.equ	0xf0062a72	; Read Data and Bit Flip Register 9
MC26_REVID     	.equ	0xf0062a0c	; Revision ID Register
MC27_CONFIG0   	.equ	0xf0062b00	; Configuration Register 0
MC27_CONFIG1   	.equ	0xf0062b02	; Configuration Register 1
MC27_ECCD      	.equ	0xf0062b10	; Memory ECC Detection Register
MC27_ECCS      	.equ	0xf0062b0e	; ECC Safety Register
MC27_ERRINFO0  	.equ	0xf0062bf2	; Error Information Register 0
MC27_ERRINFO1  	.equ	0xf0062bf4	; Error Information Register 1
MC27_ERRINFO2  	.equ	0xf0062bf6	; Error Information Register 2
MC27_ERRINFO3  	.equ	0xf0062bf8	; Error Information Register 3
MC27_ERRINFO4  	.equ	0xf0062bfa	; Error Information Register 4
MC27_ETRR0     	.equ	0xf0062b12	; Error Tracking Register 0
MC27_ETRR1     	.equ	0xf0062b14	; Error Tracking Register 1
MC27_ETRR2     	.equ	0xf0062b16	; Error Tracking Register 2
MC27_ETRR3     	.equ	0xf0062b18	; Error Tracking Register 3
MC27_ETRR4     	.equ	0xf0062b1a	; Error Tracking Register 4
MC27_MCONTROL  	.equ	0xf0062b04	; MBIST Control Register
MC27_MSTATUS   	.equ	0xf0062b06	; Status Register
MC27_RANGE     	.equ	0xf0062b08	; Range Register, single address mode
MC27_RDBFL0    	.equ	0xf0062b60	; Read Data and Bit Flip Register 0
MC27_RDBFL1    	.equ	0xf0062b62	; Read Data and Bit Flip Register 1
MC27_RDBFL10   	.equ	0xf0062b74	; Read Data and Bit Flip Register 10
MC27_RDBFL11   	.equ	0xf0062b76	; Read Data and Bit Flip Register 11
MC27_RDBFL12   	.equ	0xf0062b78	; Read Data and Bit Flip Register 12
MC27_RDBFL13   	.equ	0xf0062b7a	; Read Data and Bit Flip Register 13
MC27_RDBFL14   	.equ	0xf0062b7c	; Read Data and Bit Flip Register 14
MC27_RDBFL15   	.equ	0xf0062b7e	; Read Data and Bit Flip Register 15
MC27_RDBFL16   	.equ	0xf0062b80	; Read Data and Bit Flip Register 16
MC27_RDBFL17   	.equ	0xf0062b82	; Read Data and Bit Flip Register 17
MC27_RDBFL18   	.equ	0xf0062b84	; Read Data and Bit Flip Register 18
MC27_RDBFL19   	.equ	0xf0062b86	; Read Data and Bit Flip Register 19
MC27_RDBFL2    	.equ	0xf0062b64	; Read Data and Bit Flip Register 2
MC27_RDBFL20   	.equ	0xf0062b88	; Read Data and Bit Flip Register 20
MC27_RDBFL21   	.equ	0xf0062b8a	; Read Data and Bit Flip Register 21
MC27_RDBFL22   	.equ	0xf0062b8c	; Read Data and Bit Flip Register 22
MC27_RDBFL23   	.equ	0xf0062b8e	; Read Data and Bit Flip Register 23
MC27_RDBFL24   	.equ	0xf0062b90	; Read Data and Bit Flip Register 24
MC27_RDBFL25   	.equ	0xf0062b92	; Read Data and Bit Flip Register 25
MC27_RDBFL26   	.equ	0xf0062b94	; Read Data and Bit Flip Register 26
MC27_RDBFL27   	.equ	0xf0062b96	; Read Data and Bit Flip Register 27
MC27_RDBFL28   	.equ	0xf0062b98	; Read Data and Bit Flip Register 28
MC27_RDBFL29   	.equ	0xf0062b9a	; Read Data and Bit Flip Register 29
MC27_RDBFL3    	.equ	0xf0062b66	; Read Data and Bit Flip Register 3
MC27_RDBFL30   	.equ	0xf0062b9c	; Read Data and Bit Flip Register 30
MC27_RDBFL31   	.equ	0xf0062b9e	; Read Data and Bit Flip Register 31
MC27_RDBFL32   	.equ	0xf0062ba0	; Read Data and Bit Flip Register 32
MC27_RDBFL33   	.equ	0xf0062ba2	; Read Data and Bit Flip Register 33
MC27_RDBFL34   	.equ	0xf0062ba4	; Read Data and Bit Flip Register 34
MC27_RDBFL35   	.equ	0xf0062ba6	; Read Data and Bit Flip Register 35
MC27_RDBFL36   	.equ	0xf0062ba8	; Read Data and Bit Flip Register 36
MC27_RDBFL37   	.equ	0xf0062baa	; Read Data and Bit Flip Register 37
MC27_RDBFL38   	.equ	0xf0062bac	; Read Data and Bit Flip Register 38
MC27_RDBFL39   	.equ	0xf0062bae	; Read Data and Bit Flip Register 39
MC27_RDBFL4    	.equ	0xf0062b68	; Read Data and Bit Flip Register 4
MC27_RDBFL40   	.equ	0xf0062bb0	; Read Data and Bit Flip Register 40
MC27_RDBFL41   	.equ	0xf0062bb2	; Read Data and Bit Flip Register 41
MC27_RDBFL42   	.equ	0xf0062bb4	; Read Data and Bit Flip Register 42
MC27_RDBFL43   	.equ	0xf0062bb6	; Read Data and Bit Flip Register 43
MC27_RDBFL44   	.equ	0xf0062bb8	; Read Data and Bit Flip Register 44
MC27_RDBFL45   	.equ	0xf0062bba	; Read Data and Bit Flip Register 45
MC27_RDBFL46   	.equ	0xf0062bbc	; Read Data and Bit Flip Register 46
MC27_RDBFL47   	.equ	0xf0062bbe	; Read Data and Bit Flip Register 47
MC27_RDBFL48   	.equ	0xf0062bc0	; Read Data and Bit Flip Register 48
MC27_RDBFL49   	.equ	0xf0062bc2	; Read Data and Bit Flip Register 49
MC27_RDBFL5    	.equ	0xf0062b6a	; Read Data and Bit Flip Register 5
MC27_RDBFL50   	.equ	0xf0062bc4	; Read Data and Bit Flip Register 50
MC27_RDBFL51   	.equ	0xf0062bc6	; Read Data and Bit Flip Register 51
MC27_RDBFL52   	.equ	0xf0062bc8	; Read Data and Bit Flip Register 52
MC27_RDBFL53   	.equ	0xf0062bca	; Read Data and Bit Flip Register 53
MC27_RDBFL54   	.equ	0xf0062bcc	; Read Data and Bit Flip Register 54
MC27_RDBFL55   	.equ	0xf0062bce	; Read Data and Bit Flip Register 55
MC27_RDBFL56   	.equ	0xf0062bd0	; Read Data and Bit Flip Register 56
MC27_RDBFL57   	.equ	0xf0062bd2	; Read Data and Bit Flip Register 57
MC27_RDBFL58   	.equ	0xf0062bd4	; Read Data and Bit Flip Register 58
MC27_RDBFL59   	.equ	0xf0062bd6	; Read Data and Bit Flip Register 59
MC27_RDBFL6    	.equ	0xf0062b6c	; Read Data and Bit Flip Register 6
MC27_RDBFL60   	.equ	0xf0062bd8	; Read Data and Bit Flip Register 60
MC27_RDBFL61   	.equ	0xf0062bda	; Read Data and Bit Flip Register 61
MC27_RDBFL62   	.equ	0xf0062bdc	; Read Data and Bit Flip Register 62
MC27_RDBFL63   	.equ	0xf0062bde	; Read Data and Bit Flip Register 63
MC27_RDBFL64   	.equ	0xf0062be0	; Read Data and Bit Flip Register 64
MC27_RDBFL65   	.equ	0xf0062be2	; Read Data and Bit Flip Register 65
MC27_RDBFL66   	.equ	0xf0062be4	; Read Data and Bit Flip Register 66
MC27_RDBFL7    	.equ	0xf0062b6e	; Read Data and Bit Flip Register 7
MC27_RDBFL8    	.equ	0xf0062b70	; Read Data and Bit Flip Register 8
MC27_RDBFL9    	.equ	0xf0062b72	; Read Data and Bit Flip Register 9
MC27_REVID     	.equ	0xf0062b0c	; Revision ID Register
MC28_CONFIG0   	.equ	0xf0062c00	; Configuration Register 0
MC28_CONFIG1   	.equ	0xf0062c02	; Configuration Register 1
MC28_ECCD      	.equ	0xf0062c10	; Memory ECC Detection Register
MC28_ECCS      	.equ	0xf0062c0e	; ECC Safety Register
MC28_ERRINFO0  	.equ	0xf0062cf2	; Error Information Register 0
MC28_ERRINFO1  	.equ	0xf0062cf4	; Error Information Register 1
MC28_ERRINFO2  	.equ	0xf0062cf6	; Error Information Register 2
MC28_ERRINFO3  	.equ	0xf0062cf8	; Error Information Register 3
MC28_ERRINFO4  	.equ	0xf0062cfa	; Error Information Register 4
MC28_ETRR0     	.equ	0xf0062c12	; Error Tracking Register 0
MC28_ETRR1     	.equ	0xf0062c14	; Error Tracking Register 1
MC28_ETRR2     	.equ	0xf0062c16	; Error Tracking Register 2
MC28_ETRR3     	.equ	0xf0062c18	; Error Tracking Register 3
MC28_ETRR4     	.equ	0xf0062c1a	; Error Tracking Register 4
MC28_MCONTROL  	.equ	0xf0062c04	; MBIST Control Register
MC28_MSTATUS   	.equ	0xf0062c06	; Status Register
MC28_RANGE     	.equ	0xf0062c08	; Range Register, single address mode
MC28_RDBFL0    	.equ	0xf0062c60	; Read Data and Bit Flip Register 0
MC28_RDBFL1    	.equ	0xf0062c62	; Read Data and Bit Flip Register 1
MC28_RDBFL10   	.equ	0xf0062c74	; Read Data and Bit Flip Register 10
MC28_RDBFL11   	.equ	0xf0062c76	; Read Data and Bit Flip Register 11
MC28_RDBFL12   	.equ	0xf0062c78	; Read Data and Bit Flip Register 12
MC28_RDBFL13   	.equ	0xf0062c7a	; Read Data and Bit Flip Register 13
MC28_RDBFL14   	.equ	0xf0062c7c	; Read Data and Bit Flip Register 14
MC28_RDBFL15   	.equ	0xf0062c7e	; Read Data and Bit Flip Register 15
MC28_RDBFL16   	.equ	0xf0062c80	; Read Data and Bit Flip Register 16
MC28_RDBFL17   	.equ	0xf0062c82	; Read Data and Bit Flip Register 17
MC28_RDBFL18   	.equ	0xf0062c84	; Read Data and Bit Flip Register 18
MC28_RDBFL19   	.equ	0xf0062c86	; Read Data and Bit Flip Register 19
MC28_RDBFL2    	.equ	0xf0062c64	; Read Data and Bit Flip Register 2
MC28_RDBFL20   	.equ	0xf0062c88	; Read Data and Bit Flip Register 20
MC28_RDBFL21   	.equ	0xf0062c8a	; Read Data and Bit Flip Register 21
MC28_RDBFL22   	.equ	0xf0062c8c	; Read Data and Bit Flip Register 22
MC28_RDBFL23   	.equ	0xf0062c8e	; Read Data and Bit Flip Register 23
MC28_RDBFL24   	.equ	0xf0062c90	; Read Data and Bit Flip Register 24
MC28_RDBFL25   	.equ	0xf0062c92	; Read Data and Bit Flip Register 25
MC28_RDBFL26   	.equ	0xf0062c94	; Read Data and Bit Flip Register 26
MC28_RDBFL27   	.equ	0xf0062c96	; Read Data and Bit Flip Register 27
MC28_RDBFL28   	.equ	0xf0062c98	; Read Data and Bit Flip Register 28
MC28_RDBFL29   	.equ	0xf0062c9a	; Read Data and Bit Flip Register 29
MC28_RDBFL3    	.equ	0xf0062c66	; Read Data and Bit Flip Register 3
MC28_RDBFL30   	.equ	0xf0062c9c	; Read Data and Bit Flip Register 30
MC28_RDBFL31   	.equ	0xf0062c9e	; Read Data and Bit Flip Register 31
MC28_RDBFL32   	.equ	0xf0062ca0	; Read Data and Bit Flip Register 32
MC28_RDBFL33   	.equ	0xf0062ca2	; Read Data and Bit Flip Register 33
MC28_RDBFL34   	.equ	0xf0062ca4	; Read Data and Bit Flip Register 34
MC28_RDBFL35   	.equ	0xf0062ca6	; Read Data and Bit Flip Register 35
MC28_RDBFL36   	.equ	0xf0062ca8	; Read Data and Bit Flip Register 36
MC28_RDBFL37   	.equ	0xf0062caa	; Read Data and Bit Flip Register 37
MC28_RDBFL38   	.equ	0xf0062cac	; Read Data and Bit Flip Register 38
MC28_RDBFL39   	.equ	0xf0062cae	; Read Data and Bit Flip Register 39
MC28_RDBFL4    	.equ	0xf0062c68	; Read Data and Bit Flip Register 4
MC28_RDBFL40   	.equ	0xf0062cb0	; Read Data and Bit Flip Register 40
MC28_RDBFL41   	.equ	0xf0062cb2	; Read Data and Bit Flip Register 41
MC28_RDBFL42   	.equ	0xf0062cb4	; Read Data and Bit Flip Register 42
MC28_RDBFL43   	.equ	0xf0062cb6	; Read Data and Bit Flip Register 43
MC28_RDBFL44   	.equ	0xf0062cb8	; Read Data and Bit Flip Register 44
MC28_RDBFL45   	.equ	0xf0062cba	; Read Data and Bit Flip Register 45
MC28_RDBFL46   	.equ	0xf0062cbc	; Read Data and Bit Flip Register 46
MC28_RDBFL47   	.equ	0xf0062cbe	; Read Data and Bit Flip Register 47
MC28_RDBFL48   	.equ	0xf0062cc0	; Read Data and Bit Flip Register 48
MC28_RDBFL49   	.equ	0xf0062cc2	; Read Data and Bit Flip Register 49
MC28_RDBFL5    	.equ	0xf0062c6a	; Read Data and Bit Flip Register 5
MC28_RDBFL50   	.equ	0xf0062cc4	; Read Data and Bit Flip Register 50
MC28_RDBFL51   	.equ	0xf0062cc6	; Read Data and Bit Flip Register 51
MC28_RDBFL52   	.equ	0xf0062cc8	; Read Data and Bit Flip Register 52
MC28_RDBFL53   	.equ	0xf0062cca	; Read Data and Bit Flip Register 53
MC28_RDBFL54   	.equ	0xf0062ccc	; Read Data and Bit Flip Register 54
MC28_RDBFL55   	.equ	0xf0062cce	; Read Data and Bit Flip Register 55
MC28_RDBFL56   	.equ	0xf0062cd0	; Read Data and Bit Flip Register 56
MC28_RDBFL57   	.equ	0xf0062cd2	; Read Data and Bit Flip Register 57
MC28_RDBFL58   	.equ	0xf0062cd4	; Read Data and Bit Flip Register 58
MC28_RDBFL59   	.equ	0xf0062cd6	; Read Data and Bit Flip Register 59
MC28_RDBFL6    	.equ	0xf0062c6c	; Read Data and Bit Flip Register 6
MC28_RDBFL60   	.equ	0xf0062cd8	; Read Data and Bit Flip Register 60
MC28_RDBFL61   	.equ	0xf0062cda	; Read Data and Bit Flip Register 61
MC28_RDBFL62   	.equ	0xf0062cdc	; Read Data and Bit Flip Register 62
MC28_RDBFL63   	.equ	0xf0062cde	; Read Data and Bit Flip Register 63
MC28_RDBFL64   	.equ	0xf0062ce0	; Read Data and Bit Flip Register 64
MC28_RDBFL65   	.equ	0xf0062ce2	; Read Data and Bit Flip Register 65
MC28_RDBFL66   	.equ	0xf0062ce4	; Read Data and Bit Flip Register 66
MC28_RDBFL7    	.equ	0xf0062c6e	; Read Data and Bit Flip Register 7
MC28_RDBFL8    	.equ	0xf0062c70	; Read Data and Bit Flip Register 8
MC28_RDBFL9    	.equ	0xf0062c72	; Read Data and Bit Flip Register 9
MC28_REVID     	.equ	0xf0062c0c	; Revision ID Register
MC29_CONFIG0   	.equ	0xf0062d00	; Configuration Register 0
MC29_CONFIG1   	.equ	0xf0062d02	; Configuration Register 1
MC29_ECCD      	.equ	0xf0062d10	; Memory ECC Detection Register
MC29_ECCS      	.equ	0xf0062d0e	; ECC Safety Register
MC29_ERRINFO0  	.equ	0xf0062df2	; Error Information Register 0
MC29_ERRINFO1  	.equ	0xf0062df4	; Error Information Register 1
MC29_ERRINFO2  	.equ	0xf0062df6	; Error Information Register 2
MC29_ERRINFO3  	.equ	0xf0062df8	; Error Information Register 3
MC29_ERRINFO4  	.equ	0xf0062dfa	; Error Information Register 4
MC29_ETRR0     	.equ	0xf0062d12	; Error Tracking Register 0
MC29_ETRR1     	.equ	0xf0062d14	; Error Tracking Register 1
MC29_ETRR2     	.equ	0xf0062d16	; Error Tracking Register 2
MC29_ETRR3     	.equ	0xf0062d18	; Error Tracking Register 3
MC29_ETRR4     	.equ	0xf0062d1a	; Error Tracking Register 4
MC29_MCONTROL  	.equ	0xf0062d04	; MBIST Control Register
MC29_MSTATUS   	.equ	0xf0062d06	; Status Register
MC29_RANGE     	.equ	0xf0062d08	; Range Register, single address mode
MC29_RDBFL0    	.equ	0xf0062d60	; Read Data and Bit Flip Register 0
MC29_RDBFL1    	.equ	0xf0062d62	; Read Data and Bit Flip Register 1
MC29_RDBFL10   	.equ	0xf0062d74	; Read Data and Bit Flip Register 10
MC29_RDBFL11   	.equ	0xf0062d76	; Read Data and Bit Flip Register 11
MC29_RDBFL12   	.equ	0xf0062d78	; Read Data and Bit Flip Register 12
MC29_RDBFL13   	.equ	0xf0062d7a	; Read Data and Bit Flip Register 13
MC29_RDBFL14   	.equ	0xf0062d7c	; Read Data and Bit Flip Register 14
MC29_RDBFL15   	.equ	0xf0062d7e	; Read Data and Bit Flip Register 15
MC29_RDBFL16   	.equ	0xf0062d80	; Read Data and Bit Flip Register 16
MC29_RDBFL17   	.equ	0xf0062d82	; Read Data and Bit Flip Register 17
MC29_RDBFL18   	.equ	0xf0062d84	; Read Data and Bit Flip Register 18
MC29_RDBFL19   	.equ	0xf0062d86	; Read Data and Bit Flip Register 19
MC29_RDBFL2    	.equ	0xf0062d64	; Read Data and Bit Flip Register 2
MC29_RDBFL20   	.equ	0xf0062d88	; Read Data and Bit Flip Register 20
MC29_RDBFL21   	.equ	0xf0062d8a	; Read Data and Bit Flip Register 21
MC29_RDBFL22   	.equ	0xf0062d8c	; Read Data and Bit Flip Register 22
MC29_RDBFL23   	.equ	0xf0062d8e	; Read Data and Bit Flip Register 23
MC29_RDBFL24   	.equ	0xf0062d90	; Read Data and Bit Flip Register 24
MC29_RDBFL25   	.equ	0xf0062d92	; Read Data and Bit Flip Register 25
MC29_RDBFL26   	.equ	0xf0062d94	; Read Data and Bit Flip Register 26
MC29_RDBFL27   	.equ	0xf0062d96	; Read Data and Bit Flip Register 27
MC29_RDBFL28   	.equ	0xf0062d98	; Read Data and Bit Flip Register 28
MC29_RDBFL29   	.equ	0xf0062d9a	; Read Data and Bit Flip Register 29
MC29_RDBFL3    	.equ	0xf0062d66	; Read Data and Bit Flip Register 3
MC29_RDBFL30   	.equ	0xf0062d9c	; Read Data and Bit Flip Register 30
MC29_RDBFL31   	.equ	0xf0062d9e	; Read Data and Bit Flip Register 31
MC29_RDBFL32   	.equ	0xf0062da0	; Read Data and Bit Flip Register 32
MC29_RDBFL33   	.equ	0xf0062da2	; Read Data and Bit Flip Register 33
MC29_RDBFL34   	.equ	0xf0062da4	; Read Data and Bit Flip Register 34
MC29_RDBFL35   	.equ	0xf0062da6	; Read Data and Bit Flip Register 35
MC29_RDBFL36   	.equ	0xf0062da8	; Read Data and Bit Flip Register 36
MC29_RDBFL37   	.equ	0xf0062daa	; Read Data and Bit Flip Register 37
MC29_RDBFL38   	.equ	0xf0062dac	; Read Data and Bit Flip Register 38
MC29_RDBFL39   	.equ	0xf0062dae	; Read Data and Bit Flip Register 39
MC29_RDBFL4    	.equ	0xf0062d68	; Read Data and Bit Flip Register 4
MC29_RDBFL40   	.equ	0xf0062db0	; Read Data and Bit Flip Register 40
MC29_RDBFL41   	.equ	0xf0062db2	; Read Data and Bit Flip Register 41
MC29_RDBFL42   	.equ	0xf0062db4	; Read Data and Bit Flip Register 42
MC29_RDBFL43   	.equ	0xf0062db6	; Read Data and Bit Flip Register 43
MC29_RDBFL44   	.equ	0xf0062db8	; Read Data and Bit Flip Register 44
MC29_RDBFL45   	.equ	0xf0062dba	; Read Data and Bit Flip Register 45
MC29_RDBFL46   	.equ	0xf0062dbc	; Read Data and Bit Flip Register 46
MC29_RDBFL47   	.equ	0xf0062dbe	; Read Data and Bit Flip Register 47
MC29_RDBFL48   	.equ	0xf0062dc0	; Read Data and Bit Flip Register 48
MC29_RDBFL49   	.equ	0xf0062dc2	; Read Data and Bit Flip Register 49
MC29_RDBFL5    	.equ	0xf0062d6a	; Read Data and Bit Flip Register 5
MC29_RDBFL50   	.equ	0xf0062dc4	; Read Data and Bit Flip Register 50
MC29_RDBFL51   	.equ	0xf0062dc6	; Read Data and Bit Flip Register 51
MC29_RDBFL52   	.equ	0xf0062dc8	; Read Data and Bit Flip Register 52
MC29_RDBFL53   	.equ	0xf0062dca	; Read Data and Bit Flip Register 53
MC29_RDBFL54   	.equ	0xf0062dcc	; Read Data and Bit Flip Register 54
MC29_RDBFL55   	.equ	0xf0062dce	; Read Data and Bit Flip Register 55
MC29_RDBFL56   	.equ	0xf0062dd0	; Read Data and Bit Flip Register 56
MC29_RDBFL57   	.equ	0xf0062dd2	; Read Data and Bit Flip Register 57
MC29_RDBFL58   	.equ	0xf0062dd4	; Read Data and Bit Flip Register 58
MC29_RDBFL59   	.equ	0xf0062dd6	; Read Data and Bit Flip Register 59
MC29_RDBFL6    	.equ	0xf0062d6c	; Read Data and Bit Flip Register 6
MC29_RDBFL60   	.equ	0xf0062dd8	; Read Data and Bit Flip Register 60
MC29_RDBFL61   	.equ	0xf0062dda	; Read Data and Bit Flip Register 61
MC29_RDBFL62   	.equ	0xf0062ddc	; Read Data and Bit Flip Register 62
MC29_RDBFL63   	.equ	0xf0062dde	; Read Data and Bit Flip Register 63
MC29_RDBFL64   	.equ	0xf0062de0	; Read Data and Bit Flip Register 64
MC29_RDBFL65   	.equ	0xf0062de2	; Read Data and Bit Flip Register 65
MC29_RDBFL66   	.equ	0xf0062de4	; Read Data and Bit Flip Register 66
MC29_RDBFL7    	.equ	0xf0062d6e	; Read Data and Bit Flip Register 7
MC29_RDBFL8    	.equ	0xf0062d70	; Read Data and Bit Flip Register 8
MC29_RDBFL9    	.equ	0xf0062d72	; Read Data and Bit Flip Register 9
MC29_REVID     	.equ	0xf0062d0c	; Revision ID Register
MC2_CONFIG0    	.equ	0xf0061200	; Configuration Register 0
MC2_CONFIG1    	.equ	0xf0061202	; Configuration Register 1
MC2_ECCD       	.equ	0xf0061210	; Memory ECC Detection Register
MC2_ECCS       	.equ	0xf006120e	; ECC Safety Register
MC2_ERRINFO0   	.equ	0xf00612f2	; Error Information Register 0
MC2_ERRINFO1   	.equ	0xf00612f4	; Error Information Register 1
MC2_ERRINFO2   	.equ	0xf00612f6	; Error Information Register 2
MC2_ERRINFO3   	.equ	0xf00612f8	; Error Information Register 3
MC2_ERRINFO4   	.equ	0xf00612fa	; Error Information Register 4
MC2_ETRR0      	.equ	0xf0061212	; Error Tracking Register 0
MC2_ETRR1      	.equ	0xf0061214	; Error Tracking Register 1
MC2_ETRR2      	.equ	0xf0061216	; Error Tracking Register 2
MC2_ETRR3      	.equ	0xf0061218	; Error Tracking Register 3
MC2_ETRR4      	.equ	0xf006121a	; Error Tracking Register 4
MC2_MCONTROL   	.equ	0xf0061204	; MBIST Control Register
MC2_MSTATUS    	.equ	0xf0061206	; Status Register
MC2_RANGE      	.equ	0xf0061208	; Range Register, single address mode
MC2_RDBFL0     	.equ	0xf0061260	; Read Data and Bit Flip Register 0
MC2_RDBFL1     	.equ	0xf0061262	; Read Data and Bit Flip Register 1
MC2_RDBFL10    	.equ	0xf0061274	; Read Data and Bit Flip Register 10
MC2_RDBFL11    	.equ	0xf0061276	; Read Data and Bit Flip Register 11
MC2_RDBFL12    	.equ	0xf0061278	; Read Data and Bit Flip Register 12
MC2_RDBFL13    	.equ	0xf006127a	; Read Data and Bit Flip Register 13
MC2_RDBFL14    	.equ	0xf006127c	; Read Data and Bit Flip Register 14
MC2_RDBFL15    	.equ	0xf006127e	; Read Data and Bit Flip Register 15
MC2_RDBFL16    	.equ	0xf0061280	; Read Data and Bit Flip Register 16
MC2_RDBFL17    	.equ	0xf0061282	; Read Data and Bit Flip Register 17
MC2_RDBFL18    	.equ	0xf0061284	; Read Data and Bit Flip Register 18
MC2_RDBFL19    	.equ	0xf0061286	; Read Data and Bit Flip Register 19
MC2_RDBFL2     	.equ	0xf0061264	; Read Data and Bit Flip Register 2
MC2_RDBFL20    	.equ	0xf0061288	; Read Data and Bit Flip Register 20
MC2_RDBFL21    	.equ	0xf006128a	; Read Data and Bit Flip Register 21
MC2_RDBFL22    	.equ	0xf006128c	; Read Data and Bit Flip Register 22
MC2_RDBFL23    	.equ	0xf006128e	; Read Data and Bit Flip Register 23
MC2_RDBFL24    	.equ	0xf0061290	; Read Data and Bit Flip Register 24
MC2_RDBFL25    	.equ	0xf0061292	; Read Data and Bit Flip Register 25
MC2_RDBFL26    	.equ	0xf0061294	; Read Data and Bit Flip Register 26
MC2_RDBFL27    	.equ	0xf0061296	; Read Data and Bit Flip Register 27
MC2_RDBFL28    	.equ	0xf0061298	; Read Data and Bit Flip Register 28
MC2_RDBFL29    	.equ	0xf006129a	; Read Data and Bit Flip Register 29
MC2_RDBFL3     	.equ	0xf0061266	; Read Data and Bit Flip Register 3
MC2_RDBFL30    	.equ	0xf006129c	; Read Data and Bit Flip Register 30
MC2_RDBFL31    	.equ	0xf006129e	; Read Data and Bit Flip Register 31
MC2_RDBFL32    	.equ	0xf00612a0	; Read Data and Bit Flip Register 32
MC2_RDBFL33    	.equ	0xf00612a2	; Read Data and Bit Flip Register 33
MC2_RDBFL34    	.equ	0xf00612a4	; Read Data and Bit Flip Register 34
MC2_RDBFL35    	.equ	0xf00612a6	; Read Data and Bit Flip Register 35
MC2_RDBFL36    	.equ	0xf00612a8	; Read Data and Bit Flip Register 36
MC2_RDBFL37    	.equ	0xf00612aa	; Read Data and Bit Flip Register 37
MC2_RDBFL38    	.equ	0xf00612ac	; Read Data and Bit Flip Register 38
MC2_RDBFL39    	.equ	0xf00612ae	; Read Data and Bit Flip Register 39
MC2_RDBFL4     	.equ	0xf0061268	; Read Data and Bit Flip Register 4
MC2_RDBFL40    	.equ	0xf00612b0	; Read Data and Bit Flip Register 40
MC2_RDBFL41    	.equ	0xf00612b2	; Read Data and Bit Flip Register 41
MC2_RDBFL42    	.equ	0xf00612b4	; Read Data and Bit Flip Register 42
MC2_RDBFL43    	.equ	0xf00612b6	; Read Data and Bit Flip Register 43
MC2_RDBFL44    	.equ	0xf00612b8	; Read Data and Bit Flip Register 44
MC2_RDBFL45    	.equ	0xf00612ba	; Read Data and Bit Flip Register 45
MC2_RDBFL46    	.equ	0xf00612bc	; Read Data and Bit Flip Register 46
MC2_RDBFL47    	.equ	0xf00612be	; Read Data and Bit Flip Register 47
MC2_RDBFL48    	.equ	0xf00612c0	; Read Data and Bit Flip Register 48
MC2_RDBFL49    	.equ	0xf00612c2	; Read Data and Bit Flip Register 49
MC2_RDBFL5     	.equ	0xf006126a	; Read Data and Bit Flip Register 5
MC2_RDBFL50    	.equ	0xf00612c4	; Read Data and Bit Flip Register 50
MC2_RDBFL51    	.equ	0xf00612c6	; Read Data and Bit Flip Register 51
MC2_RDBFL52    	.equ	0xf00612c8	; Read Data and Bit Flip Register 52
MC2_RDBFL53    	.equ	0xf00612ca	; Read Data and Bit Flip Register 53
MC2_RDBFL54    	.equ	0xf00612cc	; Read Data and Bit Flip Register 54
MC2_RDBFL55    	.equ	0xf00612ce	; Read Data and Bit Flip Register 55
MC2_RDBFL56    	.equ	0xf00612d0	; Read Data and Bit Flip Register 56
MC2_RDBFL57    	.equ	0xf00612d2	; Read Data and Bit Flip Register 57
MC2_RDBFL58    	.equ	0xf00612d4	; Read Data and Bit Flip Register 58
MC2_RDBFL59    	.equ	0xf00612d6	; Read Data and Bit Flip Register 59
MC2_RDBFL6     	.equ	0xf006126c	; Read Data and Bit Flip Register 6
MC2_RDBFL60    	.equ	0xf00612d8	; Read Data and Bit Flip Register 60
MC2_RDBFL61    	.equ	0xf00612da	; Read Data and Bit Flip Register 61
MC2_RDBFL62    	.equ	0xf00612dc	; Read Data and Bit Flip Register 62
MC2_RDBFL63    	.equ	0xf00612de	; Read Data and Bit Flip Register 63
MC2_RDBFL64    	.equ	0xf00612e0	; Read Data and Bit Flip Register 64
MC2_RDBFL65    	.equ	0xf00612e2	; Read Data and Bit Flip Register 65
MC2_RDBFL66    	.equ	0xf00612e4	; Read Data and Bit Flip Register 66
MC2_RDBFL7     	.equ	0xf006126e	; Read Data and Bit Flip Register 7
MC2_RDBFL8     	.equ	0xf0061270	; Read Data and Bit Flip Register 8
MC2_RDBFL9     	.equ	0xf0061272	; Read Data and Bit Flip Register 9
MC2_REVID      	.equ	0xf006120c	; Revision ID Register
MC30_CONFIG0   	.equ	0xf0062e00	; Configuration Register 0
MC30_CONFIG1   	.equ	0xf0062e02	; Configuration Register 1
MC30_ECCD      	.equ	0xf0062e10	; Memory ECC Detection Register
MC30_ECCS      	.equ	0xf0062e0e	; ECC Safety Register
MC30_ERRINFO0  	.equ	0xf0062ef2	; Error Information Register 0
MC30_ERRINFO1  	.equ	0xf0062ef4	; Error Information Register 1
MC30_ERRINFO2  	.equ	0xf0062ef6	; Error Information Register 2
MC30_ERRINFO3  	.equ	0xf0062ef8	; Error Information Register 3
MC30_ERRINFO4  	.equ	0xf0062efa	; Error Information Register 4
MC30_ETRR0     	.equ	0xf0062e12	; Error Tracking Register 0
MC30_ETRR1     	.equ	0xf0062e14	; Error Tracking Register 1
MC30_ETRR2     	.equ	0xf0062e16	; Error Tracking Register 2
MC30_ETRR3     	.equ	0xf0062e18	; Error Tracking Register 3
MC30_ETRR4     	.equ	0xf0062e1a	; Error Tracking Register 4
MC30_MCONTROL  	.equ	0xf0062e04	; MBIST Control Register
MC30_MSTATUS   	.equ	0xf0062e06	; Status Register
MC30_RANGE     	.equ	0xf0062e08	; Range Register, single address mode
MC30_RDBFL0    	.equ	0xf0062e60	; Read Data and Bit Flip Register 0
MC30_RDBFL1    	.equ	0xf0062e62	; Read Data and Bit Flip Register 1
MC30_RDBFL10   	.equ	0xf0062e74	; Read Data and Bit Flip Register 10
MC30_RDBFL11   	.equ	0xf0062e76	; Read Data and Bit Flip Register 11
MC30_RDBFL12   	.equ	0xf0062e78	; Read Data and Bit Flip Register 12
MC30_RDBFL13   	.equ	0xf0062e7a	; Read Data and Bit Flip Register 13
MC30_RDBFL14   	.equ	0xf0062e7c	; Read Data and Bit Flip Register 14
MC30_RDBFL15   	.equ	0xf0062e7e	; Read Data and Bit Flip Register 15
MC30_RDBFL16   	.equ	0xf0062e80	; Read Data and Bit Flip Register 16
MC30_RDBFL17   	.equ	0xf0062e82	; Read Data and Bit Flip Register 17
MC30_RDBFL18   	.equ	0xf0062e84	; Read Data and Bit Flip Register 18
MC30_RDBFL19   	.equ	0xf0062e86	; Read Data and Bit Flip Register 19
MC30_RDBFL2    	.equ	0xf0062e64	; Read Data and Bit Flip Register 2
MC30_RDBFL20   	.equ	0xf0062e88	; Read Data and Bit Flip Register 20
MC30_RDBFL21   	.equ	0xf0062e8a	; Read Data and Bit Flip Register 21
MC30_RDBFL22   	.equ	0xf0062e8c	; Read Data and Bit Flip Register 22
MC30_RDBFL23   	.equ	0xf0062e8e	; Read Data and Bit Flip Register 23
MC30_RDBFL24   	.equ	0xf0062e90	; Read Data and Bit Flip Register 24
MC30_RDBFL25   	.equ	0xf0062e92	; Read Data and Bit Flip Register 25
MC30_RDBFL26   	.equ	0xf0062e94	; Read Data and Bit Flip Register 26
MC30_RDBFL27   	.equ	0xf0062e96	; Read Data and Bit Flip Register 27
MC30_RDBFL28   	.equ	0xf0062e98	; Read Data and Bit Flip Register 28
MC30_RDBFL29   	.equ	0xf0062e9a	; Read Data and Bit Flip Register 29
MC30_RDBFL3    	.equ	0xf0062e66	; Read Data and Bit Flip Register 3
MC30_RDBFL30   	.equ	0xf0062e9c	; Read Data and Bit Flip Register 30
MC30_RDBFL31   	.equ	0xf0062e9e	; Read Data and Bit Flip Register 31
MC30_RDBFL32   	.equ	0xf0062ea0	; Read Data and Bit Flip Register 32
MC30_RDBFL33   	.equ	0xf0062ea2	; Read Data and Bit Flip Register 33
MC30_RDBFL34   	.equ	0xf0062ea4	; Read Data and Bit Flip Register 34
MC30_RDBFL35   	.equ	0xf0062ea6	; Read Data and Bit Flip Register 35
MC30_RDBFL36   	.equ	0xf0062ea8	; Read Data and Bit Flip Register 36
MC30_RDBFL37   	.equ	0xf0062eaa	; Read Data and Bit Flip Register 37
MC30_RDBFL38   	.equ	0xf0062eac	; Read Data and Bit Flip Register 38
MC30_RDBFL39   	.equ	0xf0062eae	; Read Data and Bit Flip Register 39
MC30_RDBFL4    	.equ	0xf0062e68	; Read Data and Bit Flip Register 4
MC30_RDBFL40   	.equ	0xf0062eb0	; Read Data and Bit Flip Register 40
MC30_RDBFL41   	.equ	0xf0062eb2	; Read Data and Bit Flip Register 41
MC30_RDBFL42   	.equ	0xf0062eb4	; Read Data and Bit Flip Register 42
MC30_RDBFL43   	.equ	0xf0062eb6	; Read Data and Bit Flip Register 43
MC30_RDBFL44   	.equ	0xf0062eb8	; Read Data and Bit Flip Register 44
MC30_RDBFL45   	.equ	0xf0062eba	; Read Data and Bit Flip Register 45
MC30_RDBFL46   	.equ	0xf0062ebc	; Read Data and Bit Flip Register 46
MC30_RDBFL47   	.equ	0xf0062ebe	; Read Data and Bit Flip Register 47
MC30_RDBFL48   	.equ	0xf0062ec0	; Read Data and Bit Flip Register 48
MC30_RDBFL49   	.equ	0xf0062ec2	; Read Data and Bit Flip Register 49
MC30_RDBFL5    	.equ	0xf0062e6a	; Read Data and Bit Flip Register 5
MC30_RDBFL50   	.equ	0xf0062ec4	; Read Data and Bit Flip Register 50
MC30_RDBFL51   	.equ	0xf0062ec6	; Read Data and Bit Flip Register 51
MC30_RDBFL52   	.equ	0xf0062ec8	; Read Data and Bit Flip Register 52
MC30_RDBFL53   	.equ	0xf0062eca	; Read Data and Bit Flip Register 53
MC30_RDBFL54   	.equ	0xf0062ecc	; Read Data and Bit Flip Register 54
MC30_RDBFL55   	.equ	0xf0062ece	; Read Data and Bit Flip Register 55
MC30_RDBFL56   	.equ	0xf0062ed0	; Read Data and Bit Flip Register 56
MC30_RDBFL57   	.equ	0xf0062ed2	; Read Data and Bit Flip Register 57
MC30_RDBFL58   	.equ	0xf0062ed4	; Read Data and Bit Flip Register 58
MC30_RDBFL59   	.equ	0xf0062ed6	; Read Data and Bit Flip Register 59
MC30_RDBFL6    	.equ	0xf0062e6c	; Read Data and Bit Flip Register 6
MC30_RDBFL60   	.equ	0xf0062ed8	; Read Data and Bit Flip Register 60
MC30_RDBFL61   	.equ	0xf0062eda	; Read Data and Bit Flip Register 61
MC30_RDBFL62   	.equ	0xf0062edc	; Read Data and Bit Flip Register 62
MC30_RDBFL63   	.equ	0xf0062ede	; Read Data and Bit Flip Register 63
MC30_RDBFL64   	.equ	0xf0062ee0	; Read Data and Bit Flip Register 64
MC30_RDBFL65   	.equ	0xf0062ee2	; Read Data and Bit Flip Register 65
MC30_RDBFL66   	.equ	0xf0062ee4	; Read Data and Bit Flip Register 66
MC30_RDBFL7    	.equ	0xf0062e6e	; Read Data and Bit Flip Register 7
MC30_RDBFL8    	.equ	0xf0062e70	; Read Data and Bit Flip Register 8
MC30_RDBFL9    	.equ	0xf0062e72	; Read Data and Bit Flip Register 9
MC30_REVID     	.equ	0xf0062e0c	; Revision ID Register
MC31_CONFIG0   	.equ	0xf0062f00	; Configuration Register 0
MC31_CONFIG1   	.equ	0xf0062f02	; Configuration Register 1
MC31_ECCD      	.equ	0xf0062f10	; Memory ECC Detection Register
MC31_ECCS      	.equ	0xf0062f0e	; ECC Safety Register
MC31_ERRINFO0  	.equ	0xf0062ff2	; Error Information Register 0
MC31_ERRINFO1  	.equ	0xf0062ff4	; Error Information Register 1
MC31_ERRINFO2  	.equ	0xf0062ff6	; Error Information Register 2
MC31_ERRINFO3  	.equ	0xf0062ff8	; Error Information Register 3
MC31_ERRINFO4  	.equ	0xf0062ffa	; Error Information Register 4
MC31_ETRR0     	.equ	0xf0062f12	; Error Tracking Register 0
MC31_ETRR1     	.equ	0xf0062f14	; Error Tracking Register 1
MC31_ETRR2     	.equ	0xf0062f16	; Error Tracking Register 2
MC31_ETRR3     	.equ	0xf0062f18	; Error Tracking Register 3
MC31_ETRR4     	.equ	0xf0062f1a	; Error Tracking Register 4
MC31_MCONTROL  	.equ	0xf0062f04	; MBIST Control Register
MC31_MSTATUS   	.equ	0xf0062f06	; Status Register
MC31_RANGE     	.equ	0xf0062f08	; Range Register, single address mode
MC31_RDBFL0    	.equ	0xf0062f60	; Read Data and Bit Flip Register 0
MC31_RDBFL1    	.equ	0xf0062f62	; Read Data and Bit Flip Register 1
MC31_RDBFL10   	.equ	0xf0062f74	; Read Data and Bit Flip Register 10
MC31_RDBFL11   	.equ	0xf0062f76	; Read Data and Bit Flip Register 11
MC31_RDBFL12   	.equ	0xf0062f78	; Read Data and Bit Flip Register 12
MC31_RDBFL13   	.equ	0xf0062f7a	; Read Data and Bit Flip Register 13
MC31_RDBFL14   	.equ	0xf0062f7c	; Read Data and Bit Flip Register 14
MC31_RDBFL15   	.equ	0xf0062f7e	; Read Data and Bit Flip Register 15
MC31_RDBFL16   	.equ	0xf0062f80	; Read Data and Bit Flip Register 16
MC31_RDBFL17   	.equ	0xf0062f82	; Read Data and Bit Flip Register 17
MC31_RDBFL18   	.equ	0xf0062f84	; Read Data and Bit Flip Register 18
MC31_RDBFL19   	.equ	0xf0062f86	; Read Data and Bit Flip Register 19
MC31_RDBFL2    	.equ	0xf0062f64	; Read Data and Bit Flip Register 2
MC31_RDBFL20   	.equ	0xf0062f88	; Read Data and Bit Flip Register 20
MC31_RDBFL21   	.equ	0xf0062f8a	; Read Data and Bit Flip Register 21
MC31_RDBFL22   	.equ	0xf0062f8c	; Read Data and Bit Flip Register 22
MC31_RDBFL23   	.equ	0xf0062f8e	; Read Data and Bit Flip Register 23
MC31_RDBFL24   	.equ	0xf0062f90	; Read Data and Bit Flip Register 24
MC31_RDBFL25   	.equ	0xf0062f92	; Read Data and Bit Flip Register 25
MC31_RDBFL26   	.equ	0xf0062f94	; Read Data and Bit Flip Register 26
MC31_RDBFL27   	.equ	0xf0062f96	; Read Data and Bit Flip Register 27
MC31_RDBFL28   	.equ	0xf0062f98	; Read Data and Bit Flip Register 28
MC31_RDBFL29   	.equ	0xf0062f9a	; Read Data and Bit Flip Register 29
MC31_RDBFL3    	.equ	0xf0062f66	; Read Data and Bit Flip Register 3
MC31_RDBFL30   	.equ	0xf0062f9c	; Read Data and Bit Flip Register 30
MC31_RDBFL31   	.equ	0xf0062f9e	; Read Data and Bit Flip Register 31
MC31_RDBFL32   	.equ	0xf0062fa0	; Read Data and Bit Flip Register 32
MC31_RDBFL33   	.equ	0xf0062fa2	; Read Data and Bit Flip Register 33
MC31_RDBFL34   	.equ	0xf0062fa4	; Read Data and Bit Flip Register 34
MC31_RDBFL35   	.equ	0xf0062fa6	; Read Data and Bit Flip Register 35
MC31_RDBFL36   	.equ	0xf0062fa8	; Read Data and Bit Flip Register 36
MC31_RDBFL37   	.equ	0xf0062faa	; Read Data and Bit Flip Register 37
MC31_RDBFL38   	.equ	0xf0062fac	; Read Data and Bit Flip Register 38
MC31_RDBFL39   	.equ	0xf0062fae	; Read Data and Bit Flip Register 39
MC31_RDBFL4    	.equ	0xf0062f68	; Read Data and Bit Flip Register 4
MC31_RDBFL40   	.equ	0xf0062fb0	; Read Data and Bit Flip Register 40
MC31_RDBFL41   	.equ	0xf0062fb2	; Read Data and Bit Flip Register 41
MC31_RDBFL42   	.equ	0xf0062fb4	; Read Data and Bit Flip Register 42
MC31_RDBFL43   	.equ	0xf0062fb6	; Read Data and Bit Flip Register 43
MC31_RDBFL44   	.equ	0xf0062fb8	; Read Data and Bit Flip Register 44
MC31_RDBFL45   	.equ	0xf0062fba	; Read Data and Bit Flip Register 45
MC31_RDBFL46   	.equ	0xf0062fbc	; Read Data and Bit Flip Register 46
MC31_RDBFL47   	.equ	0xf0062fbe	; Read Data and Bit Flip Register 47
MC31_RDBFL48   	.equ	0xf0062fc0	; Read Data and Bit Flip Register 48
MC31_RDBFL49   	.equ	0xf0062fc2	; Read Data and Bit Flip Register 49
MC31_RDBFL5    	.equ	0xf0062f6a	; Read Data and Bit Flip Register 5
MC31_RDBFL50   	.equ	0xf0062fc4	; Read Data and Bit Flip Register 50
MC31_RDBFL51   	.equ	0xf0062fc6	; Read Data and Bit Flip Register 51
MC31_RDBFL52   	.equ	0xf0062fc8	; Read Data and Bit Flip Register 52
MC31_RDBFL53   	.equ	0xf0062fca	; Read Data and Bit Flip Register 53
MC31_RDBFL54   	.equ	0xf0062fcc	; Read Data and Bit Flip Register 54
MC31_RDBFL55   	.equ	0xf0062fce	; Read Data and Bit Flip Register 55
MC31_RDBFL56   	.equ	0xf0062fd0	; Read Data and Bit Flip Register 56
MC31_RDBFL57   	.equ	0xf0062fd2	; Read Data and Bit Flip Register 57
MC31_RDBFL58   	.equ	0xf0062fd4	; Read Data and Bit Flip Register 58
MC31_RDBFL59   	.equ	0xf0062fd6	; Read Data and Bit Flip Register 59
MC31_RDBFL6    	.equ	0xf0062f6c	; Read Data and Bit Flip Register 6
MC31_RDBFL60   	.equ	0xf0062fd8	; Read Data and Bit Flip Register 60
MC31_RDBFL61   	.equ	0xf0062fda	; Read Data and Bit Flip Register 61
MC31_RDBFL62   	.equ	0xf0062fdc	; Read Data and Bit Flip Register 62
MC31_RDBFL63   	.equ	0xf0062fde	; Read Data and Bit Flip Register 63
MC31_RDBFL64   	.equ	0xf0062fe0	; Read Data and Bit Flip Register 64
MC31_RDBFL65   	.equ	0xf0062fe2	; Read Data and Bit Flip Register 65
MC31_RDBFL66   	.equ	0xf0062fe4	; Read Data and Bit Flip Register 66
MC31_RDBFL7    	.equ	0xf0062f6e	; Read Data and Bit Flip Register 7
MC31_RDBFL8    	.equ	0xf0062f70	; Read Data and Bit Flip Register 8
MC31_RDBFL9    	.equ	0xf0062f72	; Read Data and Bit Flip Register 9
MC31_REVID     	.equ	0xf0062f0c	; Revision ID Register
MC32_CONFIG0   	.equ	0xf0063000	; Configuration Register 0
MC32_CONFIG1   	.equ	0xf0063002	; Configuration Register 1
MC32_ECCD      	.equ	0xf0063010	; Memory ECC Detection Register
MC32_ECCS      	.equ	0xf006300e	; ECC Safety Register
MC32_ERRINFO0  	.equ	0xf00630f2	; Error Information Register 0
MC32_ERRINFO1  	.equ	0xf00630f4	; Error Information Register 1
MC32_ERRINFO2  	.equ	0xf00630f6	; Error Information Register 2
MC32_ERRINFO3  	.equ	0xf00630f8	; Error Information Register 3
MC32_ERRINFO4  	.equ	0xf00630fa	; Error Information Register 4
MC32_ETRR0     	.equ	0xf0063012	; Error Tracking Register 0
MC32_ETRR1     	.equ	0xf0063014	; Error Tracking Register 1
MC32_ETRR2     	.equ	0xf0063016	; Error Tracking Register 2
MC32_ETRR3     	.equ	0xf0063018	; Error Tracking Register 3
MC32_ETRR4     	.equ	0xf006301a	; Error Tracking Register 4
MC32_MCONTROL  	.equ	0xf0063004	; MBIST Control Register
MC32_MSTATUS   	.equ	0xf0063006	; Status Register
MC32_RANGE     	.equ	0xf0063008	; Range Register, single address mode
MC32_RDBFL0    	.equ	0xf0063060	; Read Data and Bit Flip Register 0
MC32_RDBFL1    	.equ	0xf0063062	; Read Data and Bit Flip Register 1
MC32_RDBFL10   	.equ	0xf0063074	; Read Data and Bit Flip Register 10
MC32_RDBFL11   	.equ	0xf0063076	; Read Data and Bit Flip Register 11
MC32_RDBFL12   	.equ	0xf0063078	; Read Data and Bit Flip Register 12
MC32_RDBFL13   	.equ	0xf006307a	; Read Data and Bit Flip Register 13
MC32_RDBFL14   	.equ	0xf006307c	; Read Data and Bit Flip Register 14
MC32_RDBFL15   	.equ	0xf006307e	; Read Data and Bit Flip Register 15
MC32_RDBFL16   	.equ	0xf0063080	; Read Data and Bit Flip Register 16
MC32_RDBFL17   	.equ	0xf0063082	; Read Data and Bit Flip Register 17
MC32_RDBFL18   	.equ	0xf0063084	; Read Data and Bit Flip Register 18
MC32_RDBFL19   	.equ	0xf0063086	; Read Data and Bit Flip Register 19
MC32_RDBFL2    	.equ	0xf0063064	; Read Data and Bit Flip Register 2
MC32_RDBFL20   	.equ	0xf0063088	; Read Data and Bit Flip Register 20
MC32_RDBFL21   	.equ	0xf006308a	; Read Data and Bit Flip Register 21
MC32_RDBFL22   	.equ	0xf006308c	; Read Data and Bit Flip Register 22
MC32_RDBFL23   	.equ	0xf006308e	; Read Data and Bit Flip Register 23
MC32_RDBFL24   	.equ	0xf0063090	; Read Data and Bit Flip Register 24
MC32_RDBFL25   	.equ	0xf0063092	; Read Data and Bit Flip Register 25
MC32_RDBFL26   	.equ	0xf0063094	; Read Data and Bit Flip Register 26
MC32_RDBFL27   	.equ	0xf0063096	; Read Data and Bit Flip Register 27
MC32_RDBFL28   	.equ	0xf0063098	; Read Data and Bit Flip Register 28
MC32_RDBFL29   	.equ	0xf006309a	; Read Data and Bit Flip Register 29
MC32_RDBFL3    	.equ	0xf0063066	; Read Data and Bit Flip Register 3
MC32_RDBFL30   	.equ	0xf006309c	; Read Data and Bit Flip Register 30
MC32_RDBFL31   	.equ	0xf006309e	; Read Data and Bit Flip Register 31
MC32_RDBFL32   	.equ	0xf00630a0	; Read Data and Bit Flip Register 32
MC32_RDBFL33   	.equ	0xf00630a2	; Read Data and Bit Flip Register 33
MC32_RDBFL34   	.equ	0xf00630a4	; Read Data and Bit Flip Register 34
MC32_RDBFL35   	.equ	0xf00630a6	; Read Data and Bit Flip Register 35
MC32_RDBFL36   	.equ	0xf00630a8	; Read Data and Bit Flip Register 36
MC32_RDBFL37   	.equ	0xf00630aa	; Read Data and Bit Flip Register 37
MC32_RDBFL38   	.equ	0xf00630ac	; Read Data and Bit Flip Register 38
MC32_RDBFL39   	.equ	0xf00630ae	; Read Data and Bit Flip Register 39
MC32_RDBFL4    	.equ	0xf0063068	; Read Data and Bit Flip Register 4
MC32_RDBFL40   	.equ	0xf00630b0	; Read Data and Bit Flip Register 40
MC32_RDBFL41   	.equ	0xf00630b2	; Read Data and Bit Flip Register 41
MC32_RDBFL42   	.equ	0xf00630b4	; Read Data and Bit Flip Register 42
MC32_RDBFL43   	.equ	0xf00630b6	; Read Data and Bit Flip Register 43
MC32_RDBFL44   	.equ	0xf00630b8	; Read Data and Bit Flip Register 44
MC32_RDBFL45   	.equ	0xf00630ba	; Read Data and Bit Flip Register 45
MC32_RDBFL46   	.equ	0xf00630bc	; Read Data and Bit Flip Register 46
MC32_RDBFL47   	.equ	0xf00630be	; Read Data and Bit Flip Register 47
MC32_RDBFL48   	.equ	0xf00630c0	; Read Data and Bit Flip Register 48
MC32_RDBFL49   	.equ	0xf00630c2	; Read Data and Bit Flip Register 49
MC32_RDBFL5    	.equ	0xf006306a	; Read Data and Bit Flip Register 5
MC32_RDBFL50   	.equ	0xf00630c4	; Read Data and Bit Flip Register 50
MC32_RDBFL51   	.equ	0xf00630c6	; Read Data and Bit Flip Register 51
MC32_RDBFL52   	.equ	0xf00630c8	; Read Data and Bit Flip Register 52
MC32_RDBFL53   	.equ	0xf00630ca	; Read Data and Bit Flip Register 53
MC32_RDBFL54   	.equ	0xf00630cc	; Read Data and Bit Flip Register 54
MC32_RDBFL55   	.equ	0xf00630ce	; Read Data and Bit Flip Register 55
MC32_RDBFL56   	.equ	0xf00630d0	; Read Data and Bit Flip Register 56
MC32_RDBFL57   	.equ	0xf00630d2	; Read Data and Bit Flip Register 57
MC32_RDBFL58   	.equ	0xf00630d4	; Read Data and Bit Flip Register 58
MC32_RDBFL59   	.equ	0xf00630d6	; Read Data and Bit Flip Register 59
MC32_RDBFL6    	.equ	0xf006306c	; Read Data and Bit Flip Register 6
MC32_RDBFL60   	.equ	0xf00630d8	; Read Data and Bit Flip Register 60
MC32_RDBFL61   	.equ	0xf00630da	; Read Data and Bit Flip Register 61
MC32_RDBFL62   	.equ	0xf00630dc	; Read Data and Bit Flip Register 62
MC32_RDBFL63   	.equ	0xf00630de	; Read Data and Bit Flip Register 63
MC32_RDBFL64   	.equ	0xf00630e0	; Read Data and Bit Flip Register 64
MC32_RDBFL65   	.equ	0xf00630e2	; Read Data and Bit Flip Register 65
MC32_RDBFL66   	.equ	0xf00630e4	; Read Data and Bit Flip Register 66
MC32_RDBFL7    	.equ	0xf006306e	; Read Data and Bit Flip Register 7
MC32_RDBFL8    	.equ	0xf0063070	; Read Data and Bit Flip Register 8
MC32_RDBFL9    	.equ	0xf0063072	; Read Data and Bit Flip Register 9
MC32_REVID     	.equ	0xf006300c	; Revision ID Register
MC33_CONFIG0   	.equ	0xf0063100	; Configuration Register 0
MC33_CONFIG1   	.equ	0xf0063102	; Configuration Register 1
MC33_ECCD      	.equ	0xf0063110	; Memory ECC Detection Register
MC33_ECCS      	.equ	0xf006310e	; ECC Safety Register
MC33_ERRINFO0  	.equ	0xf00631f2	; Error Information Register 0
MC33_ERRINFO1  	.equ	0xf00631f4	; Error Information Register 1
MC33_ERRINFO2  	.equ	0xf00631f6	; Error Information Register 2
MC33_ERRINFO3  	.equ	0xf00631f8	; Error Information Register 3
MC33_ERRINFO4  	.equ	0xf00631fa	; Error Information Register 4
MC33_ETRR0     	.equ	0xf0063112	; Error Tracking Register 0
MC33_ETRR1     	.equ	0xf0063114	; Error Tracking Register 1
MC33_ETRR2     	.equ	0xf0063116	; Error Tracking Register 2
MC33_ETRR3     	.equ	0xf0063118	; Error Tracking Register 3
MC33_ETRR4     	.equ	0xf006311a	; Error Tracking Register 4
MC33_MCONTROL  	.equ	0xf0063104	; MBIST Control Register
MC33_MSTATUS   	.equ	0xf0063106	; Status Register
MC33_RANGE     	.equ	0xf0063108	; Range Register, single address mode
MC33_RDBFL0    	.equ	0xf0063160	; Read Data and Bit Flip Register 0
MC33_RDBFL1    	.equ	0xf0063162	; Read Data and Bit Flip Register 1
MC33_RDBFL10   	.equ	0xf0063174	; Read Data and Bit Flip Register 10
MC33_RDBFL11   	.equ	0xf0063176	; Read Data and Bit Flip Register 11
MC33_RDBFL12   	.equ	0xf0063178	; Read Data and Bit Flip Register 12
MC33_RDBFL13   	.equ	0xf006317a	; Read Data and Bit Flip Register 13
MC33_RDBFL14   	.equ	0xf006317c	; Read Data and Bit Flip Register 14
MC33_RDBFL15   	.equ	0xf006317e	; Read Data and Bit Flip Register 15
MC33_RDBFL16   	.equ	0xf0063180	; Read Data and Bit Flip Register 16
MC33_RDBFL17   	.equ	0xf0063182	; Read Data and Bit Flip Register 17
MC33_RDBFL18   	.equ	0xf0063184	; Read Data and Bit Flip Register 18
MC33_RDBFL19   	.equ	0xf0063186	; Read Data and Bit Flip Register 19
MC33_RDBFL2    	.equ	0xf0063164	; Read Data and Bit Flip Register 2
MC33_RDBFL20   	.equ	0xf0063188	; Read Data and Bit Flip Register 20
MC33_RDBFL21   	.equ	0xf006318a	; Read Data and Bit Flip Register 21
MC33_RDBFL22   	.equ	0xf006318c	; Read Data and Bit Flip Register 22
MC33_RDBFL23   	.equ	0xf006318e	; Read Data and Bit Flip Register 23
MC33_RDBFL24   	.equ	0xf0063190	; Read Data and Bit Flip Register 24
MC33_RDBFL25   	.equ	0xf0063192	; Read Data and Bit Flip Register 25
MC33_RDBFL26   	.equ	0xf0063194	; Read Data and Bit Flip Register 26
MC33_RDBFL27   	.equ	0xf0063196	; Read Data and Bit Flip Register 27
MC33_RDBFL28   	.equ	0xf0063198	; Read Data and Bit Flip Register 28
MC33_RDBFL29   	.equ	0xf006319a	; Read Data and Bit Flip Register 29
MC33_RDBFL3    	.equ	0xf0063166	; Read Data and Bit Flip Register 3
MC33_RDBFL30   	.equ	0xf006319c	; Read Data and Bit Flip Register 30
MC33_RDBFL31   	.equ	0xf006319e	; Read Data and Bit Flip Register 31
MC33_RDBFL32   	.equ	0xf00631a0	; Read Data and Bit Flip Register 32
MC33_RDBFL33   	.equ	0xf00631a2	; Read Data and Bit Flip Register 33
MC33_RDBFL34   	.equ	0xf00631a4	; Read Data and Bit Flip Register 34
MC33_RDBFL35   	.equ	0xf00631a6	; Read Data and Bit Flip Register 35
MC33_RDBFL36   	.equ	0xf00631a8	; Read Data and Bit Flip Register 36
MC33_RDBFL37   	.equ	0xf00631aa	; Read Data and Bit Flip Register 37
MC33_RDBFL38   	.equ	0xf00631ac	; Read Data and Bit Flip Register 38
MC33_RDBFL39   	.equ	0xf00631ae	; Read Data and Bit Flip Register 39
MC33_RDBFL4    	.equ	0xf0063168	; Read Data and Bit Flip Register 4
MC33_RDBFL40   	.equ	0xf00631b0	; Read Data and Bit Flip Register 40
MC33_RDBFL41   	.equ	0xf00631b2	; Read Data and Bit Flip Register 41
MC33_RDBFL42   	.equ	0xf00631b4	; Read Data and Bit Flip Register 42
MC33_RDBFL43   	.equ	0xf00631b6	; Read Data and Bit Flip Register 43
MC33_RDBFL44   	.equ	0xf00631b8	; Read Data and Bit Flip Register 44
MC33_RDBFL45   	.equ	0xf00631ba	; Read Data and Bit Flip Register 45
MC33_RDBFL46   	.equ	0xf00631bc	; Read Data and Bit Flip Register 46
MC33_RDBFL47   	.equ	0xf00631be	; Read Data and Bit Flip Register 47
MC33_RDBFL48   	.equ	0xf00631c0	; Read Data and Bit Flip Register 48
MC33_RDBFL49   	.equ	0xf00631c2	; Read Data and Bit Flip Register 49
MC33_RDBFL5    	.equ	0xf006316a	; Read Data and Bit Flip Register 5
MC33_RDBFL50   	.equ	0xf00631c4	; Read Data and Bit Flip Register 50
MC33_RDBFL51   	.equ	0xf00631c6	; Read Data and Bit Flip Register 51
MC33_RDBFL52   	.equ	0xf00631c8	; Read Data and Bit Flip Register 52
MC33_RDBFL53   	.equ	0xf00631ca	; Read Data and Bit Flip Register 53
MC33_RDBFL54   	.equ	0xf00631cc	; Read Data and Bit Flip Register 54
MC33_RDBFL55   	.equ	0xf00631ce	; Read Data and Bit Flip Register 55
MC33_RDBFL56   	.equ	0xf00631d0	; Read Data and Bit Flip Register 56
MC33_RDBFL57   	.equ	0xf00631d2	; Read Data and Bit Flip Register 57
MC33_RDBFL58   	.equ	0xf00631d4	; Read Data and Bit Flip Register 58
MC33_RDBFL59   	.equ	0xf00631d6	; Read Data and Bit Flip Register 59
MC33_RDBFL6    	.equ	0xf006316c	; Read Data and Bit Flip Register 6
MC33_RDBFL60   	.equ	0xf00631d8	; Read Data and Bit Flip Register 60
MC33_RDBFL61   	.equ	0xf00631da	; Read Data and Bit Flip Register 61
MC33_RDBFL62   	.equ	0xf00631dc	; Read Data and Bit Flip Register 62
MC33_RDBFL63   	.equ	0xf00631de	; Read Data and Bit Flip Register 63
MC33_RDBFL64   	.equ	0xf00631e0	; Read Data and Bit Flip Register 64
MC33_RDBFL65   	.equ	0xf00631e2	; Read Data and Bit Flip Register 65
MC33_RDBFL66   	.equ	0xf00631e4	; Read Data and Bit Flip Register 66
MC33_RDBFL7    	.equ	0xf006316e	; Read Data and Bit Flip Register 7
MC33_RDBFL8    	.equ	0xf0063170	; Read Data and Bit Flip Register 8
MC33_RDBFL9    	.equ	0xf0063172	; Read Data and Bit Flip Register 9
MC33_REVID     	.equ	0xf006310c	; Revision ID Register
MC34_CONFIG0   	.equ	0xf0063200	; Configuration Register 0
MC34_CONFIG1   	.equ	0xf0063202	; Configuration Register 1
MC34_ECCD      	.equ	0xf0063210	; Memory ECC Detection Register
MC34_ECCS      	.equ	0xf006320e	; ECC Safety Register
MC34_ERRINFO0  	.equ	0xf00632f2	; Error Information Register 0
MC34_ERRINFO1  	.equ	0xf00632f4	; Error Information Register 1
MC34_ERRINFO2  	.equ	0xf00632f6	; Error Information Register 2
MC34_ERRINFO3  	.equ	0xf00632f8	; Error Information Register 3
MC34_ERRINFO4  	.equ	0xf00632fa	; Error Information Register 4
MC34_ETRR0     	.equ	0xf0063212	; Error Tracking Register 0
MC34_ETRR1     	.equ	0xf0063214	; Error Tracking Register 1
MC34_ETRR2     	.equ	0xf0063216	; Error Tracking Register 2
MC34_ETRR3     	.equ	0xf0063218	; Error Tracking Register 3
MC34_ETRR4     	.equ	0xf006321a	; Error Tracking Register 4
MC34_MCONTROL  	.equ	0xf0063204	; MBIST Control Register
MC34_MSTATUS   	.equ	0xf0063206	; Status Register
MC34_RANGE     	.equ	0xf0063208	; Range Register, single address mode
MC34_RDBFL0    	.equ	0xf0063260	; Read Data and Bit Flip Register 0
MC34_RDBFL1    	.equ	0xf0063262	; Read Data and Bit Flip Register 1
MC34_RDBFL10   	.equ	0xf0063274	; Read Data and Bit Flip Register 10
MC34_RDBFL11   	.equ	0xf0063276	; Read Data and Bit Flip Register 11
MC34_RDBFL12   	.equ	0xf0063278	; Read Data and Bit Flip Register 12
MC34_RDBFL13   	.equ	0xf006327a	; Read Data and Bit Flip Register 13
MC34_RDBFL14   	.equ	0xf006327c	; Read Data and Bit Flip Register 14
MC34_RDBFL15   	.equ	0xf006327e	; Read Data and Bit Flip Register 15
MC34_RDBFL16   	.equ	0xf0063280	; Read Data and Bit Flip Register 16
MC34_RDBFL17   	.equ	0xf0063282	; Read Data and Bit Flip Register 17
MC34_RDBFL18   	.equ	0xf0063284	; Read Data and Bit Flip Register 18
MC34_RDBFL19   	.equ	0xf0063286	; Read Data and Bit Flip Register 19
MC34_RDBFL2    	.equ	0xf0063264	; Read Data and Bit Flip Register 2
MC34_RDBFL20   	.equ	0xf0063288	; Read Data and Bit Flip Register 20
MC34_RDBFL21   	.equ	0xf006328a	; Read Data and Bit Flip Register 21
MC34_RDBFL22   	.equ	0xf006328c	; Read Data and Bit Flip Register 22
MC34_RDBFL23   	.equ	0xf006328e	; Read Data and Bit Flip Register 23
MC34_RDBFL24   	.equ	0xf0063290	; Read Data and Bit Flip Register 24
MC34_RDBFL25   	.equ	0xf0063292	; Read Data and Bit Flip Register 25
MC34_RDBFL26   	.equ	0xf0063294	; Read Data and Bit Flip Register 26
MC34_RDBFL27   	.equ	0xf0063296	; Read Data and Bit Flip Register 27
MC34_RDBFL28   	.equ	0xf0063298	; Read Data and Bit Flip Register 28
MC34_RDBFL29   	.equ	0xf006329a	; Read Data and Bit Flip Register 29
MC34_RDBFL3    	.equ	0xf0063266	; Read Data and Bit Flip Register 3
MC34_RDBFL30   	.equ	0xf006329c	; Read Data and Bit Flip Register 30
MC34_RDBFL31   	.equ	0xf006329e	; Read Data and Bit Flip Register 31
MC34_RDBFL32   	.equ	0xf00632a0	; Read Data and Bit Flip Register 32
MC34_RDBFL33   	.equ	0xf00632a2	; Read Data and Bit Flip Register 33
MC34_RDBFL34   	.equ	0xf00632a4	; Read Data and Bit Flip Register 34
MC34_RDBFL35   	.equ	0xf00632a6	; Read Data and Bit Flip Register 35
MC34_RDBFL36   	.equ	0xf00632a8	; Read Data and Bit Flip Register 36
MC34_RDBFL37   	.equ	0xf00632aa	; Read Data and Bit Flip Register 37
MC34_RDBFL38   	.equ	0xf00632ac	; Read Data and Bit Flip Register 38
MC34_RDBFL39   	.equ	0xf00632ae	; Read Data and Bit Flip Register 39
MC34_RDBFL4    	.equ	0xf0063268	; Read Data and Bit Flip Register 4
MC34_RDBFL40   	.equ	0xf00632b0	; Read Data and Bit Flip Register 40
MC34_RDBFL41   	.equ	0xf00632b2	; Read Data and Bit Flip Register 41
MC34_RDBFL42   	.equ	0xf00632b4	; Read Data and Bit Flip Register 42
MC34_RDBFL43   	.equ	0xf00632b6	; Read Data and Bit Flip Register 43
MC34_RDBFL44   	.equ	0xf00632b8	; Read Data and Bit Flip Register 44
MC34_RDBFL45   	.equ	0xf00632ba	; Read Data and Bit Flip Register 45
MC34_RDBFL46   	.equ	0xf00632bc	; Read Data and Bit Flip Register 46
MC34_RDBFL47   	.equ	0xf00632be	; Read Data and Bit Flip Register 47
MC34_RDBFL48   	.equ	0xf00632c0	; Read Data and Bit Flip Register 48
MC34_RDBFL49   	.equ	0xf00632c2	; Read Data and Bit Flip Register 49
MC34_RDBFL5    	.equ	0xf006326a	; Read Data and Bit Flip Register 5
MC34_RDBFL50   	.equ	0xf00632c4	; Read Data and Bit Flip Register 50
MC34_RDBFL51   	.equ	0xf00632c6	; Read Data and Bit Flip Register 51
MC34_RDBFL52   	.equ	0xf00632c8	; Read Data and Bit Flip Register 52
MC34_RDBFL53   	.equ	0xf00632ca	; Read Data and Bit Flip Register 53
MC34_RDBFL54   	.equ	0xf00632cc	; Read Data and Bit Flip Register 54
MC34_RDBFL55   	.equ	0xf00632ce	; Read Data and Bit Flip Register 55
MC34_RDBFL56   	.equ	0xf00632d0	; Read Data and Bit Flip Register 56
MC34_RDBFL57   	.equ	0xf00632d2	; Read Data and Bit Flip Register 57
MC34_RDBFL58   	.equ	0xf00632d4	; Read Data and Bit Flip Register 58
MC34_RDBFL59   	.equ	0xf00632d6	; Read Data and Bit Flip Register 59
MC34_RDBFL6    	.equ	0xf006326c	; Read Data and Bit Flip Register 6
MC34_RDBFL60   	.equ	0xf00632d8	; Read Data and Bit Flip Register 60
MC34_RDBFL61   	.equ	0xf00632da	; Read Data and Bit Flip Register 61
MC34_RDBFL62   	.equ	0xf00632dc	; Read Data and Bit Flip Register 62
MC34_RDBFL63   	.equ	0xf00632de	; Read Data and Bit Flip Register 63
MC34_RDBFL64   	.equ	0xf00632e0	; Read Data and Bit Flip Register 64
MC34_RDBFL65   	.equ	0xf00632e2	; Read Data and Bit Flip Register 65
MC34_RDBFL66   	.equ	0xf00632e4	; Read Data and Bit Flip Register 66
MC34_RDBFL7    	.equ	0xf006326e	; Read Data and Bit Flip Register 7
MC34_RDBFL8    	.equ	0xf0063270	; Read Data and Bit Flip Register 8
MC34_RDBFL9    	.equ	0xf0063272	; Read Data and Bit Flip Register 9
MC34_REVID     	.equ	0xf006320c	; Revision ID Register
MC35_CONFIG0   	.equ	0xf0063300	; Configuration Register 0
MC35_CONFIG1   	.equ	0xf0063302	; Configuration Register 1
MC35_ECCD      	.equ	0xf0063310	; Memory ECC Detection Register
MC35_ECCS      	.equ	0xf006330e	; ECC Safety Register
MC35_ERRINFO0  	.equ	0xf00633f2	; Error Information Register 0
MC35_ERRINFO1  	.equ	0xf00633f4	; Error Information Register 1
MC35_ERRINFO2  	.equ	0xf00633f6	; Error Information Register 2
MC35_ERRINFO3  	.equ	0xf00633f8	; Error Information Register 3
MC35_ERRINFO4  	.equ	0xf00633fa	; Error Information Register 4
MC35_ETRR0     	.equ	0xf0063312	; Error Tracking Register 0
MC35_ETRR1     	.equ	0xf0063314	; Error Tracking Register 1
MC35_ETRR2     	.equ	0xf0063316	; Error Tracking Register 2
MC35_ETRR3     	.equ	0xf0063318	; Error Tracking Register 3
MC35_ETRR4     	.equ	0xf006331a	; Error Tracking Register 4
MC35_MCONTROL  	.equ	0xf0063304	; MBIST Control Register
MC35_MSTATUS   	.equ	0xf0063306	; Status Register
MC35_RANGE     	.equ	0xf0063308	; Range Register, single address mode
MC35_RDBFL0    	.equ	0xf0063360	; Read Data and Bit Flip Register 0
MC35_RDBFL1    	.equ	0xf0063362	; Read Data and Bit Flip Register 1
MC35_RDBFL10   	.equ	0xf0063374	; Read Data and Bit Flip Register 10
MC35_RDBFL11   	.equ	0xf0063376	; Read Data and Bit Flip Register 11
MC35_RDBFL12   	.equ	0xf0063378	; Read Data and Bit Flip Register 12
MC35_RDBFL13   	.equ	0xf006337a	; Read Data and Bit Flip Register 13
MC35_RDBFL14   	.equ	0xf006337c	; Read Data and Bit Flip Register 14
MC35_RDBFL15   	.equ	0xf006337e	; Read Data and Bit Flip Register 15
MC35_RDBFL16   	.equ	0xf0063380	; Read Data and Bit Flip Register 16
MC35_RDBFL17   	.equ	0xf0063382	; Read Data and Bit Flip Register 17
MC35_RDBFL18   	.equ	0xf0063384	; Read Data and Bit Flip Register 18
MC35_RDBFL19   	.equ	0xf0063386	; Read Data and Bit Flip Register 19
MC35_RDBFL2    	.equ	0xf0063364	; Read Data and Bit Flip Register 2
MC35_RDBFL20   	.equ	0xf0063388	; Read Data and Bit Flip Register 20
MC35_RDBFL21   	.equ	0xf006338a	; Read Data and Bit Flip Register 21
MC35_RDBFL22   	.equ	0xf006338c	; Read Data and Bit Flip Register 22
MC35_RDBFL23   	.equ	0xf006338e	; Read Data and Bit Flip Register 23
MC35_RDBFL24   	.equ	0xf0063390	; Read Data and Bit Flip Register 24
MC35_RDBFL25   	.equ	0xf0063392	; Read Data and Bit Flip Register 25
MC35_RDBFL26   	.equ	0xf0063394	; Read Data and Bit Flip Register 26
MC35_RDBFL27   	.equ	0xf0063396	; Read Data and Bit Flip Register 27
MC35_RDBFL28   	.equ	0xf0063398	; Read Data and Bit Flip Register 28
MC35_RDBFL29   	.equ	0xf006339a	; Read Data and Bit Flip Register 29
MC35_RDBFL3    	.equ	0xf0063366	; Read Data and Bit Flip Register 3
MC35_RDBFL30   	.equ	0xf006339c	; Read Data and Bit Flip Register 30
MC35_RDBFL31   	.equ	0xf006339e	; Read Data and Bit Flip Register 31
MC35_RDBFL32   	.equ	0xf00633a0	; Read Data and Bit Flip Register 32
MC35_RDBFL33   	.equ	0xf00633a2	; Read Data and Bit Flip Register 33
MC35_RDBFL34   	.equ	0xf00633a4	; Read Data and Bit Flip Register 34
MC35_RDBFL35   	.equ	0xf00633a6	; Read Data and Bit Flip Register 35
MC35_RDBFL36   	.equ	0xf00633a8	; Read Data and Bit Flip Register 36
MC35_RDBFL37   	.equ	0xf00633aa	; Read Data and Bit Flip Register 37
MC35_RDBFL38   	.equ	0xf00633ac	; Read Data and Bit Flip Register 38
MC35_RDBFL39   	.equ	0xf00633ae	; Read Data and Bit Flip Register 39
MC35_RDBFL4    	.equ	0xf0063368	; Read Data and Bit Flip Register 4
MC35_RDBFL40   	.equ	0xf00633b0	; Read Data and Bit Flip Register 40
MC35_RDBFL41   	.equ	0xf00633b2	; Read Data and Bit Flip Register 41
MC35_RDBFL42   	.equ	0xf00633b4	; Read Data and Bit Flip Register 42
MC35_RDBFL43   	.equ	0xf00633b6	; Read Data and Bit Flip Register 43
MC35_RDBFL44   	.equ	0xf00633b8	; Read Data and Bit Flip Register 44
MC35_RDBFL45   	.equ	0xf00633ba	; Read Data and Bit Flip Register 45
MC35_RDBFL46   	.equ	0xf00633bc	; Read Data and Bit Flip Register 46
MC35_RDBFL47   	.equ	0xf00633be	; Read Data and Bit Flip Register 47
MC35_RDBFL48   	.equ	0xf00633c0	; Read Data and Bit Flip Register 48
MC35_RDBFL49   	.equ	0xf00633c2	; Read Data and Bit Flip Register 49
MC35_RDBFL5    	.equ	0xf006336a	; Read Data and Bit Flip Register 5
MC35_RDBFL50   	.equ	0xf00633c4	; Read Data and Bit Flip Register 50
MC35_RDBFL51   	.equ	0xf00633c6	; Read Data and Bit Flip Register 51
MC35_RDBFL52   	.equ	0xf00633c8	; Read Data and Bit Flip Register 52
MC35_RDBFL53   	.equ	0xf00633ca	; Read Data and Bit Flip Register 53
MC35_RDBFL54   	.equ	0xf00633cc	; Read Data and Bit Flip Register 54
MC35_RDBFL55   	.equ	0xf00633ce	; Read Data and Bit Flip Register 55
MC35_RDBFL56   	.equ	0xf00633d0	; Read Data and Bit Flip Register 56
MC35_RDBFL57   	.equ	0xf00633d2	; Read Data and Bit Flip Register 57
MC35_RDBFL58   	.equ	0xf00633d4	; Read Data and Bit Flip Register 58
MC35_RDBFL59   	.equ	0xf00633d6	; Read Data and Bit Flip Register 59
MC35_RDBFL6    	.equ	0xf006336c	; Read Data and Bit Flip Register 6
MC35_RDBFL60   	.equ	0xf00633d8	; Read Data and Bit Flip Register 60
MC35_RDBFL61   	.equ	0xf00633da	; Read Data and Bit Flip Register 61
MC35_RDBFL62   	.equ	0xf00633dc	; Read Data and Bit Flip Register 62
MC35_RDBFL63   	.equ	0xf00633de	; Read Data and Bit Flip Register 63
MC35_RDBFL64   	.equ	0xf00633e0	; Read Data and Bit Flip Register 64
MC35_RDBFL65   	.equ	0xf00633e2	; Read Data and Bit Flip Register 65
MC35_RDBFL66   	.equ	0xf00633e4	; Read Data and Bit Flip Register 66
MC35_RDBFL7    	.equ	0xf006336e	; Read Data and Bit Flip Register 7
MC35_RDBFL8    	.equ	0xf0063370	; Read Data and Bit Flip Register 8
MC35_RDBFL9    	.equ	0xf0063372	; Read Data and Bit Flip Register 9
MC35_REVID     	.equ	0xf006330c	; Revision ID Register
MC36_CONFIG0   	.equ	0xf0063400	; Configuration Register 0
MC36_CONFIG1   	.equ	0xf0063402	; Configuration Register 1
MC36_ECCD      	.equ	0xf0063410	; Memory ECC Detection Register
MC36_ECCS      	.equ	0xf006340e	; ECC Safety Register
MC36_ERRINFO0  	.equ	0xf00634f2	; Error Information Register 0
MC36_ERRINFO1  	.equ	0xf00634f4	; Error Information Register 1
MC36_ERRINFO2  	.equ	0xf00634f6	; Error Information Register 2
MC36_ERRINFO3  	.equ	0xf00634f8	; Error Information Register 3
MC36_ERRINFO4  	.equ	0xf00634fa	; Error Information Register 4
MC36_ETRR0     	.equ	0xf0063412	; Error Tracking Register 0
MC36_ETRR1     	.equ	0xf0063414	; Error Tracking Register 1
MC36_ETRR2     	.equ	0xf0063416	; Error Tracking Register 2
MC36_ETRR3     	.equ	0xf0063418	; Error Tracking Register 3
MC36_ETRR4     	.equ	0xf006341a	; Error Tracking Register 4
MC36_MCONTROL  	.equ	0xf0063404	; MBIST Control Register
MC36_MSTATUS   	.equ	0xf0063406	; Status Register
MC36_RANGE     	.equ	0xf0063408	; Range Register, single address mode
MC36_RDBFL0    	.equ	0xf0063460	; Read Data and Bit Flip Register 0
MC36_RDBFL1    	.equ	0xf0063462	; Read Data and Bit Flip Register 1
MC36_RDBFL10   	.equ	0xf0063474	; Read Data and Bit Flip Register 10
MC36_RDBFL11   	.equ	0xf0063476	; Read Data and Bit Flip Register 11
MC36_RDBFL12   	.equ	0xf0063478	; Read Data and Bit Flip Register 12
MC36_RDBFL13   	.equ	0xf006347a	; Read Data and Bit Flip Register 13
MC36_RDBFL14   	.equ	0xf006347c	; Read Data and Bit Flip Register 14
MC36_RDBFL15   	.equ	0xf006347e	; Read Data and Bit Flip Register 15
MC36_RDBFL16   	.equ	0xf0063480	; Read Data and Bit Flip Register 16
MC36_RDBFL17   	.equ	0xf0063482	; Read Data and Bit Flip Register 17
MC36_RDBFL18   	.equ	0xf0063484	; Read Data and Bit Flip Register 18
MC36_RDBFL19   	.equ	0xf0063486	; Read Data and Bit Flip Register 19
MC36_RDBFL2    	.equ	0xf0063464	; Read Data and Bit Flip Register 2
MC36_RDBFL20   	.equ	0xf0063488	; Read Data and Bit Flip Register 20
MC36_RDBFL21   	.equ	0xf006348a	; Read Data and Bit Flip Register 21
MC36_RDBFL22   	.equ	0xf006348c	; Read Data and Bit Flip Register 22
MC36_RDBFL23   	.equ	0xf006348e	; Read Data and Bit Flip Register 23
MC36_RDBFL24   	.equ	0xf0063490	; Read Data and Bit Flip Register 24
MC36_RDBFL25   	.equ	0xf0063492	; Read Data and Bit Flip Register 25
MC36_RDBFL26   	.equ	0xf0063494	; Read Data and Bit Flip Register 26
MC36_RDBFL27   	.equ	0xf0063496	; Read Data and Bit Flip Register 27
MC36_RDBFL28   	.equ	0xf0063498	; Read Data and Bit Flip Register 28
MC36_RDBFL29   	.equ	0xf006349a	; Read Data and Bit Flip Register 29
MC36_RDBFL3    	.equ	0xf0063466	; Read Data and Bit Flip Register 3
MC36_RDBFL30   	.equ	0xf006349c	; Read Data and Bit Flip Register 30
MC36_RDBFL31   	.equ	0xf006349e	; Read Data and Bit Flip Register 31
MC36_RDBFL32   	.equ	0xf00634a0	; Read Data and Bit Flip Register 32
MC36_RDBFL33   	.equ	0xf00634a2	; Read Data and Bit Flip Register 33
MC36_RDBFL34   	.equ	0xf00634a4	; Read Data and Bit Flip Register 34
MC36_RDBFL35   	.equ	0xf00634a6	; Read Data and Bit Flip Register 35
MC36_RDBFL36   	.equ	0xf00634a8	; Read Data and Bit Flip Register 36
MC36_RDBFL37   	.equ	0xf00634aa	; Read Data and Bit Flip Register 37
MC36_RDBFL38   	.equ	0xf00634ac	; Read Data and Bit Flip Register 38
MC36_RDBFL39   	.equ	0xf00634ae	; Read Data and Bit Flip Register 39
MC36_RDBFL4    	.equ	0xf0063468	; Read Data and Bit Flip Register 4
MC36_RDBFL40   	.equ	0xf00634b0	; Read Data and Bit Flip Register 40
MC36_RDBFL41   	.equ	0xf00634b2	; Read Data and Bit Flip Register 41
MC36_RDBFL42   	.equ	0xf00634b4	; Read Data and Bit Flip Register 42
MC36_RDBFL43   	.equ	0xf00634b6	; Read Data and Bit Flip Register 43
MC36_RDBFL44   	.equ	0xf00634b8	; Read Data and Bit Flip Register 44
MC36_RDBFL45   	.equ	0xf00634ba	; Read Data and Bit Flip Register 45
MC36_RDBFL46   	.equ	0xf00634bc	; Read Data and Bit Flip Register 46
MC36_RDBFL47   	.equ	0xf00634be	; Read Data and Bit Flip Register 47
MC36_RDBFL48   	.equ	0xf00634c0	; Read Data and Bit Flip Register 48
MC36_RDBFL49   	.equ	0xf00634c2	; Read Data and Bit Flip Register 49
MC36_RDBFL5    	.equ	0xf006346a	; Read Data and Bit Flip Register 5
MC36_RDBFL50   	.equ	0xf00634c4	; Read Data and Bit Flip Register 50
MC36_RDBFL51   	.equ	0xf00634c6	; Read Data and Bit Flip Register 51
MC36_RDBFL52   	.equ	0xf00634c8	; Read Data and Bit Flip Register 52
MC36_RDBFL53   	.equ	0xf00634ca	; Read Data and Bit Flip Register 53
MC36_RDBFL54   	.equ	0xf00634cc	; Read Data and Bit Flip Register 54
MC36_RDBFL55   	.equ	0xf00634ce	; Read Data and Bit Flip Register 55
MC36_RDBFL56   	.equ	0xf00634d0	; Read Data and Bit Flip Register 56
MC36_RDBFL57   	.equ	0xf00634d2	; Read Data and Bit Flip Register 57
MC36_RDBFL58   	.equ	0xf00634d4	; Read Data and Bit Flip Register 58
MC36_RDBFL59   	.equ	0xf00634d6	; Read Data and Bit Flip Register 59
MC36_RDBFL6    	.equ	0xf006346c	; Read Data and Bit Flip Register 6
MC36_RDBFL60   	.equ	0xf00634d8	; Read Data and Bit Flip Register 60
MC36_RDBFL61   	.equ	0xf00634da	; Read Data and Bit Flip Register 61
MC36_RDBFL62   	.equ	0xf00634dc	; Read Data and Bit Flip Register 62
MC36_RDBFL63   	.equ	0xf00634de	; Read Data and Bit Flip Register 63
MC36_RDBFL64   	.equ	0xf00634e0	; Read Data and Bit Flip Register 64
MC36_RDBFL65   	.equ	0xf00634e2	; Read Data and Bit Flip Register 65
MC36_RDBFL66   	.equ	0xf00634e4	; Read Data and Bit Flip Register 66
MC36_RDBFL7    	.equ	0xf006346e	; Read Data and Bit Flip Register 7
MC36_RDBFL8    	.equ	0xf0063470	; Read Data and Bit Flip Register 8
MC36_RDBFL9    	.equ	0xf0063472	; Read Data and Bit Flip Register 9
MC36_REVID     	.equ	0xf006340c	; Revision ID Register
MC37_CONFIG0   	.equ	0xf0063500	; Configuration Register 0
MC37_CONFIG1   	.equ	0xf0063502	; Configuration Register 1
MC37_ECCD      	.equ	0xf0063510	; Memory ECC Detection Register
MC37_ECCS      	.equ	0xf006350e	; ECC Safety Register
MC37_ERRINFO0  	.equ	0xf00635f2	; Error Information Register 0
MC37_ERRINFO1  	.equ	0xf00635f4	; Error Information Register 1
MC37_ERRINFO2  	.equ	0xf00635f6	; Error Information Register 2
MC37_ERRINFO3  	.equ	0xf00635f8	; Error Information Register 3
MC37_ERRINFO4  	.equ	0xf00635fa	; Error Information Register 4
MC37_ETRR0     	.equ	0xf0063512	; Error Tracking Register 0
MC37_ETRR1     	.equ	0xf0063514	; Error Tracking Register 1
MC37_ETRR2     	.equ	0xf0063516	; Error Tracking Register 2
MC37_ETRR3     	.equ	0xf0063518	; Error Tracking Register 3
MC37_ETRR4     	.equ	0xf006351a	; Error Tracking Register 4
MC37_MCONTROL  	.equ	0xf0063504	; MBIST Control Register
MC37_MSTATUS   	.equ	0xf0063506	; Status Register
MC37_RANGE     	.equ	0xf0063508	; Range Register, single address mode
MC37_RDBFL0    	.equ	0xf0063560	; Read Data and Bit Flip Register 0
MC37_RDBFL1    	.equ	0xf0063562	; Read Data and Bit Flip Register 1
MC37_RDBFL10   	.equ	0xf0063574	; Read Data and Bit Flip Register 10
MC37_RDBFL11   	.equ	0xf0063576	; Read Data and Bit Flip Register 11
MC37_RDBFL12   	.equ	0xf0063578	; Read Data and Bit Flip Register 12
MC37_RDBFL13   	.equ	0xf006357a	; Read Data and Bit Flip Register 13
MC37_RDBFL14   	.equ	0xf006357c	; Read Data and Bit Flip Register 14
MC37_RDBFL15   	.equ	0xf006357e	; Read Data and Bit Flip Register 15
MC37_RDBFL16   	.equ	0xf0063580	; Read Data and Bit Flip Register 16
MC37_RDBFL17   	.equ	0xf0063582	; Read Data and Bit Flip Register 17
MC37_RDBFL18   	.equ	0xf0063584	; Read Data and Bit Flip Register 18
MC37_RDBFL19   	.equ	0xf0063586	; Read Data and Bit Flip Register 19
MC37_RDBFL2    	.equ	0xf0063564	; Read Data and Bit Flip Register 2
MC37_RDBFL20   	.equ	0xf0063588	; Read Data and Bit Flip Register 20
MC37_RDBFL21   	.equ	0xf006358a	; Read Data and Bit Flip Register 21
MC37_RDBFL22   	.equ	0xf006358c	; Read Data and Bit Flip Register 22
MC37_RDBFL23   	.equ	0xf006358e	; Read Data and Bit Flip Register 23
MC37_RDBFL24   	.equ	0xf0063590	; Read Data and Bit Flip Register 24
MC37_RDBFL25   	.equ	0xf0063592	; Read Data and Bit Flip Register 25
MC37_RDBFL26   	.equ	0xf0063594	; Read Data and Bit Flip Register 26
MC37_RDBFL27   	.equ	0xf0063596	; Read Data and Bit Flip Register 27
MC37_RDBFL28   	.equ	0xf0063598	; Read Data and Bit Flip Register 28
MC37_RDBFL29   	.equ	0xf006359a	; Read Data and Bit Flip Register 29
MC37_RDBFL3    	.equ	0xf0063566	; Read Data and Bit Flip Register 3
MC37_RDBFL30   	.equ	0xf006359c	; Read Data and Bit Flip Register 30
MC37_RDBFL31   	.equ	0xf006359e	; Read Data and Bit Flip Register 31
MC37_RDBFL32   	.equ	0xf00635a0	; Read Data and Bit Flip Register 32
MC37_RDBFL33   	.equ	0xf00635a2	; Read Data and Bit Flip Register 33
MC37_RDBFL34   	.equ	0xf00635a4	; Read Data and Bit Flip Register 34
MC37_RDBFL35   	.equ	0xf00635a6	; Read Data and Bit Flip Register 35
MC37_RDBFL36   	.equ	0xf00635a8	; Read Data and Bit Flip Register 36
MC37_RDBFL37   	.equ	0xf00635aa	; Read Data and Bit Flip Register 37
MC37_RDBFL38   	.equ	0xf00635ac	; Read Data and Bit Flip Register 38
MC37_RDBFL39   	.equ	0xf00635ae	; Read Data and Bit Flip Register 39
MC37_RDBFL4    	.equ	0xf0063568	; Read Data and Bit Flip Register 4
MC37_RDBFL40   	.equ	0xf00635b0	; Read Data and Bit Flip Register 40
MC37_RDBFL41   	.equ	0xf00635b2	; Read Data and Bit Flip Register 41
MC37_RDBFL42   	.equ	0xf00635b4	; Read Data and Bit Flip Register 42
MC37_RDBFL43   	.equ	0xf00635b6	; Read Data and Bit Flip Register 43
MC37_RDBFL44   	.equ	0xf00635b8	; Read Data and Bit Flip Register 44
MC37_RDBFL45   	.equ	0xf00635ba	; Read Data and Bit Flip Register 45
MC37_RDBFL46   	.equ	0xf00635bc	; Read Data and Bit Flip Register 46
MC37_RDBFL47   	.equ	0xf00635be	; Read Data and Bit Flip Register 47
MC37_RDBFL48   	.equ	0xf00635c0	; Read Data and Bit Flip Register 48
MC37_RDBFL49   	.equ	0xf00635c2	; Read Data and Bit Flip Register 49
MC37_RDBFL5    	.equ	0xf006356a	; Read Data and Bit Flip Register 5
MC37_RDBFL50   	.equ	0xf00635c4	; Read Data and Bit Flip Register 50
MC37_RDBFL51   	.equ	0xf00635c6	; Read Data and Bit Flip Register 51
MC37_RDBFL52   	.equ	0xf00635c8	; Read Data and Bit Flip Register 52
MC37_RDBFL53   	.equ	0xf00635ca	; Read Data and Bit Flip Register 53
MC37_RDBFL54   	.equ	0xf00635cc	; Read Data and Bit Flip Register 54
MC37_RDBFL55   	.equ	0xf00635ce	; Read Data and Bit Flip Register 55
MC37_RDBFL56   	.equ	0xf00635d0	; Read Data and Bit Flip Register 56
MC37_RDBFL57   	.equ	0xf00635d2	; Read Data and Bit Flip Register 57
MC37_RDBFL58   	.equ	0xf00635d4	; Read Data and Bit Flip Register 58
MC37_RDBFL59   	.equ	0xf00635d6	; Read Data and Bit Flip Register 59
MC37_RDBFL6    	.equ	0xf006356c	; Read Data and Bit Flip Register 6
MC37_RDBFL60   	.equ	0xf00635d8	; Read Data and Bit Flip Register 60
MC37_RDBFL61   	.equ	0xf00635da	; Read Data and Bit Flip Register 61
MC37_RDBFL62   	.equ	0xf00635dc	; Read Data and Bit Flip Register 62
MC37_RDBFL63   	.equ	0xf00635de	; Read Data and Bit Flip Register 63
MC37_RDBFL64   	.equ	0xf00635e0	; Read Data and Bit Flip Register 64
MC37_RDBFL65   	.equ	0xf00635e2	; Read Data and Bit Flip Register 65
MC37_RDBFL66   	.equ	0xf00635e4	; Read Data and Bit Flip Register 66
MC37_RDBFL7    	.equ	0xf006356e	; Read Data and Bit Flip Register 7
MC37_RDBFL8    	.equ	0xf0063570	; Read Data and Bit Flip Register 8
MC37_RDBFL9    	.equ	0xf0063572	; Read Data and Bit Flip Register 9
MC37_REVID     	.equ	0xf006350c	; Revision ID Register
MC38_CONFIG0   	.equ	0xf0063600	; Configuration Register 0
MC38_CONFIG1   	.equ	0xf0063602	; Configuration Register 1
MC38_ECCD      	.equ	0xf0063610	; Memory ECC Detection Register
MC38_ECCS      	.equ	0xf006360e	; ECC Safety Register
MC38_ERRINFO0  	.equ	0xf00636f2	; Error Information Register 0
MC38_ERRINFO1  	.equ	0xf00636f4	; Error Information Register 1
MC38_ERRINFO2  	.equ	0xf00636f6	; Error Information Register 2
MC38_ERRINFO3  	.equ	0xf00636f8	; Error Information Register 3
MC38_ERRINFO4  	.equ	0xf00636fa	; Error Information Register 4
MC38_ETRR0     	.equ	0xf0063612	; Error Tracking Register 0
MC38_ETRR1     	.equ	0xf0063614	; Error Tracking Register 1
MC38_ETRR2     	.equ	0xf0063616	; Error Tracking Register 2
MC38_ETRR3     	.equ	0xf0063618	; Error Tracking Register 3
MC38_ETRR4     	.equ	0xf006361a	; Error Tracking Register 4
MC38_MCONTROL  	.equ	0xf0063604	; MBIST Control Register
MC38_MSTATUS   	.equ	0xf0063606	; Status Register
MC38_RANGE     	.equ	0xf0063608	; Range Register, single address mode
MC38_RDBFL0    	.equ	0xf0063660	; Read Data and Bit Flip Register 0
MC38_RDBFL1    	.equ	0xf0063662	; Read Data and Bit Flip Register 1
MC38_RDBFL10   	.equ	0xf0063674	; Read Data and Bit Flip Register 10
MC38_RDBFL11   	.equ	0xf0063676	; Read Data and Bit Flip Register 11
MC38_RDBFL12   	.equ	0xf0063678	; Read Data and Bit Flip Register 12
MC38_RDBFL13   	.equ	0xf006367a	; Read Data and Bit Flip Register 13
MC38_RDBFL14   	.equ	0xf006367c	; Read Data and Bit Flip Register 14
MC38_RDBFL15   	.equ	0xf006367e	; Read Data and Bit Flip Register 15
MC38_RDBFL16   	.equ	0xf0063680	; Read Data and Bit Flip Register 16
MC38_RDBFL17   	.equ	0xf0063682	; Read Data and Bit Flip Register 17
MC38_RDBFL18   	.equ	0xf0063684	; Read Data and Bit Flip Register 18
MC38_RDBFL19   	.equ	0xf0063686	; Read Data and Bit Flip Register 19
MC38_RDBFL2    	.equ	0xf0063664	; Read Data and Bit Flip Register 2
MC38_RDBFL20   	.equ	0xf0063688	; Read Data and Bit Flip Register 20
MC38_RDBFL21   	.equ	0xf006368a	; Read Data and Bit Flip Register 21
MC38_RDBFL22   	.equ	0xf006368c	; Read Data and Bit Flip Register 22
MC38_RDBFL23   	.equ	0xf006368e	; Read Data and Bit Flip Register 23
MC38_RDBFL24   	.equ	0xf0063690	; Read Data and Bit Flip Register 24
MC38_RDBFL25   	.equ	0xf0063692	; Read Data and Bit Flip Register 25
MC38_RDBFL26   	.equ	0xf0063694	; Read Data and Bit Flip Register 26
MC38_RDBFL27   	.equ	0xf0063696	; Read Data and Bit Flip Register 27
MC38_RDBFL28   	.equ	0xf0063698	; Read Data and Bit Flip Register 28
MC38_RDBFL29   	.equ	0xf006369a	; Read Data and Bit Flip Register 29
MC38_RDBFL3    	.equ	0xf0063666	; Read Data and Bit Flip Register 3
MC38_RDBFL30   	.equ	0xf006369c	; Read Data and Bit Flip Register 30
MC38_RDBFL31   	.equ	0xf006369e	; Read Data and Bit Flip Register 31
MC38_RDBFL32   	.equ	0xf00636a0	; Read Data and Bit Flip Register 32
MC38_RDBFL33   	.equ	0xf00636a2	; Read Data and Bit Flip Register 33
MC38_RDBFL34   	.equ	0xf00636a4	; Read Data and Bit Flip Register 34
MC38_RDBFL35   	.equ	0xf00636a6	; Read Data and Bit Flip Register 35
MC38_RDBFL36   	.equ	0xf00636a8	; Read Data and Bit Flip Register 36
MC38_RDBFL37   	.equ	0xf00636aa	; Read Data and Bit Flip Register 37
MC38_RDBFL38   	.equ	0xf00636ac	; Read Data and Bit Flip Register 38
MC38_RDBFL39   	.equ	0xf00636ae	; Read Data and Bit Flip Register 39
MC38_RDBFL4    	.equ	0xf0063668	; Read Data and Bit Flip Register 4
MC38_RDBFL40   	.equ	0xf00636b0	; Read Data and Bit Flip Register 40
MC38_RDBFL41   	.equ	0xf00636b2	; Read Data and Bit Flip Register 41
MC38_RDBFL42   	.equ	0xf00636b4	; Read Data and Bit Flip Register 42
MC38_RDBFL43   	.equ	0xf00636b6	; Read Data and Bit Flip Register 43
MC38_RDBFL44   	.equ	0xf00636b8	; Read Data and Bit Flip Register 44
MC38_RDBFL45   	.equ	0xf00636ba	; Read Data and Bit Flip Register 45
MC38_RDBFL46   	.equ	0xf00636bc	; Read Data and Bit Flip Register 46
MC38_RDBFL47   	.equ	0xf00636be	; Read Data and Bit Flip Register 47
MC38_RDBFL48   	.equ	0xf00636c0	; Read Data and Bit Flip Register 48
MC38_RDBFL49   	.equ	0xf00636c2	; Read Data and Bit Flip Register 49
MC38_RDBFL5    	.equ	0xf006366a	; Read Data and Bit Flip Register 5
MC38_RDBFL50   	.equ	0xf00636c4	; Read Data and Bit Flip Register 50
MC38_RDBFL51   	.equ	0xf00636c6	; Read Data and Bit Flip Register 51
MC38_RDBFL52   	.equ	0xf00636c8	; Read Data and Bit Flip Register 52
MC38_RDBFL53   	.equ	0xf00636ca	; Read Data and Bit Flip Register 53
MC38_RDBFL54   	.equ	0xf00636cc	; Read Data and Bit Flip Register 54
MC38_RDBFL55   	.equ	0xf00636ce	; Read Data and Bit Flip Register 55
MC38_RDBFL56   	.equ	0xf00636d0	; Read Data and Bit Flip Register 56
MC38_RDBFL57   	.equ	0xf00636d2	; Read Data and Bit Flip Register 57
MC38_RDBFL58   	.equ	0xf00636d4	; Read Data and Bit Flip Register 58
MC38_RDBFL59   	.equ	0xf00636d6	; Read Data and Bit Flip Register 59
MC38_RDBFL6    	.equ	0xf006366c	; Read Data and Bit Flip Register 6
MC38_RDBFL60   	.equ	0xf00636d8	; Read Data and Bit Flip Register 60
MC38_RDBFL61   	.equ	0xf00636da	; Read Data and Bit Flip Register 61
MC38_RDBFL62   	.equ	0xf00636dc	; Read Data and Bit Flip Register 62
MC38_RDBFL63   	.equ	0xf00636de	; Read Data and Bit Flip Register 63
MC38_RDBFL64   	.equ	0xf00636e0	; Read Data and Bit Flip Register 64
MC38_RDBFL65   	.equ	0xf00636e2	; Read Data and Bit Flip Register 65
MC38_RDBFL66   	.equ	0xf00636e4	; Read Data and Bit Flip Register 66
MC38_RDBFL7    	.equ	0xf006366e	; Read Data and Bit Flip Register 7
MC38_RDBFL8    	.equ	0xf0063670	; Read Data and Bit Flip Register 8
MC38_RDBFL9    	.equ	0xf0063672	; Read Data and Bit Flip Register 9
MC38_REVID     	.equ	0xf006360c	; Revision ID Register
MC39_CONFIG0   	.equ	0xf0063700	; Configuration Register 0
MC39_CONFIG1   	.equ	0xf0063702	; Configuration Register 1
MC39_ECCD      	.equ	0xf0063710	; Memory ECC Detection Register
MC39_ECCS      	.equ	0xf006370e	; ECC Safety Register
MC39_ERRINFO0  	.equ	0xf00637f2	; Error Information Register 0
MC39_ERRINFO1  	.equ	0xf00637f4	; Error Information Register 1
MC39_ERRINFO2  	.equ	0xf00637f6	; Error Information Register 2
MC39_ERRINFO3  	.equ	0xf00637f8	; Error Information Register 3
MC39_ERRINFO4  	.equ	0xf00637fa	; Error Information Register 4
MC39_ETRR0     	.equ	0xf0063712	; Error Tracking Register 0
MC39_ETRR1     	.equ	0xf0063714	; Error Tracking Register 1
MC39_ETRR2     	.equ	0xf0063716	; Error Tracking Register 2
MC39_ETRR3     	.equ	0xf0063718	; Error Tracking Register 3
MC39_ETRR4     	.equ	0xf006371a	; Error Tracking Register 4
MC39_MCONTROL  	.equ	0xf0063704	; MBIST Control Register
MC39_MSTATUS   	.equ	0xf0063706	; Status Register
MC39_RANGE     	.equ	0xf0063708	; Range Register, single address mode
MC39_RDBFL0    	.equ	0xf0063760	; Read Data and Bit Flip Register 0
MC39_RDBFL1    	.equ	0xf0063762	; Read Data and Bit Flip Register 1
MC39_RDBFL10   	.equ	0xf0063774	; Read Data and Bit Flip Register 10
MC39_RDBFL11   	.equ	0xf0063776	; Read Data and Bit Flip Register 11
MC39_RDBFL12   	.equ	0xf0063778	; Read Data and Bit Flip Register 12
MC39_RDBFL13   	.equ	0xf006377a	; Read Data and Bit Flip Register 13
MC39_RDBFL14   	.equ	0xf006377c	; Read Data and Bit Flip Register 14
MC39_RDBFL15   	.equ	0xf006377e	; Read Data and Bit Flip Register 15
MC39_RDBFL16   	.equ	0xf0063780	; Read Data and Bit Flip Register 16
MC39_RDBFL17   	.equ	0xf0063782	; Read Data and Bit Flip Register 17
MC39_RDBFL18   	.equ	0xf0063784	; Read Data and Bit Flip Register 18
MC39_RDBFL19   	.equ	0xf0063786	; Read Data and Bit Flip Register 19
MC39_RDBFL2    	.equ	0xf0063764	; Read Data and Bit Flip Register 2
MC39_RDBFL20   	.equ	0xf0063788	; Read Data and Bit Flip Register 20
MC39_RDBFL21   	.equ	0xf006378a	; Read Data and Bit Flip Register 21
MC39_RDBFL22   	.equ	0xf006378c	; Read Data and Bit Flip Register 22
MC39_RDBFL23   	.equ	0xf006378e	; Read Data and Bit Flip Register 23
MC39_RDBFL24   	.equ	0xf0063790	; Read Data and Bit Flip Register 24
MC39_RDBFL25   	.equ	0xf0063792	; Read Data and Bit Flip Register 25
MC39_RDBFL26   	.equ	0xf0063794	; Read Data and Bit Flip Register 26
MC39_RDBFL27   	.equ	0xf0063796	; Read Data and Bit Flip Register 27
MC39_RDBFL28   	.equ	0xf0063798	; Read Data and Bit Flip Register 28
MC39_RDBFL29   	.equ	0xf006379a	; Read Data and Bit Flip Register 29
MC39_RDBFL3    	.equ	0xf0063766	; Read Data and Bit Flip Register 3
MC39_RDBFL30   	.equ	0xf006379c	; Read Data and Bit Flip Register 30
MC39_RDBFL31   	.equ	0xf006379e	; Read Data and Bit Flip Register 31
MC39_RDBFL32   	.equ	0xf00637a0	; Read Data and Bit Flip Register 32
MC39_RDBFL33   	.equ	0xf00637a2	; Read Data and Bit Flip Register 33
MC39_RDBFL34   	.equ	0xf00637a4	; Read Data and Bit Flip Register 34
MC39_RDBFL35   	.equ	0xf00637a6	; Read Data and Bit Flip Register 35
MC39_RDBFL36   	.equ	0xf00637a8	; Read Data and Bit Flip Register 36
MC39_RDBFL37   	.equ	0xf00637aa	; Read Data and Bit Flip Register 37
MC39_RDBFL38   	.equ	0xf00637ac	; Read Data and Bit Flip Register 38
MC39_RDBFL39   	.equ	0xf00637ae	; Read Data and Bit Flip Register 39
MC39_RDBFL4    	.equ	0xf0063768	; Read Data and Bit Flip Register 4
MC39_RDBFL40   	.equ	0xf00637b0	; Read Data and Bit Flip Register 40
MC39_RDBFL41   	.equ	0xf00637b2	; Read Data and Bit Flip Register 41
MC39_RDBFL42   	.equ	0xf00637b4	; Read Data and Bit Flip Register 42
MC39_RDBFL43   	.equ	0xf00637b6	; Read Data and Bit Flip Register 43
MC39_RDBFL44   	.equ	0xf00637b8	; Read Data and Bit Flip Register 44
MC39_RDBFL45   	.equ	0xf00637ba	; Read Data and Bit Flip Register 45
MC39_RDBFL46   	.equ	0xf00637bc	; Read Data and Bit Flip Register 46
MC39_RDBFL47   	.equ	0xf00637be	; Read Data and Bit Flip Register 47
MC39_RDBFL48   	.equ	0xf00637c0	; Read Data and Bit Flip Register 48
MC39_RDBFL49   	.equ	0xf00637c2	; Read Data and Bit Flip Register 49
MC39_RDBFL5    	.equ	0xf006376a	; Read Data and Bit Flip Register 5
MC39_RDBFL50   	.equ	0xf00637c4	; Read Data and Bit Flip Register 50
MC39_RDBFL51   	.equ	0xf00637c6	; Read Data and Bit Flip Register 51
MC39_RDBFL52   	.equ	0xf00637c8	; Read Data and Bit Flip Register 52
MC39_RDBFL53   	.equ	0xf00637ca	; Read Data and Bit Flip Register 53
MC39_RDBFL54   	.equ	0xf00637cc	; Read Data and Bit Flip Register 54
MC39_RDBFL55   	.equ	0xf00637ce	; Read Data and Bit Flip Register 55
MC39_RDBFL56   	.equ	0xf00637d0	; Read Data and Bit Flip Register 56
MC39_RDBFL57   	.equ	0xf00637d2	; Read Data and Bit Flip Register 57
MC39_RDBFL58   	.equ	0xf00637d4	; Read Data and Bit Flip Register 58
MC39_RDBFL59   	.equ	0xf00637d6	; Read Data and Bit Flip Register 59
MC39_RDBFL6    	.equ	0xf006376c	; Read Data and Bit Flip Register 6
MC39_RDBFL60   	.equ	0xf00637d8	; Read Data and Bit Flip Register 60
MC39_RDBFL61   	.equ	0xf00637da	; Read Data and Bit Flip Register 61
MC39_RDBFL62   	.equ	0xf00637dc	; Read Data and Bit Flip Register 62
MC39_RDBFL63   	.equ	0xf00637de	; Read Data and Bit Flip Register 63
MC39_RDBFL64   	.equ	0xf00637e0	; Read Data and Bit Flip Register 64
MC39_RDBFL65   	.equ	0xf00637e2	; Read Data and Bit Flip Register 65
MC39_RDBFL66   	.equ	0xf00637e4	; Read Data and Bit Flip Register 66
MC39_RDBFL7    	.equ	0xf006376e	; Read Data and Bit Flip Register 7
MC39_RDBFL8    	.equ	0xf0063770	; Read Data and Bit Flip Register 8
MC39_RDBFL9    	.equ	0xf0063772	; Read Data and Bit Flip Register 9
MC39_REVID     	.equ	0xf006370c	; Revision ID Register
MC3_CONFIG0    	.equ	0xf0061300	; Configuration Register 0
MC3_CONFIG1    	.equ	0xf0061302	; Configuration Register 1
MC3_ECCD       	.equ	0xf0061310	; Memory ECC Detection Register
MC3_ECCS       	.equ	0xf006130e	; ECC Safety Register
MC3_ERRINFO0   	.equ	0xf00613f2	; Error Information Register 0
MC3_ERRINFO1   	.equ	0xf00613f4	; Error Information Register 1
MC3_ERRINFO2   	.equ	0xf00613f6	; Error Information Register 2
MC3_ERRINFO3   	.equ	0xf00613f8	; Error Information Register 3
MC3_ERRINFO4   	.equ	0xf00613fa	; Error Information Register 4
MC3_ETRR0      	.equ	0xf0061312	; Error Tracking Register 0
MC3_ETRR1      	.equ	0xf0061314	; Error Tracking Register 1
MC3_ETRR2      	.equ	0xf0061316	; Error Tracking Register 2
MC3_ETRR3      	.equ	0xf0061318	; Error Tracking Register 3
MC3_ETRR4      	.equ	0xf006131a	; Error Tracking Register 4
MC3_MCONTROL   	.equ	0xf0061304	; MBIST Control Register
MC3_MSTATUS    	.equ	0xf0061306	; Status Register
MC3_RANGE      	.equ	0xf0061308	; Range Register, single address mode
MC3_RDBFL0     	.equ	0xf0061360	; Read Data and Bit Flip Register 0
MC3_RDBFL1     	.equ	0xf0061362	; Read Data and Bit Flip Register 1
MC3_RDBFL10    	.equ	0xf0061374	; Read Data and Bit Flip Register 10
MC3_RDBFL11    	.equ	0xf0061376	; Read Data and Bit Flip Register 11
MC3_RDBFL12    	.equ	0xf0061378	; Read Data and Bit Flip Register 12
MC3_RDBFL13    	.equ	0xf006137a	; Read Data and Bit Flip Register 13
MC3_RDBFL14    	.equ	0xf006137c	; Read Data and Bit Flip Register 14
MC3_RDBFL15    	.equ	0xf006137e	; Read Data and Bit Flip Register 15
MC3_RDBFL16    	.equ	0xf0061380	; Read Data and Bit Flip Register 16
MC3_RDBFL17    	.equ	0xf0061382	; Read Data and Bit Flip Register 17
MC3_RDBFL18    	.equ	0xf0061384	; Read Data and Bit Flip Register 18
MC3_RDBFL19    	.equ	0xf0061386	; Read Data and Bit Flip Register 19
MC3_RDBFL2     	.equ	0xf0061364	; Read Data and Bit Flip Register 2
MC3_RDBFL20    	.equ	0xf0061388	; Read Data and Bit Flip Register 20
MC3_RDBFL21    	.equ	0xf006138a	; Read Data and Bit Flip Register 21
MC3_RDBFL22    	.equ	0xf006138c	; Read Data and Bit Flip Register 22
MC3_RDBFL23    	.equ	0xf006138e	; Read Data and Bit Flip Register 23
MC3_RDBFL24    	.equ	0xf0061390	; Read Data and Bit Flip Register 24
MC3_RDBFL25    	.equ	0xf0061392	; Read Data and Bit Flip Register 25
MC3_RDBFL26    	.equ	0xf0061394	; Read Data and Bit Flip Register 26
MC3_RDBFL27    	.equ	0xf0061396	; Read Data and Bit Flip Register 27
MC3_RDBFL28    	.equ	0xf0061398	; Read Data and Bit Flip Register 28
MC3_RDBFL29    	.equ	0xf006139a	; Read Data and Bit Flip Register 29
MC3_RDBFL3     	.equ	0xf0061366	; Read Data and Bit Flip Register 3
MC3_RDBFL30    	.equ	0xf006139c	; Read Data and Bit Flip Register 30
MC3_RDBFL31    	.equ	0xf006139e	; Read Data and Bit Flip Register 31
MC3_RDBFL32    	.equ	0xf00613a0	; Read Data and Bit Flip Register 32
MC3_RDBFL33    	.equ	0xf00613a2	; Read Data and Bit Flip Register 33
MC3_RDBFL34    	.equ	0xf00613a4	; Read Data and Bit Flip Register 34
MC3_RDBFL35    	.equ	0xf00613a6	; Read Data and Bit Flip Register 35
MC3_RDBFL36    	.equ	0xf00613a8	; Read Data and Bit Flip Register 36
MC3_RDBFL37    	.equ	0xf00613aa	; Read Data and Bit Flip Register 37
MC3_RDBFL38    	.equ	0xf00613ac	; Read Data and Bit Flip Register 38
MC3_RDBFL39    	.equ	0xf00613ae	; Read Data and Bit Flip Register 39
MC3_RDBFL4     	.equ	0xf0061368	; Read Data and Bit Flip Register 4
MC3_RDBFL40    	.equ	0xf00613b0	; Read Data and Bit Flip Register 40
MC3_RDBFL41    	.equ	0xf00613b2	; Read Data and Bit Flip Register 41
MC3_RDBFL42    	.equ	0xf00613b4	; Read Data and Bit Flip Register 42
MC3_RDBFL43    	.equ	0xf00613b6	; Read Data and Bit Flip Register 43
MC3_RDBFL44    	.equ	0xf00613b8	; Read Data and Bit Flip Register 44
MC3_RDBFL45    	.equ	0xf00613ba	; Read Data and Bit Flip Register 45
MC3_RDBFL46    	.equ	0xf00613bc	; Read Data and Bit Flip Register 46
MC3_RDBFL47    	.equ	0xf00613be	; Read Data and Bit Flip Register 47
MC3_RDBFL48    	.equ	0xf00613c0	; Read Data and Bit Flip Register 48
MC3_RDBFL49    	.equ	0xf00613c2	; Read Data and Bit Flip Register 49
MC3_RDBFL5     	.equ	0xf006136a	; Read Data and Bit Flip Register 5
MC3_RDBFL50    	.equ	0xf00613c4	; Read Data and Bit Flip Register 50
MC3_RDBFL51    	.equ	0xf00613c6	; Read Data and Bit Flip Register 51
MC3_RDBFL52    	.equ	0xf00613c8	; Read Data and Bit Flip Register 52
MC3_RDBFL53    	.equ	0xf00613ca	; Read Data and Bit Flip Register 53
MC3_RDBFL54    	.equ	0xf00613cc	; Read Data and Bit Flip Register 54
MC3_RDBFL55    	.equ	0xf00613ce	; Read Data and Bit Flip Register 55
MC3_RDBFL56    	.equ	0xf00613d0	; Read Data and Bit Flip Register 56
MC3_RDBFL57    	.equ	0xf00613d2	; Read Data and Bit Flip Register 57
MC3_RDBFL58    	.equ	0xf00613d4	; Read Data and Bit Flip Register 58
MC3_RDBFL59    	.equ	0xf00613d6	; Read Data and Bit Flip Register 59
MC3_RDBFL6     	.equ	0xf006136c	; Read Data and Bit Flip Register 6
MC3_RDBFL60    	.equ	0xf00613d8	; Read Data and Bit Flip Register 60
MC3_RDBFL61    	.equ	0xf00613da	; Read Data and Bit Flip Register 61
MC3_RDBFL62    	.equ	0xf00613dc	; Read Data and Bit Flip Register 62
MC3_RDBFL63    	.equ	0xf00613de	; Read Data and Bit Flip Register 63
MC3_RDBFL64    	.equ	0xf00613e0	; Read Data and Bit Flip Register 64
MC3_RDBFL65    	.equ	0xf00613e2	; Read Data and Bit Flip Register 65
MC3_RDBFL66    	.equ	0xf00613e4	; Read Data and Bit Flip Register 66
MC3_RDBFL7     	.equ	0xf006136e	; Read Data and Bit Flip Register 7
MC3_RDBFL8     	.equ	0xf0061370	; Read Data and Bit Flip Register 8
MC3_RDBFL9     	.equ	0xf0061372	; Read Data and Bit Flip Register 9
MC3_REVID      	.equ	0xf006130c	; Revision ID Register
MC40_CONFIG0   	.equ	0xf0063800	; Configuration Register 0
MC40_CONFIG1   	.equ	0xf0063802	; Configuration Register 1
MC40_ECCD      	.equ	0xf0063810	; Memory ECC Detection Register
MC40_ECCS      	.equ	0xf006380e	; ECC Safety Register
MC40_ERRINFO0  	.equ	0xf00638f2	; Error Information Register 0
MC40_ERRINFO1  	.equ	0xf00638f4	; Error Information Register 1
MC40_ERRINFO2  	.equ	0xf00638f6	; Error Information Register 2
MC40_ERRINFO3  	.equ	0xf00638f8	; Error Information Register 3
MC40_ERRINFO4  	.equ	0xf00638fa	; Error Information Register 4
MC40_ETRR0     	.equ	0xf0063812	; Error Tracking Register 0
MC40_ETRR1     	.equ	0xf0063814	; Error Tracking Register 1
MC40_ETRR2     	.equ	0xf0063816	; Error Tracking Register 2
MC40_ETRR3     	.equ	0xf0063818	; Error Tracking Register 3
MC40_ETRR4     	.equ	0xf006381a	; Error Tracking Register 4
MC40_MCONTROL  	.equ	0xf0063804	; MBIST Control Register
MC40_MSTATUS   	.equ	0xf0063806	; Status Register
MC40_RANGE     	.equ	0xf0063808	; Range Register, single address mode
MC40_RDBFL0    	.equ	0xf0063860	; Read Data and Bit Flip Register 0
MC40_RDBFL1    	.equ	0xf0063862	; Read Data and Bit Flip Register 1
MC40_RDBFL10   	.equ	0xf0063874	; Read Data and Bit Flip Register 10
MC40_RDBFL11   	.equ	0xf0063876	; Read Data and Bit Flip Register 11
MC40_RDBFL12   	.equ	0xf0063878	; Read Data and Bit Flip Register 12
MC40_RDBFL13   	.equ	0xf006387a	; Read Data and Bit Flip Register 13
MC40_RDBFL14   	.equ	0xf006387c	; Read Data and Bit Flip Register 14
MC40_RDBFL15   	.equ	0xf006387e	; Read Data and Bit Flip Register 15
MC40_RDBFL16   	.equ	0xf0063880	; Read Data and Bit Flip Register 16
MC40_RDBFL17   	.equ	0xf0063882	; Read Data and Bit Flip Register 17
MC40_RDBFL18   	.equ	0xf0063884	; Read Data and Bit Flip Register 18
MC40_RDBFL19   	.equ	0xf0063886	; Read Data and Bit Flip Register 19
MC40_RDBFL2    	.equ	0xf0063864	; Read Data and Bit Flip Register 2
MC40_RDBFL20   	.equ	0xf0063888	; Read Data and Bit Flip Register 20
MC40_RDBFL21   	.equ	0xf006388a	; Read Data and Bit Flip Register 21
MC40_RDBFL22   	.equ	0xf006388c	; Read Data and Bit Flip Register 22
MC40_RDBFL23   	.equ	0xf006388e	; Read Data and Bit Flip Register 23
MC40_RDBFL24   	.equ	0xf0063890	; Read Data and Bit Flip Register 24
MC40_RDBFL25   	.equ	0xf0063892	; Read Data and Bit Flip Register 25
MC40_RDBFL26   	.equ	0xf0063894	; Read Data and Bit Flip Register 26
MC40_RDBFL27   	.equ	0xf0063896	; Read Data and Bit Flip Register 27
MC40_RDBFL28   	.equ	0xf0063898	; Read Data and Bit Flip Register 28
MC40_RDBFL29   	.equ	0xf006389a	; Read Data and Bit Flip Register 29
MC40_RDBFL3    	.equ	0xf0063866	; Read Data and Bit Flip Register 3
MC40_RDBFL30   	.equ	0xf006389c	; Read Data and Bit Flip Register 30
MC40_RDBFL31   	.equ	0xf006389e	; Read Data and Bit Flip Register 31
MC40_RDBFL32   	.equ	0xf00638a0	; Read Data and Bit Flip Register 32
MC40_RDBFL33   	.equ	0xf00638a2	; Read Data and Bit Flip Register 33
MC40_RDBFL34   	.equ	0xf00638a4	; Read Data and Bit Flip Register 34
MC40_RDBFL35   	.equ	0xf00638a6	; Read Data and Bit Flip Register 35
MC40_RDBFL36   	.equ	0xf00638a8	; Read Data and Bit Flip Register 36
MC40_RDBFL37   	.equ	0xf00638aa	; Read Data and Bit Flip Register 37
MC40_RDBFL38   	.equ	0xf00638ac	; Read Data and Bit Flip Register 38
MC40_RDBFL39   	.equ	0xf00638ae	; Read Data and Bit Flip Register 39
MC40_RDBFL4    	.equ	0xf0063868	; Read Data and Bit Flip Register 4
MC40_RDBFL40   	.equ	0xf00638b0	; Read Data and Bit Flip Register 40
MC40_RDBFL41   	.equ	0xf00638b2	; Read Data and Bit Flip Register 41
MC40_RDBFL42   	.equ	0xf00638b4	; Read Data and Bit Flip Register 42
MC40_RDBFL43   	.equ	0xf00638b6	; Read Data and Bit Flip Register 43
MC40_RDBFL44   	.equ	0xf00638b8	; Read Data and Bit Flip Register 44
MC40_RDBFL45   	.equ	0xf00638ba	; Read Data and Bit Flip Register 45
MC40_RDBFL46   	.equ	0xf00638bc	; Read Data and Bit Flip Register 46
MC40_RDBFL47   	.equ	0xf00638be	; Read Data and Bit Flip Register 47
MC40_RDBFL48   	.equ	0xf00638c0	; Read Data and Bit Flip Register 48
MC40_RDBFL49   	.equ	0xf00638c2	; Read Data and Bit Flip Register 49
MC40_RDBFL5    	.equ	0xf006386a	; Read Data and Bit Flip Register 5
MC40_RDBFL50   	.equ	0xf00638c4	; Read Data and Bit Flip Register 50
MC40_RDBFL51   	.equ	0xf00638c6	; Read Data and Bit Flip Register 51
MC40_RDBFL52   	.equ	0xf00638c8	; Read Data and Bit Flip Register 52
MC40_RDBFL53   	.equ	0xf00638ca	; Read Data and Bit Flip Register 53
MC40_RDBFL54   	.equ	0xf00638cc	; Read Data and Bit Flip Register 54
MC40_RDBFL55   	.equ	0xf00638ce	; Read Data and Bit Flip Register 55
MC40_RDBFL56   	.equ	0xf00638d0	; Read Data and Bit Flip Register 56
MC40_RDBFL57   	.equ	0xf00638d2	; Read Data and Bit Flip Register 57
MC40_RDBFL58   	.equ	0xf00638d4	; Read Data and Bit Flip Register 58
MC40_RDBFL59   	.equ	0xf00638d6	; Read Data and Bit Flip Register 59
MC40_RDBFL6    	.equ	0xf006386c	; Read Data and Bit Flip Register 6
MC40_RDBFL60   	.equ	0xf00638d8	; Read Data and Bit Flip Register 60
MC40_RDBFL61   	.equ	0xf00638da	; Read Data and Bit Flip Register 61
MC40_RDBFL62   	.equ	0xf00638dc	; Read Data and Bit Flip Register 62
MC40_RDBFL63   	.equ	0xf00638de	; Read Data and Bit Flip Register 63
MC40_RDBFL64   	.equ	0xf00638e0	; Read Data and Bit Flip Register 64
MC40_RDBFL65   	.equ	0xf00638e2	; Read Data and Bit Flip Register 65
MC40_RDBFL66   	.equ	0xf00638e4	; Read Data and Bit Flip Register 66
MC40_RDBFL7    	.equ	0xf006386e	; Read Data and Bit Flip Register 7
MC40_RDBFL8    	.equ	0xf0063870	; Read Data and Bit Flip Register 8
MC40_RDBFL9    	.equ	0xf0063872	; Read Data and Bit Flip Register 9
MC40_REVID     	.equ	0xf006380c	; Revision ID Register
MC41_CONFIG0   	.equ	0xf0063900	; Configuration Register 0
MC41_CONFIG1   	.equ	0xf0063902	; Configuration Register 1
MC41_ECCD      	.equ	0xf0063910	; Memory ECC Detection Register
MC41_ECCS      	.equ	0xf006390e	; ECC Safety Register
MC41_ERRINFO0  	.equ	0xf00639f2	; Error Information Register 0
MC41_ERRINFO1  	.equ	0xf00639f4	; Error Information Register 1
MC41_ERRINFO2  	.equ	0xf00639f6	; Error Information Register 2
MC41_ERRINFO3  	.equ	0xf00639f8	; Error Information Register 3
MC41_ERRINFO4  	.equ	0xf00639fa	; Error Information Register 4
MC41_ETRR0     	.equ	0xf0063912	; Error Tracking Register 0
MC41_ETRR1     	.equ	0xf0063914	; Error Tracking Register 1
MC41_ETRR2     	.equ	0xf0063916	; Error Tracking Register 2
MC41_ETRR3     	.equ	0xf0063918	; Error Tracking Register 3
MC41_ETRR4     	.equ	0xf006391a	; Error Tracking Register 4
MC41_MCONTROL  	.equ	0xf0063904	; MBIST Control Register
MC41_MSTATUS   	.equ	0xf0063906	; Status Register
MC41_RANGE     	.equ	0xf0063908	; Range Register, single address mode
MC41_RDBFL0    	.equ	0xf0063960	; Read Data and Bit Flip Register 0
MC41_RDBFL1    	.equ	0xf0063962	; Read Data and Bit Flip Register 1
MC41_RDBFL10   	.equ	0xf0063974	; Read Data and Bit Flip Register 10
MC41_RDBFL11   	.equ	0xf0063976	; Read Data and Bit Flip Register 11
MC41_RDBFL12   	.equ	0xf0063978	; Read Data and Bit Flip Register 12
MC41_RDBFL13   	.equ	0xf006397a	; Read Data and Bit Flip Register 13
MC41_RDBFL14   	.equ	0xf006397c	; Read Data and Bit Flip Register 14
MC41_RDBFL15   	.equ	0xf006397e	; Read Data and Bit Flip Register 15
MC41_RDBFL16   	.equ	0xf0063980	; Read Data and Bit Flip Register 16
MC41_RDBFL17   	.equ	0xf0063982	; Read Data and Bit Flip Register 17
MC41_RDBFL18   	.equ	0xf0063984	; Read Data and Bit Flip Register 18
MC41_RDBFL19   	.equ	0xf0063986	; Read Data and Bit Flip Register 19
MC41_RDBFL2    	.equ	0xf0063964	; Read Data and Bit Flip Register 2
MC41_RDBFL20   	.equ	0xf0063988	; Read Data and Bit Flip Register 20
MC41_RDBFL21   	.equ	0xf006398a	; Read Data and Bit Flip Register 21
MC41_RDBFL22   	.equ	0xf006398c	; Read Data and Bit Flip Register 22
MC41_RDBFL23   	.equ	0xf006398e	; Read Data and Bit Flip Register 23
MC41_RDBFL24   	.equ	0xf0063990	; Read Data and Bit Flip Register 24
MC41_RDBFL25   	.equ	0xf0063992	; Read Data and Bit Flip Register 25
MC41_RDBFL26   	.equ	0xf0063994	; Read Data and Bit Flip Register 26
MC41_RDBFL27   	.equ	0xf0063996	; Read Data and Bit Flip Register 27
MC41_RDBFL28   	.equ	0xf0063998	; Read Data and Bit Flip Register 28
MC41_RDBFL29   	.equ	0xf006399a	; Read Data and Bit Flip Register 29
MC41_RDBFL3    	.equ	0xf0063966	; Read Data and Bit Flip Register 3
MC41_RDBFL30   	.equ	0xf006399c	; Read Data and Bit Flip Register 30
MC41_RDBFL31   	.equ	0xf006399e	; Read Data and Bit Flip Register 31
MC41_RDBFL32   	.equ	0xf00639a0	; Read Data and Bit Flip Register 32
MC41_RDBFL33   	.equ	0xf00639a2	; Read Data and Bit Flip Register 33
MC41_RDBFL34   	.equ	0xf00639a4	; Read Data and Bit Flip Register 34
MC41_RDBFL35   	.equ	0xf00639a6	; Read Data and Bit Flip Register 35
MC41_RDBFL36   	.equ	0xf00639a8	; Read Data and Bit Flip Register 36
MC41_RDBFL37   	.equ	0xf00639aa	; Read Data and Bit Flip Register 37
MC41_RDBFL38   	.equ	0xf00639ac	; Read Data and Bit Flip Register 38
MC41_RDBFL39   	.equ	0xf00639ae	; Read Data and Bit Flip Register 39
MC41_RDBFL4    	.equ	0xf0063968	; Read Data and Bit Flip Register 4
MC41_RDBFL40   	.equ	0xf00639b0	; Read Data and Bit Flip Register 40
MC41_RDBFL41   	.equ	0xf00639b2	; Read Data and Bit Flip Register 41
MC41_RDBFL42   	.equ	0xf00639b4	; Read Data and Bit Flip Register 42
MC41_RDBFL43   	.equ	0xf00639b6	; Read Data and Bit Flip Register 43
MC41_RDBFL44   	.equ	0xf00639b8	; Read Data and Bit Flip Register 44
MC41_RDBFL45   	.equ	0xf00639ba	; Read Data and Bit Flip Register 45
MC41_RDBFL46   	.equ	0xf00639bc	; Read Data and Bit Flip Register 46
MC41_RDBFL47   	.equ	0xf00639be	; Read Data and Bit Flip Register 47
MC41_RDBFL48   	.equ	0xf00639c0	; Read Data and Bit Flip Register 48
MC41_RDBFL49   	.equ	0xf00639c2	; Read Data and Bit Flip Register 49
MC41_RDBFL5    	.equ	0xf006396a	; Read Data and Bit Flip Register 5
MC41_RDBFL50   	.equ	0xf00639c4	; Read Data and Bit Flip Register 50
MC41_RDBFL51   	.equ	0xf00639c6	; Read Data and Bit Flip Register 51
MC41_RDBFL52   	.equ	0xf00639c8	; Read Data and Bit Flip Register 52
MC41_RDBFL53   	.equ	0xf00639ca	; Read Data and Bit Flip Register 53
MC41_RDBFL54   	.equ	0xf00639cc	; Read Data and Bit Flip Register 54
MC41_RDBFL55   	.equ	0xf00639ce	; Read Data and Bit Flip Register 55
MC41_RDBFL56   	.equ	0xf00639d0	; Read Data and Bit Flip Register 56
MC41_RDBFL57   	.equ	0xf00639d2	; Read Data and Bit Flip Register 57
MC41_RDBFL58   	.equ	0xf00639d4	; Read Data and Bit Flip Register 58
MC41_RDBFL59   	.equ	0xf00639d6	; Read Data and Bit Flip Register 59
MC41_RDBFL6    	.equ	0xf006396c	; Read Data and Bit Flip Register 6
MC41_RDBFL60   	.equ	0xf00639d8	; Read Data and Bit Flip Register 60
MC41_RDBFL61   	.equ	0xf00639da	; Read Data and Bit Flip Register 61
MC41_RDBFL62   	.equ	0xf00639dc	; Read Data and Bit Flip Register 62
MC41_RDBFL63   	.equ	0xf00639de	; Read Data and Bit Flip Register 63
MC41_RDBFL64   	.equ	0xf00639e0	; Read Data and Bit Flip Register 64
MC41_RDBFL65   	.equ	0xf00639e2	; Read Data and Bit Flip Register 65
MC41_RDBFL66   	.equ	0xf00639e4	; Read Data and Bit Flip Register 66
MC41_RDBFL7    	.equ	0xf006396e	; Read Data and Bit Flip Register 7
MC41_RDBFL8    	.equ	0xf0063970	; Read Data and Bit Flip Register 8
MC41_RDBFL9    	.equ	0xf0063972	; Read Data and Bit Flip Register 9
MC41_REVID     	.equ	0xf006390c	; Revision ID Register
MC42_CONFIG0   	.equ	0xf0063a00	; Configuration Register 0
MC42_CONFIG1   	.equ	0xf0063a02	; Configuration Register 1
MC42_ECCD      	.equ	0xf0063a10	; Memory ECC Detection Register
MC42_ECCS      	.equ	0xf0063a0e	; ECC Safety Register
MC42_ERRINFO0  	.equ	0xf0063af2	; Error Information Register 0
MC42_ERRINFO1  	.equ	0xf0063af4	; Error Information Register 1
MC42_ERRINFO2  	.equ	0xf0063af6	; Error Information Register 2
MC42_ERRINFO3  	.equ	0xf0063af8	; Error Information Register 3
MC42_ERRINFO4  	.equ	0xf0063afa	; Error Information Register 4
MC42_ETRR0     	.equ	0xf0063a12	; Error Tracking Register 0
MC42_ETRR1     	.equ	0xf0063a14	; Error Tracking Register 1
MC42_ETRR2     	.equ	0xf0063a16	; Error Tracking Register 2
MC42_ETRR3     	.equ	0xf0063a18	; Error Tracking Register 3
MC42_ETRR4     	.equ	0xf0063a1a	; Error Tracking Register 4
MC42_MCONTROL  	.equ	0xf0063a04	; MBIST Control Register
MC42_MSTATUS   	.equ	0xf0063a06	; Status Register
MC42_RANGE     	.equ	0xf0063a08	; Range Register, single address mode
MC42_RDBFL0    	.equ	0xf0063a60	; Read Data and Bit Flip Register 0
MC42_RDBFL1    	.equ	0xf0063a62	; Read Data and Bit Flip Register 1
MC42_RDBFL10   	.equ	0xf0063a74	; Read Data and Bit Flip Register 10
MC42_RDBFL11   	.equ	0xf0063a76	; Read Data and Bit Flip Register 11
MC42_RDBFL12   	.equ	0xf0063a78	; Read Data and Bit Flip Register 12
MC42_RDBFL13   	.equ	0xf0063a7a	; Read Data and Bit Flip Register 13
MC42_RDBFL14   	.equ	0xf0063a7c	; Read Data and Bit Flip Register 14
MC42_RDBFL15   	.equ	0xf0063a7e	; Read Data and Bit Flip Register 15
MC42_RDBFL16   	.equ	0xf0063a80	; Read Data and Bit Flip Register 16
MC42_RDBFL17   	.equ	0xf0063a82	; Read Data and Bit Flip Register 17
MC42_RDBFL18   	.equ	0xf0063a84	; Read Data and Bit Flip Register 18
MC42_RDBFL19   	.equ	0xf0063a86	; Read Data and Bit Flip Register 19
MC42_RDBFL2    	.equ	0xf0063a64	; Read Data and Bit Flip Register 2
MC42_RDBFL20   	.equ	0xf0063a88	; Read Data and Bit Flip Register 20
MC42_RDBFL21   	.equ	0xf0063a8a	; Read Data and Bit Flip Register 21
MC42_RDBFL22   	.equ	0xf0063a8c	; Read Data and Bit Flip Register 22
MC42_RDBFL23   	.equ	0xf0063a8e	; Read Data and Bit Flip Register 23
MC42_RDBFL24   	.equ	0xf0063a90	; Read Data and Bit Flip Register 24
MC42_RDBFL25   	.equ	0xf0063a92	; Read Data and Bit Flip Register 25
MC42_RDBFL26   	.equ	0xf0063a94	; Read Data and Bit Flip Register 26
MC42_RDBFL27   	.equ	0xf0063a96	; Read Data and Bit Flip Register 27
MC42_RDBFL28   	.equ	0xf0063a98	; Read Data and Bit Flip Register 28
MC42_RDBFL29   	.equ	0xf0063a9a	; Read Data and Bit Flip Register 29
MC42_RDBFL3    	.equ	0xf0063a66	; Read Data and Bit Flip Register 3
MC42_RDBFL30   	.equ	0xf0063a9c	; Read Data and Bit Flip Register 30
MC42_RDBFL31   	.equ	0xf0063a9e	; Read Data and Bit Flip Register 31
MC42_RDBFL32   	.equ	0xf0063aa0	; Read Data and Bit Flip Register 32
MC42_RDBFL33   	.equ	0xf0063aa2	; Read Data and Bit Flip Register 33
MC42_RDBFL34   	.equ	0xf0063aa4	; Read Data and Bit Flip Register 34
MC42_RDBFL35   	.equ	0xf0063aa6	; Read Data and Bit Flip Register 35
MC42_RDBFL36   	.equ	0xf0063aa8	; Read Data and Bit Flip Register 36
MC42_RDBFL37   	.equ	0xf0063aaa	; Read Data and Bit Flip Register 37
MC42_RDBFL38   	.equ	0xf0063aac	; Read Data and Bit Flip Register 38
MC42_RDBFL39   	.equ	0xf0063aae	; Read Data and Bit Flip Register 39
MC42_RDBFL4    	.equ	0xf0063a68	; Read Data and Bit Flip Register 4
MC42_RDBFL40   	.equ	0xf0063ab0	; Read Data and Bit Flip Register 40
MC42_RDBFL41   	.equ	0xf0063ab2	; Read Data and Bit Flip Register 41
MC42_RDBFL42   	.equ	0xf0063ab4	; Read Data and Bit Flip Register 42
MC42_RDBFL43   	.equ	0xf0063ab6	; Read Data and Bit Flip Register 43
MC42_RDBFL44   	.equ	0xf0063ab8	; Read Data and Bit Flip Register 44
MC42_RDBFL45   	.equ	0xf0063aba	; Read Data and Bit Flip Register 45
MC42_RDBFL46   	.equ	0xf0063abc	; Read Data and Bit Flip Register 46
MC42_RDBFL47   	.equ	0xf0063abe	; Read Data and Bit Flip Register 47
MC42_RDBFL48   	.equ	0xf0063ac0	; Read Data and Bit Flip Register 48
MC42_RDBFL49   	.equ	0xf0063ac2	; Read Data and Bit Flip Register 49
MC42_RDBFL5    	.equ	0xf0063a6a	; Read Data and Bit Flip Register 5
MC42_RDBFL50   	.equ	0xf0063ac4	; Read Data and Bit Flip Register 50
MC42_RDBFL51   	.equ	0xf0063ac6	; Read Data and Bit Flip Register 51
MC42_RDBFL52   	.equ	0xf0063ac8	; Read Data and Bit Flip Register 52
MC42_RDBFL53   	.equ	0xf0063aca	; Read Data and Bit Flip Register 53
MC42_RDBFL54   	.equ	0xf0063acc	; Read Data and Bit Flip Register 54
MC42_RDBFL55   	.equ	0xf0063ace	; Read Data and Bit Flip Register 55
MC42_RDBFL56   	.equ	0xf0063ad0	; Read Data and Bit Flip Register 56
MC42_RDBFL57   	.equ	0xf0063ad2	; Read Data and Bit Flip Register 57
MC42_RDBFL58   	.equ	0xf0063ad4	; Read Data and Bit Flip Register 58
MC42_RDBFL59   	.equ	0xf0063ad6	; Read Data and Bit Flip Register 59
MC42_RDBFL6    	.equ	0xf0063a6c	; Read Data and Bit Flip Register 6
MC42_RDBFL60   	.equ	0xf0063ad8	; Read Data and Bit Flip Register 60
MC42_RDBFL61   	.equ	0xf0063ada	; Read Data and Bit Flip Register 61
MC42_RDBFL62   	.equ	0xf0063adc	; Read Data and Bit Flip Register 62
MC42_RDBFL63   	.equ	0xf0063ade	; Read Data and Bit Flip Register 63
MC42_RDBFL64   	.equ	0xf0063ae0	; Read Data and Bit Flip Register 64
MC42_RDBFL65   	.equ	0xf0063ae2	; Read Data and Bit Flip Register 65
MC42_RDBFL66   	.equ	0xf0063ae4	; Read Data and Bit Flip Register 66
MC42_RDBFL7    	.equ	0xf0063a6e	; Read Data and Bit Flip Register 7
MC42_RDBFL8    	.equ	0xf0063a70	; Read Data and Bit Flip Register 8
MC42_RDBFL9    	.equ	0xf0063a72	; Read Data and Bit Flip Register 9
MC42_REVID     	.equ	0xf0063a0c	; Revision ID Register
MC43_CONFIG0   	.equ	0xf0063b00	; Configuration Register 0
MC43_CONFIG1   	.equ	0xf0063b02	; Configuration Register 1
MC43_ECCD      	.equ	0xf0063b10	; Memory ECC Detection Register
MC43_ECCS      	.equ	0xf0063b0e	; ECC Safety Register
MC43_ERRINFO0  	.equ	0xf0063bf2	; Error Information Register 0
MC43_ERRINFO1  	.equ	0xf0063bf4	; Error Information Register 1
MC43_ERRINFO2  	.equ	0xf0063bf6	; Error Information Register 2
MC43_ERRINFO3  	.equ	0xf0063bf8	; Error Information Register 3
MC43_ERRINFO4  	.equ	0xf0063bfa	; Error Information Register 4
MC43_ETRR0     	.equ	0xf0063b12	; Error Tracking Register 0
MC43_ETRR1     	.equ	0xf0063b14	; Error Tracking Register 1
MC43_ETRR2     	.equ	0xf0063b16	; Error Tracking Register 2
MC43_ETRR3     	.equ	0xf0063b18	; Error Tracking Register 3
MC43_ETRR4     	.equ	0xf0063b1a	; Error Tracking Register 4
MC43_MCONTROL  	.equ	0xf0063b04	; MBIST Control Register
MC43_MSTATUS   	.equ	0xf0063b06	; Status Register
MC43_RANGE     	.equ	0xf0063b08	; Range Register, single address mode
MC43_RDBFL0    	.equ	0xf0063b60	; Read Data and Bit Flip Register 0
MC43_RDBFL1    	.equ	0xf0063b62	; Read Data and Bit Flip Register 1
MC43_RDBFL10   	.equ	0xf0063b74	; Read Data and Bit Flip Register 10
MC43_RDBFL11   	.equ	0xf0063b76	; Read Data and Bit Flip Register 11
MC43_RDBFL12   	.equ	0xf0063b78	; Read Data and Bit Flip Register 12
MC43_RDBFL13   	.equ	0xf0063b7a	; Read Data and Bit Flip Register 13
MC43_RDBFL14   	.equ	0xf0063b7c	; Read Data and Bit Flip Register 14
MC43_RDBFL15   	.equ	0xf0063b7e	; Read Data and Bit Flip Register 15
MC43_RDBFL16   	.equ	0xf0063b80	; Read Data and Bit Flip Register 16
MC43_RDBFL17   	.equ	0xf0063b82	; Read Data and Bit Flip Register 17
MC43_RDBFL18   	.equ	0xf0063b84	; Read Data and Bit Flip Register 18
MC43_RDBFL19   	.equ	0xf0063b86	; Read Data and Bit Flip Register 19
MC43_RDBFL2    	.equ	0xf0063b64	; Read Data and Bit Flip Register 2
MC43_RDBFL20   	.equ	0xf0063b88	; Read Data and Bit Flip Register 20
MC43_RDBFL21   	.equ	0xf0063b8a	; Read Data and Bit Flip Register 21
MC43_RDBFL22   	.equ	0xf0063b8c	; Read Data and Bit Flip Register 22
MC43_RDBFL23   	.equ	0xf0063b8e	; Read Data and Bit Flip Register 23
MC43_RDBFL24   	.equ	0xf0063b90	; Read Data and Bit Flip Register 24
MC43_RDBFL25   	.equ	0xf0063b92	; Read Data and Bit Flip Register 25
MC43_RDBFL26   	.equ	0xf0063b94	; Read Data and Bit Flip Register 26
MC43_RDBFL27   	.equ	0xf0063b96	; Read Data and Bit Flip Register 27
MC43_RDBFL28   	.equ	0xf0063b98	; Read Data and Bit Flip Register 28
MC43_RDBFL29   	.equ	0xf0063b9a	; Read Data and Bit Flip Register 29
MC43_RDBFL3    	.equ	0xf0063b66	; Read Data and Bit Flip Register 3
MC43_RDBFL30   	.equ	0xf0063b9c	; Read Data and Bit Flip Register 30
MC43_RDBFL31   	.equ	0xf0063b9e	; Read Data and Bit Flip Register 31
MC43_RDBFL32   	.equ	0xf0063ba0	; Read Data and Bit Flip Register 32
MC43_RDBFL33   	.equ	0xf0063ba2	; Read Data and Bit Flip Register 33
MC43_RDBFL34   	.equ	0xf0063ba4	; Read Data and Bit Flip Register 34
MC43_RDBFL35   	.equ	0xf0063ba6	; Read Data and Bit Flip Register 35
MC43_RDBFL36   	.equ	0xf0063ba8	; Read Data and Bit Flip Register 36
MC43_RDBFL37   	.equ	0xf0063baa	; Read Data and Bit Flip Register 37
MC43_RDBFL38   	.equ	0xf0063bac	; Read Data and Bit Flip Register 38
MC43_RDBFL39   	.equ	0xf0063bae	; Read Data and Bit Flip Register 39
MC43_RDBFL4    	.equ	0xf0063b68	; Read Data and Bit Flip Register 4
MC43_RDBFL40   	.equ	0xf0063bb0	; Read Data and Bit Flip Register 40
MC43_RDBFL41   	.equ	0xf0063bb2	; Read Data and Bit Flip Register 41
MC43_RDBFL42   	.equ	0xf0063bb4	; Read Data and Bit Flip Register 42
MC43_RDBFL43   	.equ	0xf0063bb6	; Read Data and Bit Flip Register 43
MC43_RDBFL44   	.equ	0xf0063bb8	; Read Data and Bit Flip Register 44
MC43_RDBFL45   	.equ	0xf0063bba	; Read Data and Bit Flip Register 45
MC43_RDBFL46   	.equ	0xf0063bbc	; Read Data and Bit Flip Register 46
MC43_RDBFL47   	.equ	0xf0063bbe	; Read Data and Bit Flip Register 47
MC43_RDBFL48   	.equ	0xf0063bc0	; Read Data and Bit Flip Register 48
MC43_RDBFL49   	.equ	0xf0063bc2	; Read Data and Bit Flip Register 49
MC43_RDBFL5    	.equ	0xf0063b6a	; Read Data and Bit Flip Register 5
MC43_RDBFL50   	.equ	0xf0063bc4	; Read Data and Bit Flip Register 50
MC43_RDBFL51   	.equ	0xf0063bc6	; Read Data and Bit Flip Register 51
MC43_RDBFL52   	.equ	0xf0063bc8	; Read Data and Bit Flip Register 52
MC43_RDBFL53   	.equ	0xf0063bca	; Read Data and Bit Flip Register 53
MC43_RDBFL54   	.equ	0xf0063bcc	; Read Data and Bit Flip Register 54
MC43_RDBFL55   	.equ	0xf0063bce	; Read Data and Bit Flip Register 55
MC43_RDBFL56   	.equ	0xf0063bd0	; Read Data and Bit Flip Register 56
MC43_RDBFL57   	.equ	0xf0063bd2	; Read Data and Bit Flip Register 57
MC43_RDBFL58   	.equ	0xf0063bd4	; Read Data and Bit Flip Register 58
MC43_RDBFL59   	.equ	0xf0063bd6	; Read Data and Bit Flip Register 59
MC43_RDBFL6    	.equ	0xf0063b6c	; Read Data and Bit Flip Register 6
MC43_RDBFL60   	.equ	0xf0063bd8	; Read Data and Bit Flip Register 60
MC43_RDBFL61   	.equ	0xf0063bda	; Read Data and Bit Flip Register 61
MC43_RDBFL62   	.equ	0xf0063bdc	; Read Data and Bit Flip Register 62
MC43_RDBFL63   	.equ	0xf0063bde	; Read Data and Bit Flip Register 63
MC43_RDBFL64   	.equ	0xf0063be0	; Read Data and Bit Flip Register 64
MC43_RDBFL65   	.equ	0xf0063be2	; Read Data and Bit Flip Register 65
MC43_RDBFL66   	.equ	0xf0063be4	; Read Data and Bit Flip Register 66
MC43_RDBFL7    	.equ	0xf0063b6e	; Read Data and Bit Flip Register 7
MC43_RDBFL8    	.equ	0xf0063b70	; Read Data and Bit Flip Register 8
MC43_RDBFL9    	.equ	0xf0063b72	; Read Data and Bit Flip Register 9
MC43_REVID     	.equ	0xf0063b0c	; Revision ID Register
MC44_CONFIG0   	.equ	0xf0063c00	; Configuration Register 0
MC44_CONFIG1   	.equ	0xf0063c02	; Configuration Register 1
MC44_ECCD      	.equ	0xf0063c10	; Memory ECC Detection Register
MC44_ECCS      	.equ	0xf0063c0e	; ECC Safety Register
MC44_ERRINFO0  	.equ	0xf0063cf2	; Error Information Register 0
MC44_ERRINFO1  	.equ	0xf0063cf4	; Error Information Register 1
MC44_ERRINFO2  	.equ	0xf0063cf6	; Error Information Register 2
MC44_ERRINFO3  	.equ	0xf0063cf8	; Error Information Register 3
MC44_ERRINFO4  	.equ	0xf0063cfa	; Error Information Register 4
MC44_ETRR0     	.equ	0xf0063c12	; Error Tracking Register 0
MC44_ETRR1     	.equ	0xf0063c14	; Error Tracking Register 1
MC44_ETRR2     	.equ	0xf0063c16	; Error Tracking Register 2
MC44_ETRR3     	.equ	0xf0063c18	; Error Tracking Register 3
MC44_ETRR4     	.equ	0xf0063c1a	; Error Tracking Register 4
MC44_MCONTROL  	.equ	0xf0063c04	; MBIST Control Register
MC44_MSTATUS   	.equ	0xf0063c06	; Status Register
MC44_RANGE     	.equ	0xf0063c08	; Range Register, single address mode
MC44_RDBFL0    	.equ	0xf0063c60	; Read Data and Bit Flip Register 0
MC44_RDBFL1    	.equ	0xf0063c62	; Read Data and Bit Flip Register 1
MC44_RDBFL10   	.equ	0xf0063c74	; Read Data and Bit Flip Register 10
MC44_RDBFL11   	.equ	0xf0063c76	; Read Data and Bit Flip Register 11
MC44_RDBFL12   	.equ	0xf0063c78	; Read Data and Bit Flip Register 12
MC44_RDBFL13   	.equ	0xf0063c7a	; Read Data and Bit Flip Register 13
MC44_RDBFL14   	.equ	0xf0063c7c	; Read Data and Bit Flip Register 14
MC44_RDBFL15   	.equ	0xf0063c7e	; Read Data and Bit Flip Register 15
MC44_RDBFL16   	.equ	0xf0063c80	; Read Data and Bit Flip Register 16
MC44_RDBFL17   	.equ	0xf0063c82	; Read Data and Bit Flip Register 17
MC44_RDBFL18   	.equ	0xf0063c84	; Read Data and Bit Flip Register 18
MC44_RDBFL19   	.equ	0xf0063c86	; Read Data and Bit Flip Register 19
MC44_RDBFL2    	.equ	0xf0063c64	; Read Data and Bit Flip Register 2
MC44_RDBFL20   	.equ	0xf0063c88	; Read Data and Bit Flip Register 20
MC44_RDBFL21   	.equ	0xf0063c8a	; Read Data and Bit Flip Register 21
MC44_RDBFL22   	.equ	0xf0063c8c	; Read Data and Bit Flip Register 22
MC44_RDBFL23   	.equ	0xf0063c8e	; Read Data and Bit Flip Register 23
MC44_RDBFL24   	.equ	0xf0063c90	; Read Data and Bit Flip Register 24
MC44_RDBFL25   	.equ	0xf0063c92	; Read Data and Bit Flip Register 25
MC44_RDBFL26   	.equ	0xf0063c94	; Read Data and Bit Flip Register 26
MC44_RDBFL27   	.equ	0xf0063c96	; Read Data and Bit Flip Register 27
MC44_RDBFL28   	.equ	0xf0063c98	; Read Data and Bit Flip Register 28
MC44_RDBFL29   	.equ	0xf0063c9a	; Read Data and Bit Flip Register 29
MC44_RDBFL3    	.equ	0xf0063c66	; Read Data and Bit Flip Register 3
MC44_RDBFL30   	.equ	0xf0063c9c	; Read Data and Bit Flip Register 30
MC44_RDBFL31   	.equ	0xf0063c9e	; Read Data and Bit Flip Register 31
MC44_RDBFL32   	.equ	0xf0063ca0	; Read Data and Bit Flip Register 32
MC44_RDBFL33   	.equ	0xf0063ca2	; Read Data and Bit Flip Register 33
MC44_RDBFL34   	.equ	0xf0063ca4	; Read Data and Bit Flip Register 34
MC44_RDBFL35   	.equ	0xf0063ca6	; Read Data and Bit Flip Register 35
MC44_RDBFL36   	.equ	0xf0063ca8	; Read Data and Bit Flip Register 36
MC44_RDBFL37   	.equ	0xf0063caa	; Read Data and Bit Flip Register 37
MC44_RDBFL38   	.equ	0xf0063cac	; Read Data and Bit Flip Register 38
MC44_RDBFL39   	.equ	0xf0063cae	; Read Data and Bit Flip Register 39
MC44_RDBFL4    	.equ	0xf0063c68	; Read Data and Bit Flip Register 4
MC44_RDBFL40   	.equ	0xf0063cb0	; Read Data and Bit Flip Register 40
MC44_RDBFL41   	.equ	0xf0063cb2	; Read Data and Bit Flip Register 41
MC44_RDBFL42   	.equ	0xf0063cb4	; Read Data and Bit Flip Register 42
MC44_RDBFL43   	.equ	0xf0063cb6	; Read Data and Bit Flip Register 43
MC44_RDBFL44   	.equ	0xf0063cb8	; Read Data and Bit Flip Register 44
MC44_RDBFL45   	.equ	0xf0063cba	; Read Data and Bit Flip Register 45
MC44_RDBFL46   	.equ	0xf0063cbc	; Read Data and Bit Flip Register 46
MC44_RDBFL47   	.equ	0xf0063cbe	; Read Data and Bit Flip Register 47
MC44_RDBFL48   	.equ	0xf0063cc0	; Read Data and Bit Flip Register 48
MC44_RDBFL49   	.equ	0xf0063cc2	; Read Data and Bit Flip Register 49
MC44_RDBFL5    	.equ	0xf0063c6a	; Read Data and Bit Flip Register 5
MC44_RDBFL50   	.equ	0xf0063cc4	; Read Data and Bit Flip Register 50
MC44_RDBFL51   	.equ	0xf0063cc6	; Read Data and Bit Flip Register 51
MC44_RDBFL52   	.equ	0xf0063cc8	; Read Data and Bit Flip Register 52
MC44_RDBFL53   	.equ	0xf0063cca	; Read Data and Bit Flip Register 53
MC44_RDBFL54   	.equ	0xf0063ccc	; Read Data and Bit Flip Register 54
MC44_RDBFL55   	.equ	0xf0063cce	; Read Data and Bit Flip Register 55
MC44_RDBFL56   	.equ	0xf0063cd0	; Read Data and Bit Flip Register 56
MC44_RDBFL57   	.equ	0xf0063cd2	; Read Data and Bit Flip Register 57
MC44_RDBFL58   	.equ	0xf0063cd4	; Read Data and Bit Flip Register 58
MC44_RDBFL59   	.equ	0xf0063cd6	; Read Data and Bit Flip Register 59
MC44_RDBFL6    	.equ	0xf0063c6c	; Read Data and Bit Flip Register 6
MC44_RDBFL60   	.equ	0xf0063cd8	; Read Data and Bit Flip Register 60
MC44_RDBFL61   	.equ	0xf0063cda	; Read Data and Bit Flip Register 61
MC44_RDBFL62   	.equ	0xf0063cdc	; Read Data and Bit Flip Register 62
MC44_RDBFL63   	.equ	0xf0063cde	; Read Data and Bit Flip Register 63
MC44_RDBFL64   	.equ	0xf0063ce0	; Read Data and Bit Flip Register 64
MC44_RDBFL65   	.equ	0xf0063ce2	; Read Data and Bit Flip Register 65
MC44_RDBFL66   	.equ	0xf0063ce4	; Read Data and Bit Flip Register 66
MC44_RDBFL7    	.equ	0xf0063c6e	; Read Data and Bit Flip Register 7
MC44_RDBFL8    	.equ	0xf0063c70	; Read Data and Bit Flip Register 8
MC44_RDBFL9    	.equ	0xf0063c72	; Read Data and Bit Flip Register 9
MC44_REVID     	.equ	0xf0063c0c	; Revision ID Register
MC45_CONFIG0   	.equ	0xf0063d00	; Configuration Register 0
MC45_CONFIG1   	.equ	0xf0063d02	; Configuration Register 1
MC45_ECCD      	.equ	0xf0063d10	; Memory ECC Detection Register
MC45_ECCS      	.equ	0xf0063d0e	; ECC Safety Register
MC45_ERRINFO0  	.equ	0xf0063df2	; Error Information Register 0
MC45_ERRINFO1  	.equ	0xf0063df4	; Error Information Register 1
MC45_ERRINFO2  	.equ	0xf0063df6	; Error Information Register 2
MC45_ERRINFO3  	.equ	0xf0063df8	; Error Information Register 3
MC45_ERRINFO4  	.equ	0xf0063dfa	; Error Information Register 4
MC45_ETRR0     	.equ	0xf0063d12	; Error Tracking Register 0
MC45_ETRR1     	.equ	0xf0063d14	; Error Tracking Register 1
MC45_ETRR2     	.equ	0xf0063d16	; Error Tracking Register 2
MC45_ETRR3     	.equ	0xf0063d18	; Error Tracking Register 3
MC45_ETRR4     	.equ	0xf0063d1a	; Error Tracking Register 4
MC45_MCONTROL  	.equ	0xf0063d04	; MBIST Control Register
MC45_MSTATUS   	.equ	0xf0063d06	; Status Register
MC45_RANGE     	.equ	0xf0063d08	; Range Register, single address mode
MC45_RDBFL0    	.equ	0xf0063d60	; Read Data and Bit Flip Register 0
MC45_RDBFL1    	.equ	0xf0063d62	; Read Data and Bit Flip Register 1
MC45_RDBFL10   	.equ	0xf0063d74	; Read Data and Bit Flip Register 10
MC45_RDBFL11   	.equ	0xf0063d76	; Read Data and Bit Flip Register 11
MC45_RDBFL12   	.equ	0xf0063d78	; Read Data and Bit Flip Register 12
MC45_RDBFL13   	.equ	0xf0063d7a	; Read Data and Bit Flip Register 13
MC45_RDBFL14   	.equ	0xf0063d7c	; Read Data and Bit Flip Register 14
MC45_RDBFL15   	.equ	0xf0063d7e	; Read Data and Bit Flip Register 15
MC45_RDBFL16   	.equ	0xf0063d80	; Read Data and Bit Flip Register 16
MC45_RDBFL17   	.equ	0xf0063d82	; Read Data and Bit Flip Register 17
MC45_RDBFL18   	.equ	0xf0063d84	; Read Data and Bit Flip Register 18
MC45_RDBFL19   	.equ	0xf0063d86	; Read Data and Bit Flip Register 19
MC45_RDBFL2    	.equ	0xf0063d64	; Read Data and Bit Flip Register 2
MC45_RDBFL20   	.equ	0xf0063d88	; Read Data and Bit Flip Register 20
MC45_RDBFL21   	.equ	0xf0063d8a	; Read Data and Bit Flip Register 21
MC45_RDBFL22   	.equ	0xf0063d8c	; Read Data and Bit Flip Register 22
MC45_RDBFL23   	.equ	0xf0063d8e	; Read Data and Bit Flip Register 23
MC45_RDBFL24   	.equ	0xf0063d90	; Read Data and Bit Flip Register 24
MC45_RDBFL25   	.equ	0xf0063d92	; Read Data and Bit Flip Register 25
MC45_RDBFL26   	.equ	0xf0063d94	; Read Data and Bit Flip Register 26
MC45_RDBFL27   	.equ	0xf0063d96	; Read Data and Bit Flip Register 27
MC45_RDBFL28   	.equ	0xf0063d98	; Read Data and Bit Flip Register 28
MC45_RDBFL29   	.equ	0xf0063d9a	; Read Data and Bit Flip Register 29
MC45_RDBFL3    	.equ	0xf0063d66	; Read Data and Bit Flip Register 3
MC45_RDBFL30   	.equ	0xf0063d9c	; Read Data and Bit Flip Register 30
MC45_RDBFL31   	.equ	0xf0063d9e	; Read Data and Bit Flip Register 31
MC45_RDBFL32   	.equ	0xf0063da0	; Read Data and Bit Flip Register 32
MC45_RDBFL33   	.equ	0xf0063da2	; Read Data and Bit Flip Register 33
MC45_RDBFL34   	.equ	0xf0063da4	; Read Data and Bit Flip Register 34
MC45_RDBFL35   	.equ	0xf0063da6	; Read Data and Bit Flip Register 35
MC45_RDBFL36   	.equ	0xf0063da8	; Read Data and Bit Flip Register 36
MC45_RDBFL37   	.equ	0xf0063daa	; Read Data and Bit Flip Register 37
MC45_RDBFL38   	.equ	0xf0063dac	; Read Data and Bit Flip Register 38
MC45_RDBFL39   	.equ	0xf0063dae	; Read Data and Bit Flip Register 39
MC45_RDBFL4    	.equ	0xf0063d68	; Read Data and Bit Flip Register 4
MC45_RDBFL40   	.equ	0xf0063db0	; Read Data and Bit Flip Register 40
MC45_RDBFL41   	.equ	0xf0063db2	; Read Data and Bit Flip Register 41
MC45_RDBFL42   	.equ	0xf0063db4	; Read Data and Bit Flip Register 42
MC45_RDBFL43   	.equ	0xf0063db6	; Read Data and Bit Flip Register 43
MC45_RDBFL44   	.equ	0xf0063db8	; Read Data and Bit Flip Register 44
MC45_RDBFL45   	.equ	0xf0063dba	; Read Data and Bit Flip Register 45
MC45_RDBFL46   	.equ	0xf0063dbc	; Read Data and Bit Flip Register 46
MC45_RDBFL47   	.equ	0xf0063dbe	; Read Data and Bit Flip Register 47
MC45_RDBFL48   	.equ	0xf0063dc0	; Read Data and Bit Flip Register 48
MC45_RDBFL49   	.equ	0xf0063dc2	; Read Data and Bit Flip Register 49
MC45_RDBFL5    	.equ	0xf0063d6a	; Read Data and Bit Flip Register 5
MC45_RDBFL50   	.equ	0xf0063dc4	; Read Data and Bit Flip Register 50
MC45_RDBFL51   	.equ	0xf0063dc6	; Read Data and Bit Flip Register 51
MC45_RDBFL52   	.equ	0xf0063dc8	; Read Data and Bit Flip Register 52
MC45_RDBFL53   	.equ	0xf0063dca	; Read Data and Bit Flip Register 53
MC45_RDBFL54   	.equ	0xf0063dcc	; Read Data and Bit Flip Register 54
MC45_RDBFL55   	.equ	0xf0063dce	; Read Data and Bit Flip Register 55
MC45_RDBFL56   	.equ	0xf0063dd0	; Read Data and Bit Flip Register 56
MC45_RDBFL57   	.equ	0xf0063dd2	; Read Data and Bit Flip Register 57
MC45_RDBFL58   	.equ	0xf0063dd4	; Read Data and Bit Flip Register 58
MC45_RDBFL59   	.equ	0xf0063dd6	; Read Data and Bit Flip Register 59
MC45_RDBFL6    	.equ	0xf0063d6c	; Read Data and Bit Flip Register 6
MC45_RDBFL60   	.equ	0xf0063dd8	; Read Data and Bit Flip Register 60
MC45_RDBFL61   	.equ	0xf0063dda	; Read Data and Bit Flip Register 61
MC45_RDBFL62   	.equ	0xf0063ddc	; Read Data and Bit Flip Register 62
MC45_RDBFL63   	.equ	0xf0063dde	; Read Data and Bit Flip Register 63
MC45_RDBFL64   	.equ	0xf0063de0	; Read Data and Bit Flip Register 64
MC45_RDBFL65   	.equ	0xf0063de2	; Read Data and Bit Flip Register 65
MC45_RDBFL66   	.equ	0xf0063de4	; Read Data and Bit Flip Register 66
MC45_RDBFL7    	.equ	0xf0063d6e	; Read Data and Bit Flip Register 7
MC45_RDBFL8    	.equ	0xf0063d70	; Read Data and Bit Flip Register 8
MC45_RDBFL9    	.equ	0xf0063d72	; Read Data and Bit Flip Register 9
MC45_REVID     	.equ	0xf0063d0c	; Revision ID Register
MC46_CONFIG0   	.equ	0xf0063e00	; Configuration Register 0
MC46_CONFIG1   	.equ	0xf0063e02	; Configuration Register 1
MC46_ECCD      	.equ	0xf0063e10	; Memory ECC Detection Register
MC46_ECCS      	.equ	0xf0063e0e	; ECC Safety Register
MC46_ERRINFO0  	.equ	0xf0063ef2	; Error Information Register 0
MC46_ERRINFO1  	.equ	0xf0063ef4	; Error Information Register 1
MC46_ERRINFO2  	.equ	0xf0063ef6	; Error Information Register 2
MC46_ERRINFO3  	.equ	0xf0063ef8	; Error Information Register 3
MC46_ERRINFO4  	.equ	0xf0063efa	; Error Information Register 4
MC46_ETRR0     	.equ	0xf0063e12	; Error Tracking Register 0
MC46_ETRR1     	.equ	0xf0063e14	; Error Tracking Register 1
MC46_ETRR2     	.equ	0xf0063e16	; Error Tracking Register 2
MC46_ETRR3     	.equ	0xf0063e18	; Error Tracking Register 3
MC46_ETRR4     	.equ	0xf0063e1a	; Error Tracking Register 4
MC46_MCONTROL  	.equ	0xf0063e04	; MBIST Control Register
MC46_MSTATUS   	.equ	0xf0063e06	; Status Register
MC46_RANGE     	.equ	0xf0063e08	; Range Register, single address mode
MC46_RDBFL0    	.equ	0xf0063e60	; Read Data and Bit Flip Register 0
MC46_RDBFL1    	.equ	0xf0063e62	; Read Data and Bit Flip Register 1
MC46_RDBFL10   	.equ	0xf0063e74	; Read Data and Bit Flip Register 10
MC46_RDBFL11   	.equ	0xf0063e76	; Read Data and Bit Flip Register 11
MC46_RDBFL12   	.equ	0xf0063e78	; Read Data and Bit Flip Register 12
MC46_RDBFL13   	.equ	0xf0063e7a	; Read Data and Bit Flip Register 13
MC46_RDBFL14   	.equ	0xf0063e7c	; Read Data and Bit Flip Register 14
MC46_RDBFL15   	.equ	0xf0063e7e	; Read Data and Bit Flip Register 15
MC46_RDBFL16   	.equ	0xf0063e80	; Read Data and Bit Flip Register 16
MC46_RDBFL17   	.equ	0xf0063e82	; Read Data and Bit Flip Register 17
MC46_RDBFL18   	.equ	0xf0063e84	; Read Data and Bit Flip Register 18
MC46_RDBFL19   	.equ	0xf0063e86	; Read Data and Bit Flip Register 19
MC46_RDBFL2    	.equ	0xf0063e64	; Read Data and Bit Flip Register 2
MC46_RDBFL20   	.equ	0xf0063e88	; Read Data and Bit Flip Register 20
MC46_RDBFL21   	.equ	0xf0063e8a	; Read Data and Bit Flip Register 21
MC46_RDBFL22   	.equ	0xf0063e8c	; Read Data and Bit Flip Register 22
MC46_RDBFL23   	.equ	0xf0063e8e	; Read Data and Bit Flip Register 23
MC46_RDBFL24   	.equ	0xf0063e90	; Read Data and Bit Flip Register 24
MC46_RDBFL25   	.equ	0xf0063e92	; Read Data and Bit Flip Register 25
MC46_RDBFL26   	.equ	0xf0063e94	; Read Data and Bit Flip Register 26
MC46_RDBFL27   	.equ	0xf0063e96	; Read Data and Bit Flip Register 27
MC46_RDBFL28   	.equ	0xf0063e98	; Read Data and Bit Flip Register 28
MC46_RDBFL29   	.equ	0xf0063e9a	; Read Data and Bit Flip Register 29
MC46_RDBFL3    	.equ	0xf0063e66	; Read Data and Bit Flip Register 3
MC46_RDBFL30   	.equ	0xf0063e9c	; Read Data and Bit Flip Register 30
MC46_RDBFL31   	.equ	0xf0063e9e	; Read Data and Bit Flip Register 31
MC46_RDBFL32   	.equ	0xf0063ea0	; Read Data and Bit Flip Register 32
MC46_RDBFL33   	.equ	0xf0063ea2	; Read Data and Bit Flip Register 33
MC46_RDBFL34   	.equ	0xf0063ea4	; Read Data and Bit Flip Register 34
MC46_RDBFL35   	.equ	0xf0063ea6	; Read Data and Bit Flip Register 35
MC46_RDBFL36   	.equ	0xf0063ea8	; Read Data and Bit Flip Register 36
MC46_RDBFL37   	.equ	0xf0063eaa	; Read Data and Bit Flip Register 37
MC46_RDBFL38   	.equ	0xf0063eac	; Read Data and Bit Flip Register 38
MC46_RDBFL39   	.equ	0xf0063eae	; Read Data and Bit Flip Register 39
MC46_RDBFL4    	.equ	0xf0063e68	; Read Data and Bit Flip Register 4
MC46_RDBFL40   	.equ	0xf0063eb0	; Read Data and Bit Flip Register 40
MC46_RDBFL41   	.equ	0xf0063eb2	; Read Data and Bit Flip Register 41
MC46_RDBFL42   	.equ	0xf0063eb4	; Read Data and Bit Flip Register 42
MC46_RDBFL43   	.equ	0xf0063eb6	; Read Data and Bit Flip Register 43
MC46_RDBFL44   	.equ	0xf0063eb8	; Read Data and Bit Flip Register 44
MC46_RDBFL45   	.equ	0xf0063eba	; Read Data and Bit Flip Register 45
MC46_RDBFL46   	.equ	0xf0063ebc	; Read Data and Bit Flip Register 46
MC46_RDBFL47   	.equ	0xf0063ebe	; Read Data and Bit Flip Register 47
MC46_RDBFL48   	.equ	0xf0063ec0	; Read Data and Bit Flip Register 48
MC46_RDBFL49   	.equ	0xf0063ec2	; Read Data and Bit Flip Register 49
MC46_RDBFL5    	.equ	0xf0063e6a	; Read Data and Bit Flip Register 5
MC46_RDBFL50   	.equ	0xf0063ec4	; Read Data and Bit Flip Register 50
MC46_RDBFL51   	.equ	0xf0063ec6	; Read Data and Bit Flip Register 51
MC46_RDBFL52   	.equ	0xf0063ec8	; Read Data and Bit Flip Register 52
MC46_RDBFL53   	.equ	0xf0063eca	; Read Data and Bit Flip Register 53
MC46_RDBFL54   	.equ	0xf0063ecc	; Read Data and Bit Flip Register 54
MC46_RDBFL55   	.equ	0xf0063ece	; Read Data and Bit Flip Register 55
MC46_RDBFL56   	.equ	0xf0063ed0	; Read Data and Bit Flip Register 56
MC46_RDBFL57   	.equ	0xf0063ed2	; Read Data and Bit Flip Register 57
MC46_RDBFL58   	.equ	0xf0063ed4	; Read Data and Bit Flip Register 58
MC46_RDBFL59   	.equ	0xf0063ed6	; Read Data and Bit Flip Register 59
MC46_RDBFL6    	.equ	0xf0063e6c	; Read Data and Bit Flip Register 6
MC46_RDBFL60   	.equ	0xf0063ed8	; Read Data and Bit Flip Register 60
MC46_RDBFL61   	.equ	0xf0063eda	; Read Data and Bit Flip Register 61
MC46_RDBFL62   	.equ	0xf0063edc	; Read Data and Bit Flip Register 62
MC46_RDBFL63   	.equ	0xf0063ede	; Read Data and Bit Flip Register 63
MC46_RDBFL64   	.equ	0xf0063ee0	; Read Data and Bit Flip Register 64
MC46_RDBFL65   	.equ	0xf0063ee2	; Read Data and Bit Flip Register 65
MC46_RDBFL66   	.equ	0xf0063ee4	; Read Data and Bit Flip Register 66
MC46_RDBFL7    	.equ	0xf0063e6e	; Read Data and Bit Flip Register 7
MC46_RDBFL8    	.equ	0xf0063e70	; Read Data and Bit Flip Register 8
MC46_RDBFL9    	.equ	0xf0063e72	; Read Data and Bit Flip Register 9
MC46_REVID     	.equ	0xf0063e0c	; Revision ID Register
MC47_CONFIG0   	.equ	0xf0063f00	; Configuration Register 0
MC47_CONFIG1   	.equ	0xf0063f02	; Configuration Register 1
MC47_ECCD      	.equ	0xf0063f10	; Memory ECC Detection Register
MC47_ECCS      	.equ	0xf0063f0e	; ECC Safety Register
MC47_ERRINFO0  	.equ	0xf0063ff2	; Error Information Register 0
MC47_ERRINFO1  	.equ	0xf0063ff4	; Error Information Register 1
MC47_ERRINFO2  	.equ	0xf0063ff6	; Error Information Register 2
MC47_ERRINFO3  	.equ	0xf0063ff8	; Error Information Register 3
MC47_ERRINFO4  	.equ	0xf0063ffa	; Error Information Register 4
MC47_ETRR0     	.equ	0xf0063f12	; Error Tracking Register 0
MC47_ETRR1     	.equ	0xf0063f14	; Error Tracking Register 1
MC47_ETRR2     	.equ	0xf0063f16	; Error Tracking Register 2
MC47_ETRR3     	.equ	0xf0063f18	; Error Tracking Register 3
MC47_ETRR4     	.equ	0xf0063f1a	; Error Tracking Register 4
MC47_MCONTROL  	.equ	0xf0063f04	; MBIST Control Register
MC47_MSTATUS   	.equ	0xf0063f06	; Status Register
MC47_RANGE     	.equ	0xf0063f08	; Range Register, single address mode
MC47_RDBFL0    	.equ	0xf0063f60	; Read Data and Bit Flip Register 0
MC47_RDBFL1    	.equ	0xf0063f62	; Read Data and Bit Flip Register 1
MC47_RDBFL10   	.equ	0xf0063f74	; Read Data and Bit Flip Register 10
MC47_RDBFL11   	.equ	0xf0063f76	; Read Data and Bit Flip Register 11
MC47_RDBFL12   	.equ	0xf0063f78	; Read Data and Bit Flip Register 12
MC47_RDBFL13   	.equ	0xf0063f7a	; Read Data and Bit Flip Register 13
MC47_RDBFL14   	.equ	0xf0063f7c	; Read Data and Bit Flip Register 14
MC47_RDBFL15   	.equ	0xf0063f7e	; Read Data and Bit Flip Register 15
MC47_RDBFL16   	.equ	0xf0063f80	; Read Data and Bit Flip Register 16
MC47_RDBFL17   	.equ	0xf0063f82	; Read Data and Bit Flip Register 17
MC47_RDBFL18   	.equ	0xf0063f84	; Read Data and Bit Flip Register 18
MC47_RDBFL19   	.equ	0xf0063f86	; Read Data and Bit Flip Register 19
MC47_RDBFL2    	.equ	0xf0063f64	; Read Data and Bit Flip Register 2
MC47_RDBFL20   	.equ	0xf0063f88	; Read Data and Bit Flip Register 20
MC47_RDBFL21   	.equ	0xf0063f8a	; Read Data and Bit Flip Register 21
MC47_RDBFL22   	.equ	0xf0063f8c	; Read Data and Bit Flip Register 22
MC47_RDBFL23   	.equ	0xf0063f8e	; Read Data and Bit Flip Register 23
MC47_RDBFL24   	.equ	0xf0063f90	; Read Data and Bit Flip Register 24
MC47_RDBFL25   	.equ	0xf0063f92	; Read Data and Bit Flip Register 25
MC47_RDBFL26   	.equ	0xf0063f94	; Read Data and Bit Flip Register 26
MC47_RDBFL27   	.equ	0xf0063f96	; Read Data and Bit Flip Register 27
MC47_RDBFL28   	.equ	0xf0063f98	; Read Data and Bit Flip Register 28
MC47_RDBFL29   	.equ	0xf0063f9a	; Read Data and Bit Flip Register 29
MC47_RDBFL3    	.equ	0xf0063f66	; Read Data and Bit Flip Register 3
MC47_RDBFL30   	.equ	0xf0063f9c	; Read Data and Bit Flip Register 30
MC47_RDBFL31   	.equ	0xf0063f9e	; Read Data and Bit Flip Register 31
MC47_RDBFL32   	.equ	0xf0063fa0	; Read Data and Bit Flip Register 32
MC47_RDBFL33   	.equ	0xf0063fa2	; Read Data and Bit Flip Register 33
MC47_RDBFL34   	.equ	0xf0063fa4	; Read Data and Bit Flip Register 34
MC47_RDBFL35   	.equ	0xf0063fa6	; Read Data and Bit Flip Register 35
MC47_RDBFL36   	.equ	0xf0063fa8	; Read Data and Bit Flip Register 36
MC47_RDBFL37   	.equ	0xf0063faa	; Read Data and Bit Flip Register 37
MC47_RDBFL38   	.equ	0xf0063fac	; Read Data and Bit Flip Register 38
MC47_RDBFL39   	.equ	0xf0063fae	; Read Data and Bit Flip Register 39
MC47_RDBFL4    	.equ	0xf0063f68	; Read Data and Bit Flip Register 4
MC47_RDBFL40   	.equ	0xf0063fb0	; Read Data and Bit Flip Register 40
MC47_RDBFL41   	.equ	0xf0063fb2	; Read Data and Bit Flip Register 41
MC47_RDBFL42   	.equ	0xf0063fb4	; Read Data and Bit Flip Register 42
MC47_RDBFL43   	.equ	0xf0063fb6	; Read Data and Bit Flip Register 43
MC47_RDBFL44   	.equ	0xf0063fb8	; Read Data and Bit Flip Register 44
MC47_RDBFL45   	.equ	0xf0063fba	; Read Data and Bit Flip Register 45
MC47_RDBFL46   	.equ	0xf0063fbc	; Read Data and Bit Flip Register 46
MC47_RDBFL47   	.equ	0xf0063fbe	; Read Data and Bit Flip Register 47
MC47_RDBFL48   	.equ	0xf0063fc0	; Read Data and Bit Flip Register 48
MC47_RDBFL49   	.equ	0xf0063fc2	; Read Data and Bit Flip Register 49
MC47_RDBFL5    	.equ	0xf0063f6a	; Read Data and Bit Flip Register 5
MC47_RDBFL50   	.equ	0xf0063fc4	; Read Data and Bit Flip Register 50
MC47_RDBFL51   	.equ	0xf0063fc6	; Read Data and Bit Flip Register 51
MC47_RDBFL52   	.equ	0xf0063fc8	; Read Data and Bit Flip Register 52
MC47_RDBFL53   	.equ	0xf0063fca	; Read Data and Bit Flip Register 53
MC47_RDBFL54   	.equ	0xf0063fcc	; Read Data and Bit Flip Register 54
MC47_RDBFL55   	.equ	0xf0063fce	; Read Data and Bit Flip Register 55
MC47_RDBFL56   	.equ	0xf0063fd0	; Read Data and Bit Flip Register 56
MC47_RDBFL57   	.equ	0xf0063fd2	; Read Data and Bit Flip Register 57
MC47_RDBFL58   	.equ	0xf0063fd4	; Read Data and Bit Flip Register 58
MC47_RDBFL59   	.equ	0xf0063fd6	; Read Data and Bit Flip Register 59
MC47_RDBFL6    	.equ	0xf0063f6c	; Read Data and Bit Flip Register 6
MC47_RDBFL60   	.equ	0xf0063fd8	; Read Data and Bit Flip Register 60
MC47_RDBFL61   	.equ	0xf0063fda	; Read Data and Bit Flip Register 61
MC47_RDBFL62   	.equ	0xf0063fdc	; Read Data and Bit Flip Register 62
MC47_RDBFL63   	.equ	0xf0063fde	; Read Data and Bit Flip Register 63
MC47_RDBFL64   	.equ	0xf0063fe0	; Read Data and Bit Flip Register 64
MC47_RDBFL65   	.equ	0xf0063fe2	; Read Data and Bit Flip Register 65
MC47_RDBFL66   	.equ	0xf0063fe4	; Read Data and Bit Flip Register 66
MC47_RDBFL7    	.equ	0xf0063f6e	; Read Data and Bit Flip Register 7
MC47_RDBFL8    	.equ	0xf0063f70	; Read Data and Bit Flip Register 8
MC47_RDBFL9    	.equ	0xf0063f72	; Read Data and Bit Flip Register 9
MC47_REVID     	.equ	0xf0063f0c	; Revision ID Register
MC48_CONFIG0   	.equ	0xf0064000	; Configuration Register 0
MC48_CONFIG1   	.equ	0xf0064002	; Configuration Register 1
MC48_ECCD      	.equ	0xf0064010	; Memory ECC Detection Register
MC48_ECCS      	.equ	0xf006400e	; ECC Safety Register
MC48_ERRINFO0  	.equ	0xf00640f2	; Error Information Register 0
MC48_ERRINFO1  	.equ	0xf00640f4	; Error Information Register 1
MC48_ERRINFO2  	.equ	0xf00640f6	; Error Information Register 2
MC48_ERRINFO3  	.equ	0xf00640f8	; Error Information Register 3
MC48_ERRINFO4  	.equ	0xf00640fa	; Error Information Register 4
MC48_ETRR0     	.equ	0xf0064012	; Error Tracking Register 0
MC48_ETRR1     	.equ	0xf0064014	; Error Tracking Register 1
MC48_ETRR2     	.equ	0xf0064016	; Error Tracking Register 2
MC48_ETRR3     	.equ	0xf0064018	; Error Tracking Register 3
MC48_ETRR4     	.equ	0xf006401a	; Error Tracking Register 4
MC48_MCONTROL  	.equ	0xf0064004	; MBIST Control Register
MC48_MSTATUS   	.equ	0xf0064006	; Status Register
MC48_RANGE     	.equ	0xf0064008	; Range Register, single address mode
MC48_RDBFL0    	.equ	0xf0064060	; Read Data and Bit Flip Register 0
MC48_RDBFL1    	.equ	0xf0064062	; Read Data and Bit Flip Register 1
MC48_RDBFL10   	.equ	0xf0064074	; Read Data and Bit Flip Register 10
MC48_RDBFL11   	.equ	0xf0064076	; Read Data and Bit Flip Register 11
MC48_RDBFL12   	.equ	0xf0064078	; Read Data and Bit Flip Register 12
MC48_RDBFL13   	.equ	0xf006407a	; Read Data and Bit Flip Register 13
MC48_RDBFL14   	.equ	0xf006407c	; Read Data and Bit Flip Register 14
MC48_RDBFL15   	.equ	0xf006407e	; Read Data and Bit Flip Register 15
MC48_RDBFL16   	.equ	0xf0064080	; Read Data and Bit Flip Register 16
MC48_RDBFL17   	.equ	0xf0064082	; Read Data and Bit Flip Register 17
MC48_RDBFL18   	.equ	0xf0064084	; Read Data and Bit Flip Register 18
MC48_RDBFL19   	.equ	0xf0064086	; Read Data and Bit Flip Register 19
MC48_RDBFL2    	.equ	0xf0064064	; Read Data and Bit Flip Register 2
MC48_RDBFL20   	.equ	0xf0064088	; Read Data and Bit Flip Register 20
MC48_RDBFL21   	.equ	0xf006408a	; Read Data and Bit Flip Register 21
MC48_RDBFL22   	.equ	0xf006408c	; Read Data and Bit Flip Register 22
MC48_RDBFL23   	.equ	0xf006408e	; Read Data and Bit Flip Register 23
MC48_RDBFL24   	.equ	0xf0064090	; Read Data and Bit Flip Register 24
MC48_RDBFL25   	.equ	0xf0064092	; Read Data and Bit Flip Register 25
MC48_RDBFL26   	.equ	0xf0064094	; Read Data and Bit Flip Register 26
MC48_RDBFL27   	.equ	0xf0064096	; Read Data and Bit Flip Register 27
MC48_RDBFL28   	.equ	0xf0064098	; Read Data and Bit Flip Register 28
MC48_RDBFL29   	.equ	0xf006409a	; Read Data and Bit Flip Register 29
MC48_RDBFL3    	.equ	0xf0064066	; Read Data and Bit Flip Register 3
MC48_RDBFL30   	.equ	0xf006409c	; Read Data and Bit Flip Register 30
MC48_RDBFL31   	.equ	0xf006409e	; Read Data and Bit Flip Register 31
MC48_RDBFL32   	.equ	0xf00640a0	; Read Data and Bit Flip Register 32
MC48_RDBFL33   	.equ	0xf00640a2	; Read Data and Bit Flip Register 33
MC48_RDBFL34   	.equ	0xf00640a4	; Read Data and Bit Flip Register 34
MC48_RDBFL35   	.equ	0xf00640a6	; Read Data and Bit Flip Register 35
MC48_RDBFL36   	.equ	0xf00640a8	; Read Data and Bit Flip Register 36
MC48_RDBFL37   	.equ	0xf00640aa	; Read Data and Bit Flip Register 37
MC48_RDBFL38   	.equ	0xf00640ac	; Read Data and Bit Flip Register 38
MC48_RDBFL39   	.equ	0xf00640ae	; Read Data and Bit Flip Register 39
MC48_RDBFL4    	.equ	0xf0064068	; Read Data and Bit Flip Register 4
MC48_RDBFL40   	.equ	0xf00640b0	; Read Data and Bit Flip Register 40
MC48_RDBFL41   	.equ	0xf00640b2	; Read Data and Bit Flip Register 41
MC48_RDBFL42   	.equ	0xf00640b4	; Read Data and Bit Flip Register 42
MC48_RDBFL43   	.equ	0xf00640b6	; Read Data and Bit Flip Register 43
MC48_RDBFL44   	.equ	0xf00640b8	; Read Data and Bit Flip Register 44
MC48_RDBFL45   	.equ	0xf00640ba	; Read Data and Bit Flip Register 45
MC48_RDBFL46   	.equ	0xf00640bc	; Read Data and Bit Flip Register 46
MC48_RDBFL47   	.equ	0xf00640be	; Read Data and Bit Flip Register 47
MC48_RDBFL48   	.equ	0xf00640c0	; Read Data and Bit Flip Register 48
MC48_RDBFL49   	.equ	0xf00640c2	; Read Data and Bit Flip Register 49
MC48_RDBFL5    	.equ	0xf006406a	; Read Data and Bit Flip Register 5
MC48_RDBFL50   	.equ	0xf00640c4	; Read Data and Bit Flip Register 50
MC48_RDBFL51   	.equ	0xf00640c6	; Read Data and Bit Flip Register 51
MC48_RDBFL52   	.equ	0xf00640c8	; Read Data and Bit Flip Register 52
MC48_RDBFL53   	.equ	0xf00640ca	; Read Data and Bit Flip Register 53
MC48_RDBFL54   	.equ	0xf00640cc	; Read Data and Bit Flip Register 54
MC48_RDBFL55   	.equ	0xf00640ce	; Read Data and Bit Flip Register 55
MC48_RDBFL56   	.equ	0xf00640d0	; Read Data and Bit Flip Register 56
MC48_RDBFL57   	.equ	0xf00640d2	; Read Data and Bit Flip Register 57
MC48_RDBFL58   	.equ	0xf00640d4	; Read Data and Bit Flip Register 58
MC48_RDBFL59   	.equ	0xf00640d6	; Read Data and Bit Flip Register 59
MC48_RDBFL6    	.equ	0xf006406c	; Read Data and Bit Flip Register 6
MC48_RDBFL60   	.equ	0xf00640d8	; Read Data and Bit Flip Register 60
MC48_RDBFL61   	.equ	0xf00640da	; Read Data and Bit Flip Register 61
MC48_RDBFL62   	.equ	0xf00640dc	; Read Data and Bit Flip Register 62
MC48_RDBFL63   	.equ	0xf00640de	; Read Data and Bit Flip Register 63
MC48_RDBFL64   	.equ	0xf00640e0	; Read Data and Bit Flip Register 64
MC48_RDBFL65   	.equ	0xf00640e2	; Read Data and Bit Flip Register 65
MC48_RDBFL66   	.equ	0xf00640e4	; Read Data and Bit Flip Register 66
MC48_RDBFL7    	.equ	0xf006406e	; Read Data and Bit Flip Register 7
MC48_RDBFL8    	.equ	0xf0064070	; Read Data and Bit Flip Register 8
MC48_RDBFL9    	.equ	0xf0064072	; Read Data and Bit Flip Register 9
MC48_REVID     	.equ	0xf006400c	; Revision ID Register
MC49_CONFIG0   	.equ	0xf0064100	; Configuration Register 0
MC49_CONFIG1   	.equ	0xf0064102	; Configuration Register 1
MC49_ECCD      	.equ	0xf0064110	; Memory ECC Detection Register
MC49_ECCS      	.equ	0xf006410e	; ECC Safety Register
MC49_ERRINFO0  	.equ	0xf00641f2	; Error Information Register 0
MC49_ERRINFO1  	.equ	0xf00641f4	; Error Information Register 1
MC49_ERRINFO2  	.equ	0xf00641f6	; Error Information Register 2
MC49_ERRINFO3  	.equ	0xf00641f8	; Error Information Register 3
MC49_ERRINFO4  	.equ	0xf00641fa	; Error Information Register 4
MC49_ETRR0     	.equ	0xf0064112	; Error Tracking Register 0
MC49_ETRR1     	.equ	0xf0064114	; Error Tracking Register 1
MC49_ETRR2     	.equ	0xf0064116	; Error Tracking Register 2
MC49_ETRR3     	.equ	0xf0064118	; Error Tracking Register 3
MC49_ETRR4     	.equ	0xf006411a	; Error Tracking Register 4
MC49_MCONTROL  	.equ	0xf0064104	; MBIST Control Register
MC49_MSTATUS   	.equ	0xf0064106	; Status Register
MC49_RANGE     	.equ	0xf0064108	; Range Register, single address mode
MC49_RDBFL0    	.equ	0xf0064160	; Read Data and Bit Flip Register 0
MC49_RDBFL1    	.equ	0xf0064162	; Read Data and Bit Flip Register 1
MC49_RDBFL10   	.equ	0xf0064174	; Read Data and Bit Flip Register 10
MC49_RDBFL11   	.equ	0xf0064176	; Read Data and Bit Flip Register 11
MC49_RDBFL12   	.equ	0xf0064178	; Read Data and Bit Flip Register 12
MC49_RDBFL13   	.equ	0xf006417a	; Read Data and Bit Flip Register 13
MC49_RDBFL14   	.equ	0xf006417c	; Read Data and Bit Flip Register 14
MC49_RDBFL15   	.equ	0xf006417e	; Read Data and Bit Flip Register 15
MC49_RDBFL16   	.equ	0xf0064180	; Read Data and Bit Flip Register 16
MC49_RDBFL17   	.equ	0xf0064182	; Read Data and Bit Flip Register 17
MC49_RDBFL18   	.equ	0xf0064184	; Read Data and Bit Flip Register 18
MC49_RDBFL19   	.equ	0xf0064186	; Read Data and Bit Flip Register 19
MC49_RDBFL2    	.equ	0xf0064164	; Read Data and Bit Flip Register 2
MC49_RDBFL20   	.equ	0xf0064188	; Read Data and Bit Flip Register 20
MC49_RDBFL21   	.equ	0xf006418a	; Read Data and Bit Flip Register 21
MC49_RDBFL22   	.equ	0xf006418c	; Read Data and Bit Flip Register 22
MC49_RDBFL23   	.equ	0xf006418e	; Read Data and Bit Flip Register 23
MC49_RDBFL24   	.equ	0xf0064190	; Read Data and Bit Flip Register 24
MC49_RDBFL25   	.equ	0xf0064192	; Read Data and Bit Flip Register 25
MC49_RDBFL26   	.equ	0xf0064194	; Read Data and Bit Flip Register 26
MC49_RDBFL27   	.equ	0xf0064196	; Read Data and Bit Flip Register 27
MC49_RDBFL28   	.equ	0xf0064198	; Read Data and Bit Flip Register 28
MC49_RDBFL29   	.equ	0xf006419a	; Read Data and Bit Flip Register 29
MC49_RDBFL3    	.equ	0xf0064166	; Read Data and Bit Flip Register 3
MC49_RDBFL30   	.equ	0xf006419c	; Read Data and Bit Flip Register 30
MC49_RDBFL31   	.equ	0xf006419e	; Read Data and Bit Flip Register 31
MC49_RDBFL32   	.equ	0xf00641a0	; Read Data and Bit Flip Register 32
MC49_RDBFL33   	.equ	0xf00641a2	; Read Data and Bit Flip Register 33
MC49_RDBFL34   	.equ	0xf00641a4	; Read Data and Bit Flip Register 34
MC49_RDBFL35   	.equ	0xf00641a6	; Read Data and Bit Flip Register 35
MC49_RDBFL36   	.equ	0xf00641a8	; Read Data and Bit Flip Register 36
MC49_RDBFL37   	.equ	0xf00641aa	; Read Data and Bit Flip Register 37
MC49_RDBFL38   	.equ	0xf00641ac	; Read Data and Bit Flip Register 38
MC49_RDBFL39   	.equ	0xf00641ae	; Read Data and Bit Flip Register 39
MC49_RDBFL4    	.equ	0xf0064168	; Read Data and Bit Flip Register 4
MC49_RDBFL40   	.equ	0xf00641b0	; Read Data and Bit Flip Register 40
MC49_RDBFL41   	.equ	0xf00641b2	; Read Data and Bit Flip Register 41
MC49_RDBFL42   	.equ	0xf00641b4	; Read Data and Bit Flip Register 42
MC49_RDBFL43   	.equ	0xf00641b6	; Read Data and Bit Flip Register 43
MC49_RDBFL44   	.equ	0xf00641b8	; Read Data and Bit Flip Register 44
MC49_RDBFL45   	.equ	0xf00641ba	; Read Data and Bit Flip Register 45
MC49_RDBFL46   	.equ	0xf00641bc	; Read Data and Bit Flip Register 46
MC49_RDBFL47   	.equ	0xf00641be	; Read Data and Bit Flip Register 47
MC49_RDBFL48   	.equ	0xf00641c0	; Read Data and Bit Flip Register 48
MC49_RDBFL49   	.equ	0xf00641c2	; Read Data and Bit Flip Register 49
MC49_RDBFL5    	.equ	0xf006416a	; Read Data and Bit Flip Register 5
MC49_RDBFL50   	.equ	0xf00641c4	; Read Data and Bit Flip Register 50
MC49_RDBFL51   	.equ	0xf00641c6	; Read Data and Bit Flip Register 51
MC49_RDBFL52   	.equ	0xf00641c8	; Read Data and Bit Flip Register 52
MC49_RDBFL53   	.equ	0xf00641ca	; Read Data and Bit Flip Register 53
MC49_RDBFL54   	.equ	0xf00641cc	; Read Data and Bit Flip Register 54
MC49_RDBFL55   	.equ	0xf00641ce	; Read Data and Bit Flip Register 55
MC49_RDBFL56   	.equ	0xf00641d0	; Read Data and Bit Flip Register 56
MC49_RDBFL57   	.equ	0xf00641d2	; Read Data and Bit Flip Register 57
MC49_RDBFL58   	.equ	0xf00641d4	; Read Data and Bit Flip Register 58
MC49_RDBFL59   	.equ	0xf00641d6	; Read Data and Bit Flip Register 59
MC49_RDBFL6    	.equ	0xf006416c	; Read Data and Bit Flip Register 6
MC49_RDBFL60   	.equ	0xf00641d8	; Read Data and Bit Flip Register 60
MC49_RDBFL61   	.equ	0xf00641da	; Read Data and Bit Flip Register 61
MC49_RDBFL62   	.equ	0xf00641dc	; Read Data and Bit Flip Register 62
MC49_RDBFL63   	.equ	0xf00641de	; Read Data and Bit Flip Register 63
MC49_RDBFL64   	.equ	0xf00641e0	; Read Data and Bit Flip Register 64
MC49_RDBFL65   	.equ	0xf00641e2	; Read Data and Bit Flip Register 65
MC49_RDBFL66   	.equ	0xf00641e4	; Read Data and Bit Flip Register 66
MC49_RDBFL7    	.equ	0xf006416e	; Read Data and Bit Flip Register 7
MC49_RDBFL8    	.equ	0xf0064170	; Read Data and Bit Flip Register 8
MC49_RDBFL9    	.equ	0xf0064172	; Read Data and Bit Flip Register 9
MC49_REVID     	.equ	0xf006410c	; Revision ID Register
MC4_CONFIG0    	.equ	0xf0061400	; Configuration Register 0
MC4_CONFIG1    	.equ	0xf0061402	; Configuration Register 1
MC4_ECCD       	.equ	0xf0061410	; Memory ECC Detection Register
MC4_ECCS       	.equ	0xf006140e	; ECC Safety Register
MC4_ERRINFO0   	.equ	0xf00614f2	; Error Information Register 0
MC4_ERRINFO1   	.equ	0xf00614f4	; Error Information Register 1
MC4_ERRINFO2   	.equ	0xf00614f6	; Error Information Register 2
MC4_ERRINFO3   	.equ	0xf00614f8	; Error Information Register 3
MC4_ERRINFO4   	.equ	0xf00614fa	; Error Information Register 4
MC4_ETRR0      	.equ	0xf0061412	; Error Tracking Register 0
MC4_ETRR1      	.equ	0xf0061414	; Error Tracking Register 1
MC4_ETRR2      	.equ	0xf0061416	; Error Tracking Register 2
MC4_ETRR3      	.equ	0xf0061418	; Error Tracking Register 3
MC4_ETRR4      	.equ	0xf006141a	; Error Tracking Register 4
MC4_MCONTROL   	.equ	0xf0061404	; MBIST Control Register
MC4_MSTATUS    	.equ	0xf0061406	; Status Register
MC4_RANGE      	.equ	0xf0061408	; Range Register, single address mode
MC4_RDBFL0     	.equ	0xf0061460	; Read Data and Bit Flip Register 0
MC4_RDBFL1     	.equ	0xf0061462	; Read Data and Bit Flip Register 1
MC4_RDBFL10    	.equ	0xf0061474	; Read Data and Bit Flip Register 10
MC4_RDBFL11    	.equ	0xf0061476	; Read Data and Bit Flip Register 11
MC4_RDBFL12    	.equ	0xf0061478	; Read Data and Bit Flip Register 12
MC4_RDBFL13    	.equ	0xf006147a	; Read Data and Bit Flip Register 13
MC4_RDBFL14    	.equ	0xf006147c	; Read Data and Bit Flip Register 14
MC4_RDBFL15    	.equ	0xf006147e	; Read Data and Bit Flip Register 15
MC4_RDBFL16    	.equ	0xf0061480	; Read Data and Bit Flip Register 16
MC4_RDBFL17    	.equ	0xf0061482	; Read Data and Bit Flip Register 17
MC4_RDBFL18    	.equ	0xf0061484	; Read Data and Bit Flip Register 18
MC4_RDBFL19    	.equ	0xf0061486	; Read Data and Bit Flip Register 19
MC4_RDBFL2     	.equ	0xf0061464	; Read Data and Bit Flip Register 2
MC4_RDBFL20    	.equ	0xf0061488	; Read Data and Bit Flip Register 20
MC4_RDBFL21    	.equ	0xf006148a	; Read Data and Bit Flip Register 21
MC4_RDBFL22    	.equ	0xf006148c	; Read Data and Bit Flip Register 22
MC4_RDBFL23    	.equ	0xf006148e	; Read Data and Bit Flip Register 23
MC4_RDBFL24    	.equ	0xf0061490	; Read Data and Bit Flip Register 24
MC4_RDBFL25    	.equ	0xf0061492	; Read Data and Bit Flip Register 25
MC4_RDBFL26    	.equ	0xf0061494	; Read Data and Bit Flip Register 26
MC4_RDBFL27    	.equ	0xf0061496	; Read Data and Bit Flip Register 27
MC4_RDBFL28    	.equ	0xf0061498	; Read Data and Bit Flip Register 28
MC4_RDBFL29    	.equ	0xf006149a	; Read Data and Bit Flip Register 29
MC4_RDBFL3     	.equ	0xf0061466	; Read Data and Bit Flip Register 3
MC4_RDBFL30    	.equ	0xf006149c	; Read Data and Bit Flip Register 30
MC4_RDBFL31    	.equ	0xf006149e	; Read Data and Bit Flip Register 31
MC4_RDBFL32    	.equ	0xf00614a0	; Read Data and Bit Flip Register 32
MC4_RDBFL33    	.equ	0xf00614a2	; Read Data and Bit Flip Register 33
MC4_RDBFL34    	.equ	0xf00614a4	; Read Data and Bit Flip Register 34
MC4_RDBFL35    	.equ	0xf00614a6	; Read Data and Bit Flip Register 35
MC4_RDBFL36    	.equ	0xf00614a8	; Read Data and Bit Flip Register 36
MC4_RDBFL37    	.equ	0xf00614aa	; Read Data and Bit Flip Register 37
MC4_RDBFL38    	.equ	0xf00614ac	; Read Data and Bit Flip Register 38
MC4_RDBFL39    	.equ	0xf00614ae	; Read Data and Bit Flip Register 39
MC4_RDBFL4     	.equ	0xf0061468	; Read Data and Bit Flip Register 4
MC4_RDBFL40    	.equ	0xf00614b0	; Read Data and Bit Flip Register 40
MC4_RDBFL41    	.equ	0xf00614b2	; Read Data and Bit Flip Register 41
MC4_RDBFL42    	.equ	0xf00614b4	; Read Data and Bit Flip Register 42
MC4_RDBFL43    	.equ	0xf00614b6	; Read Data and Bit Flip Register 43
MC4_RDBFL44    	.equ	0xf00614b8	; Read Data and Bit Flip Register 44
MC4_RDBFL45    	.equ	0xf00614ba	; Read Data and Bit Flip Register 45
MC4_RDBFL46    	.equ	0xf00614bc	; Read Data and Bit Flip Register 46
MC4_RDBFL47    	.equ	0xf00614be	; Read Data and Bit Flip Register 47
MC4_RDBFL48    	.equ	0xf00614c0	; Read Data and Bit Flip Register 48
MC4_RDBFL49    	.equ	0xf00614c2	; Read Data and Bit Flip Register 49
MC4_RDBFL5     	.equ	0xf006146a	; Read Data and Bit Flip Register 5
MC4_RDBFL50    	.equ	0xf00614c4	; Read Data and Bit Flip Register 50
MC4_RDBFL51    	.equ	0xf00614c6	; Read Data and Bit Flip Register 51
MC4_RDBFL52    	.equ	0xf00614c8	; Read Data and Bit Flip Register 52
MC4_RDBFL53    	.equ	0xf00614ca	; Read Data and Bit Flip Register 53
MC4_RDBFL54    	.equ	0xf00614cc	; Read Data and Bit Flip Register 54
MC4_RDBFL55    	.equ	0xf00614ce	; Read Data and Bit Flip Register 55
MC4_RDBFL56    	.equ	0xf00614d0	; Read Data and Bit Flip Register 56
MC4_RDBFL57    	.equ	0xf00614d2	; Read Data and Bit Flip Register 57
MC4_RDBFL58    	.equ	0xf00614d4	; Read Data and Bit Flip Register 58
MC4_RDBFL59    	.equ	0xf00614d6	; Read Data and Bit Flip Register 59
MC4_RDBFL6     	.equ	0xf006146c	; Read Data and Bit Flip Register 6
MC4_RDBFL60    	.equ	0xf00614d8	; Read Data and Bit Flip Register 60
MC4_RDBFL61    	.equ	0xf00614da	; Read Data and Bit Flip Register 61
MC4_RDBFL62    	.equ	0xf00614dc	; Read Data and Bit Flip Register 62
MC4_RDBFL63    	.equ	0xf00614de	; Read Data and Bit Flip Register 63
MC4_RDBFL64    	.equ	0xf00614e0	; Read Data and Bit Flip Register 64
MC4_RDBFL65    	.equ	0xf00614e2	; Read Data and Bit Flip Register 65
MC4_RDBFL66    	.equ	0xf00614e4	; Read Data and Bit Flip Register 66
MC4_RDBFL7     	.equ	0xf006146e	; Read Data and Bit Flip Register 7
MC4_RDBFL8     	.equ	0xf0061470	; Read Data and Bit Flip Register 8
MC4_RDBFL9     	.equ	0xf0061472	; Read Data and Bit Flip Register 9
MC4_REVID      	.equ	0xf006140c	; Revision ID Register
MC50_CONFIG0   	.equ	0xf0064200	; Configuration Register 0
MC50_CONFIG1   	.equ	0xf0064202	; Configuration Register 1
MC50_ECCD      	.equ	0xf0064210	; Memory ECC Detection Register
MC50_ECCS      	.equ	0xf006420e	; ECC Safety Register
MC50_ERRINFO0  	.equ	0xf00642f2	; Error Information Register 0
MC50_ERRINFO1  	.equ	0xf00642f4	; Error Information Register 1
MC50_ERRINFO2  	.equ	0xf00642f6	; Error Information Register 2
MC50_ERRINFO3  	.equ	0xf00642f8	; Error Information Register 3
MC50_ERRINFO4  	.equ	0xf00642fa	; Error Information Register 4
MC50_ETRR0     	.equ	0xf0064212	; Error Tracking Register 0
MC50_ETRR1     	.equ	0xf0064214	; Error Tracking Register 1
MC50_ETRR2     	.equ	0xf0064216	; Error Tracking Register 2
MC50_ETRR3     	.equ	0xf0064218	; Error Tracking Register 3
MC50_ETRR4     	.equ	0xf006421a	; Error Tracking Register 4
MC50_MCONTROL  	.equ	0xf0064204	; MBIST Control Register
MC50_MSTATUS   	.equ	0xf0064206	; Status Register
MC50_RANGE     	.equ	0xf0064208	; Range Register, single address mode
MC50_RDBFL0    	.equ	0xf0064260	; Read Data and Bit Flip Register 0
MC50_RDBFL1    	.equ	0xf0064262	; Read Data and Bit Flip Register 1
MC50_RDBFL10   	.equ	0xf0064274	; Read Data and Bit Flip Register 10
MC50_RDBFL11   	.equ	0xf0064276	; Read Data and Bit Flip Register 11
MC50_RDBFL12   	.equ	0xf0064278	; Read Data and Bit Flip Register 12
MC50_RDBFL13   	.equ	0xf006427a	; Read Data and Bit Flip Register 13
MC50_RDBFL14   	.equ	0xf006427c	; Read Data and Bit Flip Register 14
MC50_RDBFL15   	.equ	0xf006427e	; Read Data and Bit Flip Register 15
MC50_RDBFL16   	.equ	0xf0064280	; Read Data and Bit Flip Register 16
MC50_RDBFL17   	.equ	0xf0064282	; Read Data and Bit Flip Register 17
MC50_RDBFL18   	.equ	0xf0064284	; Read Data and Bit Flip Register 18
MC50_RDBFL19   	.equ	0xf0064286	; Read Data and Bit Flip Register 19
MC50_RDBFL2    	.equ	0xf0064264	; Read Data and Bit Flip Register 2
MC50_RDBFL20   	.equ	0xf0064288	; Read Data and Bit Flip Register 20
MC50_RDBFL21   	.equ	0xf006428a	; Read Data and Bit Flip Register 21
MC50_RDBFL22   	.equ	0xf006428c	; Read Data and Bit Flip Register 22
MC50_RDBFL23   	.equ	0xf006428e	; Read Data and Bit Flip Register 23
MC50_RDBFL24   	.equ	0xf0064290	; Read Data and Bit Flip Register 24
MC50_RDBFL25   	.equ	0xf0064292	; Read Data and Bit Flip Register 25
MC50_RDBFL26   	.equ	0xf0064294	; Read Data and Bit Flip Register 26
MC50_RDBFL27   	.equ	0xf0064296	; Read Data and Bit Flip Register 27
MC50_RDBFL28   	.equ	0xf0064298	; Read Data and Bit Flip Register 28
MC50_RDBFL29   	.equ	0xf006429a	; Read Data and Bit Flip Register 29
MC50_RDBFL3    	.equ	0xf0064266	; Read Data and Bit Flip Register 3
MC50_RDBFL30   	.equ	0xf006429c	; Read Data and Bit Flip Register 30
MC50_RDBFL31   	.equ	0xf006429e	; Read Data and Bit Flip Register 31
MC50_RDBFL32   	.equ	0xf00642a0	; Read Data and Bit Flip Register 32
MC50_RDBFL33   	.equ	0xf00642a2	; Read Data and Bit Flip Register 33
MC50_RDBFL34   	.equ	0xf00642a4	; Read Data and Bit Flip Register 34
MC50_RDBFL35   	.equ	0xf00642a6	; Read Data and Bit Flip Register 35
MC50_RDBFL36   	.equ	0xf00642a8	; Read Data and Bit Flip Register 36
MC50_RDBFL37   	.equ	0xf00642aa	; Read Data and Bit Flip Register 37
MC50_RDBFL38   	.equ	0xf00642ac	; Read Data and Bit Flip Register 38
MC50_RDBFL39   	.equ	0xf00642ae	; Read Data and Bit Flip Register 39
MC50_RDBFL4    	.equ	0xf0064268	; Read Data and Bit Flip Register 4
MC50_RDBFL40   	.equ	0xf00642b0	; Read Data and Bit Flip Register 40
MC50_RDBFL41   	.equ	0xf00642b2	; Read Data and Bit Flip Register 41
MC50_RDBFL42   	.equ	0xf00642b4	; Read Data and Bit Flip Register 42
MC50_RDBFL43   	.equ	0xf00642b6	; Read Data and Bit Flip Register 43
MC50_RDBFL44   	.equ	0xf00642b8	; Read Data and Bit Flip Register 44
MC50_RDBFL45   	.equ	0xf00642ba	; Read Data and Bit Flip Register 45
MC50_RDBFL46   	.equ	0xf00642bc	; Read Data and Bit Flip Register 46
MC50_RDBFL47   	.equ	0xf00642be	; Read Data and Bit Flip Register 47
MC50_RDBFL48   	.equ	0xf00642c0	; Read Data and Bit Flip Register 48
MC50_RDBFL49   	.equ	0xf00642c2	; Read Data and Bit Flip Register 49
MC50_RDBFL5    	.equ	0xf006426a	; Read Data and Bit Flip Register 5
MC50_RDBFL50   	.equ	0xf00642c4	; Read Data and Bit Flip Register 50
MC50_RDBFL51   	.equ	0xf00642c6	; Read Data and Bit Flip Register 51
MC50_RDBFL52   	.equ	0xf00642c8	; Read Data and Bit Flip Register 52
MC50_RDBFL53   	.equ	0xf00642ca	; Read Data and Bit Flip Register 53
MC50_RDBFL54   	.equ	0xf00642cc	; Read Data and Bit Flip Register 54
MC50_RDBFL55   	.equ	0xf00642ce	; Read Data and Bit Flip Register 55
MC50_RDBFL56   	.equ	0xf00642d0	; Read Data and Bit Flip Register 56
MC50_RDBFL57   	.equ	0xf00642d2	; Read Data and Bit Flip Register 57
MC50_RDBFL58   	.equ	0xf00642d4	; Read Data and Bit Flip Register 58
MC50_RDBFL59   	.equ	0xf00642d6	; Read Data and Bit Flip Register 59
MC50_RDBFL6    	.equ	0xf006426c	; Read Data and Bit Flip Register 6
MC50_RDBFL60   	.equ	0xf00642d8	; Read Data and Bit Flip Register 60
MC50_RDBFL61   	.equ	0xf00642da	; Read Data and Bit Flip Register 61
MC50_RDBFL62   	.equ	0xf00642dc	; Read Data and Bit Flip Register 62
MC50_RDBFL63   	.equ	0xf00642de	; Read Data and Bit Flip Register 63
MC50_RDBFL64   	.equ	0xf00642e0	; Read Data and Bit Flip Register 64
MC50_RDBFL65   	.equ	0xf00642e2	; Read Data and Bit Flip Register 65
MC50_RDBFL66   	.equ	0xf00642e4	; Read Data and Bit Flip Register 66
MC50_RDBFL7    	.equ	0xf006426e	; Read Data and Bit Flip Register 7
MC50_RDBFL8    	.equ	0xf0064270	; Read Data and Bit Flip Register 8
MC50_RDBFL9    	.equ	0xf0064272	; Read Data and Bit Flip Register 9
MC50_REVID     	.equ	0xf006420c	; Revision ID Register
MC51_CONFIG0   	.equ	0xf0064300	; Configuration Register 0
MC51_CONFIG1   	.equ	0xf0064302	; Configuration Register 1
MC51_ECCD      	.equ	0xf0064310	; Memory ECC Detection Register
MC51_ECCS      	.equ	0xf006430e	; ECC Safety Register
MC51_ERRINFO0  	.equ	0xf00643f2	; Error Information Register 0
MC51_ERRINFO1  	.equ	0xf00643f4	; Error Information Register 1
MC51_ERRINFO2  	.equ	0xf00643f6	; Error Information Register 2
MC51_ERRINFO3  	.equ	0xf00643f8	; Error Information Register 3
MC51_ERRINFO4  	.equ	0xf00643fa	; Error Information Register 4
MC51_ETRR0     	.equ	0xf0064312	; Error Tracking Register 0
MC51_ETRR1     	.equ	0xf0064314	; Error Tracking Register 1
MC51_ETRR2     	.equ	0xf0064316	; Error Tracking Register 2
MC51_ETRR3     	.equ	0xf0064318	; Error Tracking Register 3
MC51_ETRR4     	.equ	0xf006431a	; Error Tracking Register 4
MC51_MCONTROL  	.equ	0xf0064304	; MBIST Control Register
MC51_MSTATUS   	.equ	0xf0064306	; Status Register
MC51_RANGE     	.equ	0xf0064308	; Range Register, single address mode
MC51_RDBFL0    	.equ	0xf0064360	; Read Data and Bit Flip Register 0
MC51_RDBFL1    	.equ	0xf0064362	; Read Data and Bit Flip Register 1
MC51_RDBFL10   	.equ	0xf0064374	; Read Data and Bit Flip Register 10
MC51_RDBFL11   	.equ	0xf0064376	; Read Data and Bit Flip Register 11
MC51_RDBFL12   	.equ	0xf0064378	; Read Data and Bit Flip Register 12
MC51_RDBFL13   	.equ	0xf006437a	; Read Data and Bit Flip Register 13
MC51_RDBFL14   	.equ	0xf006437c	; Read Data and Bit Flip Register 14
MC51_RDBFL15   	.equ	0xf006437e	; Read Data and Bit Flip Register 15
MC51_RDBFL16   	.equ	0xf0064380	; Read Data and Bit Flip Register 16
MC51_RDBFL17   	.equ	0xf0064382	; Read Data and Bit Flip Register 17
MC51_RDBFL18   	.equ	0xf0064384	; Read Data and Bit Flip Register 18
MC51_RDBFL19   	.equ	0xf0064386	; Read Data and Bit Flip Register 19
MC51_RDBFL2    	.equ	0xf0064364	; Read Data and Bit Flip Register 2
MC51_RDBFL20   	.equ	0xf0064388	; Read Data and Bit Flip Register 20
MC51_RDBFL21   	.equ	0xf006438a	; Read Data and Bit Flip Register 21
MC51_RDBFL22   	.equ	0xf006438c	; Read Data and Bit Flip Register 22
MC51_RDBFL23   	.equ	0xf006438e	; Read Data and Bit Flip Register 23
MC51_RDBFL24   	.equ	0xf0064390	; Read Data and Bit Flip Register 24
MC51_RDBFL25   	.equ	0xf0064392	; Read Data and Bit Flip Register 25
MC51_RDBFL26   	.equ	0xf0064394	; Read Data and Bit Flip Register 26
MC51_RDBFL27   	.equ	0xf0064396	; Read Data and Bit Flip Register 27
MC51_RDBFL28   	.equ	0xf0064398	; Read Data and Bit Flip Register 28
MC51_RDBFL29   	.equ	0xf006439a	; Read Data and Bit Flip Register 29
MC51_RDBFL3    	.equ	0xf0064366	; Read Data and Bit Flip Register 3
MC51_RDBFL30   	.equ	0xf006439c	; Read Data and Bit Flip Register 30
MC51_RDBFL31   	.equ	0xf006439e	; Read Data and Bit Flip Register 31
MC51_RDBFL32   	.equ	0xf00643a0	; Read Data and Bit Flip Register 32
MC51_RDBFL33   	.equ	0xf00643a2	; Read Data and Bit Flip Register 33
MC51_RDBFL34   	.equ	0xf00643a4	; Read Data and Bit Flip Register 34
MC51_RDBFL35   	.equ	0xf00643a6	; Read Data and Bit Flip Register 35
MC51_RDBFL36   	.equ	0xf00643a8	; Read Data and Bit Flip Register 36
MC51_RDBFL37   	.equ	0xf00643aa	; Read Data and Bit Flip Register 37
MC51_RDBFL38   	.equ	0xf00643ac	; Read Data and Bit Flip Register 38
MC51_RDBFL39   	.equ	0xf00643ae	; Read Data and Bit Flip Register 39
MC51_RDBFL4    	.equ	0xf0064368	; Read Data and Bit Flip Register 4
MC51_RDBFL40   	.equ	0xf00643b0	; Read Data and Bit Flip Register 40
MC51_RDBFL41   	.equ	0xf00643b2	; Read Data and Bit Flip Register 41
MC51_RDBFL42   	.equ	0xf00643b4	; Read Data and Bit Flip Register 42
MC51_RDBFL43   	.equ	0xf00643b6	; Read Data and Bit Flip Register 43
MC51_RDBFL44   	.equ	0xf00643b8	; Read Data and Bit Flip Register 44
MC51_RDBFL45   	.equ	0xf00643ba	; Read Data and Bit Flip Register 45
MC51_RDBFL46   	.equ	0xf00643bc	; Read Data and Bit Flip Register 46
MC51_RDBFL47   	.equ	0xf00643be	; Read Data and Bit Flip Register 47
MC51_RDBFL48   	.equ	0xf00643c0	; Read Data and Bit Flip Register 48
MC51_RDBFL49   	.equ	0xf00643c2	; Read Data and Bit Flip Register 49
MC51_RDBFL5    	.equ	0xf006436a	; Read Data and Bit Flip Register 5
MC51_RDBFL50   	.equ	0xf00643c4	; Read Data and Bit Flip Register 50
MC51_RDBFL51   	.equ	0xf00643c6	; Read Data and Bit Flip Register 51
MC51_RDBFL52   	.equ	0xf00643c8	; Read Data and Bit Flip Register 52
MC51_RDBFL53   	.equ	0xf00643ca	; Read Data and Bit Flip Register 53
MC51_RDBFL54   	.equ	0xf00643cc	; Read Data and Bit Flip Register 54
MC51_RDBFL55   	.equ	0xf00643ce	; Read Data and Bit Flip Register 55
MC51_RDBFL56   	.equ	0xf00643d0	; Read Data and Bit Flip Register 56
MC51_RDBFL57   	.equ	0xf00643d2	; Read Data and Bit Flip Register 57
MC51_RDBFL58   	.equ	0xf00643d4	; Read Data and Bit Flip Register 58
MC51_RDBFL59   	.equ	0xf00643d6	; Read Data and Bit Flip Register 59
MC51_RDBFL6    	.equ	0xf006436c	; Read Data and Bit Flip Register 6
MC51_RDBFL60   	.equ	0xf00643d8	; Read Data and Bit Flip Register 60
MC51_RDBFL61   	.equ	0xf00643da	; Read Data and Bit Flip Register 61
MC51_RDBFL62   	.equ	0xf00643dc	; Read Data and Bit Flip Register 62
MC51_RDBFL63   	.equ	0xf00643de	; Read Data and Bit Flip Register 63
MC51_RDBFL64   	.equ	0xf00643e0	; Read Data and Bit Flip Register 64
MC51_RDBFL65   	.equ	0xf00643e2	; Read Data and Bit Flip Register 65
MC51_RDBFL66   	.equ	0xf00643e4	; Read Data and Bit Flip Register 66
MC51_RDBFL7    	.equ	0xf006436e	; Read Data and Bit Flip Register 7
MC51_RDBFL8    	.equ	0xf0064370	; Read Data and Bit Flip Register 8
MC51_RDBFL9    	.equ	0xf0064372	; Read Data and Bit Flip Register 9
MC51_REVID     	.equ	0xf006430c	; Revision ID Register
MC52_CONFIG0   	.equ	0xf0064400	; Configuration Register 0
MC52_CONFIG1   	.equ	0xf0064402	; Configuration Register 1
MC52_ECCD      	.equ	0xf0064410	; Memory ECC Detection Register
MC52_ECCS      	.equ	0xf006440e	; ECC Safety Register
MC52_ERRINFO0  	.equ	0xf00644f2	; Error Information Register 0
MC52_ERRINFO1  	.equ	0xf00644f4	; Error Information Register 1
MC52_ERRINFO2  	.equ	0xf00644f6	; Error Information Register 2
MC52_ERRINFO3  	.equ	0xf00644f8	; Error Information Register 3
MC52_ERRINFO4  	.equ	0xf00644fa	; Error Information Register 4
MC52_ETRR0     	.equ	0xf0064412	; Error Tracking Register 0
MC52_ETRR1     	.equ	0xf0064414	; Error Tracking Register 1
MC52_ETRR2     	.equ	0xf0064416	; Error Tracking Register 2
MC52_ETRR3     	.equ	0xf0064418	; Error Tracking Register 3
MC52_ETRR4     	.equ	0xf006441a	; Error Tracking Register 4
MC52_MCONTROL  	.equ	0xf0064404	; MBIST Control Register
MC52_MSTATUS   	.equ	0xf0064406	; Status Register
MC52_RANGE     	.equ	0xf0064408	; Range Register, single address mode
MC52_RDBFL0    	.equ	0xf0064460	; Read Data and Bit Flip Register 0
MC52_RDBFL1    	.equ	0xf0064462	; Read Data and Bit Flip Register 1
MC52_RDBFL10   	.equ	0xf0064474	; Read Data and Bit Flip Register 10
MC52_RDBFL11   	.equ	0xf0064476	; Read Data and Bit Flip Register 11
MC52_RDBFL12   	.equ	0xf0064478	; Read Data and Bit Flip Register 12
MC52_RDBFL13   	.equ	0xf006447a	; Read Data and Bit Flip Register 13
MC52_RDBFL14   	.equ	0xf006447c	; Read Data and Bit Flip Register 14
MC52_RDBFL15   	.equ	0xf006447e	; Read Data and Bit Flip Register 15
MC52_RDBFL16   	.equ	0xf0064480	; Read Data and Bit Flip Register 16
MC52_RDBFL17   	.equ	0xf0064482	; Read Data and Bit Flip Register 17
MC52_RDBFL18   	.equ	0xf0064484	; Read Data and Bit Flip Register 18
MC52_RDBFL19   	.equ	0xf0064486	; Read Data and Bit Flip Register 19
MC52_RDBFL2    	.equ	0xf0064464	; Read Data and Bit Flip Register 2
MC52_RDBFL20   	.equ	0xf0064488	; Read Data and Bit Flip Register 20
MC52_RDBFL21   	.equ	0xf006448a	; Read Data and Bit Flip Register 21
MC52_RDBFL22   	.equ	0xf006448c	; Read Data and Bit Flip Register 22
MC52_RDBFL23   	.equ	0xf006448e	; Read Data and Bit Flip Register 23
MC52_RDBFL24   	.equ	0xf0064490	; Read Data and Bit Flip Register 24
MC52_RDBFL25   	.equ	0xf0064492	; Read Data and Bit Flip Register 25
MC52_RDBFL26   	.equ	0xf0064494	; Read Data and Bit Flip Register 26
MC52_RDBFL27   	.equ	0xf0064496	; Read Data and Bit Flip Register 27
MC52_RDBFL28   	.equ	0xf0064498	; Read Data and Bit Flip Register 28
MC52_RDBFL29   	.equ	0xf006449a	; Read Data and Bit Flip Register 29
MC52_RDBFL3    	.equ	0xf0064466	; Read Data and Bit Flip Register 3
MC52_RDBFL30   	.equ	0xf006449c	; Read Data and Bit Flip Register 30
MC52_RDBFL31   	.equ	0xf006449e	; Read Data and Bit Flip Register 31
MC52_RDBFL32   	.equ	0xf00644a0	; Read Data and Bit Flip Register 32
MC52_RDBFL33   	.equ	0xf00644a2	; Read Data and Bit Flip Register 33
MC52_RDBFL34   	.equ	0xf00644a4	; Read Data and Bit Flip Register 34
MC52_RDBFL35   	.equ	0xf00644a6	; Read Data and Bit Flip Register 35
MC52_RDBFL36   	.equ	0xf00644a8	; Read Data and Bit Flip Register 36
MC52_RDBFL37   	.equ	0xf00644aa	; Read Data and Bit Flip Register 37
MC52_RDBFL38   	.equ	0xf00644ac	; Read Data and Bit Flip Register 38
MC52_RDBFL39   	.equ	0xf00644ae	; Read Data and Bit Flip Register 39
MC52_RDBFL4    	.equ	0xf0064468	; Read Data and Bit Flip Register 4
MC52_RDBFL40   	.equ	0xf00644b0	; Read Data and Bit Flip Register 40
MC52_RDBFL41   	.equ	0xf00644b2	; Read Data and Bit Flip Register 41
MC52_RDBFL42   	.equ	0xf00644b4	; Read Data and Bit Flip Register 42
MC52_RDBFL43   	.equ	0xf00644b6	; Read Data and Bit Flip Register 43
MC52_RDBFL44   	.equ	0xf00644b8	; Read Data and Bit Flip Register 44
MC52_RDBFL45   	.equ	0xf00644ba	; Read Data and Bit Flip Register 45
MC52_RDBFL46   	.equ	0xf00644bc	; Read Data and Bit Flip Register 46
MC52_RDBFL47   	.equ	0xf00644be	; Read Data and Bit Flip Register 47
MC52_RDBFL48   	.equ	0xf00644c0	; Read Data and Bit Flip Register 48
MC52_RDBFL49   	.equ	0xf00644c2	; Read Data and Bit Flip Register 49
MC52_RDBFL5    	.equ	0xf006446a	; Read Data and Bit Flip Register 5
MC52_RDBFL50   	.equ	0xf00644c4	; Read Data and Bit Flip Register 50
MC52_RDBFL51   	.equ	0xf00644c6	; Read Data and Bit Flip Register 51
MC52_RDBFL52   	.equ	0xf00644c8	; Read Data and Bit Flip Register 52
MC52_RDBFL53   	.equ	0xf00644ca	; Read Data and Bit Flip Register 53
MC52_RDBFL54   	.equ	0xf00644cc	; Read Data and Bit Flip Register 54
MC52_RDBFL55   	.equ	0xf00644ce	; Read Data and Bit Flip Register 55
MC52_RDBFL56   	.equ	0xf00644d0	; Read Data and Bit Flip Register 56
MC52_RDBFL57   	.equ	0xf00644d2	; Read Data and Bit Flip Register 57
MC52_RDBFL58   	.equ	0xf00644d4	; Read Data and Bit Flip Register 58
MC52_RDBFL59   	.equ	0xf00644d6	; Read Data and Bit Flip Register 59
MC52_RDBFL6    	.equ	0xf006446c	; Read Data and Bit Flip Register 6
MC52_RDBFL60   	.equ	0xf00644d8	; Read Data and Bit Flip Register 60
MC52_RDBFL61   	.equ	0xf00644da	; Read Data and Bit Flip Register 61
MC52_RDBFL62   	.equ	0xf00644dc	; Read Data and Bit Flip Register 62
MC52_RDBFL63   	.equ	0xf00644de	; Read Data and Bit Flip Register 63
MC52_RDBFL64   	.equ	0xf00644e0	; Read Data and Bit Flip Register 64
MC52_RDBFL65   	.equ	0xf00644e2	; Read Data and Bit Flip Register 65
MC52_RDBFL66   	.equ	0xf00644e4	; Read Data and Bit Flip Register 66
MC52_RDBFL7    	.equ	0xf006446e	; Read Data and Bit Flip Register 7
MC52_RDBFL8    	.equ	0xf0064470	; Read Data and Bit Flip Register 8
MC52_RDBFL9    	.equ	0xf0064472	; Read Data and Bit Flip Register 9
MC52_REVID     	.equ	0xf006440c	; Revision ID Register
MC53_CONFIG0   	.equ	0xf0064500	; Configuration Register 0
MC53_CONFIG1   	.equ	0xf0064502	; Configuration Register 1
MC53_ECCD      	.equ	0xf0064510	; Memory ECC Detection Register
MC53_ECCS      	.equ	0xf006450e	; ECC Safety Register
MC53_ERRINFO0  	.equ	0xf00645f2	; Error Information Register 0
MC53_ERRINFO1  	.equ	0xf00645f4	; Error Information Register 1
MC53_ERRINFO2  	.equ	0xf00645f6	; Error Information Register 2
MC53_ERRINFO3  	.equ	0xf00645f8	; Error Information Register 3
MC53_ERRINFO4  	.equ	0xf00645fa	; Error Information Register 4
MC53_ETRR0     	.equ	0xf0064512	; Error Tracking Register 0
MC53_ETRR1     	.equ	0xf0064514	; Error Tracking Register 1
MC53_ETRR2     	.equ	0xf0064516	; Error Tracking Register 2
MC53_ETRR3     	.equ	0xf0064518	; Error Tracking Register 3
MC53_ETRR4     	.equ	0xf006451a	; Error Tracking Register 4
MC53_MCONTROL  	.equ	0xf0064504	; MBIST Control Register
MC53_MSTATUS   	.equ	0xf0064506	; Status Register
MC53_RANGE     	.equ	0xf0064508	; Range Register, single address mode
MC53_RDBFL0    	.equ	0xf0064560	; Read Data and Bit Flip Register 0
MC53_RDBFL1    	.equ	0xf0064562	; Read Data and Bit Flip Register 1
MC53_RDBFL10   	.equ	0xf0064574	; Read Data and Bit Flip Register 10
MC53_RDBFL11   	.equ	0xf0064576	; Read Data and Bit Flip Register 11
MC53_RDBFL12   	.equ	0xf0064578	; Read Data and Bit Flip Register 12
MC53_RDBFL13   	.equ	0xf006457a	; Read Data and Bit Flip Register 13
MC53_RDBFL14   	.equ	0xf006457c	; Read Data and Bit Flip Register 14
MC53_RDBFL15   	.equ	0xf006457e	; Read Data and Bit Flip Register 15
MC53_RDBFL16   	.equ	0xf0064580	; Read Data and Bit Flip Register 16
MC53_RDBFL17   	.equ	0xf0064582	; Read Data and Bit Flip Register 17
MC53_RDBFL18   	.equ	0xf0064584	; Read Data and Bit Flip Register 18
MC53_RDBFL19   	.equ	0xf0064586	; Read Data and Bit Flip Register 19
MC53_RDBFL2    	.equ	0xf0064564	; Read Data and Bit Flip Register 2
MC53_RDBFL20   	.equ	0xf0064588	; Read Data and Bit Flip Register 20
MC53_RDBFL21   	.equ	0xf006458a	; Read Data and Bit Flip Register 21
MC53_RDBFL22   	.equ	0xf006458c	; Read Data and Bit Flip Register 22
MC53_RDBFL23   	.equ	0xf006458e	; Read Data and Bit Flip Register 23
MC53_RDBFL24   	.equ	0xf0064590	; Read Data and Bit Flip Register 24
MC53_RDBFL25   	.equ	0xf0064592	; Read Data and Bit Flip Register 25
MC53_RDBFL26   	.equ	0xf0064594	; Read Data and Bit Flip Register 26
MC53_RDBFL27   	.equ	0xf0064596	; Read Data and Bit Flip Register 27
MC53_RDBFL28   	.equ	0xf0064598	; Read Data and Bit Flip Register 28
MC53_RDBFL29   	.equ	0xf006459a	; Read Data and Bit Flip Register 29
MC53_RDBFL3    	.equ	0xf0064566	; Read Data and Bit Flip Register 3
MC53_RDBFL30   	.equ	0xf006459c	; Read Data and Bit Flip Register 30
MC53_RDBFL31   	.equ	0xf006459e	; Read Data and Bit Flip Register 31
MC53_RDBFL32   	.equ	0xf00645a0	; Read Data and Bit Flip Register 32
MC53_RDBFL33   	.equ	0xf00645a2	; Read Data and Bit Flip Register 33
MC53_RDBFL34   	.equ	0xf00645a4	; Read Data and Bit Flip Register 34
MC53_RDBFL35   	.equ	0xf00645a6	; Read Data and Bit Flip Register 35
MC53_RDBFL36   	.equ	0xf00645a8	; Read Data and Bit Flip Register 36
MC53_RDBFL37   	.equ	0xf00645aa	; Read Data and Bit Flip Register 37
MC53_RDBFL38   	.equ	0xf00645ac	; Read Data and Bit Flip Register 38
MC53_RDBFL39   	.equ	0xf00645ae	; Read Data and Bit Flip Register 39
MC53_RDBFL4    	.equ	0xf0064568	; Read Data and Bit Flip Register 4
MC53_RDBFL40   	.equ	0xf00645b0	; Read Data and Bit Flip Register 40
MC53_RDBFL41   	.equ	0xf00645b2	; Read Data and Bit Flip Register 41
MC53_RDBFL42   	.equ	0xf00645b4	; Read Data and Bit Flip Register 42
MC53_RDBFL43   	.equ	0xf00645b6	; Read Data and Bit Flip Register 43
MC53_RDBFL44   	.equ	0xf00645b8	; Read Data and Bit Flip Register 44
MC53_RDBFL45   	.equ	0xf00645ba	; Read Data and Bit Flip Register 45
MC53_RDBFL46   	.equ	0xf00645bc	; Read Data and Bit Flip Register 46
MC53_RDBFL47   	.equ	0xf00645be	; Read Data and Bit Flip Register 47
MC53_RDBFL48   	.equ	0xf00645c0	; Read Data and Bit Flip Register 48
MC53_RDBFL49   	.equ	0xf00645c2	; Read Data and Bit Flip Register 49
MC53_RDBFL5    	.equ	0xf006456a	; Read Data and Bit Flip Register 5
MC53_RDBFL50   	.equ	0xf00645c4	; Read Data and Bit Flip Register 50
MC53_RDBFL51   	.equ	0xf00645c6	; Read Data and Bit Flip Register 51
MC53_RDBFL52   	.equ	0xf00645c8	; Read Data and Bit Flip Register 52
MC53_RDBFL53   	.equ	0xf00645ca	; Read Data and Bit Flip Register 53
MC53_RDBFL54   	.equ	0xf00645cc	; Read Data and Bit Flip Register 54
MC53_RDBFL55   	.equ	0xf00645ce	; Read Data and Bit Flip Register 55
MC53_RDBFL56   	.equ	0xf00645d0	; Read Data and Bit Flip Register 56
MC53_RDBFL57   	.equ	0xf00645d2	; Read Data and Bit Flip Register 57
MC53_RDBFL58   	.equ	0xf00645d4	; Read Data and Bit Flip Register 58
MC53_RDBFL59   	.equ	0xf00645d6	; Read Data and Bit Flip Register 59
MC53_RDBFL6    	.equ	0xf006456c	; Read Data and Bit Flip Register 6
MC53_RDBFL60   	.equ	0xf00645d8	; Read Data and Bit Flip Register 60
MC53_RDBFL61   	.equ	0xf00645da	; Read Data and Bit Flip Register 61
MC53_RDBFL62   	.equ	0xf00645dc	; Read Data and Bit Flip Register 62
MC53_RDBFL63   	.equ	0xf00645de	; Read Data and Bit Flip Register 63
MC53_RDBFL64   	.equ	0xf00645e0	; Read Data and Bit Flip Register 64
MC53_RDBFL65   	.equ	0xf00645e2	; Read Data and Bit Flip Register 65
MC53_RDBFL66   	.equ	0xf00645e4	; Read Data and Bit Flip Register 66
MC53_RDBFL7    	.equ	0xf006456e	; Read Data and Bit Flip Register 7
MC53_RDBFL8    	.equ	0xf0064570	; Read Data and Bit Flip Register 8
MC53_RDBFL9    	.equ	0xf0064572	; Read Data and Bit Flip Register 9
MC53_REVID     	.equ	0xf006450c	; Revision ID Register
MC54_CONFIG0   	.equ	0xf0064600	; Configuration Register 0
MC54_CONFIG1   	.equ	0xf0064602	; Configuration Register 1
MC54_ECCD      	.equ	0xf0064610	; Memory ECC Detection Register
MC54_ECCS      	.equ	0xf006460e	; ECC Safety Register
MC54_ERRINFO0  	.equ	0xf00646f2	; Error Information Register 0
MC54_ERRINFO1  	.equ	0xf00646f4	; Error Information Register 1
MC54_ERRINFO2  	.equ	0xf00646f6	; Error Information Register 2
MC54_ERRINFO3  	.equ	0xf00646f8	; Error Information Register 3
MC54_ERRINFO4  	.equ	0xf00646fa	; Error Information Register 4
MC54_ETRR0     	.equ	0xf0064612	; Error Tracking Register 0
MC54_ETRR1     	.equ	0xf0064614	; Error Tracking Register 1
MC54_ETRR2     	.equ	0xf0064616	; Error Tracking Register 2
MC54_ETRR3     	.equ	0xf0064618	; Error Tracking Register 3
MC54_ETRR4     	.equ	0xf006461a	; Error Tracking Register 4
MC54_MCONTROL  	.equ	0xf0064604	; MBIST Control Register
MC54_MSTATUS   	.equ	0xf0064606	; Status Register
MC54_RANGE     	.equ	0xf0064608	; Range Register, single address mode
MC54_RDBFL0    	.equ	0xf0064660	; Read Data and Bit Flip Register 0
MC54_RDBFL1    	.equ	0xf0064662	; Read Data and Bit Flip Register 1
MC54_RDBFL10   	.equ	0xf0064674	; Read Data and Bit Flip Register 10
MC54_RDBFL11   	.equ	0xf0064676	; Read Data and Bit Flip Register 11
MC54_RDBFL12   	.equ	0xf0064678	; Read Data and Bit Flip Register 12
MC54_RDBFL13   	.equ	0xf006467a	; Read Data and Bit Flip Register 13
MC54_RDBFL14   	.equ	0xf006467c	; Read Data and Bit Flip Register 14
MC54_RDBFL15   	.equ	0xf006467e	; Read Data and Bit Flip Register 15
MC54_RDBFL16   	.equ	0xf0064680	; Read Data and Bit Flip Register 16
MC54_RDBFL17   	.equ	0xf0064682	; Read Data and Bit Flip Register 17
MC54_RDBFL18   	.equ	0xf0064684	; Read Data and Bit Flip Register 18
MC54_RDBFL19   	.equ	0xf0064686	; Read Data and Bit Flip Register 19
MC54_RDBFL2    	.equ	0xf0064664	; Read Data and Bit Flip Register 2
MC54_RDBFL20   	.equ	0xf0064688	; Read Data and Bit Flip Register 20
MC54_RDBFL21   	.equ	0xf006468a	; Read Data and Bit Flip Register 21
MC54_RDBFL22   	.equ	0xf006468c	; Read Data and Bit Flip Register 22
MC54_RDBFL23   	.equ	0xf006468e	; Read Data and Bit Flip Register 23
MC54_RDBFL24   	.equ	0xf0064690	; Read Data and Bit Flip Register 24
MC54_RDBFL25   	.equ	0xf0064692	; Read Data and Bit Flip Register 25
MC54_RDBFL26   	.equ	0xf0064694	; Read Data and Bit Flip Register 26
MC54_RDBFL27   	.equ	0xf0064696	; Read Data and Bit Flip Register 27
MC54_RDBFL28   	.equ	0xf0064698	; Read Data and Bit Flip Register 28
MC54_RDBFL29   	.equ	0xf006469a	; Read Data and Bit Flip Register 29
MC54_RDBFL3    	.equ	0xf0064666	; Read Data and Bit Flip Register 3
MC54_RDBFL30   	.equ	0xf006469c	; Read Data and Bit Flip Register 30
MC54_RDBFL31   	.equ	0xf006469e	; Read Data and Bit Flip Register 31
MC54_RDBFL32   	.equ	0xf00646a0	; Read Data and Bit Flip Register 32
MC54_RDBFL33   	.equ	0xf00646a2	; Read Data and Bit Flip Register 33
MC54_RDBFL34   	.equ	0xf00646a4	; Read Data and Bit Flip Register 34
MC54_RDBFL35   	.equ	0xf00646a6	; Read Data and Bit Flip Register 35
MC54_RDBFL36   	.equ	0xf00646a8	; Read Data and Bit Flip Register 36
MC54_RDBFL37   	.equ	0xf00646aa	; Read Data and Bit Flip Register 37
MC54_RDBFL38   	.equ	0xf00646ac	; Read Data and Bit Flip Register 38
MC54_RDBFL39   	.equ	0xf00646ae	; Read Data and Bit Flip Register 39
MC54_RDBFL4    	.equ	0xf0064668	; Read Data and Bit Flip Register 4
MC54_RDBFL40   	.equ	0xf00646b0	; Read Data and Bit Flip Register 40
MC54_RDBFL41   	.equ	0xf00646b2	; Read Data and Bit Flip Register 41
MC54_RDBFL42   	.equ	0xf00646b4	; Read Data and Bit Flip Register 42
MC54_RDBFL43   	.equ	0xf00646b6	; Read Data and Bit Flip Register 43
MC54_RDBFL44   	.equ	0xf00646b8	; Read Data and Bit Flip Register 44
MC54_RDBFL45   	.equ	0xf00646ba	; Read Data and Bit Flip Register 45
MC54_RDBFL46   	.equ	0xf00646bc	; Read Data and Bit Flip Register 46
MC54_RDBFL47   	.equ	0xf00646be	; Read Data and Bit Flip Register 47
MC54_RDBFL48   	.equ	0xf00646c0	; Read Data and Bit Flip Register 48
MC54_RDBFL49   	.equ	0xf00646c2	; Read Data and Bit Flip Register 49
MC54_RDBFL5    	.equ	0xf006466a	; Read Data and Bit Flip Register 5
MC54_RDBFL50   	.equ	0xf00646c4	; Read Data and Bit Flip Register 50
MC54_RDBFL51   	.equ	0xf00646c6	; Read Data and Bit Flip Register 51
MC54_RDBFL52   	.equ	0xf00646c8	; Read Data and Bit Flip Register 52
MC54_RDBFL53   	.equ	0xf00646ca	; Read Data and Bit Flip Register 53
MC54_RDBFL54   	.equ	0xf00646cc	; Read Data and Bit Flip Register 54
MC54_RDBFL55   	.equ	0xf00646ce	; Read Data and Bit Flip Register 55
MC54_RDBFL56   	.equ	0xf00646d0	; Read Data and Bit Flip Register 56
MC54_RDBFL57   	.equ	0xf00646d2	; Read Data and Bit Flip Register 57
MC54_RDBFL58   	.equ	0xf00646d4	; Read Data and Bit Flip Register 58
MC54_RDBFL59   	.equ	0xf00646d6	; Read Data and Bit Flip Register 59
MC54_RDBFL6    	.equ	0xf006466c	; Read Data and Bit Flip Register 6
MC54_RDBFL60   	.equ	0xf00646d8	; Read Data and Bit Flip Register 60
MC54_RDBFL61   	.equ	0xf00646da	; Read Data and Bit Flip Register 61
MC54_RDBFL62   	.equ	0xf00646dc	; Read Data and Bit Flip Register 62
MC54_RDBFL63   	.equ	0xf00646de	; Read Data and Bit Flip Register 63
MC54_RDBFL64   	.equ	0xf00646e0	; Read Data and Bit Flip Register 64
MC54_RDBFL65   	.equ	0xf00646e2	; Read Data and Bit Flip Register 65
MC54_RDBFL66   	.equ	0xf00646e4	; Read Data and Bit Flip Register 66
MC54_RDBFL7    	.equ	0xf006466e	; Read Data and Bit Flip Register 7
MC54_RDBFL8    	.equ	0xf0064670	; Read Data and Bit Flip Register 8
MC54_RDBFL9    	.equ	0xf0064672	; Read Data and Bit Flip Register 9
MC54_REVID     	.equ	0xf006460c	; Revision ID Register
MC55_CONFIG0   	.equ	0xf0064700	; Configuration Register 0
MC55_CONFIG1   	.equ	0xf0064702	; Configuration Register 1
MC55_ECCD      	.equ	0xf0064710	; Memory ECC Detection Register
MC55_ECCS      	.equ	0xf006470e	; ECC Safety Register
MC55_ERRINFO0  	.equ	0xf00647f2	; Error Information Register 0
MC55_ERRINFO1  	.equ	0xf00647f4	; Error Information Register 1
MC55_ERRINFO2  	.equ	0xf00647f6	; Error Information Register 2
MC55_ERRINFO3  	.equ	0xf00647f8	; Error Information Register 3
MC55_ERRINFO4  	.equ	0xf00647fa	; Error Information Register 4
MC55_ETRR0     	.equ	0xf0064712	; Error Tracking Register 0
MC55_ETRR1     	.equ	0xf0064714	; Error Tracking Register 1
MC55_ETRR2     	.equ	0xf0064716	; Error Tracking Register 2
MC55_ETRR3     	.equ	0xf0064718	; Error Tracking Register 3
MC55_ETRR4     	.equ	0xf006471a	; Error Tracking Register 4
MC55_MCONTROL  	.equ	0xf0064704	; MBIST Control Register
MC55_MSTATUS   	.equ	0xf0064706	; Status Register
MC55_RANGE     	.equ	0xf0064708	; Range Register, single address mode
MC55_RDBFL0    	.equ	0xf0064760	; Read Data and Bit Flip Register 0
MC55_RDBFL1    	.equ	0xf0064762	; Read Data and Bit Flip Register 1
MC55_RDBFL10   	.equ	0xf0064774	; Read Data and Bit Flip Register 10
MC55_RDBFL11   	.equ	0xf0064776	; Read Data and Bit Flip Register 11
MC55_RDBFL12   	.equ	0xf0064778	; Read Data and Bit Flip Register 12
MC55_RDBFL13   	.equ	0xf006477a	; Read Data and Bit Flip Register 13
MC55_RDBFL14   	.equ	0xf006477c	; Read Data and Bit Flip Register 14
MC55_RDBFL15   	.equ	0xf006477e	; Read Data and Bit Flip Register 15
MC55_RDBFL16   	.equ	0xf0064780	; Read Data and Bit Flip Register 16
MC55_RDBFL17   	.equ	0xf0064782	; Read Data and Bit Flip Register 17
MC55_RDBFL18   	.equ	0xf0064784	; Read Data and Bit Flip Register 18
MC55_RDBFL19   	.equ	0xf0064786	; Read Data and Bit Flip Register 19
MC55_RDBFL2    	.equ	0xf0064764	; Read Data and Bit Flip Register 2
MC55_RDBFL20   	.equ	0xf0064788	; Read Data and Bit Flip Register 20
MC55_RDBFL21   	.equ	0xf006478a	; Read Data and Bit Flip Register 21
MC55_RDBFL22   	.equ	0xf006478c	; Read Data and Bit Flip Register 22
MC55_RDBFL23   	.equ	0xf006478e	; Read Data and Bit Flip Register 23
MC55_RDBFL24   	.equ	0xf0064790	; Read Data and Bit Flip Register 24
MC55_RDBFL25   	.equ	0xf0064792	; Read Data and Bit Flip Register 25
MC55_RDBFL26   	.equ	0xf0064794	; Read Data and Bit Flip Register 26
MC55_RDBFL27   	.equ	0xf0064796	; Read Data and Bit Flip Register 27
MC55_RDBFL28   	.equ	0xf0064798	; Read Data and Bit Flip Register 28
MC55_RDBFL29   	.equ	0xf006479a	; Read Data and Bit Flip Register 29
MC55_RDBFL3    	.equ	0xf0064766	; Read Data and Bit Flip Register 3
MC55_RDBFL30   	.equ	0xf006479c	; Read Data and Bit Flip Register 30
MC55_RDBFL31   	.equ	0xf006479e	; Read Data and Bit Flip Register 31
MC55_RDBFL32   	.equ	0xf00647a0	; Read Data and Bit Flip Register 32
MC55_RDBFL33   	.equ	0xf00647a2	; Read Data and Bit Flip Register 33
MC55_RDBFL34   	.equ	0xf00647a4	; Read Data and Bit Flip Register 34
MC55_RDBFL35   	.equ	0xf00647a6	; Read Data and Bit Flip Register 35
MC55_RDBFL36   	.equ	0xf00647a8	; Read Data and Bit Flip Register 36
MC55_RDBFL37   	.equ	0xf00647aa	; Read Data and Bit Flip Register 37
MC55_RDBFL38   	.equ	0xf00647ac	; Read Data and Bit Flip Register 38
MC55_RDBFL39   	.equ	0xf00647ae	; Read Data and Bit Flip Register 39
MC55_RDBFL4    	.equ	0xf0064768	; Read Data and Bit Flip Register 4
MC55_RDBFL40   	.equ	0xf00647b0	; Read Data and Bit Flip Register 40
MC55_RDBFL41   	.equ	0xf00647b2	; Read Data and Bit Flip Register 41
MC55_RDBFL42   	.equ	0xf00647b4	; Read Data and Bit Flip Register 42
MC55_RDBFL43   	.equ	0xf00647b6	; Read Data and Bit Flip Register 43
MC55_RDBFL44   	.equ	0xf00647b8	; Read Data and Bit Flip Register 44
MC55_RDBFL45   	.equ	0xf00647ba	; Read Data and Bit Flip Register 45
MC55_RDBFL46   	.equ	0xf00647bc	; Read Data and Bit Flip Register 46
MC55_RDBFL47   	.equ	0xf00647be	; Read Data and Bit Flip Register 47
MC55_RDBFL48   	.equ	0xf00647c0	; Read Data and Bit Flip Register 48
MC55_RDBFL49   	.equ	0xf00647c2	; Read Data and Bit Flip Register 49
MC55_RDBFL5    	.equ	0xf006476a	; Read Data and Bit Flip Register 5
MC55_RDBFL50   	.equ	0xf00647c4	; Read Data and Bit Flip Register 50
MC55_RDBFL51   	.equ	0xf00647c6	; Read Data and Bit Flip Register 51
MC55_RDBFL52   	.equ	0xf00647c8	; Read Data and Bit Flip Register 52
MC55_RDBFL53   	.equ	0xf00647ca	; Read Data and Bit Flip Register 53
MC55_RDBFL54   	.equ	0xf00647cc	; Read Data and Bit Flip Register 54
MC55_RDBFL55   	.equ	0xf00647ce	; Read Data and Bit Flip Register 55
MC55_RDBFL56   	.equ	0xf00647d0	; Read Data and Bit Flip Register 56
MC55_RDBFL57   	.equ	0xf00647d2	; Read Data and Bit Flip Register 57
MC55_RDBFL58   	.equ	0xf00647d4	; Read Data and Bit Flip Register 58
MC55_RDBFL59   	.equ	0xf00647d6	; Read Data and Bit Flip Register 59
MC55_RDBFL6    	.equ	0xf006476c	; Read Data and Bit Flip Register 6
MC55_RDBFL60   	.equ	0xf00647d8	; Read Data and Bit Flip Register 60
MC55_RDBFL61   	.equ	0xf00647da	; Read Data and Bit Flip Register 61
MC55_RDBFL62   	.equ	0xf00647dc	; Read Data and Bit Flip Register 62
MC55_RDBFL63   	.equ	0xf00647de	; Read Data and Bit Flip Register 63
MC55_RDBFL64   	.equ	0xf00647e0	; Read Data and Bit Flip Register 64
MC55_RDBFL65   	.equ	0xf00647e2	; Read Data and Bit Flip Register 65
MC55_RDBFL66   	.equ	0xf00647e4	; Read Data and Bit Flip Register 66
MC55_RDBFL7    	.equ	0xf006476e	; Read Data and Bit Flip Register 7
MC55_RDBFL8    	.equ	0xf0064770	; Read Data and Bit Flip Register 8
MC55_RDBFL9    	.equ	0xf0064772	; Read Data and Bit Flip Register 9
MC55_REVID     	.equ	0xf006470c	; Revision ID Register
MC56_CONFIG0   	.equ	0xf0064800	; Configuration Register 0
MC56_CONFIG1   	.equ	0xf0064802	; Configuration Register 1
MC56_ECCD      	.equ	0xf0064810	; Memory ECC Detection Register
MC56_ECCS      	.equ	0xf006480e	; ECC Safety Register
MC56_ERRINFO0  	.equ	0xf00648f2	; Error Information Register 0
MC56_ERRINFO1  	.equ	0xf00648f4	; Error Information Register 1
MC56_ERRINFO2  	.equ	0xf00648f6	; Error Information Register 2
MC56_ERRINFO3  	.equ	0xf00648f8	; Error Information Register 3
MC56_ERRINFO4  	.equ	0xf00648fa	; Error Information Register 4
MC56_ETRR0     	.equ	0xf0064812	; Error Tracking Register 0
MC56_ETRR1     	.equ	0xf0064814	; Error Tracking Register 1
MC56_ETRR2     	.equ	0xf0064816	; Error Tracking Register 2
MC56_ETRR3     	.equ	0xf0064818	; Error Tracking Register 3
MC56_ETRR4     	.equ	0xf006481a	; Error Tracking Register 4
MC56_MCONTROL  	.equ	0xf0064804	; MBIST Control Register
MC56_MSTATUS   	.equ	0xf0064806	; Status Register
MC56_RANGE     	.equ	0xf0064808	; Range Register, single address mode
MC56_RDBFL0    	.equ	0xf0064860	; Read Data and Bit Flip Register 0
MC56_RDBFL1    	.equ	0xf0064862	; Read Data and Bit Flip Register 1
MC56_RDBFL10   	.equ	0xf0064874	; Read Data and Bit Flip Register 10
MC56_RDBFL11   	.equ	0xf0064876	; Read Data and Bit Flip Register 11
MC56_RDBFL12   	.equ	0xf0064878	; Read Data and Bit Flip Register 12
MC56_RDBFL13   	.equ	0xf006487a	; Read Data and Bit Flip Register 13
MC56_RDBFL14   	.equ	0xf006487c	; Read Data and Bit Flip Register 14
MC56_RDBFL15   	.equ	0xf006487e	; Read Data and Bit Flip Register 15
MC56_RDBFL16   	.equ	0xf0064880	; Read Data and Bit Flip Register 16
MC56_RDBFL17   	.equ	0xf0064882	; Read Data and Bit Flip Register 17
MC56_RDBFL18   	.equ	0xf0064884	; Read Data and Bit Flip Register 18
MC56_RDBFL19   	.equ	0xf0064886	; Read Data and Bit Flip Register 19
MC56_RDBFL2    	.equ	0xf0064864	; Read Data and Bit Flip Register 2
MC56_RDBFL20   	.equ	0xf0064888	; Read Data and Bit Flip Register 20
MC56_RDBFL21   	.equ	0xf006488a	; Read Data and Bit Flip Register 21
MC56_RDBFL22   	.equ	0xf006488c	; Read Data and Bit Flip Register 22
MC56_RDBFL23   	.equ	0xf006488e	; Read Data and Bit Flip Register 23
MC56_RDBFL24   	.equ	0xf0064890	; Read Data and Bit Flip Register 24
MC56_RDBFL25   	.equ	0xf0064892	; Read Data and Bit Flip Register 25
MC56_RDBFL26   	.equ	0xf0064894	; Read Data and Bit Flip Register 26
MC56_RDBFL27   	.equ	0xf0064896	; Read Data and Bit Flip Register 27
MC56_RDBFL28   	.equ	0xf0064898	; Read Data and Bit Flip Register 28
MC56_RDBFL29   	.equ	0xf006489a	; Read Data and Bit Flip Register 29
MC56_RDBFL3    	.equ	0xf0064866	; Read Data and Bit Flip Register 3
MC56_RDBFL30   	.equ	0xf006489c	; Read Data and Bit Flip Register 30
MC56_RDBFL31   	.equ	0xf006489e	; Read Data and Bit Flip Register 31
MC56_RDBFL32   	.equ	0xf00648a0	; Read Data and Bit Flip Register 32
MC56_RDBFL33   	.equ	0xf00648a2	; Read Data and Bit Flip Register 33
MC56_RDBFL34   	.equ	0xf00648a4	; Read Data and Bit Flip Register 34
MC56_RDBFL35   	.equ	0xf00648a6	; Read Data and Bit Flip Register 35
MC56_RDBFL36   	.equ	0xf00648a8	; Read Data and Bit Flip Register 36
MC56_RDBFL37   	.equ	0xf00648aa	; Read Data and Bit Flip Register 37
MC56_RDBFL38   	.equ	0xf00648ac	; Read Data and Bit Flip Register 38
MC56_RDBFL39   	.equ	0xf00648ae	; Read Data and Bit Flip Register 39
MC56_RDBFL4    	.equ	0xf0064868	; Read Data and Bit Flip Register 4
MC56_RDBFL40   	.equ	0xf00648b0	; Read Data and Bit Flip Register 40
MC56_RDBFL41   	.equ	0xf00648b2	; Read Data and Bit Flip Register 41
MC56_RDBFL42   	.equ	0xf00648b4	; Read Data and Bit Flip Register 42
MC56_RDBFL43   	.equ	0xf00648b6	; Read Data and Bit Flip Register 43
MC56_RDBFL44   	.equ	0xf00648b8	; Read Data and Bit Flip Register 44
MC56_RDBFL45   	.equ	0xf00648ba	; Read Data and Bit Flip Register 45
MC56_RDBFL46   	.equ	0xf00648bc	; Read Data and Bit Flip Register 46
MC56_RDBFL47   	.equ	0xf00648be	; Read Data and Bit Flip Register 47
MC56_RDBFL48   	.equ	0xf00648c0	; Read Data and Bit Flip Register 48
MC56_RDBFL49   	.equ	0xf00648c2	; Read Data and Bit Flip Register 49
MC56_RDBFL5    	.equ	0xf006486a	; Read Data and Bit Flip Register 5
MC56_RDBFL50   	.equ	0xf00648c4	; Read Data and Bit Flip Register 50
MC56_RDBFL51   	.equ	0xf00648c6	; Read Data and Bit Flip Register 51
MC56_RDBFL52   	.equ	0xf00648c8	; Read Data and Bit Flip Register 52
MC56_RDBFL53   	.equ	0xf00648ca	; Read Data and Bit Flip Register 53
MC56_RDBFL54   	.equ	0xf00648cc	; Read Data and Bit Flip Register 54
MC56_RDBFL55   	.equ	0xf00648ce	; Read Data and Bit Flip Register 55
MC56_RDBFL56   	.equ	0xf00648d0	; Read Data and Bit Flip Register 56
MC56_RDBFL57   	.equ	0xf00648d2	; Read Data and Bit Flip Register 57
MC56_RDBFL58   	.equ	0xf00648d4	; Read Data and Bit Flip Register 58
MC56_RDBFL59   	.equ	0xf00648d6	; Read Data and Bit Flip Register 59
MC56_RDBFL6    	.equ	0xf006486c	; Read Data and Bit Flip Register 6
MC56_RDBFL60   	.equ	0xf00648d8	; Read Data and Bit Flip Register 60
MC56_RDBFL61   	.equ	0xf00648da	; Read Data and Bit Flip Register 61
MC56_RDBFL62   	.equ	0xf00648dc	; Read Data and Bit Flip Register 62
MC56_RDBFL63   	.equ	0xf00648de	; Read Data and Bit Flip Register 63
MC56_RDBFL64   	.equ	0xf00648e0	; Read Data and Bit Flip Register 64
MC56_RDBFL65   	.equ	0xf00648e2	; Read Data and Bit Flip Register 65
MC56_RDBFL66   	.equ	0xf00648e4	; Read Data and Bit Flip Register 66
MC56_RDBFL7    	.equ	0xf006486e	; Read Data and Bit Flip Register 7
MC56_RDBFL8    	.equ	0xf0064870	; Read Data and Bit Flip Register 8
MC56_RDBFL9    	.equ	0xf0064872	; Read Data and Bit Flip Register 9
MC56_REVID     	.equ	0xf006480c	; Revision ID Register
MC57_CONFIG0   	.equ	0xf0064900	; Configuration Register 0
MC57_CONFIG1   	.equ	0xf0064902	; Configuration Register 1
MC57_ECCD      	.equ	0xf0064910	; Memory ECC Detection Register
MC57_ECCS      	.equ	0xf006490e	; ECC Safety Register
MC57_ERRINFO0  	.equ	0xf00649f2	; Error Information Register 0
MC57_ERRINFO1  	.equ	0xf00649f4	; Error Information Register 1
MC57_ERRINFO2  	.equ	0xf00649f6	; Error Information Register 2
MC57_ERRINFO3  	.equ	0xf00649f8	; Error Information Register 3
MC57_ERRINFO4  	.equ	0xf00649fa	; Error Information Register 4
MC57_ETRR0     	.equ	0xf0064912	; Error Tracking Register 0
MC57_ETRR1     	.equ	0xf0064914	; Error Tracking Register 1
MC57_ETRR2     	.equ	0xf0064916	; Error Tracking Register 2
MC57_ETRR3     	.equ	0xf0064918	; Error Tracking Register 3
MC57_ETRR4     	.equ	0xf006491a	; Error Tracking Register 4
MC57_MCONTROL  	.equ	0xf0064904	; MBIST Control Register
MC57_MSTATUS   	.equ	0xf0064906	; Status Register
MC57_RANGE     	.equ	0xf0064908	; Range Register, single address mode
MC57_RDBFL0    	.equ	0xf0064960	; Read Data and Bit Flip Register 0
MC57_RDBFL1    	.equ	0xf0064962	; Read Data and Bit Flip Register 1
MC57_RDBFL10   	.equ	0xf0064974	; Read Data and Bit Flip Register 10
MC57_RDBFL11   	.equ	0xf0064976	; Read Data and Bit Flip Register 11
MC57_RDBFL12   	.equ	0xf0064978	; Read Data and Bit Flip Register 12
MC57_RDBFL13   	.equ	0xf006497a	; Read Data and Bit Flip Register 13
MC57_RDBFL14   	.equ	0xf006497c	; Read Data and Bit Flip Register 14
MC57_RDBFL15   	.equ	0xf006497e	; Read Data and Bit Flip Register 15
MC57_RDBFL16   	.equ	0xf0064980	; Read Data and Bit Flip Register 16
MC57_RDBFL17   	.equ	0xf0064982	; Read Data and Bit Flip Register 17
MC57_RDBFL18   	.equ	0xf0064984	; Read Data and Bit Flip Register 18
MC57_RDBFL19   	.equ	0xf0064986	; Read Data and Bit Flip Register 19
MC57_RDBFL2    	.equ	0xf0064964	; Read Data and Bit Flip Register 2
MC57_RDBFL20   	.equ	0xf0064988	; Read Data and Bit Flip Register 20
MC57_RDBFL21   	.equ	0xf006498a	; Read Data and Bit Flip Register 21
MC57_RDBFL22   	.equ	0xf006498c	; Read Data and Bit Flip Register 22
MC57_RDBFL23   	.equ	0xf006498e	; Read Data and Bit Flip Register 23
MC57_RDBFL24   	.equ	0xf0064990	; Read Data and Bit Flip Register 24
MC57_RDBFL25   	.equ	0xf0064992	; Read Data and Bit Flip Register 25
MC57_RDBFL26   	.equ	0xf0064994	; Read Data and Bit Flip Register 26
MC57_RDBFL27   	.equ	0xf0064996	; Read Data and Bit Flip Register 27
MC57_RDBFL28   	.equ	0xf0064998	; Read Data and Bit Flip Register 28
MC57_RDBFL29   	.equ	0xf006499a	; Read Data and Bit Flip Register 29
MC57_RDBFL3    	.equ	0xf0064966	; Read Data and Bit Flip Register 3
MC57_RDBFL30   	.equ	0xf006499c	; Read Data and Bit Flip Register 30
MC57_RDBFL31   	.equ	0xf006499e	; Read Data and Bit Flip Register 31
MC57_RDBFL32   	.equ	0xf00649a0	; Read Data and Bit Flip Register 32
MC57_RDBFL33   	.equ	0xf00649a2	; Read Data and Bit Flip Register 33
MC57_RDBFL34   	.equ	0xf00649a4	; Read Data and Bit Flip Register 34
MC57_RDBFL35   	.equ	0xf00649a6	; Read Data and Bit Flip Register 35
MC57_RDBFL36   	.equ	0xf00649a8	; Read Data and Bit Flip Register 36
MC57_RDBFL37   	.equ	0xf00649aa	; Read Data and Bit Flip Register 37
MC57_RDBFL38   	.equ	0xf00649ac	; Read Data and Bit Flip Register 38
MC57_RDBFL39   	.equ	0xf00649ae	; Read Data and Bit Flip Register 39
MC57_RDBFL4    	.equ	0xf0064968	; Read Data and Bit Flip Register 4
MC57_RDBFL40   	.equ	0xf00649b0	; Read Data and Bit Flip Register 40
MC57_RDBFL41   	.equ	0xf00649b2	; Read Data and Bit Flip Register 41
MC57_RDBFL42   	.equ	0xf00649b4	; Read Data and Bit Flip Register 42
MC57_RDBFL43   	.equ	0xf00649b6	; Read Data and Bit Flip Register 43
MC57_RDBFL44   	.equ	0xf00649b8	; Read Data and Bit Flip Register 44
MC57_RDBFL45   	.equ	0xf00649ba	; Read Data and Bit Flip Register 45
MC57_RDBFL46   	.equ	0xf00649bc	; Read Data and Bit Flip Register 46
MC57_RDBFL47   	.equ	0xf00649be	; Read Data and Bit Flip Register 47
MC57_RDBFL48   	.equ	0xf00649c0	; Read Data and Bit Flip Register 48
MC57_RDBFL49   	.equ	0xf00649c2	; Read Data and Bit Flip Register 49
MC57_RDBFL5    	.equ	0xf006496a	; Read Data and Bit Flip Register 5
MC57_RDBFL50   	.equ	0xf00649c4	; Read Data and Bit Flip Register 50
MC57_RDBFL51   	.equ	0xf00649c6	; Read Data and Bit Flip Register 51
MC57_RDBFL52   	.equ	0xf00649c8	; Read Data and Bit Flip Register 52
MC57_RDBFL53   	.equ	0xf00649ca	; Read Data and Bit Flip Register 53
MC57_RDBFL54   	.equ	0xf00649cc	; Read Data and Bit Flip Register 54
MC57_RDBFL55   	.equ	0xf00649ce	; Read Data and Bit Flip Register 55
MC57_RDBFL56   	.equ	0xf00649d0	; Read Data and Bit Flip Register 56
MC57_RDBFL57   	.equ	0xf00649d2	; Read Data and Bit Flip Register 57
MC57_RDBFL58   	.equ	0xf00649d4	; Read Data and Bit Flip Register 58
MC57_RDBFL59   	.equ	0xf00649d6	; Read Data and Bit Flip Register 59
MC57_RDBFL6    	.equ	0xf006496c	; Read Data and Bit Flip Register 6
MC57_RDBFL60   	.equ	0xf00649d8	; Read Data and Bit Flip Register 60
MC57_RDBFL61   	.equ	0xf00649da	; Read Data and Bit Flip Register 61
MC57_RDBFL62   	.equ	0xf00649dc	; Read Data and Bit Flip Register 62
MC57_RDBFL63   	.equ	0xf00649de	; Read Data and Bit Flip Register 63
MC57_RDBFL64   	.equ	0xf00649e0	; Read Data and Bit Flip Register 64
MC57_RDBFL65   	.equ	0xf00649e2	; Read Data and Bit Flip Register 65
MC57_RDBFL66   	.equ	0xf00649e4	; Read Data and Bit Flip Register 66
MC57_RDBFL7    	.equ	0xf006496e	; Read Data and Bit Flip Register 7
MC57_RDBFL8    	.equ	0xf0064970	; Read Data and Bit Flip Register 8
MC57_RDBFL9    	.equ	0xf0064972	; Read Data and Bit Flip Register 9
MC57_REVID     	.equ	0xf006490c	; Revision ID Register
MC58_CONFIG0   	.equ	0xf0064a00	; Configuration Register 0
MC58_CONFIG1   	.equ	0xf0064a02	; Configuration Register 1
MC58_ECCD      	.equ	0xf0064a10	; Memory ECC Detection Register
MC58_ECCS      	.equ	0xf0064a0e	; ECC Safety Register
MC58_ERRINFO0  	.equ	0xf0064af2	; Error Information Register 0
MC58_ERRINFO1  	.equ	0xf0064af4	; Error Information Register 1
MC58_ERRINFO2  	.equ	0xf0064af6	; Error Information Register 2
MC58_ERRINFO3  	.equ	0xf0064af8	; Error Information Register 3
MC58_ERRINFO4  	.equ	0xf0064afa	; Error Information Register 4
MC58_ETRR0     	.equ	0xf0064a12	; Error Tracking Register 0
MC58_ETRR1     	.equ	0xf0064a14	; Error Tracking Register 1
MC58_ETRR2     	.equ	0xf0064a16	; Error Tracking Register 2
MC58_ETRR3     	.equ	0xf0064a18	; Error Tracking Register 3
MC58_ETRR4     	.equ	0xf0064a1a	; Error Tracking Register 4
MC58_MCONTROL  	.equ	0xf0064a04	; MBIST Control Register
MC58_MSTATUS   	.equ	0xf0064a06	; Status Register
MC58_RANGE     	.equ	0xf0064a08	; Range Register, single address mode
MC58_RDBFL0    	.equ	0xf0064a60	; Read Data and Bit Flip Register 0
MC58_RDBFL1    	.equ	0xf0064a62	; Read Data and Bit Flip Register 1
MC58_RDBFL10   	.equ	0xf0064a74	; Read Data and Bit Flip Register 10
MC58_RDBFL11   	.equ	0xf0064a76	; Read Data and Bit Flip Register 11
MC58_RDBFL12   	.equ	0xf0064a78	; Read Data and Bit Flip Register 12
MC58_RDBFL13   	.equ	0xf0064a7a	; Read Data and Bit Flip Register 13
MC58_RDBFL14   	.equ	0xf0064a7c	; Read Data and Bit Flip Register 14
MC58_RDBFL15   	.equ	0xf0064a7e	; Read Data and Bit Flip Register 15
MC58_RDBFL16   	.equ	0xf0064a80	; Read Data and Bit Flip Register 16
MC58_RDBFL17   	.equ	0xf0064a82	; Read Data and Bit Flip Register 17
MC58_RDBFL18   	.equ	0xf0064a84	; Read Data and Bit Flip Register 18
MC58_RDBFL19   	.equ	0xf0064a86	; Read Data and Bit Flip Register 19
MC58_RDBFL2    	.equ	0xf0064a64	; Read Data and Bit Flip Register 2
MC58_RDBFL20   	.equ	0xf0064a88	; Read Data and Bit Flip Register 20
MC58_RDBFL21   	.equ	0xf0064a8a	; Read Data and Bit Flip Register 21
MC58_RDBFL22   	.equ	0xf0064a8c	; Read Data and Bit Flip Register 22
MC58_RDBFL23   	.equ	0xf0064a8e	; Read Data and Bit Flip Register 23
MC58_RDBFL24   	.equ	0xf0064a90	; Read Data and Bit Flip Register 24
MC58_RDBFL25   	.equ	0xf0064a92	; Read Data and Bit Flip Register 25
MC58_RDBFL26   	.equ	0xf0064a94	; Read Data and Bit Flip Register 26
MC58_RDBFL27   	.equ	0xf0064a96	; Read Data and Bit Flip Register 27
MC58_RDBFL28   	.equ	0xf0064a98	; Read Data and Bit Flip Register 28
MC58_RDBFL29   	.equ	0xf0064a9a	; Read Data and Bit Flip Register 29
MC58_RDBFL3    	.equ	0xf0064a66	; Read Data and Bit Flip Register 3
MC58_RDBFL30   	.equ	0xf0064a9c	; Read Data and Bit Flip Register 30
MC58_RDBFL31   	.equ	0xf0064a9e	; Read Data and Bit Flip Register 31
MC58_RDBFL32   	.equ	0xf0064aa0	; Read Data and Bit Flip Register 32
MC58_RDBFL33   	.equ	0xf0064aa2	; Read Data and Bit Flip Register 33
MC58_RDBFL34   	.equ	0xf0064aa4	; Read Data and Bit Flip Register 34
MC58_RDBFL35   	.equ	0xf0064aa6	; Read Data and Bit Flip Register 35
MC58_RDBFL36   	.equ	0xf0064aa8	; Read Data and Bit Flip Register 36
MC58_RDBFL37   	.equ	0xf0064aaa	; Read Data and Bit Flip Register 37
MC58_RDBFL38   	.equ	0xf0064aac	; Read Data and Bit Flip Register 38
MC58_RDBFL39   	.equ	0xf0064aae	; Read Data and Bit Flip Register 39
MC58_RDBFL4    	.equ	0xf0064a68	; Read Data and Bit Flip Register 4
MC58_RDBFL40   	.equ	0xf0064ab0	; Read Data and Bit Flip Register 40
MC58_RDBFL41   	.equ	0xf0064ab2	; Read Data and Bit Flip Register 41
MC58_RDBFL42   	.equ	0xf0064ab4	; Read Data and Bit Flip Register 42
MC58_RDBFL43   	.equ	0xf0064ab6	; Read Data and Bit Flip Register 43
MC58_RDBFL44   	.equ	0xf0064ab8	; Read Data and Bit Flip Register 44
MC58_RDBFL45   	.equ	0xf0064aba	; Read Data and Bit Flip Register 45
MC58_RDBFL46   	.equ	0xf0064abc	; Read Data and Bit Flip Register 46
MC58_RDBFL47   	.equ	0xf0064abe	; Read Data and Bit Flip Register 47
MC58_RDBFL48   	.equ	0xf0064ac0	; Read Data and Bit Flip Register 48
MC58_RDBFL49   	.equ	0xf0064ac2	; Read Data and Bit Flip Register 49
MC58_RDBFL5    	.equ	0xf0064a6a	; Read Data and Bit Flip Register 5
MC58_RDBFL50   	.equ	0xf0064ac4	; Read Data and Bit Flip Register 50
MC58_RDBFL51   	.equ	0xf0064ac6	; Read Data and Bit Flip Register 51
MC58_RDBFL52   	.equ	0xf0064ac8	; Read Data and Bit Flip Register 52
MC58_RDBFL53   	.equ	0xf0064aca	; Read Data and Bit Flip Register 53
MC58_RDBFL54   	.equ	0xf0064acc	; Read Data and Bit Flip Register 54
MC58_RDBFL55   	.equ	0xf0064ace	; Read Data and Bit Flip Register 55
MC58_RDBFL56   	.equ	0xf0064ad0	; Read Data and Bit Flip Register 56
MC58_RDBFL57   	.equ	0xf0064ad2	; Read Data and Bit Flip Register 57
MC58_RDBFL58   	.equ	0xf0064ad4	; Read Data and Bit Flip Register 58
MC58_RDBFL59   	.equ	0xf0064ad6	; Read Data and Bit Flip Register 59
MC58_RDBFL6    	.equ	0xf0064a6c	; Read Data and Bit Flip Register 6
MC58_RDBFL60   	.equ	0xf0064ad8	; Read Data and Bit Flip Register 60
MC58_RDBFL61   	.equ	0xf0064ada	; Read Data and Bit Flip Register 61
MC58_RDBFL62   	.equ	0xf0064adc	; Read Data and Bit Flip Register 62
MC58_RDBFL63   	.equ	0xf0064ade	; Read Data and Bit Flip Register 63
MC58_RDBFL64   	.equ	0xf0064ae0	; Read Data and Bit Flip Register 64
MC58_RDBFL65   	.equ	0xf0064ae2	; Read Data and Bit Flip Register 65
MC58_RDBFL66   	.equ	0xf0064ae4	; Read Data and Bit Flip Register 66
MC58_RDBFL7    	.equ	0xf0064a6e	; Read Data and Bit Flip Register 7
MC58_RDBFL8    	.equ	0xf0064a70	; Read Data and Bit Flip Register 8
MC58_RDBFL9    	.equ	0xf0064a72	; Read Data and Bit Flip Register 9
MC58_REVID     	.equ	0xf0064a0c	; Revision ID Register
MC59_CONFIG0   	.equ	0xf0064b00	; Configuration Register 0
MC59_CONFIG1   	.equ	0xf0064b02	; Configuration Register 1
MC59_ECCD      	.equ	0xf0064b10	; Memory ECC Detection Register
MC59_ECCS      	.equ	0xf0064b0e	; ECC Safety Register
MC59_ERRINFO0  	.equ	0xf0064bf2	; Error Information Register 0
MC59_ERRINFO1  	.equ	0xf0064bf4	; Error Information Register 1
MC59_ERRINFO2  	.equ	0xf0064bf6	; Error Information Register 2
MC59_ERRINFO3  	.equ	0xf0064bf8	; Error Information Register 3
MC59_ERRINFO4  	.equ	0xf0064bfa	; Error Information Register 4
MC59_ETRR0     	.equ	0xf0064b12	; Error Tracking Register 0
MC59_ETRR1     	.equ	0xf0064b14	; Error Tracking Register 1
MC59_ETRR2     	.equ	0xf0064b16	; Error Tracking Register 2
MC59_ETRR3     	.equ	0xf0064b18	; Error Tracking Register 3
MC59_ETRR4     	.equ	0xf0064b1a	; Error Tracking Register 4
MC59_MCONTROL  	.equ	0xf0064b04	; MBIST Control Register
MC59_MSTATUS   	.equ	0xf0064b06	; Status Register
MC59_RANGE     	.equ	0xf0064b08	; Range Register, single address mode
MC59_RDBFL0    	.equ	0xf0064b60	; Read Data and Bit Flip Register 0
MC59_RDBFL1    	.equ	0xf0064b62	; Read Data and Bit Flip Register 1
MC59_RDBFL10   	.equ	0xf0064b74	; Read Data and Bit Flip Register 10
MC59_RDBFL11   	.equ	0xf0064b76	; Read Data and Bit Flip Register 11
MC59_RDBFL12   	.equ	0xf0064b78	; Read Data and Bit Flip Register 12
MC59_RDBFL13   	.equ	0xf0064b7a	; Read Data and Bit Flip Register 13
MC59_RDBFL14   	.equ	0xf0064b7c	; Read Data and Bit Flip Register 14
MC59_RDBFL15   	.equ	0xf0064b7e	; Read Data and Bit Flip Register 15
MC59_RDBFL16   	.equ	0xf0064b80	; Read Data and Bit Flip Register 16
MC59_RDBFL17   	.equ	0xf0064b82	; Read Data and Bit Flip Register 17
MC59_RDBFL18   	.equ	0xf0064b84	; Read Data and Bit Flip Register 18
MC59_RDBFL19   	.equ	0xf0064b86	; Read Data and Bit Flip Register 19
MC59_RDBFL2    	.equ	0xf0064b64	; Read Data and Bit Flip Register 2
MC59_RDBFL20   	.equ	0xf0064b88	; Read Data and Bit Flip Register 20
MC59_RDBFL21   	.equ	0xf0064b8a	; Read Data and Bit Flip Register 21
MC59_RDBFL22   	.equ	0xf0064b8c	; Read Data and Bit Flip Register 22
MC59_RDBFL23   	.equ	0xf0064b8e	; Read Data and Bit Flip Register 23
MC59_RDBFL24   	.equ	0xf0064b90	; Read Data and Bit Flip Register 24
MC59_RDBFL25   	.equ	0xf0064b92	; Read Data and Bit Flip Register 25
MC59_RDBFL26   	.equ	0xf0064b94	; Read Data and Bit Flip Register 26
MC59_RDBFL27   	.equ	0xf0064b96	; Read Data and Bit Flip Register 27
MC59_RDBFL28   	.equ	0xf0064b98	; Read Data and Bit Flip Register 28
MC59_RDBFL29   	.equ	0xf0064b9a	; Read Data and Bit Flip Register 29
MC59_RDBFL3    	.equ	0xf0064b66	; Read Data and Bit Flip Register 3
MC59_RDBFL30   	.equ	0xf0064b9c	; Read Data and Bit Flip Register 30
MC59_RDBFL31   	.equ	0xf0064b9e	; Read Data and Bit Flip Register 31
MC59_RDBFL32   	.equ	0xf0064ba0	; Read Data and Bit Flip Register 32
MC59_RDBFL33   	.equ	0xf0064ba2	; Read Data and Bit Flip Register 33
MC59_RDBFL34   	.equ	0xf0064ba4	; Read Data and Bit Flip Register 34
MC59_RDBFL35   	.equ	0xf0064ba6	; Read Data and Bit Flip Register 35
MC59_RDBFL36   	.equ	0xf0064ba8	; Read Data and Bit Flip Register 36
MC59_RDBFL37   	.equ	0xf0064baa	; Read Data and Bit Flip Register 37
MC59_RDBFL38   	.equ	0xf0064bac	; Read Data and Bit Flip Register 38
MC59_RDBFL39   	.equ	0xf0064bae	; Read Data and Bit Flip Register 39
MC59_RDBFL4    	.equ	0xf0064b68	; Read Data and Bit Flip Register 4
MC59_RDBFL40   	.equ	0xf0064bb0	; Read Data and Bit Flip Register 40
MC59_RDBFL41   	.equ	0xf0064bb2	; Read Data and Bit Flip Register 41
MC59_RDBFL42   	.equ	0xf0064bb4	; Read Data and Bit Flip Register 42
MC59_RDBFL43   	.equ	0xf0064bb6	; Read Data and Bit Flip Register 43
MC59_RDBFL44   	.equ	0xf0064bb8	; Read Data and Bit Flip Register 44
MC59_RDBFL45   	.equ	0xf0064bba	; Read Data and Bit Flip Register 45
MC59_RDBFL46   	.equ	0xf0064bbc	; Read Data and Bit Flip Register 46
MC59_RDBFL47   	.equ	0xf0064bbe	; Read Data and Bit Flip Register 47
MC59_RDBFL48   	.equ	0xf0064bc0	; Read Data and Bit Flip Register 48
MC59_RDBFL49   	.equ	0xf0064bc2	; Read Data and Bit Flip Register 49
MC59_RDBFL5    	.equ	0xf0064b6a	; Read Data and Bit Flip Register 5
MC59_RDBFL50   	.equ	0xf0064bc4	; Read Data and Bit Flip Register 50
MC59_RDBFL51   	.equ	0xf0064bc6	; Read Data and Bit Flip Register 51
MC59_RDBFL52   	.equ	0xf0064bc8	; Read Data and Bit Flip Register 52
MC59_RDBFL53   	.equ	0xf0064bca	; Read Data and Bit Flip Register 53
MC59_RDBFL54   	.equ	0xf0064bcc	; Read Data and Bit Flip Register 54
MC59_RDBFL55   	.equ	0xf0064bce	; Read Data and Bit Flip Register 55
MC59_RDBFL56   	.equ	0xf0064bd0	; Read Data and Bit Flip Register 56
MC59_RDBFL57   	.equ	0xf0064bd2	; Read Data and Bit Flip Register 57
MC59_RDBFL58   	.equ	0xf0064bd4	; Read Data and Bit Flip Register 58
MC59_RDBFL59   	.equ	0xf0064bd6	; Read Data and Bit Flip Register 59
MC59_RDBFL6    	.equ	0xf0064b6c	; Read Data and Bit Flip Register 6
MC59_RDBFL60   	.equ	0xf0064bd8	; Read Data and Bit Flip Register 60
MC59_RDBFL61   	.equ	0xf0064bda	; Read Data and Bit Flip Register 61
MC59_RDBFL62   	.equ	0xf0064bdc	; Read Data and Bit Flip Register 62
MC59_RDBFL63   	.equ	0xf0064bde	; Read Data and Bit Flip Register 63
MC59_RDBFL64   	.equ	0xf0064be0	; Read Data and Bit Flip Register 64
MC59_RDBFL65   	.equ	0xf0064be2	; Read Data and Bit Flip Register 65
MC59_RDBFL66   	.equ	0xf0064be4	; Read Data and Bit Flip Register 66
MC59_RDBFL7    	.equ	0xf0064b6e	; Read Data and Bit Flip Register 7
MC59_RDBFL8    	.equ	0xf0064b70	; Read Data and Bit Flip Register 8
MC59_RDBFL9    	.equ	0xf0064b72	; Read Data and Bit Flip Register 9
MC59_REVID     	.equ	0xf0064b0c	; Revision ID Register
MC5_CONFIG0    	.equ	0xf0061500	; Configuration Register 0
MC5_CONFIG1    	.equ	0xf0061502	; Configuration Register 1
MC5_ECCD       	.equ	0xf0061510	; Memory ECC Detection Register
MC5_ECCS       	.equ	0xf006150e	; ECC Safety Register
MC5_ERRINFO0   	.equ	0xf00615f2	; Error Information Register 0
MC5_ERRINFO1   	.equ	0xf00615f4	; Error Information Register 1
MC5_ERRINFO2   	.equ	0xf00615f6	; Error Information Register 2
MC5_ERRINFO3   	.equ	0xf00615f8	; Error Information Register 3
MC5_ERRINFO4   	.equ	0xf00615fa	; Error Information Register 4
MC5_ETRR0      	.equ	0xf0061512	; Error Tracking Register 0
MC5_ETRR1      	.equ	0xf0061514	; Error Tracking Register 1
MC5_ETRR2      	.equ	0xf0061516	; Error Tracking Register 2
MC5_ETRR3      	.equ	0xf0061518	; Error Tracking Register 3
MC5_ETRR4      	.equ	0xf006151a	; Error Tracking Register 4
MC5_MCONTROL   	.equ	0xf0061504	; MBIST Control Register
MC5_MSTATUS    	.equ	0xf0061506	; Status Register
MC5_RANGE      	.equ	0xf0061508	; Range Register, single address mode
MC5_RDBFL0     	.equ	0xf0061560	; Read Data and Bit Flip Register 0
MC5_RDBFL1     	.equ	0xf0061562	; Read Data and Bit Flip Register 1
MC5_RDBFL10    	.equ	0xf0061574	; Read Data and Bit Flip Register 10
MC5_RDBFL11    	.equ	0xf0061576	; Read Data and Bit Flip Register 11
MC5_RDBFL12    	.equ	0xf0061578	; Read Data and Bit Flip Register 12
MC5_RDBFL13    	.equ	0xf006157a	; Read Data and Bit Flip Register 13
MC5_RDBFL14    	.equ	0xf006157c	; Read Data and Bit Flip Register 14
MC5_RDBFL15    	.equ	0xf006157e	; Read Data and Bit Flip Register 15
MC5_RDBFL16    	.equ	0xf0061580	; Read Data and Bit Flip Register 16
MC5_RDBFL17    	.equ	0xf0061582	; Read Data and Bit Flip Register 17
MC5_RDBFL18    	.equ	0xf0061584	; Read Data and Bit Flip Register 18
MC5_RDBFL19    	.equ	0xf0061586	; Read Data and Bit Flip Register 19
MC5_RDBFL2     	.equ	0xf0061564	; Read Data and Bit Flip Register 2
MC5_RDBFL20    	.equ	0xf0061588	; Read Data and Bit Flip Register 20
MC5_RDBFL21    	.equ	0xf006158a	; Read Data and Bit Flip Register 21
MC5_RDBFL22    	.equ	0xf006158c	; Read Data and Bit Flip Register 22
MC5_RDBFL23    	.equ	0xf006158e	; Read Data and Bit Flip Register 23
MC5_RDBFL24    	.equ	0xf0061590	; Read Data and Bit Flip Register 24
MC5_RDBFL25    	.equ	0xf0061592	; Read Data and Bit Flip Register 25
MC5_RDBFL26    	.equ	0xf0061594	; Read Data and Bit Flip Register 26
MC5_RDBFL27    	.equ	0xf0061596	; Read Data and Bit Flip Register 27
MC5_RDBFL28    	.equ	0xf0061598	; Read Data and Bit Flip Register 28
MC5_RDBFL29    	.equ	0xf006159a	; Read Data and Bit Flip Register 29
MC5_RDBFL3     	.equ	0xf0061566	; Read Data and Bit Flip Register 3
MC5_RDBFL30    	.equ	0xf006159c	; Read Data and Bit Flip Register 30
MC5_RDBFL31    	.equ	0xf006159e	; Read Data and Bit Flip Register 31
MC5_RDBFL32    	.equ	0xf00615a0	; Read Data and Bit Flip Register 32
MC5_RDBFL33    	.equ	0xf00615a2	; Read Data and Bit Flip Register 33
MC5_RDBFL34    	.equ	0xf00615a4	; Read Data and Bit Flip Register 34
MC5_RDBFL35    	.equ	0xf00615a6	; Read Data and Bit Flip Register 35
MC5_RDBFL36    	.equ	0xf00615a8	; Read Data and Bit Flip Register 36
MC5_RDBFL37    	.equ	0xf00615aa	; Read Data and Bit Flip Register 37
MC5_RDBFL38    	.equ	0xf00615ac	; Read Data and Bit Flip Register 38
MC5_RDBFL39    	.equ	0xf00615ae	; Read Data and Bit Flip Register 39
MC5_RDBFL4     	.equ	0xf0061568	; Read Data and Bit Flip Register 4
MC5_RDBFL40    	.equ	0xf00615b0	; Read Data and Bit Flip Register 40
MC5_RDBFL41    	.equ	0xf00615b2	; Read Data and Bit Flip Register 41
MC5_RDBFL42    	.equ	0xf00615b4	; Read Data and Bit Flip Register 42
MC5_RDBFL43    	.equ	0xf00615b6	; Read Data and Bit Flip Register 43
MC5_RDBFL44    	.equ	0xf00615b8	; Read Data and Bit Flip Register 44
MC5_RDBFL45    	.equ	0xf00615ba	; Read Data and Bit Flip Register 45
MC5_RDBFL46    	.equ	0xf00615bc	; Read Data and Bit Flip Register 46
MC5_RDBFL47    	.equ	0xf00615be	; Read Data and Bit Flip Register 47
MC5_RDBFL48    	.equ	0xf00615c0	; Read Data and Bit Flip Register 48
MC5_RDBFL49    	.equ	0xf00615c2	; Read Data and Bit Flip Register 49
MC5_RDBFL5     	.equ	0xf006156a	; Read Data and Bit Flip Register 5
MC5_RDBFL50    	.equ	0xf00615c4	; Read Data and Bit Flip Register 50
MC5_RDBFL51    	.equ	0xf00615c6	; Read Data and Bit Flip Register 51
MC5_RDBFL52    	.equ	0xf00615c8	; Read Data and Bit Flip Register 52
MC5_RDBFL53    	.equ	0xf00615ca	; Read Data and Bit Flip Register 53
MC5_RDBFL54    	.equ	0xf00615cc	; Read Data and Bit Flip Register 54
MC5_RDBFL55    	.equ	0xf00615ce	; Read Data and Bit Flip Register 55
MC5_RDBFL56    	.equ	0xf00615d0	; Read Data and Bit Flip Register 56
MC5_RDBFL57    	.equ	0xf00615d2	; Read Data and Bit Flip Register 57
MC5_RDBFL58    	.equ	0xf00615d4	; Read Data and Bit Flip Register 58
MC5_RDBFL59    	.equ	0xf00615d6	; Read Data and Bit Flip Register 59
MC5_RDBFL6     	.equ	0xf006156c	; Read Data and Bit Flip Register 6
MC5_RDBFL60    	.equ	0xf00615d8	; Read Data and Bit Flip Register 60
MC5_RDBFL61    	.equ	0xf00615da	; Read Data and Bit Flip Register 61
MC5_RDBFL62    	.equ	0xf00615dc	; Read Data and Bit Flip Register 62
MC5_RDBFL63    	.equ	0xf00615de	; Read Data and Bit Flip Register 63
MC5_RDBFL64    	.equ	0xf00615e0	; Read Data and Bit Flip Register 64
MC5_RDBFL65    	.equ	0xf00615e2	; Read Data and Bit Flip Register 65
MC5_RDBFL66    	.equ	0xf00615e4	; Read Data and Bit Flip Register 66
MC5_RDBFL7     	.equ	0xf006156e	; Read Data and Bit Flip Register 7
MC5_RDBFL8     	.equ	0xf0061570	; Read Data and Bit Flip Register 8
MC5_RDBFL9     	.equ	0xf0061572	; Read Data and Bit Flip Register 9
MC5_REVID      	.equ	0xf006150c	; Revision ID Register
MC60_CONFIG0   	.equ	0xf0064c00	; Configuration Register 0
MC60_CONFIG1   	.equ	0xf0064c02	; Configuration Register 1
MC60_ECCD      	.equ	0xf0064c10	; Memory ECC Detection Register
MC60_ECCS      	.equ	0xf0064c0e	; ECC Safety Register
MC60_ERRINFO0  	.equ	0xf0064cf2	; Error Information Register 0
MC60_ERRINFO1  	.equ	0xf0064cf4	; Error Information Register 1
MC60_ERRINFO2  	.equ	0xf0064cf6	; Error Information Register 2
MC60_ERRINFO3  	.equ	0xf0064cf8	; Error Information Register 3
MC60_ERRINFO4  	.equ	0xf0064cfa	; Error Information Register 4
MC60_ETRR0     	.equ	0xf0064c12	; Error Tracking Register 0
MC60_ETRR1     	.equ	0xf0064c14	; Error Tracking Register 1
MC60_ETRR2     	.equ	0xf0064c16	; Error Tracking Register 2
MC60_ETRR3     	.equ	0xf0064c18	; Error Tracking Register 3
MC60_ETRR4     	.equ	0xf0064c1a	; Error Tracking Register 4
MC60_MCONTROL  	.equ	0xf0064c04	; MBIST Control Register
MC60_MSTATUS   	.equ	0xf0064c06	; Status Register
MC60_RANGE     	.equ	0xf0064c08	; Range Register, single address mode
MC60_RDBFL0    	.equ	0xf0064c60	; Read Data and Bit Flip Register 0
MC60_RDBFL1    	.equ	0xf0064c62	; Read Data and Bit Flip Register 1
MC60_RDBFL10   	.equ	0xf0064c74	; Read Data and Bit Flip Register 10
MC60_RDBFL11   	.equ	0xf0064c76	; Read Data and Bit Flip Register 11
MC60_RDBFL12   	.equ	0xf0064c78	; Read Data and Bit Flip Register 12
MC60_RDBFL13   	.equ	0xf0064c7a	; Read Data and Bit Flip Register 13
MC60_RDBFL14   	.equ	0xf0064c7c	; Read Data and Bit Flip Register 14
MC60_RDBFL15   	.equ	0xf0064c7e	; Read Data and Bit Flip Register 15
MC60_RDBFL16   	.equ	0xf0064c80	; Read Data and Bit Flip Register 16
MC60_RDBFL17   	.equ	0xf0064c82	; Read Data and Bit Flip Register 17
MC60_RDBFL18   	.equ	0xf0064c84	; Read Data and Bit Flip Register 18
MC60_RDBFL19   	.equ	0xf0064c86	; Read Data and Bit Flip Register 19
MC60_RDBFL2    	.equ	0xf0064c64	; Read Data and Bit Flip Register 2
MC60_RDBFL20   	.equ	0xf0064c88	; Read Data and Bit Flip Register 20
MC60_RDBFL21   	.equ	0xf0064c8a	; Read Data and Bit Flip Register 21
MC60_RDBFL22   	.equ	0xf0064c8c	; Read Data and Bit Flip Register 22
MC60_RDBFL23   	.equ	0xf0064c8e	; Read Data and Bit Flip Register 23
MC60_RDBFL24   	.equ	0xf0064c90	; Read Data and Bit Flip Register 24
MC60_RDBFL25   	.equ	0xf0064c92	; Read Data and Bit Flip Register 25
MC60_RDBFL26   	.equ	0xf0064c94	; Read Data and Bit Flip Register 26
MC60_RDBFL27   	.equ	0xf0064c96	; Read Data and Bit Flip Register 27
MC60_RDBFL28   	.equ	0xf0064c98	; Read Data and Bit Flip Register 28
MC60_RDBFL29   	.equ	0xf0064c9a	; Read Data and Bit Flip Register 29
MC60_RDBFL3    	.equ	0xf0064c66	; Read Data and Bit Flip Register 3
MC60_RDBFL30   	.equ	0xf0064c9c	; Read Data and Bit Flip Register 30
MC60_RDBFL31   	.equ	0xf0064c9e	; Read Data and Bit Flip Register 31
MC60_RDBFL32   	.equ	0xf0064ca0	; Read Data and Bit Flip Register 32
MC60_RDBFL33   	.equ	0xf0064ca2	; Read Data and Bit Flip Register 33
MC60_RDBFL34   	.equ	0xf0064ca4	; Read Data and Bit Flip Register 34
MC60_RDBFL35   	.equ	0xf0064ca6	; Read Data and Bit Flip Register 35
MC60_RDBFL36   	.equ	0xf0064ca8	; Read Data and Bit Flip Register 36
MC60_RDBFL37   	.equ	0xf0064caa	; Read Data and Bit Flip Register 37
MC60_RDBFL38   	.equ	0xf0064cac	; Read Data and Bit Flip Register 38
MC60_RDBFL39   	.equ	0xf0064cae	; Read Data and Bit Flip Register 39
MC60_RDBFL4    	.equ	0xf0064c68	; Read Data and Bit Flip Register 4
MC60_RDBFL40   	.equ	0xf0064cb0	; Read Data and Bit Flip Register 40
MC60_RDBFL41   	.equ	0xf0064cb2	; Read Data and Bit Flip Register 41
MC60_RDBFL42   	.equ	0xf0064cb4	; Read Data and Bit Flip Register 42
MC60_RDBFL43   	.equ	0xf0064cb6	; Read Data and Bit Flip Register 43
MC60_RDBFL44   	.equ	0xf0064cb8	; Read Data and Bit Flip Register 44
MC60_RDBFL45   	.equ	0xf0064cba	; Read Data and Bit Flip Register 45
MC60_RDBFL46   	.equ	0xf0064cbc	; Read Data and Bit Flip Register 46
MC60_RDBFL47   	.equ	0xf0064cbe	; Read Data and Bit Flip Register 47
MC60_RDBFL48   	.equ	0xf0064cc0	; Read Data and Bit Flip Register 48
MC60_RDBFL49   	.equ	0xf0064cc2	; Read Data and Bit Flip Register 49
MC60_RDBFL5    	.equ	0xf0064c6a	; Read Data and Bit Flip Register 5
MC60_RDBFL50   	.equ	0xf0064cc4	; Read Data and Bit Flip Register 50
MC60_RDBFL51   	.equ	0xf0064cc6	; Read Data and Bit Flip Register 51
MC60_RDBFL52   	.equ	0xf0064cc8	; Read Data and Bit Flip Register 52
MC60_RDBFL53   	.equ	0xf0064cca	; Read Data and Bit Flip Register 53
MC60_RDBFL54   	.equ	0xf0064ccc	; Read Data and Bit Flip Register 54
MC60_RDBFL55   	.equ	0xf0064cce	; Read Data and Bit Flip Register 55
MC60_RDBFL56   	.equ	0xf0064cd0	; Read Data and Bit Flip Register 56
MC60_RDBFL57   	.equ	0xf0064cd2	; Read Data and Bit Flip Register 57
MC60_RDBFL58   	.equ	0xf0064cd4	; Read Data and Bit Flip Register 58
MC60_RDBFL59   	.equ	0xf0064cd6	; Read Data and Bit Flip Register 59
MC60_RDBFL6    	.equ	0xf0064c6c	; Read Data and Bit Flip Register 6
MC60_RDBFL60   	.equ	0xf0064cd8	; Read Data and Bit Flip Register 60
MC60_RDBFL61   	.equ	0xf0064cda	; Read Data and Bit Flip Register 61
MC60_RDBFL62   	.equ	0xf0064cdc	; Read Data and Bit Flip Register 62
MC60_RDBFL63   	.equ	0xf0064cde	; Read Data and Bit Flip Register 63
MC60_RDBFL64   	.equ	0xf0064ce0	; Read Data and Bit Flip Register 64
MC60_RDBFL65   	.equ	0xf0064ce2	; Read Data and Bit Flip Register 65
MC60_RDBFL66   	.equ	0xf0064ce4	; Read Data and Bit Flip Register 66
MC60_RDBFL7    	.equ	0xf0064c6e	; Read Data and Bit Flip Register 7
MC60_RDBFL8    	.equ	0xf0064c70	; Read Data and Bit Flip Register 8
MC60_RDBFL9    	.equ	0xf0064c72	; Read Data and Bit Flip Register 9
MC60_REVID     	.equ	0xf0064c0c	; Revision ID Register
MC61_CONFIG0   	.equ	0xf0064d00	; Configuration Register 0
MC61_CONFIG1   	.equ	0xf0064d02	; Configuration Register 1
MC61_ECCD      	.equ	0xf0064d10	; Memory ECC Detection Register
MC61_ECCS      	.equ	0xf0064d0e	; ECC Safety Register
MC61_ERRINFO0  	.equ	0xf0064df2	; Error Information Register 0
MC61_ERRINFO1  	.equ	0xf0064df4	; Error Information Register 1
MC61_ERRINFO2  	.equ	0xf0064df6	; Error Information Register 2
MC61_ERRINFO3  	.equ	0xf0064df8	; Error Information Register 3
MC61_ERRINFO4  	.equ	0xf0064dfa	; Error Information Register 4
MC61_ETRR0     	.equ	0xf0064d12	; Error Tracking Register 0
MC61_ETRR1     	.equ	0xf0064d14	; Error Tracking Register 1
MC61_ETRR2     	.equ	0xf0064d16	; Error Tracking Register 2
MC61_ETRR3     	.equ	0xf0064d18	; Error Tracking Register 3
MC61_ETRR4     	.equ	0xf0064d1a	; Error Tracking Register 4
MC61_MCONTROL  	.equ	0xf0064d04	; MBIST Control Register
MC61_MSTATUS   	.equ	0xf0064d06	; Status Register
MC61_RANGE     	.equ	0xf0064d08	; Range Register, single address mode
MC61_RDBFL0    	.equ	0xf0064d60	; Read Data and Bit Flip Register 0
MC61_RDBFL1    	.equ	0xf0064d62	; Read Data and Bit Flip Register 1
MC61_RDBFL10   	.equ	0xf0064d74	; Read Data and Bit Flip Register 10
MC61_RDBFL11   	.equ	0xf0064d76	; Read Data and Bit Flip Register 11
MC61_RDBFL12   	.equ	0xf0064d78	; Read Data and Bit Flip Register 12
MC61_RDBFL13   	.equ	0xf0064d7a	; Read Data and Bit Flip Register 13
MC61_RDBFL14   	.equ	0xf0064d7c	; Read Data and Bit Flip Register 14
MC61_RDBFL15   	.equ	0xf0064d7e	; Read Data and Bit Flip Register 15
MC61_RDBFL16   	.equ	0xf0064d80	; Read Data and Bit Flip Register 16
MC61_RDBFL17   	.equ	0xf0064d82	; Read Data and Bit Flip Register 17
MC61_RDBFL18   	.equ	0xf0064d84	; Read Data and Bit Flip Register 18
MC61_RDBFL19   	.equ	0xf0064d86	; Read Data and Bit Flip Register 19
MC61_RDBFL2    	.equ	0xf0064d64	; Read Data and Bit Flip Register 2
MC61_RDBFL20   	.equ	0xf0064d88	; Read Data and Bit Flip Register 20
MC61_RDBFL21   	.equ	0xf0064d8a	; Read Data and Bit Flip Register 21
MC61_RDBFL22   	.equ	0xf0064d8c	; Read Data and Bit Flip Register 22
MC61_RDBFL23   	.equ	0xf0064d8e	; Read Data and Bit Flip Register 23
MC61_RDBFL24   	.equ	0xf0064d90	; Read Data and Bit Flip Register 24
MC61_RDBFL25   	.equ	0xf0064d92	; Read Data and Bit Flip Register 25
MC61_RDBFL26   	.equ	0xf0064d94	; Read Data and Bit Flip Register 26
MC61_RDBFL27   	.equ	0xf0064d96	; Read Data and Bit Flip Register 27
MC61_RDBFL28   	.equ	0xf0064d98	; Read Data and Bit Flip Register 28
MC61_RDBFL29   	.equ	0xf0064d9a	; Read Data and Bit Flip Register 29
MC61_RDBFL3    	.equ	0xf0064d66	; Read Data and Bit Flip Register 3
MC61_RDBFL30   	.equ	0xf0064d9c	; Read Data and Bit Flip Register 30
MC61_RDBFL31   	.equ	0xf0064d9e	; Read Data and Bit Flip Register 31
MC61_RDBFL32   	.equ	0xf0064da0	; Read Data and Bit Flip Register 32
MC61_RDBFL33   	.equ	0xf0064da2	; Read Data and Bit Flip Register 33
MC61_RDBFL34   	.equ	0xf0064da4	; Read Data and Bit Flip Register 34
MC61_RDBFL35   	.equ	0xf0064da6	; Read Data and Bit Flip Register 35
MC61_RDBFL36   	.equ	0xf0064da8	; Read Data and Bit Flip Register 36
MC61_RDBFL37   	.equ	0xf0064daa	; Read Data and Bit Flip Register 37
MC61_RDBFL38   	.equ	0xf0064dac	; Read Data and Bit Flip Register 38
MC61_RDBFL39   	.equ	0xf0064dae	; Read Data and Bit Flip Register 39
MC61_RDBFL4    	.equ	0xf0064d68	; Read Data and Bit Flip Register 4
MC61_RDBFL40   	.equ	0xf0064db0	; Read Data and Bit Flip Register 40
MC61_RDBFL41   	.equ	0xf0064db2	; Read Data and Bit Flip Register 41
MC61_RDBFL42   	.equ	0xf0064db4	; Read Data and Bit Flip Register 42
MC61_RDBFL43   	.equ	0xf0064db6	; Read Data and Bit Flip Register 43
MC61_RDBFL44   	.equ	0xf0064db8	; Read Data and Bit Flip Register 44
MC61_RDBFL45   	.equ	0xf0064dba	; Read Data and Bit Flip Register 45
MC61_RDBFL46   	.equ	0xf0064dbc	; Read Data and Bit Flip Register 46
MC61_RDBFL47   	.equ	0xf0064dbe	; Read Data and Bit Flip Register 47
MC61_RDBFL48   	.equ	0xf0064dc0	; Read Data and Bit Flip Register 48
MC61_RDBFL49   	.equ	0xf0064dc2	; Read Data and Bit Flip Register 49
MC61_RDBFL5    	.equ	0xf0064d6a	; Read Data and Bit Flip Register 5
MC61_RDBFL50   	.equ	0xf0064dc4	; Read Data and Bit Flip Register 50
MC61_RDBFL51   	.equ	0xf0064dc6	; Read Data and Bit Flip Register 51
MC61_RDBFL52   	.equ	0xf0064dc8	; Read Data and Bit Flip Register 52
MC61_RDBFL53   	.equ	0xf0064dca	; Read Data and Bit Flip Register 53
MC61_RDBFL54   	.equ	0xf0064dcc	; Read Data and Bit Flip Register 54
MC61_RDBFL55   	.equ	0xf0064dce	; Read Data and Bit Flip Register 55
MC61_RDBFL56   	.equ	0xf0064dd0	; Read Data and Bit Flip Register 56
MC61_RDBFL57   	.equ	0xf0064dd2	; Read Data and Bit Flip Register 57
MC61_RDBFL58   	.equ	0xf0064dd4	; Read Data and Bit Flip Register 58
MC61_RDBFL59   	.equ	0xf0064dd6	; Read Data and Bit Flip Register 59
MC61_RDBFL6    	.equ	0xf0064d6c	; Read Data and Bit Flip Register 6
MC61_RDBFL60   	.equ	0xf0064dd8	; Read Data and Bit Flip Register 60
MC61_RDBFL61   	.equ	0xf0064dda	; Read Data and Bit Flip Register 61
MC61_RDBFL62   	.equ	0xf0064ddc	; Read Data and Bit Flip Register 62
MC61_RDBFL63   	.equ	0xf0064dde	; Read Data and Bit Flip Register 63
MC61_RDBFL64   	.equ	0xf0064de0	; Read Data and Bit Flip Register 64
MC61_RDBFL65   	.equ	0xf0064de2	; Read Data and Bit Flip Register 65
MC61_RDBFL66   	.equ	0xf0064de4	; Read Data and Bit Flip Register 66
MC61_RDBFL7    	.equ	0xf0064d6e	; Read Data and Bit Flip Register 7
MC61_RDBFL8    	.equ	0xf0064d70	; Read Data and Bit Flip Register 8
MC61_RDBFL9    	.equ	0xf0064d72	; Read Data and Bit Flip Register 9
MC61_REVID     	.equ	0xf0064d0c	; Revision ID Register
MC62_CONFIG0   	.equ	0xf0064e00	; Configuration Register 0
MC62_CONFIG1   	.equ	0xf0064e02	; Configuration Register 1
MC62_ECCD      	.equ	0xf0064e10	; Memory ECC Detection Register
MC62_ECCS      	.equ	0xf0064e0e	; ECC Safety Register
MC62_ERRINFO0  	.equ	0xf0064ef2	; Error Information Register 0
MC62_ERRINFO1  	.equ	0xf0064ef4	; Error Information Register 1
MC62_ERRINFO2  	.equ	0xf0064ef6	; Error Information Register 2
MC62_ERRINFO3  	.equ	0xf0064ef8	; Error Information Register 3
MC62_ERRINFO4  	.equ	0xf0064efa	; Error Information Register 4
MC62_ETRR0     	.equ	0xf0064e12	; Error Tracking Register 0
MC62_ETRR1     	.equ	0xf0064e14	; Error Tracking Register 1
MC62_ETRR2     	.equ	0xf0064e16	; Error Tracking Register 2
MC62_ETRR3     	.equ	0xf0064e18	; Error Tracking Register 3
MC62_ETRR4     	.equ	0xf0064e1a	; Error Tracking Register 4
MC62_MCONTROL  	.equ	0xf0064e04	; MBIST Control Register
MC62_MSTATUS   	.equ	0xf0064e06	; Status Register
MC62_RANGE     	.equ	0xf0064e08	; Range Register, single address mode
MC62_RDBFL0    	.equ	0xf0064e60	; Read Data and Bit Flip Register 0
MC62_RDBFL1    	.equ	0xf0064e62	; Read Data and Bit Flip Register 1
MC62_RDBFL10   	.equ	0xf0064e74	; Read Data and Bit Flip Register 10
MC62_RDBFL11   	.equ	0xf0064e76	; Read Data and Bit Flip Register 11
MC62_RDBFL12   	.equ	0xf0064e78	; Read Data and Bit Flip Register 12
MC62_RDBFL13   	.equ	0xf0064e7a	; Read Data and Bit Flip Register 13
MC62_RDBFL14   	.equ	0xf0064e7c	; Read Data and Bit Flip Register 14
MC62_RDBFL15   	.equ	0xf0064e7e	; Read Data and Bit Flip Register 15
MC62_RDBFL16   	.equ	0xf0064e80	; Read Data and Bit Flip Register 16
MC62_RDBFL17   	.equ	0xf0064e82	; Read Data and Bit Flip Register 17
MC62_RDBFL18   	.equ	0xf0064e84	; Read Data and Bit Flip Register 18
MC62_RDBFL19   	.equ	0xf0064e86	; Read Data and Bit Flip Register 19
MC62_RDBFL2    	.equ	0xf0064e64	; Read Data and Bit Flip Register 2
MC62_RDBFL20   	.equ	0xf0064e88	; Read Data and Bit Flip Register 20
MC62_RDBFL21   	.equ	0xf0064e8a	; Read Data and Bit Flip Register 21
MC62_RDBFL22   	.equ	0xf0064e8c	; Read Data and Bit Flip Register 22
MC62_RDBFL23   	.equ	0xf0064e8e	; Read Data and Bit Flip Register 23
MC62_RDBFL24   	.equ	0xf0064e90	; Read Data and Bit Flip Register 24
MC62_RDBFL25   	.equ	0xf0064e92	; Read Data and Bit Flip Register 25
MC62_RDBFL26   	.equ	0xf0064e94	; Read Data and Bit Flip Register 26
MC62_RDBFL27   	.equ	0xf0064e96	; Read Data and Bit Flip Register 27
MC62_RDBFL28   	.equ	0xf0064e98	; Read Data and Bit Flip Register 28
MC62_RDBFL29   	.equ	0xf0064e9a	; Read Data and Bit Flip Register 29
MC62_RDBFL3    	.equ	0xf0064e66	; Read Data and Bit Flip Register 3
MC62_RDBFL30   	.equ	0xf0064e9c	; Read Data and Bit Flip Register 30
MC62_RDBFL31   	.equ	0xf0064e9e	; Read Data and Bit Flip Register 31
MC62_RDBFL32   	.equ	0xf0064ea0	; Read Data and Bit Flip Register 32
MC62_RDBFL33   	.equ	0xf0064ea2	; Read Data and Bit Flip Register 33
MC62_RDBFL34   	.equ	0xf0064ea4	; Read Data and Bit Flip Register 34
MC62_RDBFL35   	.equ	0xf0064ea6	; Read Data and Bit Flip Register 35
MC62_RDBFL36   	.equ	0xf0064ea8	; Read Data and Bit Flip Register 36
MC62_RDBFL37   	.equ	0xf0064eaa	; Read Data and Bit Flip Register 37
MC62_RDBFL38   	.equ	0xf0064eac	; Read Data and Bit Flip Register 38
MC62_RDBFL39   	.equ	0xf0064eae	; Read Data and Bit Flip Register 39
MC62_RDBFL4    	.equ	0xf0064e68	; Read Data and Bit Flip Register 4
MC62_RDBFL40   	.equ	0xf0064eb0	; Read Data and Bit Flip Register 40
MC62_RDBFL41   	.equ	0xf0064eb2	; Read Data and Bit Flip Register 41
MC62_RDBFL42   	.equ	0xf0064eb4	; Read Data and Bit Flip Register 42
MC62_RDBFL43   	.equ	0xf0064eb6	; Read Data and Bit Flip Register 43
MC62_RDBFL44   	.equ	0xf0064eb8	; Read Data and Bit Flip Register 44
MC62_RDBFL45   	.equ	0xf0064eba	; Read Data and Bit Flip Register 45
MC62_RDBFL46   	.equ	0xf0064ebc	; Read Data and Bit Flip Register 46
MC62_RDBFL47   	.equ	0xf0064ebe	; Read Data and Bit Flip Register 47
MC62_RDBFL48   	.equ	0xf0064ec0	; Read Data and Bit Flip Register 48
MC62_RDBFL49   	.equ	0xf0064ec2	; Read Data and Bit Flip Register 49
MC62_RDBFL5    	.equ	0xf0064e6a	; Read Data and Bit Flip Register 5
MC62_RDBFL50   	.equ	0xf0064ec4	; Read Data and Bit Flip Register 50
MC62_RDBFL51   	.equ	0xf0064ec6	; Read Data and Bit Flip Register 51
MC62_RDBFL52   	.equ	0xf0064ec8	; Read Data and Bit Flip Register 52
MC62_RDBFL53   	.equ	0xf0064eca	; Read Data and Bit Flip Register 53
MC62_RDBFL54   	.equ	0xf0064ecc	; Read Data and Bit Flip Register 54
MC62_RDBFL55   	.equ	0xf0064ece	; Read Data and Bit Flip Register 55
MC62_RDBFL56   	.equ	0xf0064ed0	; Read Data and Bit Flip Register 56
MC62_RDBFL57   	.equ	0xf0064ed2	; Read Data and Bit Flip Register 57
MC62_RDBFL58   	.equ	0xf0064ed4	; Read Data and Bit Flip Register 58
MC62_RDBFL59   	.equ	0xf0064ed6	; Read Data and Bit Flip Register 59
MC62_RDBFL6    	.equ	0xf0064e6c	; Read Data and Bit Flip Register 6
MC62_RDBFL60   	.equ	0xf0064ed8	; Read Data and Bit Flip Register 60
MC62_RDBFL61   	.equ	0xf0064eda	; Read Data and Bit Flip Register 61
MC62_RDBFL62   	.equ	0xf0064edc	; Read Data and Bit Flip Register 62
MC62_RDBFL63   	.equ	0xf0064ede	; Read Data and Bit Flip Register 63
MC62_RDBFL64   	.equ	0xf0064ee0	; Read Data and Bit Flip Register 64
MC62_RDBFL65   	.equ	0xf0064ee2	; Read Data and Bit Flip Register 65
MC62_RDBFL66   	.equ	0xf0064ee4	; Read Data and Bit Flip Register 66
MC62_RDBFL7    	.equ	0xf0064e6e	; Read Data and Bit Flip Register 7
MC62_RDBFL8    	.equ	0xf0064e70	; Read Data and Bit Flip Register 8
MC62_RDBFL9    	.equ	0xf0064e72	; Read Data and Bit Flip Register 9
MC62_REVID     	.equ	0xf0064e0c	; Revision ID Register
MC63_CONFIG0   	.equ	0xf0064f00	; Configuration Register 0
MC63_CONFIG1   	.equ	0xf0064f02	; Configuration Register 1
MC63_ECCD      	.equ	0xf0064f10	; Memory ECC Detection Register
MC63_ECCS      	.equ	0xf0064f0e	; ECC Safety Register
MC63_ERRINFO0  	.equ	0xf0064ff2	; Error Information Register 0
MC63_ERRINFO1  	.equ	0xf0064ff4	; Error Information Register 1
MC63_ERRINFO2  	.equ	0xf0064ff6	; Error Information Register 2
MC63_ERRINFO3  	.equ	0xf0064ff8	; Error Information Register 3
MC63_ERRINFO4  	.equ	0xf0064ffa	; Error Information Register 4
MC63_ETRR0     	.equ	0xf0064f12	; Error Tracking Register 0
MC63_ETRR1     	.equ	0xf0064f14	; Error Tracking Register 1
MC63_ETRR2     	.equ	0xf0064f16	; Error Tracking Register 2
MC63_ETRR3     	.equ	0xf0064f18	; Error Tracking Register 3
MC63_ETRR4     	.equ	0xf0064f1a	; Error Tracking Register 4
MC63_MCONTROL  	.equ	0xf0064f04	; MBIST Control Register
MC63_MSTATUS   	.equ	0xf0064f06	; Status Register
MC63_RANGE     	.equ	0xf0064f08	; Range Register, single address mode
MC63_RDBFL0    	.equ	0xf0064f60	; Read Data and Bit Flip Register 0
MC63_RDBFL1    	.equ	0xf0064f62	; Read Data and Bit Flip Register 1
MC63_RDBFL10   	.equ	0xf0064f74	; Read Data and Bit Flip Register 10
MC63_RDBFL11   	.equ	0xf0064f76	; Read Data and Bit Flip Register 11
MC63_RDBFL12   	.equ	0xf0064f78	; Read Data and Bit Flip Register 12
MC63_RDBFL13   	.equ	0xf0064f7a	; Read Data and Bit Flip Register 13
MC63_RDBFL14   	.equ	0xf0064f7c	; Read Data and Bit Flip Register 14
MC63_RDBFL15   	.equ	0xf0064f7e	; Read Data and Bit Flip Register 15
MC63_RDBFL16   	.equ	0xf0064f80	; Read Data and Bit Flip Register 16
MC63_RDBFL17   	.equ	0xf0064f82	; Read Data and Bit Flip Register 17
MC63_RDBFL18   	.equ	0xf0064f84	; Read Data and Bit Flip Register 18
MC63_RDBFL19   	.equ	0xf0064f86	; Read Data and Bit Flip Register 19
MC63_RDBFL2    	.equ	0xf0064f64	; Read Data and Bit Flip Register 2
MC63_RDBFL20   	.equ	0xf0064f88	; Read Data and Bit Flip Register 20
MC63_RDBFL21   	.equ	0xf0064f8a	; Read Data and Bit Flip Register 21
MC63_RDBFL22   	.equ	0xf0064f8c	; Read Data and Bit Flip Register 22
MC63_RDBFL23   	.equ	0xf0064f8e	; Read Data and Bit Flip Register 23
MC63_RDBFL24   	.equ	0xf0064f90	; Read Data and Bit Flip Register 24
MC63_RDBFL25   	.equ	0xf0064f92	; Read Data and Bit Flip Register 25
MC63_RDBFL26   	.equ	0xf0064f94	; Read Data and Bit Flip Register 26
MC63_RDBFL27   	.equ	0xf0064f96	; Read Data and Bit Flip Register 27
MC63_RDBFL28   	.equ	0xf0064f98	; Read Data and Bit Flip Register 28
MC63_RDBFL29   	.equ	0xf0064f9a	; Read Data and Bit Flip Register 29
MC63_RDBFL3    	.equ	0xf0064f66	; Read Data and Bit Flip Register 3
MC63_RDBFL30   	.equ	0xf0064f9c	; Read Data and Bit Flip Register 30
MC63_RDBFL31   	.equ	0xf0064f9e	; Read Data and Bit Flip Register 31
MC63_RDBFL32   	.equ	0xf0064fa0	; Read Data and Bit Flip Register 32
MC63_RDBFL33   	.equ	0xf0064fa2	; Read Data and Bit Flip Register 33
MC63_RDBFL34   	.equ	0xf0064fa4	; Read Data and Bit Flip Register 34
MC63_RDBFL35   	.equ	0xf0064fa6	; Read Data and Bit Flip Register 35
MC63_RDBFL36   	.equ	0xf0064fa8	; Read Data and Bit Flip Register 36
MC63_RDBFL37   	.equ	0xf0064faa	; Read Data and Bit Flip Register 37
MC63_RDBFL38   	.equ	0xf0064fac	; Read Data and Bit Flip Register 38
MC63_RDBFL39   	.equ	0xf0064fae	; Read Data and Bit Flip Register 39
MC63_RDBFL4    	.equ	0xf0064f68	; Read Data and Bit Flip Register 4
MC63_RDBFL40   	.equ	0xf0064fb0	; Read Data and Bit Flip Register 40
MC63_RDBFL41   	.equ	0xf0064fb2	; Read Data and Bit Flip Register 41
MC63_RDBFL42   	.equ	0xf0064fb4	; Read Data and Bit Flip Register 42
MC63_RDBFL43   	.equ	0xf0064fb6	; Read Data and Bit Flip Register 43
MC63_RDBFL44   	.equ	0xf0064fb8	; Read Data and Bit Flip Register 44
MC63_RDBFL45   	.equ	0xf0064fba	; Read Data and Bit Flip Register 45
MC63_RDBFL46   	.equ	0xf0064fbc	; Read Data and Bit Flip Register 46
MC63_RDBFL47   	.equ	0xf0064fbe	; Read Data and Bit Flip Register 47
MC63_RDBFL48   	.equ	0xf0064fc0	; Read Data and Bit Flip Register 48
MC63_RDBFL49   	.equ	0xf0064fc2	; Read Data and Bit Flip Register 49
MC63_RDBFL5    	.equ	0xf0064f6a	; Read Data and Bit Flip Register 5
MC63_RDBFL50   	.equ	0xf0064fc4	; Read Data and Bit Flip Register 50
MC63_RDBFL51   	.equ	0xf0064fc6	; Read Data and Bit Flip Register 51
MC63_RDBFL52   	.equ	0xf0064fc8	; Read Data and Bit Flip Register 52
MC63_RDBFL53   	.equ	0xf0064fca	; Read Data and Bit Flip Register 53
MC63_RDBFL54   	.equ	0xf0064fcc	; Read Data and Bit Flip Register 54
MC63_RDBFL55   	.equ	0xf0064fce	; Read Data and Bit Flip Register 55
MC63_RDBFL56   	.equ	0xf0064fd0	; Read Data and Bit Flip Register 56
MC63_RDBFL57   	.equ	0xf0064fd2	; Read Data and Bit Flip Register 57
MC63_RDBFL58   	.equ	0xf0064fd4	; Read Data and Bit Flip Register 58
MC63_RDBFL59   	.equ	0xf0064fd6	; Read Data and Bit Flip Register 59
MC63_RDBFL6    	.equ	0xf0064f6c	; Read Data and Bit Flip Register 6
MC63_RDBFL60   	.equ	0xf0064fd8	; Read Data and Bit Flip Register 60
MC63_RDBFL61   	.equ	0xf0064fda	; Read Data and Bit Flip Register 61
MC63_RDBFL62   	.equ	0xf0064fdc	; Read Data and Bit Flip Register 62
MC63_RDBFL63   	.equ	0xf0064fde	; Read Data and Bit Flip Register 63
MC63_RDBFL64   	.equ	0xf0064fe0	; Read Data and Bit Flip Register 64
MC63_RDBFL65   	.equ	0xf0064fe2	; Read Data and Bit Flip Register 65
MC63_RDBFL66   	.equ	0xf0064fe4	; Read Data and Bit Flip Register 66
MC63_RDBFL7    	.equ	0xf0064f6e	; Read Data and Bit Flip Register 7
MC63_RDBFL8    	.equ	0xf0064f70	; Read Data and Bit Flip Register 8
MC63_RDBFL9    	.equ	0xf0064f72	; Read Data and Bit Flip Register 9
MC63_REVID     	.equ	0xf0064f0c	; Revision ID Register
MC64_CONFIG0   	.equ	0xf0065000	; Configuration Register 0
MC64_CONFIG1   	.equ	0xf0065002	; Configuration Register 1
MC64_ECCD      	.equ	0xf0065010	; Memory ECC Detection Register
MC64_ECCS      	.equ	0xf006500e	; ECC Safety Register
MC64_ERRINFO0  	.equ	0xf00650f2	; Error Information Register 0
MC64_ERRINFO1  	.equ	0xf00650f4	; Error Information Register 1
MC64_ERRINFO2  	.equ	0xf00650f6	; Error Information Register 2
MC64_ERRINFO3  	.equ	0xf00650f8	; Error Information Register 3
MC64_ERRINFO4  	.equ	0xf00650fa	; Error Information Register 4
MC64_ETRR0     	.equ	0xf0065012	; Error Tracking Register 0
MC64_ETRR1     	.equ	0xf0065014	; Error Tracking Register 1
MC64_ETRR2     	.equ	0xf0065016	; Error Tracking Register 2
MC64_ETRR3     	.equ	0xf0065018	; Error Tracking Register 3
MC64_ETRR4     	.equ	0xf006501a	; Error Tracking Register 4
MC64_MCONTROL  	.equ	0xf0065004	; MBIST Control Register
MC64_MSTATUS   	.equ	0xf0065006	; Status Register
MC64_RANGE     	.equ	0xf0065008	; Range Register, single address mode
MC64_RDBFL0    	.equ	0xf0065060	; Read Data and Bit Flip Register 0
MC64_RDBFL1    	.equ	0xf0065062	; Read Data and Bit Flip Register 1
MC64_RDBFL10   	.equ	0xf0065074	; Read Data and Bit Flip Register 10
MC64_RDBFL11   	.equ	0xf0065076	; Read Data and Bit Flip Register 11
MC64_RDBFL12   	.equ	0xf0065078	; Read Data and Bit Flip Register 12
MC64_RDBFL13   	.equ	0xf006507a	; Read Data and Bit Flip Register 13
MC64_RDBFL14   	.equ	0xf006507c	; Read Data and Bit Flip Register 14
MC64_RDBFL15   	.equ	0xf006507e	; Read Data and Bit Flip Register 15
MC64_RDBFL16   	.equ	0xf0065080	; Read Data and Bit Flip Register 16
MC64_RDBFL17   	.equ	0xf0065082	; Read Data and Bit Flip Register 17
MC64_RDBFL18   	.equ	0xf0065084	; Read Data and Bit Flip Register 18
MC64_RDBFL19   	.equ	0xf0065086	; Read Data and Bit Flip Register 19
MC64_RDBFL2    	.equ	0xf0065064	; Read Data and Bit Flip Register 2
MC64_RDBFL20   	.equ	0xf0065088	; Read Data and Bit Flip Register 20
MC64_RDBFL21   	.equ	0xf006508a	; Read Data and Bit Flip Register 21
MC64_RDBFL22   	.equ	0xf006508c	; Read Data and Bit Flip Register 22
MC64_RDBFL23   	.equ	0xf006508e	; Read Data and Bit Flip Register 23
MC64_RDBFL24   	.equ	0xf0065090	; Read Data and Bit Flip Register 24
MC64_RDBFL25   	.equ	0xf0065092	; Read Data and Bit Flip Register 25
MC64_RDBFL26   	.equ	0xf0065094	; Read Data and Bit Flip Register 26
MC64_RDBFL27   	.equ	0xf0065096	; Read Data and Bit Flip Register 27
MC64_RDBFL28   	.equ	0xf0065098	; Read Data and Bit Flip Register 28
MC64_RDBFL29   	.equ	0xf006509a	; Read Data and Bit Flip Register 29
MC64_RDBFL3    	.equ	0xf0065066	; Read Data and Bit Flip Register 3
MC64_RDBFL30   	.equ	0xf006509c	; Read Data and Bit Flip Register 30
MC64_RDBFL31   	.equ	0xf006509e	; Read Data and Bit Flip Register 31
MC64_RDBFL32   	.equ	0xf00650a0	; Read Data and Bit Flip Register 32
MC64_RDBFL33   	.equ	0xf00650a2	; Read Data and Bit Flip Register 33
MC64_RDBFL34   	.equ	0xf00650a4	; Read Data and Bit Flip Register 34
MC64_RDBFL35   	.equ	0xf00650a6	; Read Data and Bit Flip Register 35
MC64_RDBFL36   	.equ	0xf00650a8	; Read Data and Bit Flip Register 36
MC64_RDBFL37   	.equ	0xf00650aa	; Read Data and Bit Flip Register 37
MC64_RDBFL38   	.equ	0xf00650ac	; Read Data and Bit Flip Register 38
MC64_RDBFL39   	.equ	0xf00650ae	; Read Data and Bit Flip Register 39
MC64_RDBFL4    	.equ	0xf0065068	; Read Data and Bit Flip Register 4
MC64_RDBFL40   	.equ	0xf00650b0	; Read Data and Bit Flip Register 40
MC64_RDBFL41   	.equ	0xf00650b2	; Read Data and Bit Flip Register 41
MC64_RDBFL42   	.equ	0xf00650b4	; Read Data and Bit Flip Register 42
MC64_RDBFL43   	.equ	0xf00650b6	; Read Data and Bit Flip Register 43
MC64_RDBFL44   	.equ	0xf00650b8	; Read Data and Bit Flip Register 44
MC64_RDBFL45   	.equ	0xf00650ba	; Read Data and Bit Flip Register 45
MC64_RDBFL46   	.equ	0xf00650bc	; Read Data and Bit Flip Register 46
MC64_RDBFL47   	.equ	0xf00650be	; Read Data and Bit Flip Register 47
MC64_RDBFL48   	.equ	0xf00650c0	; Read Data and Bit Flip Register 48
MC64_RDBFL49   	.equ	0xf00650c2	; Read Data and Bit Flip Register 49
MC64_RDBFL5    	.equ	0xf006506a	; Read Data and Bit Flip Register 5
MC64_RDBFL50   	.equ	0xf00650c4	; Read Data and Bit Flip Register 50
MC64_RDBFL51   	.equ	0xf00650c6	; Read Data and Bit Flip Register 51
MC64_RDBFL52   	.equ	0xf00650c8	; Read Data and Bit Flip Register 52
MC64_RDBFL53   	.equ	0xf00650ca	; Read Data and Bit Flip Register 53
MC64_RDBFL54   	.equ	0xf00650cc	; Read Data and Bit Flip Register 54
MC64_RDBFL55   	.equ	0xf00650ce	; Read Data and Bit Flip Register 55
MC64_RDBFL56   	.equ	0xf00650d0	; Read Data and Bit Flip Register 56
MC64_RDBFL57   	.equ	0xf00650d2	; Read Data and Bit Flip Register 57
MC64_RDBFL58   	.equ	0xf00650d4	; Read Data and Bit Flip Register 58
MC64_RDBFL59   	.equ	0xf00650d6	; Read Data and Bit Flip Register 59
MC64_RDBFL6    	.equ	0xf006506c	; Read Data and Bit Flip Register 6
MC64_RDBFL60   	.equ	0xf00650d8	; Read Data and Bit Flip Register 60
MC64_RDBFL61   	.equ	0xf00650da	; Read Data and Bit Flip Register 61
MC64_RDBFL62   	.equ	0xf00650dc	; Read Data and Bit Flip Register 62
MC64_RDBFL63   	.equ	0xf00650de	; Read Data and Bit Flip Register 63
MC64_RDBFL64   	.equ	0xf00650e0	; Read Data and Bit Flip Register 64
MC64_RDBFL65   	.equ	0xf00650e2	; Read Data and Bit Flip Register 65
MC64_RDBFL66   	.equ	0xf00650e4	; Read Data and Bit Flip Register 66
MC64_RDBFL7    	.equ	0xf006506e	; Read Data and Bit Flip Register 7
MC64_RDBFL8    	.equ	0xf0065070	; Read Data and Bit Flip Register 8
MC64_RDBFL9    	.equ	0xf0065072	; Read Data and Bit Flip Register 9
MC64_REVID     	.equ	0xf006500c	; Revision ID Register
MC65_CONFIG0   	.equ	0xf0065100	; Configuration Register 0
MC65_CONFIG1   	.equ	0xf0065102	; Configuration Register 1
MC65_ECCD      	.equ	0xf0065110	; Memory ECC Detection Register
MC65_ECCS      	.equ	0xf006510e	; ECC Safety Register
MC65_ERRINFO0  	.equ	0xf00651f2	; Error Information Register 0
MC65_ERRINFO1  	.equ	0xf00651f4	; Error Information Register 1
MC65_ERRINFO2  	.equ	0xf00651f6	; Error Information Register 2
MC65_ERRINFO3  	.equ	0xf00651f8	; Error Information Register 3
MC65_ERRINFO4  	.equ	0xf00651fa	; Error Information Register 4
MC65_ETRR0     	.equ	0xf0065112	; Error Tracking Register 0
MC65_ETRR1     	.equ	0xf0065114	; Error Tracking Register 1
MC65_ETRR2     	.equ	0xf0065116	; Error Tracking Register 2
MC65_ETRR3     	.equ	0xf0065118	; Error Tracking Register 3
MC65_ETRR4     	.equ	0xf006511a	; Error Tracking Register 4
MC65_MCONTROL  	.equ	0xf0065104	; MBIST Control Register
MC65_MSTATUS   	.equ	0xf0065106	; Status Register
MC65_RANGE     	.equ	0xf0065108	; Range Register, single address mode
MC65_RDBFL0    	.equ	0xf0065160	; Read Data and Bit Flip Register 0
MC65_RDBFL1    	.equ	0xf0065162	; Read Data and Bit Flip Register 1
MC65_RDBFL10   	.equ	0xf0065174	; Read Data and Bit Flip Register 10
MC65_RDBFL11   	.equ	0xf0065176	; Read Data and Bit Flip Register 11
MC65_RDBFL12   	.equ	0xf0065178	; Read Data and Bit Flip Register 12
MC65_RDBFL13   	.equ	0xf006517a	; Read Data and Bit Flip Register 13
MC65_RDBFL14   	.equ	0xf006517c	; Read Data and Bit Flip Register 14
MC65_RDBFL15   	.equ	0xf006517e	; Read Data and Bit Flip Register 15
MC65_RDBFL16   	.equ	0xf0065180	; Read Data and Bit Flip Register 16
MC65_RDBFL17   	.equ	0xf0065182	; Read Data and Bit Flip Register 17
MC65_RDBFL18   	.equ	0xf0065184	; Read Data and Bit Flip Register 18
MC65_RDBFL19   	.equ	0xf0065186	; Read Data and Bit Flip Register 19
MC65_RDBFL2    	.equ	0xf0065164	; Read Data and Bit Flip Register 2
MC65_RDBFL20   	.equ	0xf0065188	; Read Data and Bit Flip Register 20
MC65_RDBFL21   	.equ	0xf006518a	; Read Data and Bit Flip Register 21
MC65_RDBFL22   	.equ	0xf006518c	; Read Data and Bit Flip Register 22
MC65_RDBFL23   	.equ	0xf006518e	; Read Data and Bit Flip Register 23
MC65_RDBFL24   	.equ	0xf0065190	; Read Data and Bit Flip Register 24
MC65_RDBFL25   	.equ	0xf0065192	; Read Data and Bit Flip Register 25
MC65_RDBFL26   	.equ	0xf0065194	; Read Data and Bit Flip Register 26
MC65_RDBFL27   	.equ	0xf0065196	; Read Data and Bit Flip Register 27
MC65_RDBFL28   	.equ	0xf0065198	; Read Data and Bit Flip Register 28
MC65_RDBFL29   	.equ	0xf006519a	; Read Data and Bit Flip Register 29
MC65_RDBFL3    	.equ	0xf0065166	; Read Data and Bit Flip Register 3
MC65_RDBFL30   	.equ	0xf006519c	; Read Data and Bit Flip Register 30
MC65_RDBFL31   	.equ	0xf006519e	; Read Data and Bit Flip Register 31
MC65_RDBFL32   	.equ	0xf00651a0	; Read Data and Bit Flip Register 32
MC65_RDBFL33   	.equ	0xf00651a2	; Read Data and Bit Flip Register 33
MC65_RDBFL34   	.equ	0xf00651a4	; Read Data and Bit Flip Register 34
MC65_RDBFL35   	.equ	0xf00651a6	; Read Data and Bit Flip Register 35
MC65_RDBFL36   	.equ	0xf00651a8	; Read Data and Bit Flip Register 36
MC65_RDBFL37   	.equ	0xf00651aa	; Read Data and Bit Flip Register 37
MC65_RDBFL38   	.equ	0xf00651ac	; Read Data and Bit Flip Register 38
MC65_RDBFL39   	.equ	0xf00651ae	; Read Data and Bit Flip Register 39
MC65_RDBFL4    	.equ	0xf0065168	; Read Data and Bit Flip Register 4
MC65_RDBFL40   	.equ	0xf00651b0	; Read Data and Bit Flip Register 40
MC65_RDBFL41   	.equ	0xf00651b2	; Read Data and Bit Flip Register 41
MC65_RDBFL42   	.equ	0xf00651b4	; Read Data and Bit Flip Register 42
MC65_RDBFL43   	.equ	0xf00651b6	; Read Data and Bit Flip Register 43
MC65_RDBFL44   	.equ	0xf00651b8	; Read Data and Bit Flip Register 44
MC65_RDBFL45   	.equ	0xf00651ba	; Read Data and Bit Flip Register 45
MC65_RDBFL46   	.equ	0xf00651bc	; Read Data and Bit Flip Register 46
MC65_RDBFL47   	.equ	0xf00651be	; Read Data and Bit Flip Register 47
MC65_RDBFL48   	.equ	0xf00651c0	; Read Data and Bit Flip Register 48
MC65_RDBFL49   	.equ	0xf00651c2	; Read Data and Bit Flip Register 49
MC65_RDBFL5    	.equ	0xf006516a	; Read Data and Bit Flip Register 5
MC65_RDBFL50   	.equ	0xf00651c4	; Read Data and Bit Flip Register 50
MC65_RDBFL51   	.equ	0xf00651c6	; Read Data and Bit Flip Register 51
MC65_RDBFL52   	.equ	0xf00651c8	; Read Data and Bit Flip Register 52
MC65_RDBFL53   	.equ	0xf00651ca	; Read Data and Bit Flip Register 53
MC65_RDBFL54   	.equ	0xf00651cc	; Read Data and Bit Flip Register 54
MC65_RDBFL55   	.equ	0xf00651ce	; Read Data and Bit Flip Register 55
MC65_RDBFL56   	.equ	0xf00651d0	; Read Data and Bit Flip Register 56
MC65_RDBFL57   	.equ	0xf00651d2	; Read Data and Bit Flip Register 57
MC65_RDBFL58   	.equ	0xf00651d4	; Read Data and Bit Flip Register 58
MC65_RDBFL59   	.equ	0xf00651d6	; Read Data and Bit Flip Register 59
MC65_RDBFL6    	.equ	0xf006516c	; Read Data and Bit Flip Register 6
MC65_RDBFL60   	.equ	0xf00651d8	; Read Data and Bit Flip Register 60
MC65_RDBFL61   	.equ	0xf00651da	; Read Data and Bit Flip Register 61
MC65_RDBFL62   	.equ	0xf00651dc	; Read Data and Bit Flip Register 62
MC65_RDBFL63   	.equ	0xf00651de	; Read Data and Bit Flip Register 63
MC65_RDBFL64   	.equ	0xf00651e0	; Read Data and Bit Flip Register 64
MC65_RDBFL65   	.equ	0xf00651e2	; Read Data and Bit Flip Register 65
MC65_RDBFL66   	.equ	0xf00651e4	; Read Data and Bit Flip Register 66
MC65_RDBFL7    	.equ	0xf006516e	; Read Data and Bit Flip Register 7
MC65_RDBFL8    	.equ	0xf0065170	; Read Data and Bit Flip Register 8
MC65_RDBFL9    	.equ	0xf0065172	; Read Data and Bit Flip Register 9
MC65_REVID     	.equ	0xf006510c	; Revision ID Register
MC66_CONFIG0   	.equ	0xf0065200	; Configuration Register 0
MC66_CONFIG1   	.equ	0xf0065202	; Configuration Register 1
MC66_ECCD      	.equ	0xf0065210	; Memory ECC Detection Register
MC66_ECCS      	.equ	0xf006520e	; ECC Safety Register
MC66_ERRINFO0  	.equ	0xf00652f2	; Error Information Register 0
MC66_ERRINFO1  	.equ	0xf00652f4	; Error Information Register 1
MC66_ERRINFO2  	.equ	0xf00652f6	; Error Information Register 2
MC66_ERRINFO3  	.equ	0xf00652f8	; Error Information Register 3
MC66_ERRINFO4  	.equ	0xf00652fa	; Error Information Register 4
MC66_ETRR0     	.equ	0xf0065212	; Error Tracking Register 0
MC66_ETRR1     	.equ	0xf0065214	; Error Tracking Register 1
MC66_ETRR2     	.equ	0xf0065216	; Error Tracking Register 2
MC66_ETRR3     	.equ	0xf0065218	; Error Tracking Register 3
MC66_ETRR4     	.equ	0xf006521a	; Error Tracking Register 4
MC66_MCONTROL  	.equ	0xf0065204	; MBIST Control Register
MC66_MSTATUS   	.equ	0xf0065206	; Status Register
MC66_RANGE     	.equ	0xf0065208	; Range Register, single address mode
MC66_RDBFL0    	.equ	0xf0065260	; Read Data and Bit Flip Register 0
MC66_RDBFL1    	.equ	0xf0065262	; Read Data and Bit Flip Register 1
MC66_RDBFL10   	.equ	0xf0065274	; Read Data and Bit Flip Register 10
MC66_RDBFL11   	.equ	0xf0065276	; Read Data and Bit Flip Register 11
MC66_RDBFL12   	.equ	0xf0065278	; Read Data and Bit Flip Register 12
MC66_RDBFL13   	.equ	0xf006527a	; Read Data and Bit Flip Register 13
MC66_RDBFL14   	.equ	0xf006527c	; Read Data and Bit Flip Register 14
MC66_RDBFL15   	.equ	0xf006527e	; Read Data and Bit Flip Register 15
MC66_RDBFL16   	.equ	0xf0065280	; Read Data and Bit Flip Register 16
MC66_RDBFL17   	.equ	0xf0065282	; Read Data and Bit Flip Register 17
MC66_RDBFL18   	.equ	0xf0065284	; Read Data and Bit Flip Register 18
MC66_RDBFL19   	.equ	0xf0065286	; Read Data and Bit Flip Register 19
MC66_RDBFL2    	.equ	0xf0065264	; Read Data and Bit Flip Register 2
MC66_RDBFL20   	.equ	0xf0065288	; Read Data and Bit Flip Register 20
MC66_RDBFL21   	.equ	0xf006528a	; Read Data and Bit Flip Register 21
MC66_RDBFL22   	.equ	0xf006528c	; Read Data and Bit Flip Register 22
MC66_RDBFL23   	.equ	0xf006528e	; Read Data and Bit Flip Register 23
MC66_RDBFL24   	.equ	0xf0065290	; Read Data and Bit Flip Register 24
MC66_RDBFL25   	.equ	0xf0065292	; Read Data and Bit Flip Register 25
MC66_RDBFL26   	.equ	0xf0065294	; Read Data and Bit Flip Register 26
MC66_RDBFL27   	.equ	0xf0065296	; Read Data and Bit Flip Register 27
MC66_RDBFL28   	.equ	0xf0065298	; Read Data and Bit Flip Register 28
MC66_RDBFL29   	.equ	0xf006529a	; Read Data and Bit Flip Register 29
MC66_RDBFL3    	.equ	0xf0065266	; Read Data and Bit Flip Register 3
MC66_RDBFL30   	.equ	0xf006529c	; Read Data and Bit Flip Register 30
MC66_RDBFL31   	.equ	0xf006529e	; Read Data and Bit Flip Register 31
MC66_RDBFL32   	.equ	0xf00652a0	; Read Data and Bit Flip Register 32
MC66_RDBFL33   	.equ	0xf00652a2	; Read Data and Bit Flip Register 33
MC66_RDBFL34   	.equ	0xf00652a4	; Read Data and Bit Flip Register 34
MC66_RDBFL35   	.equ	0xf00652a6	; Read Data and Bit Flip Register 35
MC66_RDBFL36   	.equ	0xf00652a8	; Read Data and Bit Flip Register 36
MC66_RDBFL37   	.equ	0xf00652aa	; Read Data and Bit Flip Register 37
MC66_RDBFL38   	.equ	0xf00652ac	; Read Data and Bit Flip Register 38
MC66_RDBFL39   	.equ	0xf00652ae	; Read Data and Bit Flip Register 39
MC66_RDBFL4    	.equ	0xf0065268	; Read Data and Bit Flip Register 4
MC66_RDBFL40   	.equ	0xf00652b0	; Read Data and Bit Flip Register 40
MC66_RDBFL41   	.equ	0xf00652b2	; Read Data and Bit Flip Register 41
MC66_RDBFL42   	.equ	0xf00652b4	; Read Data and Bit Flip Register 42
MC66_RDBFL43   	.equ	0xf00652b6	; Read Data and Bit Flip Register 43
MC66_RDBFL44   	.equ	0xf00652b8	; Read Data and Bit Flip Register 44
MC66_RDBFL45   	.equ	0xf00652ba	; Read Data and Bit Flip Register 45
MC66_RDBFL46   	.equ	0xf00652bc	; Read Data and Bit Flip Register 46
MC66_RDBFL47   	.equ	0xf00652be	; Read Data and Bit Flip Register 47
MC66_RDBFL48   	.equ	0xf00652c0	; Read Data and Bit Flip Register 48
MC66_RDBFL49   	.equ	0xf00652c2	; Read Data and Bit Flip Register 49
MC66_RDBFL5    	.equ	0xf006526a	; Read Data and Bit Flip Register 5
MC66_RDBFL50   	.equ	0xf00652c4	; Read Data and Bit Flip Register 50
MC66_RDBFL51   	.equ	0xf00652c6	; Read Data and Bit Flip Register 51
MC66_RDBFL52   	.equ	0xf00652c8	; Read Data and Bit Flip Register 52
MC66_RDBFL53   	.equ	0xf00652ca	; Read Data and Bit Flip Register 53
MC66_RDBFL54   	.equ	0xf00652cc	; Read Data and Bit Flip Register 54
MC66_RDBFL55   	.equ	0xf00652ce	; Read Data and Bit Flip Register 55
MC66_RDBFL56   	.equ	0xf00652d0	; Read Data and Bit Flip Register 56
MC66_RDBFL57   	.equ	0xf00652d2	; Read Data and Bit Flip Register 57
MC66_RDBFL58   	.equ	0xf00652d4	; Read Data and Bit Flip Register 58
MC66_RDBFL59   	.equ	0xf00652d6	; Read Data and Bit Flip Register 59
MC66_RDBFL6    	.equ	0xf006526c	; Read Data and Bit Flip Register 6
MC66_RDBFL60   	.equ	0xf00652d8	; Read Data and Bit Flip Register 60
MC66_RDBFL61   	.equ	0xf00652da	; Read Data and Bit Flip Register 61
MC66_RDBFL62   	.equ	0xf00652dc	; Read Data and Bit Flip Register 62
MC66_RDBFL63   	.equ	0xf00652de	; Read Data and Bit Flip Register 63
MC66_RDBFL64   	.equ	0xf00652e0	; Read Data and Bit Flip Register 64
MC66_RDBFL65   	.equ	0xf00652e2	; Read Data and Bit Flip Register 65
MC66_RDBFL66   	.equ	0xf00652e4	; Read Data and Bit Flip Register 66
MC66_RDBFL7    	.equ	0xf006526e	; Read Data and Bit Flip Register 7
MC66_RDBFL8    	.equ	0xf0065270	; Read Data and Bit Flip Register 8
MC66_RDBFL9    	.equ	0xf0065272	; Read Data and Bit Flip Register 9
MC66_REVID     	.equ	0xf006520c	; Revision ID Register
MC67_CONFIG0   	.equ	0xf0065300	; Configuration Register 0
MC67_CONFIG1   	.equ	0xf0065302	; Configuration Register 1
MC67_ECCD      	.equ	0xf0065310	; Memory ECC Detection Register
MC67_ECCS      	.equ	0xf006530e	; ECC Safety Register
MC67_ERRINFO0  	.equ	0xf00653f2	; Error Information Register 0
MC67_ERRINFO1  	.equ	0xf00653f4	; Error Information Register 1
MC67_ERRINFO2  	.equ	0xf00653f6	; Error Information Register 2
MC67_ERRINFO3  	.equ	0xf00653f8	; Error Information Register 3
MC67_ERRINFO4  	.equ	0xf00653fa	; Error Information Register 4
MC67_ETRR0     	.equ	0xf0065312	; Error Tracking Register 0
MC67_ETRR1     	.equ	0xf0065314	; Error Tracking Register 1
MC67_ETRR2     	.equ	0xf0065316	; Error Tracking Register 2
MC67_ETRR3     	.equ	0xf0065318	; Error Tracking Register 3
MC67_ETRR4     	.equ	0xf006531a	; Error Tracking Register 4
MC67_MCONTROL  	.equ	0xf0065304	; MBIST Control Register
MC67_MSTATUS   	.equ	0xf0065306	; Status Register
MC67_RANGE     	.equ	0xf0065308	; Range Register, single address mode
MC67_RDBFL0    	.equ	0xf0065360	; Read Data and Bit Flip Register 0
MC67_RDBFL1    	.equ	0xf0065362	; Read Data and Bit Flip Register 1
MC67_RDBFL10   	.equ	0xf0065374	; Read Data and Bit Flip Register 10
MC67_RDBFL11   	.equ	0xf0065376	; Read Data and Bit Flip Register 11
MC67_RDBFL12   	.equ	0xf0065378	; Read Data and Bit Flip Register 12
MC67_RDBFL13   	.equ	0xf006537a	; Read Data and Bit Flip Register 13
MC67_RDBFL14   	.equ	0xf006537c	; Read Data and Bit Flip Register 14
MC67_RDBFL15   	.equ	0xf006537e	; Read Data and Bit Flip Register 15
MC67_RDBFL16   	.equ	0xf0065380	; Read Data and Bit Flip Register 16
MC67_RDBFL17   	.equ	0xf0065382	; Read Data and Bit Flip Register 17
MC67_RDBFL18   	.equ	0xf0065384	; Read Data and Bit Flip Register 18
MC67_RDBFL19   	.equ	0xf0065386	; Read Data and Bit Flip Register 19
MC67_RDBFL2    	.equ	0xf0065364	; Read Data and Bit Flip Register 2
MC67_RDBFL20   	.equ	0xf0065388	; Read Data and Bit Flip Register 20
MC67_RDBFL21   	.equ	0xf006538a	; Read Data and Bit Flip Register 21
MC67_RDBFL22   	.equ	0xf006538c	; Read Data and Bit Flip Register 22
MC67_RDBFL23   	.equ	0xf006538e	; Read Data and Bit Flip Register 23
MC67_RDBFL24   	.equ	0xf0065390	; Read Data and Bit Flip Register 24
MC67_RDBFL25   	.equ	0xf0065392	; Read Data and Bit Flip Register 25
MC67_RDBFL26   	.equ	0xf0065394	; Read Data and Bit Flip Register 26
MC67_RDBFL27   	.equ	0xf0065396	; Read Data and Bit Flip Register 27
MC67_RDBFL28   	.equ	0xf0065398	; Read Data and Bit Flip Register 28
MC67_RDBFL29   	.equ	0xf006539a	; Read Data and Bit Flip Register 29
MC67_RDBFL3    	.equ	0xf0065366	; Read Data and Bit Flip Register 3
MC67_RDBFL30   	.equ	0xf006539c	; Read Data and Bit Flip Register 30
MC67_RDBFL31   	.equ	0xf006539e	; Read Data and Bit Flip Register 31
MC67_RDBFL32   	.equ	0xf00653a0	; Read Data and Bit Flip Register 32
MC67_RDBFL33   	.equ	0xf00653a2	; Read Data and Bit Flip Register 33
MC67_RDBFL34   	.equ	0xf00653a4	; Read Data and Bit Flip Register 34
MC67_RDBFL35   	.equ	0xf00653a6	; Read Data and Bit Flip Register 35
MC67_RDBFL36   	.equ	0xf00653a8	; Read Data and Bit Flip Register 36
MC67_RDBFL37   	.equ	0xf00653aa	; Read Data and Bit Flip Register 37
MC67_RDBFL38   	.equ	0xf00653ac	; Read Data and Bit Flip Register 38
MC67_RDBFL39   	.equ	0xf00653ae	; Read Data and Bit Flip Register 39
MC67_RDBFL4    	.equ	0xf0065368	; Read Data and Bit Flip Register 4
MC67_RDBFL40   	.equ	0xf00653b0	; Read Data and Bit Flip Register 40
MC67_RDBFL41   	.equ	0xf00653b2	; Read Data and Bit Flip Register 41
MC67_RDBFL42   	.equ	0xf00653b4	; Read Data and Bit Flip Register 42
MC67_RDBFL43   	.equ	0xf00653b6	; Read Data and Bit Flip Register 43
MC67_RDBFL44   	.equ	0xf00653b8	; Read Data and Bit Flip Register 44
MC67_RDBFL45   	.equ	0xf00653ba	; Read Data and Bit Flip Register 45
MC67_RDBFL46   	.equ	0xf00653bc	; Read Data and Bit Flip Register 46
MC67_RDBFL47   	.equ	0xf00653be	; Read Data and Bit Flip Register 47
MC67_RDBFL48   	.equ	0xf00653c0	; Read Data and Bit Flip Register 48
MC67_RDBFL49   	.equ	0xf00653c2	; Read Data and Bit Flip Register 49
MC67_RDBFL5    	.equ	0xf006536a	; Read Data and Bit Flip Register 5
MC67_RDBFL50   	.equ	0xf00653c4	; Read Data and Bit Flip Register 50
MC67_RDBFL51   	.equ	0xf00653c6	; Read Data and Bit Flip Register 51
MC67_RDBFL52   	.equ	0xf00653c8	; Read Data and Bit Flip Register 52
MC67_RDBFL53   	.equ	0xf00653ca	; Read Data and Bit Flip Register 53
MC67_RDBFL54   	.equ	0xf00653cc	; Read Data and Bit Flip Register 54
MC67_RDBFL55   	.equ	0xf00653ce	; Read Data and Bit Flip Register 55
MC67_RDBFL56   	.equ	0xf00653d0	; Read Data and Bit Flip Register 56
MC67_RDBFL57   	.equ	0xf00653d2	; Read Data and Bit Flip Register 57
MC67_RDBFL58   	.equ	0xf00653d4	; Read Data and Bit Flip Register 58
MC67_RDBFL59   	.equ	0xf00653d6	; Read Data and Bit Flip Register 59
MC67_RDBFL6    	.equ	0xf006536c	; Read Data and Bit Flip Register 6
MC67_RDBFL60   	.equ	0xf00653d8	; Read Data and Bit Flip Register 60
MC67_RDBFL61   	.equ	0xf00653da	; Read Data and Bit Flip Register 61
MC67_RDBFL62   	.equ	0xf00653dc	; Read Data and Bit Flip Register 62
MC67_RDBFL63   	.equ	0xf00653de	; Read Data and Bit Flip Register 63
MC67_RDBFL64   	.equ	0xf00653e0	; Read Data and Bit Flip Register 64
MC67_RDBFL65   	.equ	0xf00653e2	; Read Data and Bit Flip Register 65
MC67_RDBFL66   	.equ	0xf00653e4	; Read Data and Bit Flip Register 66
MC67_RDBFL7    	.equ	0xf006536e	; Read Data and Bit Flip Register 7
MC67_RDBFL8    	.equ	0xf0065370	; Read Data and Bit Flip Register 8
MC67_RDBFL9    	.equ	0xf0065372	; Read Data and Bit Flip Register 9
MC67_REVID     	.equ	0xf006530c	; Revision ID Register
MC68_CONFIG0   	.equ	0xf0065400	; Configuration Register 0
MC68_CONFIG1   	.equ	0xf0065402	; Configuration Register 1
MC68_ECCD      	.equ	0xf0065410	; Memory ECC Detection Register
MC68_ECCS      	.equ	0xf006540e	; ECC Safety Register
MC68_ERRINFO0  	.equ	0xf00654f2	; Error Information Register 0
MC68_ERRINFO1  	.equ	0xf00654f4	; Error Information Register 1
MC68_ERRINFO2  	.equ	0xf00654f6	; Error Information Register 2
MC68_ERRINFO3  	.equ	0xf00654f8	; Error Information Register 3
MC68_ERRINFO4  	.equ	0xf00654fa	; Error Information Register 4
MC68_ETRR0     	.equ	0xf0065412	; Error Tracking Register 0
MC68_ETRR1     	.equ	0xf0065414	; Error Tracking Register 1
MC68_ETRR2     	.equ	0xf0065416	; Error Tracking Register 2
MC68_ETRR3     	.equ	0xf0065418	; Error Tracking Register 3
MC68_ETRR4     	.equ	0xf006541a	; Error Tracking Register 4
MC68_MCONTROL  	.equ	0xf0065404	; MBIST Control Register
MC68_MSTATUS   	.equ	0xf0065406	; Status Register
MC68_RANGE     	.equ	0xf0065408	; Range Register, single address mode
MC68_RDBFL0    	.equ	0xf0065460	; Read Data and Bit Flip Register 0
MC68_RDBFL1    	.equ	0xf0065462	; Read Data and Bit Flip Register 1
MC68_RDBFL10   	.equ	0xf0065474	; Read Data and Bit Flip Register 10
MC68_RDBFL11   	.equ	0xf0065476	; Read Data and Bit Flip Register 11
MC68_RDBFL12   	.equ	0xf0065478	; Read Data and Bit Flip Register 12
MC68_RDBFL13   	.equ	0xf006547a	; Read Data and Bit Flip Register 13
MC68_RDBFL14   	.equ	0xf006547c	; Read Data and Bit Flip Register 14
MC68_RDBFL15   	.equ	0xf006547e	; Read Data and Bit Flip Register 15
MC68_RDBFL16   	.equ	0xf0065480	; Read Data and Bit Flip Register 16
MC68_RDBFL17   	.equ	0xf0065482	; Read Data and Bit Flip Register 17
MC68_RDBFL18   	.equ	0xf0065484	; Read Data and Bit Flip Register 18
MC68_RDBFL19   	.equ	0xf0065486	; Read Data and Bit Flip Register 19
MC68_RDBFL2    	.equ	0xf0065464	; Read Data and Bit Flip Register 2
MC68_RDBFL20   	.equ	0xf0065488	; Read Data and Bit Flip Register 20
MC68_RDBFL21   	.equ	0xf006548a	; Read Data and Bit Flip Register 21
MC68_RDBFL22   	.equ	0xf006548c	; Read Data and Bit Flip Register 22
MC68_RDBFL23   	.equ	0xf006548e	; Read Data and Bit Flip Register 23
MC68_RDBFL24   	.equ	0xf0065490	; Read Data and Bit Flip Register 24
MC68_RDBFL25   	.equ	0xf0065492	; Read Data and Bit Flip Register 25
MC68_RDBFL26   	.equ	0xf0065494	; Read Data and Bit Flip Register 26
MC68_RDBFL27   	.equ	0xf0065496	; Read Data and Bit Flip Register 27
MC68_RDBFL28   	.equ	0xf0065498	; Read Data and Bit Flip Register 28
MC68_RDBFL29   	.equ	0xf006549a	; Read Data and Bit Flip Register 29
MC68_RDBFL3    	.equ	0xf0065466	; Read Data and Bit Flip Register 3
MC68_RDBFL30   	.equ	0xf006549c	; Read Data and Bit Flip Register 30
MC68_RDBFL31   	.equ	0xf006549e	; Read Data and Bit Flip Register 31
MC68_RDBFL32   	.equ	0xf00654a0	; Read Data and Bit Flip Register 32
MC68_RDBFL33   	.equ	0xf00654a2	; Read Data and Bit Flip Register 33
MC68_RDBFL34   	.equ	0xf00654a4	; Read Data and Bit Flip Register 34
MC68_RDBFL35   	.equ	0xf00654a6	; Read Data and Bit Flip Register 35
MC68_RDBFL36   	.equ	0xf00654a8	; Read Data and Bit Flip Register 36
MC68_RDBFL37   	.equ	0xf00654aa	; Read Data and Bit Flip Register 37
MC68_RDBFL38   	.equ	0xf00654ac	; Read Data and Bit Flip Register 38
MC68_RDBFL39   	.equ	0xf00654ae	; Read Data and Bit Flip Register 39
MC68_RDBFL4    	.equ	0xf0065468	; Read Data and Bit Flip Register 4
MC68_RDBFL40   	.equ	0xf00654b0	; Read Data and Bit Flip Register 40
MC68_RDBFL41   	.equ	0xf00654b2	; Read Data and Bit Flip Register 41
MC68_RDBFL42   	.equ	0xf00654b4	; Read Data and Bit Flip Register 42
MC68_RDBFL43   	.equ	0xf00654b6	; Read Data and Bit Flip Register 43
MC68_RDBFL44   	.equ	0xf00654b8	; Read Data and Bit Flip Register 44
MC68_RDBFL45   	.equ	0xf00654ba	; Read Data and Bit Flip Register 45
MC68_RDBFL46   	.equ	0xf00654bc	; Read Data and Bit Flip Register 46
MC68_RDBFL47   	.equ	0xf00654be	; Read Data and Bit Flip Register 47
MC68_RDBFL48   	.equ	0xf00654c0	; Read Data and Bit Flip Register 48
MC68_RDBFL49   	.equ	0xf00654c2	; Read Data and Bit Flip Register 49
MC68_RDBFL5    	.equ	0xf006546a	; Read Data and Bit Flip Register 5
MC68_RDBFL50   	.equ	0xf00654c4	; Read Data and Bit Flip Register 50
MC68_RDBFL51   	.equ	0xf00654c6	; Read Data and Bit Flip Register 51
MC68_RDBFL52   	.equ	0xf00654c8	; Read Data and Bit Flip Register 52
MC68_RDBFL53   	.equ	0xf00654ca	; Read Data and Bit Flip Register 53
MC68_RDBFL54   	.equ	0xf00654cc	; Read Data and Bit Flip Register 54
MC68_RDBFL55   	.equ	0xf00654ce	; Read Data and Bit Flip Register 55
MC68_RDBFL56   	.equ	0xf00654d0	; Read Data and Bit Flip Register 56
MC68_RDBFL57   	.equ	0xf00654d2	; Read Data and Bit Flip Register 57
MC68_RDBFL58   	.equ	0xf00654d4	; Read Data and Bit Flip Register 58
MC68_RDBFL59   	.equ	0xf00654d6	; Read Data and Bit Flip Register 59
MC68_RDBFL6    	.equ	0xf006546c	; Read Data and Bit Flip Register 6
MC68_RDBFL60   	.equ	0xf00654d8	; Read Data and Bit Flip Register 60
MC68_RDBFL61   	.equ	0xf00654da	; Read Data and Bit Flip Register 61
MC68_RDBFL62   	.equ	0xf00654dc	; Read Data and Bit Flip Register 62
MC68_RDBFL63   	.equ	0xf00654de	; Read Data and Bit Flip Register 63
MC68_RDBFL64   	.equ	0xf00654e0	; Read Data and Bit Flip Register 64
MC68_RDBFL65   	.equ	0xf00654e2	; Read Data and Bit Flip Register 65
MC68_RDBFL66   	.equ	0xf00654e4	; Read Data and Bit Flip Register 66
MC68_RDBFL7    	.equ	0xf006546e	; Read Data and Bit Flip Register 7
MC68_RDBFL8    	.equ	0xf0065470	; Read Data and Bit Flip Register 8
MC68_RDBFL9    	.equ	0xf0065472	; Read Data and Bit Flip Register 9
MC68_REVID     	.equ	0xf006540c	; Revision ID Register
MC69_CONFIG0   	.equ	0xf0065500	; Configuration Register 0
MC69_CONFIG1   	.equ	0xf0065502	; Configuration Register 1
MC69_ECCD      	.equ	0xf0065510	; Memory ECC Detection Register
MC69_ECCS      	.equ	0xf006550e	; ECC Safety Register
MC69_ERRINFO0  	.equ	0xf00655f2	; Error Information Register 0
MC69_ERRINFO1  	.equ	0xf00655f4	; Error Information Register 1
MC69_ERRINFO2  	.equ	0xf00655f6	; Error Information Register 2
MC69_ERRINFO3  	.equ	0xf00655f8	; Error Information Register 3
MC69_ERRINFO4  	.equ	0xf00655fa	; Error Information Register 4
MC69_ETRR0     	.equ	0xf0065512	; Error Tracking Register 0
MC69_ETRR1     	.equ	0xf0065514	; Error Tracking Register 1
MC69_ETRR2     	.equ	0xf0065516	; Error Tracking Register 2
MC69_ETRR3     	.equ	0xf0065518	; Error Tracking Register 3
MC69_ETRR4     	.equ	0xf006551a	; Error Tracking Register 4
MC69_MCONTROL  	.equ	0xf0065504	; MBIST Control Register
MC69_MSTATUS   	.equ	0xf0065506	; Status Register
MC69_RANGE     	.equ	0xf0065508	; Range Register, single address mode
MC69_RDBFL0    	.equ	0xf0065560	; Read Data and Bit Flip Register 0
MC69_RDBFL1    	.equ	0xf0065562	; Read Data and Bit Flip Register 1
MC69_RDBFL10   	.equ	0xf0065574	; Read Data and Bit Flip Register 10
MC69_RDBFL11   	.equ	0xf0065576	; Read Data and Bit Flip Register 11
MC69_RDBFL12   	.equ	0xf0065578	; Read Data and Bit Flip Register 12
MC69_RDBFL13   	.equ	0xf006557a	; Read Data and Bit Flip Register 13
MC69_RDBFL14   	.equ	0xf006557c	; Read Data and Bit Flip Register 14
MC69_RDBFL15   	.equ	0xf006557e	; Read Data and Bit Flip Register 15
MC69_RDBFL16   	.equ	0xf0065580	; Read Data and Bit Flip Register 16
MC69_RDBFL17   	.equ	0xf0065582	; Read Data and Bit Flip Register 17
MC69_RDBFL18   	.equ	0xf0065584	; Read Data and Bit Flip Register 18
MC69_RDBFL19   	.equ	0xf0065586	; Read Data and Bit Flip Register 19
MC69_RDBFL2    	.equ	0xf0065564	; Read Data and Bit Flip Register 2
MC69_RDBFL20   	.equ	0xf0065588	; Read Data and Bit Flip Register 20
MC69_RDBFL21   	.equ	0xf006558a	; Read Data and Bit Flip Register 21
MC69_RDBFL22   	.equ	0xf006558c	; Read Data and Bit Flip Register 22
MC69_RDBFL23   	.equ	0xf006558e	; Read Data and Bit Flip Register 23
MC69_RDBFL24   	.equ	0xf0065590	; Read Data and Bit Flip Register 24
MC69_RDBFL25   	.equ	0xf0065592	; Read Data and Bit Flip Register 25
MC69_RDBFL26   	.equ	0xf0065594	; Read Data and Bit Flip Register 26
MC69_RDBFL27   	.equ	0xf0065596	; Read Data and Bit Flip Register 27
MC69_RDBFL28   	.equ	0xf0065598	; Read Data and Bit Flip Register 28
MC69_RDBFL29   	.equ	0xf006559a	; Read Data and Bit Flip Register 29
MC69_RDBFL3    	.equ	0xf0065566	; Read Data and Bit Flip Register 3
MC69_RDBFL30   	.equ	0xf006559c	; Read Data and Bit Flip Register 30
MC69_RDBFL31   	.equ	0xf006559e	; Read Data and Bit Flip Register 31
MC69_RDBFL32   	.equ	0xf00655a0	; Read Data and Bit Flip Register 32
MC69_RDBFL33   	.equ	0xf00655a2	; Read Data and Bit Flip Register 33
MC69_RDBFL34   	.equ	0xf00655a4	; Read Data and Bit Flip Register 34
MC69_RDBFL35   	.equ	0xf00655a6	; Read Data and Bit Flip Register 35
MC69_RDBFL36   	.equ	0xf00655a8	; Read Data and Bit Flip Register 36
MC69_RDBFL37   	.equ	0xf00655aa	; Read Data and Bit Flip Register 37
MC69_RDBFL38   	.equ	0xf00655ac	; Read Data and Bit Flip Register 38
MC69_RDBFL39   	.equ	0xf00655ae	; Read Data and Bit Flip Register 39
MC69_RDBFL4    	.equ	0xf0065568	; Read Data and Bit Flip Register 4
MC69_RDBFL40   	.equ	0xf00655b0	; Read Data and Bit Flip Register 40
MC69_RDBFL41   	.equ	0xf00655b2	; Read Data and Bit Flip Register 41
MC69_RDBFL42   	.equ	0xf00655b4	; Read Data and Bit Flip Register 42
MC69_RDBFL43   	.equ	0xf00655b6	; Read Data and Bit Flip Register 43
MC69_RDBFL44   	.equ	0xf00655b8	; Read Data and Bit Flip Register 44
MC69_RDBFL45   	.equ	0xf00655ba	; Read Data and Bit Flip Register 45
MC69_RDBFL46   	.equ	0xf00655bc	; Read Data and Bit Flip Register 46
MC69_RDBFL47   	.equ	0xf00655be	; Read Data and Bit Flip Register 47
MC69_RDBFL48   	.equ	0xf00655c0	; Read Data and Bit Flip Register 48
MC69_RDBFL49   	.equ	0xf00655c2	; Read Data and Bit Flip Register 49
MC69_RDBFL5    	.equ	0xf006556a	; Read Data and Bit Flip Register 5
MC69_RDBFL50   	.equ	0xf00655c4	; Read Data and Bit Flip Register 50
MC69_RDBFL51   	.equ	0xf00655c6	; Read Data and Bit Flip Register 51
MC69_RDBFL52   	.equ	0xf00655c8	; Read Data and Bit Flip Register 52
MC69_RDBFL53   	.equ	0xf00655ca	; Read Data and Bit Flip Register 53
MC69_RDBFL54   	.equ	0xf00655cc	; Read Data and Bit Flip Register 54
MC69_RDBFL55   	.equ	0xf00655ce	; Read Data and Bit Flip Register 55
MC69_RDBFL56   	.equ	0xf00655d0	; Read Data and Bit Flip Register 56
MC69_RDBFL57   	.equ	0xf00655d2	; Read Data and Bit Flip Register 57
MC69_RDBFL58   	.equ	0xf00655d4	; Read Data and Bit Flip Register 58
MC69_RDBFL59   	.equ	0xf00655d6	; Read Data and Bit Flip Register 59
MC69_RDBFL6    	.equ	0xf006556c	; Read Data and Bit Flip Register 6
MC69_RDBFL60   	.equ	0xf00655d8	; Read Data and Bit Flip Register 60
MC69_RDBFL61   	.equ	0xf00655da	; Read Data and Bit Flip Register 61
MC69_RDBFL62   	.equ	0xf00655dc	; Read Data and Bit Flip Register 62
MC69_RDBFL63   	.equ	0xf00655de	; Read Data and Bit Flip Register 63
MC69_RDBFL64   	.equ	0xf00655e0	; Read Data and Bit Flip Register 64
MC69_RDBFL65   	.equ	0xf00655e2	; Read Data and Bit Flip Register 65
MC69_RDBFL66   	.equ	0xf00655e4	; Read Data and Bit Flip Register 66
MC69_RDBFL7    	.equ	0xf006556e	; Read Data and Bit Flip Register 7
MC69_RDBFL8    	.equ	0xf0065570	; Read Data and Bit Flip Register 8
MC69_RDBFL9    	.equ	0xf0065572	; Read Data and Bit Flip Register 9
MC69_REVID     	.equ	0xf006550c	; Revision ID Register
MC6_CONFIG0    	.equ	0xf0061600	; Configuration Register 0
MC6_CONFIG1    	.equ	0xf0061602	; Configuration Register 1
MC6_ECCD       	.equ	0xf0061610	; Memory ECC Detection Register
MC6_ECCS       	.equ	0xf006160e	; ECC Safety Register
MC6_ERRINFO0   	.equ	0xf00616f2	; Error Information Register 0
MC6_ERRINFO1   	.equ	0xf00616f4	; Error Information Register 1
MC6_ERRINFO2   	.equ	0xf00616f6	; Error Information Register 2
MC6_ERRINFO3   	.equ	0xf00616f8	; Error Information Register 3
MC6_ERRINFO4   	.equ	0xf00616fa	; Error Information Register 4
MC6_ETRR0      	.equ	0xf0061612	; Error Tracking Register 0
MC6_ETRR1      	.equ	0xf0061614	; Error Tracking Register 1
MC6_ETRR2      	.equ	0xf0061616	; Error Tracking Register 2
MC6_ETRR3      	.equ	0xf0061618	; Error Tracking Register 3
MC6_ETRR4      	.equ	0xf006161a	; Error Tracking Register 4
MC6_MCONTROL   	.equ	0xf0061604	; MBIST Control Register
MC6_MSTATUS    	.equ	0xf0061606	; Status Register
MC6_RANGE      	.equ	0xf0061608	; Range Register, single address mode
MC6_RDBFL0     	.equ	0xf0061660	; Read Data and Bit Flip Register 0
MC6_RDBFL1     	.equ	0xf0061662	; Read Data and Bit Flip Register 1
MC6_RDBFL10    	.equ	0xf0061674	; Read Data and Bit Flip Register 10
MC6_RDBFL11    	.equ	0xf0061676	; Read Data and Bit Flip Register 11
MC6_RDBFL12    	.equ	0xf0061678	; Read Data and Bit Flip Register 12
MC6_RDBFL13    	.equ	0xf006167a	; Read Data and Bit Flip Register 13
MC6_RDBFL14    	.equ	0xf006167c	; Read Data and Bit Flip Register 14
MC6_RDBFL15    	.equ	0xf006167e	; Read Data and Bit Flip Register 15
MC6_RDBFL16    	.equ	0xf0061680	; Read Data and Bit Flip Register 16
MC6_RDBFL17    	.equ	0xf0061682	; Read Data and Bit Flip Register 17
MC6_RDBFL18    	.equ	0xf0061684	; Read Data and Bit Flip Register 18
MC6_RDBFL19    	.equ	0xf0061686	; Read Data and Bit Flip Register 19
MC6_RDBFL2     	.equ	0xf0061664	; Read Data and Bit Flip Register 2
MC6_RDBFL20    	.equ	0xf0061688	; Read Data and Bit Flip Register 20
MC6_RDBFL21    	.equ	0xf006168a	; Read Data and Bit Flip Register 21
MC6_RDBFL22    	.equ	0xf006168c	; Read Data and Bit Flip Register 22
MC6_RDBFL23    	.equ	0xf006168e	; Read Data and Bit Flip Register 23
MC6_RDBFL24    	.equ	0xf0061690	; Read Data and Bit Flip Register 24
MC6_RDBFL25    	.equ	0xf0061692	; Read Data and Bit Flip Register 25
MC6_RDBFL26    	.equ	0xf0061694	; Read Data and Bit Flip Register 26
MC6_RDBFL27    	.equ	0xf0061696	; Read Data and Bit Flip Register 27
MC6_RDBFL28    	.equ	0xf0061698	; Read Data and Bit Flip Register 28
MC6_RDBFL29    	.equ	0xf006169a	; Read Data and Bit Flip Register 29
MC6_RDBFL3     	.equ	0xf0061666	; Read Data and Bit Flip Register 3
MC6_RDBFL30    	.equ	0xf006169c	; Read Data and Bit Flip Register 30
MC6_RDBFL31    	.equ	0xf006169e	; Read Data and Bit Flip Register 31
MC6_RDBFL32    	.equ	0xf00616a0	; Read Data and Bit Flip Register 32
MC6_RDBFL33    	.equ	0xf00616a2	; Read Data and Bit Flip Register 33
MC6_RDBFL34    	.equ	0xf00616a4	; Read Data and Bit Flip Register 34
MC6_RDBFL35    	.equ	0xf00616a6	; Read Data and Bit Flip Register 35
MC6_RDBFL36    	.equ	0xf00616a8	; Read Data and Bit Flip Register 36
MC6_RDBFL37    	.equ	0xf00616aa	; Read Data and Bit Flip Register 37
MC6_RDBFL38    	.equ	0xf00616ac	; Read Data and Bit Flip Register 38
MC6_RDBFL39    	.equ	0xf00616ae	; Read Data and Bit Flip Register 39
MC6_RDBFL4     	.equ	0xf0061668	; Read Data and Bit Flip Register 4
MC6_RDBFL40    	.equ	0xf00616b0	; Read Data and Bit Flip Register 40
MC6_RDBFL41    	.equ	0xf00616b2	; Read Data and Bit Flip Register 41
MC6_RDBFL42    	.equ	0xf00616b4	; Read Data and Bit Flip Register 42
MC6_RDBFL43    	.equ	0xf00616b6	; Read Data and Bit Flip Register 43
MC6_RDBFL44    	.equ	0xf00616b8	; Read Data and Bit Flip Register 44
MC6_RDBFL45    	.equ	0xf00616ba	; Read Data and Bit Flip Register 45
MC6_RDBFL46    	.equ	0xf00616bc	; Read Data and Bit Flip Register 46
MC6_RDBFL47    	.equ	0xf00616be	; Read Data and Bit Flip Register 47
MC6_RDBFL48    	.equ	0xf00616c0	; Read Data and Bit Flip Register 48
MC6_RDBFL49    	.equ	0xf00616c2	; Read Data and Bit Flip Register 49
MC6_RDBFL5     	.equ	0xf006166a	; Read Data and Bit Flip Register 5
MC6_RDBFL50    	.equ	0xf00616c4	; Read Data and Bit Flip Register 50
MC6_RDBFL51    	.equ	0xf00616c6	; Read Data and Bit Flip Register 51
MC6_RDBFL52    	.equ	0xf00616c8	; Read Data and Bit Flip Register 52
MC6_RDBFL53    	.equ	0xf00616ca	; Read Data and Bit Flip Register 53
MC6_RDBFL54    	.equ	0xf00616cc	; Read Data and Bit Flip Register 54
MC6_RDBFL55    	.equ	0xf00616ce	; Read Data and Bit Flip Register 55
MC6_RDBFL56    	.equ	0xf00616d0	; Read Data and Bit Flip Register 56
MC6_RDBFL57    	.equ	0xf00616d2	; Read Data and Bit Flip Register 57
MC6_RDBFL58    	.equ	0xf00616d4	; Read Data and Bit Flip Register 58
MC6_RDBFL59    	.equ	0xf00616d6	; Read Data and Bit Flip Register 59
MC6_RDBFL6     	.equ	0xf006166c	; Read Data and Bit Flip Register 6
MC6_RDBFL60    	.equ	0xf00616d8	; Read Data and Bit Flip Register 60
MC6_RDBFL61    	.equ	0xf00616da	; Read Data and Bit Flip Register 61
MC6_RDBFL62    	.equ	0xf00616dc	; Read Data and Bit Flip Register 62
MC6_RDBFL63    	.equ	0xf00616de	; Read Data and Bit Flip Register 63
MC6_RDBFL64    	.equ	0xf00616e0	; Read Data and Bit Flip Register 64
MC6_RDBFL65    	.equ	0xf00616e2	; Read Data and Bit Flip Register 65
MC6_RDBFL66    	.equ	0xf00616e4	; Read Data and Bit Flip Register 66
MC6_RDBFL7     	.equ	0xf006166e	; Read Data and Bit Flip Register 7
MC6_RDBFL8     	.equ	0xf0061670	; Read Data and Bit Flip Register 8
MC6_RDBFL9     	.equ	0xf0061672	; Read Data and Bit Flip Register 9
MC6_REVID      	.equ	0xf006160c	; Revision ID Register
MC70_CONFIG0   	.equ	0xf0065600	; Configuration Register 0
MC70_CONFIG1   	.equ	0xf0065602	; Configuration Register 1
MC70_ECCD      	.equ	0xf0065610	; Memory ECC Detection Register
MC70_ECCS      	.equ	0xf006560e	; ECC Safety Register
MC70_ERRINFO0  	.equ	0xf00656f2	; Error Information Register 0
MC70_ERRINFO1  	.equ	0xf00656f4	; Error Information Register 1
MC70_ERRINFO2  	.equ	0xf00656f6	; Error Information Register 2
MC70_ERRINFO3  	.equ	0xf00656f8	; Error Information Register 3
MC70_ERRINFO4  	.equ	0xf00656fa	; Error Information Register 4
MC70_ETRR0     	.equ	0xf0065612	; Error Tracking Register 0
MC70_ETRR1     	.equ	0xf0065614	; Error Tracking Register 1
MC70_ETRR2     	.equ	0xf0065616	; Error Tracking Register 2
MC70_ETRR3     	.equ	0xf0065618	; Error Tracking Register 3
MC70_ETRR4     	.equ	0xf006561a	; Error Tracking Register 4
MC70_MCONTROL  	.equ	0xf0065604	; MBIST Control Register
MC70_MSTATUS   	.equ	0xf0065606	; Status Register
MC70_RANGE     	.equ	0xf0065608	; Range Register, single address mode
MC70_RDBFL0    	.equ	0xf0065660	; Read Data and Bit Flip Register 0
MC70_RDBFL1    	.equ	0xf0065662	; Read Data and Bit Flip Register 1
MC70_RDBFL10   	.equ	0xf0065674	; Read Data and Bit Flip Register 10
MC70_RDBFL11   	.equ	0xf0065676	; Read Data and Bit Flip Register 11
MC70_RDBFL12   	.equ	0xf0065678	; Read Data and Bit Flip Register 12
MC70_RDBFL13   	.equ	0xf006567a	; Read Data and Bit Flip Register 13
MC70_RDBFL14   	.equ	0xf006567c	; Read Data and Bit Flip Register 14
MC70_RDBFL15   	.equ	0xf006567e	; Read Data and Bit Flip Register 15
MC70_RDBFL16   	.equ	0xf0065680	; Read Data and Bit Flip Register 16
MC70_RDBFL17   	.equ	0xf0065682	; Read Data and Bit Flip Register 17
MC70_RDBFL18   	.equ	0xf0065684	; Read Data and Bit Flip Register 18
MC70_RDBFL19   	.equ	0xf0065686	; Read Data and Bit Flip Register 19
MC70_RDBFL2    	.equ	0xf0065664	; Read Data and Bit Flip Register 2
MC70_RDBFL20   	.equ	0xf0065688	; Read Data and Bit Flip Register 20
MC70_RDBFL21   	.equ	0xf006568a	; Read Data and Bit Flip Register 21
MC70_RDBFL22   	.equ	0xf006568c	; Read Data and Bit Flip Register 22
MC70_RDBFL23   	.equ	0xf006568e	; Read Data and Bit Flip Register 23
MC70_RDBFL24   	.equ	0xf0065690	; Read Data and Bit Flip Register 24
MC70_RDBFL25   	.equ	0xf0065692	; Read Data and Bit Flip Register 25
MC70_RDBFL26   	.equ	0xf0065694	; Read Data and Bit Flip Register 26
MC70_RDBFL27   	.equ	0xf0065696	; Read Data and Bit Flip Register 27
MC70_RDBFL28   	.equ	0xf0065698	; Read Data and Bit Flip Register 28
MC70_RDBFL29   	.equ	0xf006569a	; Read Data and Bit Flip Register 29
MC70_RDBFL3    	.equ	0xf0065666	; Read Data and Bit Flip Register 3
MC70_RDBFL30   	.equ	0xf006569c	; Read Data and Bit Flip Register 30
MC70_RDBFL31   	.equ	0xf006569e	; Read Data and Bit Flip Register 31
MC70_RDBFL32   	.equ	0xf00656a0	; Read Data and Bit Flip Register 32
MC70_RDBFL33   	.equ	0xf00656a2	; Read Data and Bit Flip Register 33
MC70_RDBFL34   	.equ	0xf00656a4	; Read Data and Bit Flip Register 34
MC70_RDBFL35   	.equ	0xf00656a6	; Read Data and Bit Flip Register 35
MC70_RDBFL36   	.equ	0xf00656a8	; Read Data and Bit Flip Register 36
MC70_RDBFL37   	.equ	0xf00656aa	; Read Data and Bit Flip Register 37
MC70_RDBFL38   	.equ	0xf00656ac	; Read Data and Bit Flip Register 38
MC70_RDBFL39   	.equ	0xf00656ae	; Read Data and Bit Flip Register 39
MC70_RDBFL4    	.equ	0xf0065668	; Read Data and Bit Flip Register 4
MC70_RDBFL40   	.equ	0xf00656b0	; Read Data and Bit Flip Register 40
MC70_RDBFL41   	.equ	0xf00656b2	; Read Data and Bit Flip Register 41
MC70_RDBFL42   	.equ	0xf00656b4	; Read Data and Bit Flip Register 42
MC70_RDBFL43   	.equ	0xf00656b6	; Read Data and Bit Flip Register 43
MC70_RDBFL44   	.equ	0xf00656b8	; Read Data and Bit Flip Register 44
MC70_RDBFL45   	.equ	0xf00656ba	; Read Data and Bit Flip Register 45
MC70_RDBFL46   	.equ	0xf00656bc	; Read Data and Bit Flip Register 46
MC70_RDBFL47   	.equ	0xf00656be	; Read Data and Bit Flip Register 47
MC70_RDBFL48   	.equ	0xf00656c0	; Read Data and Bit Flip Register 48
MC70_RDBFL49   	.equ	0xf00656c2	; Read Data and Bit Flip Register 49
MC70_RDBFL5    	.equ	0xf006566a	; Read Data and Bit Flip Register 5
MC70_RDBFL50   	.equ	0xf00656c4	; Read Data and Bit Flip Register 50
MC70_RDBFL51   	.equ	0xf00656c6	; Read Data and Bit Flip Register 51
MC70_RDBFL52   	.equ	0xf00656c8	; Read Data and Bit Flip Register 52
MC70_RDBFL53   	.equ	0xf00656ca	; Read Data and Bit Flip Register 53
MC70_RDBFL54   	.equ	0xf00656cc	; Read Data and Bit Flip Register 54
MC70_RDBFL55   	.equ	0xf00656ce	; Read Data and Bit Flip Register 55
MC70_RDBFL56   	.equ	0xf00656d0	; Read Data and Bit Flip Register 56
MC70_RDBFL57   	.equ	0xf00656d2	; Read Data and Bit Flip Register 57
MC70_RDBFL58   	.equ	0xf00656d4	; Read Data and Bit Flip Register 58
MC70_RDBFL59   	.equ	0xf00656d6	; Read Data and Bit Flip Register 59
MC70_RDBFL6    	.equ	0xf006566c	; Read Data and Bit Flip Register 6
MC70_RDBFL60   	.equ	0xf00656d8	; Read Data and Bit Flip Register 60
MC70_RDBFL61   	.equ	0xf00656da	; Read Data and Bit Flip Register 61
MC70_RDBFL62   	.equ	0xf00656dc	; Read Data and Bit Flip Register 62
MC70_RDBFL63   	.equ	0xf00656de	; Read Data and Bit Flip Register 63
MC70_RDBFL64   	.equ	0xf00656e0	; Read Data and Bit Flip Register 64
MC70_RDBFL65   	.equ	0xf00656e2	; Read Data and Bit Flip Register 65
MC70_RDBFL66   	.equ	0xf00656e4	; Read Data and Bit Flip Register 66
MC70_RDBFL7    	.equ	0xf006566e	; Read Data and Bit Flip Register 7
MC70_RDBFL8    	.equ	0xf0065670	; Read Data and Bit Flip Register 8
MC70_RDBFL9    	.equ	0xf0065672	; Read Data and Bit Flip Register 9
MC70_REVID     	.equ	0xf006560c	; Revision ID Register
MC71_CONFIG0   	.equ	0xf0065700	; Configuration Register 0
MC71_CONFIG1   	.equ	0xf0065702	; Configuration Register 1
MC71_ECCD      	.equ	0xf0065710	; Memory ECC Detection Register
MC71_ECCS      	.equ	0xf006570e	; ECC Safety Register
MC71_ERRINFO0  	.equ	0xf00657f2	; Error Information Register 0
MC71_ERRINFO1  	.equ	0xf00657f4	; Error Information Register 1
MC71_ERRINFO2  	.equ	0xf00657f6	; Error Information Register 2
MC71_ERRINFO3  	.equ	0xf00657f8	; Error Information Register 3
MC71_ERRINFO4  	.equ	0xf00657fa	; Error Information Register 4
MC71_ETRR0     	.equ	0xf0065712	; Error Tracking Register 0
MC71_ETRR1     	.equ	0xf0065714	; Error Tracking Register 1
MC71_ETRR2     	.equ	0xf0065716	; Error Tracking Register 2
MC71_ETRR3     	.equ	0xf0065718	; Error Tracking Register 3
MC71_ETRR4     	.equ	0xf006571a	; Error Tracking Register 4
MC71_MCONTROL  	.equ	0xf0065704	; MBIST Control Register
MC71_MSTATUS   	.equ	0xf0065706	; Status Register
MC71_RANGE     	.equ	0xf0065708	; Range Register, single address mode
MC71_RDBFL0    	.equ	0xf0065760	; Read Data and Bit Flip Register 0
MC71_RDBFL1    	.equ	0xf0065762	; Read Data and Bit Flip Register 1
MC71_RDBFL10   	.equ	0xf0065774	; Read Data and Bit Flip Register 10
MC71_RDBFL11   	.equ	0xf0065776	; Read Data and Bit Flip Register 11
MC71_RDBFL12   	.equ	0xf0065778	; Read Data and Bit Flip Register 12
MC71_RDBFL13   	.equ	0xf006577a	; Read Data and Bit Flip Register 13
MC71_RDBFL14   	.equ	0xf006577c	; Read Data and Bit Flip Register 14
MC71_RDBFL15   	.equ	0xf006577e	; Read Data and Bit Flip Register 15
MC71_RDBFL16   	.equ	0xf0065780	; Read Data and Bit Flip Register 16
MC71_RDBFL17   	.equ	0xf0065782	; Read Data and Bit Flip Register 17
MC71_RDBFL18   	.equ	0xf0065784	; Read Data and Bit Flip Register 18
MC71_RDBFL19   	.equ	0xf0065786	; Read Data and Bit Flip Register 19
MC71_RDBFL2    	.equ	0xf0065764	; Read Data and Bit Flip Register 2
MC71_RDBFL20   	.equ	0xf0065788	; Read Data and Bit Flip Register 20
MC71_RDBFL21   	.equ	0xf006578a	; Read Data and Bit Flip Register 21
MC71_RDBFL22   	.equ	0xf006578c	; Read Data and Bit Flip Register 22
MC71_RDBFL23   	.equ	0xf006578e	; Read Data and Bit Flip Register 23
MC71_RDBFL24   	.equ	0xf0065790	; Read Data and Bit Flip Register 24
MC71_RDBFL25   	.equ	0xf0065792	; Read Data and Bit Flip Register 25
MC71_RDBFL26   	.equ	0xf0065794	; Read Data and Bit Flip Register 26
MC71_RDBFL27   	.equ	0xf0065796	; Read Data and Bit Flip Register 27
MC71_RDBFL28   	.equ	0xf0065798	; Read Data and Bit Flip Register 28
MC71_RDBFL29   	.equ	0xf006579a	; Read Data and Bit Flip Register 29
MC71_RDBFL3    	.equ	0xf0065766	; Read Data and Bit Flip Register 3
MC71_RDBFL30   	.equ	0xf006579c	; Read Data and Bit Flip Register 30
MC71_RDBFL31   	.equ	0xf006579e	; Read Data and Bit Flip Register 31
MC71_RDBFL32   	.equ	0xf00657a0	; Read Data and Bit Flip Register 32
MC71_RDBFL33   	.equ	0xf00657a2	; Read Data and Bit Flip Register 33
MC71_RDBFL34   	.equ	0xf00657a4	; Read Data and Bit Flip Register 34
MC71_RDBFL35   	.equ	0xf00657a6	; Read Data and Bit Flip Register 35
MC71_RDBFL36   	.equ	0xf00657a8	; Read Data and Bit Flip Register 36
MC71_RDBFL37   	.equ	0xf00657aa	; Read Data and Bit Flip Register 37
MC71_RDBFL38   	.equ	0xf00657ac	; Read Data and Bit Flip Register 38
MC71_RDBFL39   	.equ	0xf00657ae	; Read Data and Bit Flip Register 39
MC71_RDBFL4    	.equ	0xf0065768	; Read Data and Bit Flip Register 4
MC71_RDBFL40   	.equ	0xf00657b0	; Read Data and Bit Flip Register 40
MC71_RDBFL41   	.equ	0xf00657b2	; Read Data and Bit Flip Register 41
MC71_RDBFL42   	.equ	0xf00657b4	; Read Data and Bit Flip Register 42
MC71_RDBFL43   	.equ	0xf00657b6	; Read Data and Bit Flip Register 43
MC71_RDBFL44   	.equ	0xf00657b8	; Read Data and Bit Flip Register 44
MC71_RDBFL45   	.equ	0xf00657ba	; Read Data and Bit Flip Register 45
MC71_RDBFL46   	.equ	0xf00657bc	; Read Data and Bit Flip Register 46
MC71_RDBFL47   	.equ	0xf00657be	; Read Data and Bit Flip Register 47
MC71_RDBFL48   	.equ	0xf00657c0	; Read Data and Bit Flip Register 48
MC71_RDBFL49   	.equ	0xf00657c2	; Read Data and Bit Flip Register 49
MC71_RDBFL5    	.equ	0xf006576a	; Read Data and Bit Flip Register 5
MC71_RDBFL50   	.equ	0xf00657c4	; Read Data and Bit Flip Register 50
MC71_RDBFL51   	.equ	0xf00657c6	; Read Data and Bit Flip Register 51
MC71_RDBFL52   	.equ	0xf00657c8	; Read Data and Bit Flip Register 52
MC71_RDBFL53   	.equ	0xf00657ca	; Read Data and Bit Flip Register 53
MC71_RDBFL54   	.equ	0xf00657cc	; Read Data and Bit Flip Register 54
MC71_RDBFL55   	.equ	0xf00657ce	; Read Data and Bit Flip Register 55
MC71_RDBFL56   	.equ	0xf00657d0	; Read Data and Bit Flip Register 56
MC71_RDBFL57   	.equ	0xf00657d2	; Read Data and Bit Flip Register 57
MC71_RDBFL58   	.equ	0xf00657d4	; Read Data and Bit Flip Register 58
MC71_RDBFL59   	.equ	0xf00657d6	; Read Data and Bit Flip Register 59
MC71_RDBFL6    	.equ	0xf006576c	; Read Data and Bit Flip Register 6
MC71_RDBFL60   	.equ	0xf00657d8	; Read Data and Bit Flip Register 60
MC71_RDBFL61   	.equ	0xf00657da	; Read Data and Bit Flip Register 61
MC71_RDBFL62   	.equ	0xf00657dc	; Read Data and Bit Flip Register 62
MC71_RDBFL63   	.equ	0xf00657de	; Read Data and Bit Flip Register 63
MC71_RDBFL64   	.equ	0xf00657e0	; Read Data and Bit Flip Register 64
MC71_RDBFL65   	.equ	0xf00657e2	; Read Data and Bit Flip Register 65
MC71_RDBFL66   	.equ	0xf00657e4	; Read Data and Bit Flip Register 66
MC71_RDBFL7    	.equ	0xf006576e	; Read Data and Bit Flip Register 7
MC71_RDBFL8    	.equ	0xf0065770	; Read Data and Bit Flip Register 8
MC71_RDBFL9    	.equ	0xf0065772	; Read Data and Bit Flip Register 9
MC71_REVID     	.equ	0xf006570c	; Revision ID Register
MC72_CONFIG0   	.equ	0xf0065800	; Configuration Register 0
MC72_CONFIG1   	.equ	0xf0065802	; Configuration Register 1
MC72_ECCD      	.equ	0xf0065810	; Memory ECC Detection Register
MC72_ECCS      	.equ	0xf006580e	; ECC Safety Register
MC72_ERRINFO0  	.equ	0xf00658f2	; Error Information Register 0
MC72_ERRINFO1  	.equ	0xf00658f4	; Error Information Register 1
MC72_ERRINFO2  	.equ	0xf00658f6	; Error Information Register 2
MC72_ERRINFO3  	.equ	0xf00658f8	; Error Information Register 3
MC72_ERRINFO4  	.equ	0xf00658fa	; Error Information Register 4
MC72_ETRR0     	.equ	0xf0065812	; Error Tracking Register 0
MC72_ETRR1     	.equ	0xf0065814	; Error Tracking Register 1
MC72_ETRR2     	.equ	0xf0065816	; Error Tracking Register 2
MC72_ETRR3     	.equ	0xf0065818	; Error Tracking Register 3
MC72_ETRR4     	.equ	0xf006581a	; Error Tracking Register 4
MC72_MCONTROL  	.equ	0xf0065804	; MBIST Control Register
MC72_MSTATUS   	.equ	0xf0065806	; Status Register
MC72_RANGE     	.equ	0xf0065808	; Range Register, single address mode
MC72_RDBFL0    	.equ	0xf0065860	; Read Data and Bit Flip Register 0
MC72_RDBFL1    	.equ	0xf0065862	; Read Data and Bit Flip Register 1
MC72_RDBFL10   	.equ	0xf0065874	; Read Data and Bit Flip Register 10
MC72_RDBFL11   	.equ	0xf0065876	; Read Data and Bit Flip Register 11
MC72_RDBFL12   	.equ	0xf0065878	; Read Data and Bit Flip Register 12
MC72_RDBFL13   	.equ	0xf006587a	; Read Data and Bit Flip Register 13
MC72_RDBFL14   	.equ	0xf006587c	; Read Data and Bit Flip Register 14
MC72_RDBFL15   	.equ	0xf006587e	; Read Data and Bit Flip Register 15
MC72_RDBFL16   	.equ	0xf0065880	; Read Data and Bit Flip Register 16
MC72_RDBFL17   	.equ	0xf0065882	; Read Data and Bit Flip Register 17
MC72_RDBFL18   	.equ	0xf0065884	; Read Data and Bit Flip Register 18
MC72_RDBFL19   	.equ	0xf0065886	; Read Data and Bit Flip Register 19
MC72_RDBFL2    	.equ	0xf0065864	; Read Data and Bit Flip Register 2
MC72_RDBFL20   	.equ	0xf0065888	; Read Data and Bit Flip Register 20
MC72_RDBFL21   	.equ	0xf006588a	; Read Data and Bit Flip Register 21
MC72_RDBFL22   	.equ	0xf006588c	; Read Data and Bit Flip Register 22
MC72_RDBFL23   	.equ	0xf006588e	; Read Data and Bit Flip Register 23
MC72_RDBFL24   	.equ	0xf0065890	; Read Data and Bit Flip Register 24
MC72_RDBFL25   	.equ	0xf0065892	; Read Data and Bit Flip Register 25
MC72_RDBFL26   	.equ	0xf0065894	; Read Data and Bit Flip Register 26
MC72_RDBFL27   	.equ	0xf0065896	; Read Data and Bit Flip Register 27
MC72_RDBFL28   	.equ	0xf0065898	; Read Data and Bit Flip Register 28
MC72_RDBFL29   	.equ	0xf006589a	; Read Data and Bit Flip Register 29
MC72_RDBFL3    	.equ	0xf0065866	; Read Data and Bit Flip Register 3
MC72_RDBFL30   	.equ	0xf006589c	; Read Data and Bit Flip Register 30
MC72_RDBFL31   	.equ	0xf006589e	; Read Data and Bit Flip Register 31
MC72_RDBFL32   	.equ	0xf00658a0	; Read Data and Bit Flip Register 32
MC72_RDBFL33   	.equ	0xf00658a2	; Read Data and Bit Flip Register 33
MC72_RDBFL34   	.equ	0xf00658a4	; Read Data and Bit Flip Register 34
MC72_RDBFL35   	.equ	0xf00658a6	; Read Data and Bit Flip Register 35
MC72_RDBFL36   	.equ	0xf00658a8	; Read Data and Bit Flip Register 36
MC72_RDBFL37   	.equ	0xf00658aa	; Read Data and Bit Flip Register 37
MC72_RDBFL38   	.equ	0xf00658ac	; Read Data and Bit Flip Register 38
MC72_RDBFL39   	.equ	0xf00658ae	; Read Data and Bit Flip Register 39
MC72_RDBFL4    	.equ	0xf0065868	; Read Data and Bit Flip Register 4
MC72_RDBFL40   	.equ	0xf00658b0	; Read Data and Bit Flip Register 40
MC72_RDBFL41   	.equ	0xf00658b2	; Read Data and Bit Flip Register 41
MC72_RDBFL42   	.equ	0xf00658b4	; Read Data and Bit Flip Register 42
MC72_RDBFL43   	.equ	0xf00658b6	; Read Data and Bit Flip Register 43
MC72_RDBFL44   	.equ	0xf00658b8	; Read Data and Bit Flip Register 44
MC72_RDBFL45   	.equ	0xf00658ba	; Read Data and Bit Flip Register 45
MC72_RDBFL46   	.equ	0xf00658bc	; Read Data and Bit Flip Register 46
MC72_RDBFL47   	.equ	0xf00658be	; Read Data and Bit Flip Register 47
MC72_RDBFL48   	.equ	0xf00658c0	; Read Data and Bit Flip Register 48
MC72_RDBFL49   	.equ	0xf00658c2	; Read Data and Bit Flip Register 49
MC72_RDBFL5    	.equ	0xf006586a	; Read Data and Bit Flip Register 5
MC72_RDBFL50   	.equ	0xf00658c4	; Read Data and Bit Flip Register 50
MC72_RDBFL51   	.equ	0xf00658c6	; Read Data and Bit Flip Register 51
MC72_RDBFL52   	.equ	0xf00658c8	; Read Data and Bit Flip Register 52
MC72_RDBFL53   	.equ	0xf00658ca	; Read Data and Bit Flip Register 53
MC72_RDBFL54   	.equ	0xf00658cc	; Read Data and Bit Flip Register 54
MC72_RDBFL55   	.equ	0xf00658ce	; Read Data and Bit Flip Register 55
MC72_RDBFL56   	.equ	0xf00658d0	; Read Data and Bit Flip Register 56
MC72_RDBFL57   	.equ	0xf00658d2	; Read Data and Bit Flip Register 57
MC72_RDBFL58   	.equ	0xf00658d4	; Read Data and Bit Flip Register 58
MC72_RDBFL59   	.equ	0xf00658d6	; Read Data and Bit Flip Register 59
MC72_RDBFL6    	.equ	0xf006586c	; Read Data and Bit Flip Register 6
MC72_RDBFL60   	.equ	0xf00658d8	; Read Data and Bit Flip Register 60
MC72_RDBFL61   	.equ	0xf00658da	; Read Data and Bit Flip Register 61
MC72_RDBFL62   	.equ	0xf00658dc	; Read Data and Bit Flip Register 62
MC72_RDBFL63   	.equ	0xf00658de	; Read Data and Bit Flip Register 63
MC72_RDBFL64   	.equ	0xf00658e0	; Read Data and Bit Flip Register 64
MC72_RDBFL65   	.equ	0xf00658e2	; Read Data and Bit Flip Register 65
MC72_RDBFL66   	.equ	0xf00658e4	; Read Data and Bit Flip Register 66
MC72_RDBFL7    	.equ	0xf006586e	; Read Data and Bit Flip Register 7
MC72_RDBFL8    	.equ	0xf0065870	; Read Data and Bit Flip Register 8
MC72_RDBFL9    	.equ	0xf0065872	; Read Data and Bit Flip Register 9
MC72_REVID     	.equ	0xf006580c	; Revision ID Register
MC73_CONFIG0   	.equ	0xf0065900	; Configuration Register 0
MC73_CONFIG1   	.equ	0xf0065902	; Configuration Register 1
MC73_ECCD      	.equ	0xf0065910	; Memory ECC Detection Register
MC73_ECCS      	.equ	0xf006590e	; ECC Safety Register
MC73_ERRINFO0  	.equ	0xf00659f2	; Error Information Register 0
MC73_ERRINFO1  	.equ	0xf00659f4	; Error Information Register 1
MC73_ERRINFO2  	.equ	0xf00659f6	; Error Information Register 2
MC73_ERRINFO3  	.equ	0xf00659f8	; Error Information Register 3
MC73_ERRINFO4  	.equ	0xf00659fa	; Error Information Register 4
MC73_ETRR0     	.equ	0xf0065912	; Error Tracking Register 0
MC73_ETRR1     	.equ	0xf0065914	; Error Tracking Register 1
MC73_ETRR2     	.equ	0xf0065916	; Error Tracking Register 2
MC73_ETRR3     	.equ	0xf0065918	; Error Tracking Register 3
MC73_ETRR4     	.equ	0xf006591a	; Error Tracking Register 4
MC73_MCONTROL  	.equ	0xf0065904	; MBIST Control Register
MC73_MSTATUS   	.equ	0xf0065906	; Status Register
MC73_RANGE     	.equ	0xf0065908	; Range Register, single address mode
MC73_RDBFL0    	.equ	0xf0065960	; Read Data and Bit Flip Register 0
MC73_RDBFL1    	.equ	0xf0065962	; Read Data and Bit Flip Register 1
MC73_RDBFL10   	.equ	0xf0065974	; Read Data and Bit Flip Register 10
MC73_RDBFL11   	.equ	0xf0065976	; Read Data and Bit Flip Register 11
MC73_RDBFL12   	.equ	0xf0065978	; Read Data and Bit Flip Register 12
MC73_RDBFL13   	.equ	0xf006597a	; Read Data and Bit Flip Register 13
MC73_RDBFL14   	.equ	0xf006597c	; Read Data and Bit Flip Register 14
MC73_RDBFL15   	.equ	0xf006597e	; Read Data and Bit Flip Register 15
MC73_RDBFL16   	.equ	0xf0065980	; Read Data and Bit Flip Register 16
MC73_RDBFL17   	.equ	0xf0065982	; Read Data and Bit Flip Register 17
MC73_RDBFL18   	.equ	0xf0065984	; Read Data and Bit Flip Register 18
MC73_RDBFL19   	.equ	0xf0065986	; Read Data and Bit Flip Register 19
MC73_RDBFL2    	.equ	0xf0065964	; Read Data and Bit Flip Register 2
MC73_RDBFL20   	.equ	0xf0065988	; Read Data and Bit Flip Register 20
MC73_RDBFL21   	.equ	0xf006598a	; Read Data and Bit Flip Register 21
MC73_RDBFL22   	.equ	0xf006598c	; Read Data and Bit Flip Register 22
MC73_RDBFL23   	.equ	0xf006598e	; Read Data and Bit Flip Register 23
MC73_RDBFL24   	.equ	0xf0065990	; Read Data and Bit Flip Register 24
MC73_RDBFL25   	.equ	0xf0065992	; Read Data and Bit Flip Register 25
MC73_RDBFL26   	.equ	0xf0065994	; Read Data and Bit Flip Register 26
MC73_RDBFL27   	.equ	0xf0065996	; Read Data and Bit Flip Register 27
MC73_RDBFL28   	.equ	0xf0065998	; Read Data and Bit Flip Register 28
MC73_RDBFL29   	.equ	0xf006599a	; Read Data and Bit Flip Register 29
MC73_RDBFL3    	.equ	0xf0065966	; Read Data and Bit Flip Register 3
MC73_RDBFL30   	.equ	0xf006599c	; Read Data and Bit Flip Register 30
MC73_RDBFL31   	.equ	0xf006599e	; Read Data and Bit Flip Register 31
MC73_RDBFL32   	.equ	0xf00659a0	; Read Data and Bit Flip Register 32
MC73_RDBFL33   	.equ	0xf00659a2	; Read Data and Bit Flip Register 33
MC73_RDBFL34   	.equ	0xf00659a4	; Read Data and Bit Flip Register 34
MC73_RDBFL35   	.equ	0xf00659a6	; Read Data and Bit Flip Register 35
MC73_RDBFL36   	.equ	0xf00659a8	; Read Data and Bit Flip Register 36
MC73_RDBFL37   	.equ	0xf00659aa	; Read Data and Bit Flip Register 37
MC73_RDBFL38   	.equ	0xf00659ac	; Read Data and Bit Flip Register 38
MC73_RDBFL39   	.equ	0xf00659ae	; Read Data and Bit Flip Register 39
MC73_RDBFL4    	.equ	0xf0065968	; Read Data and Bit Flip Register 4
MC73_RDBFL40   	.equ	0xf00659b0	; Read Data and Bit Flip Register 40
MC73_RDBFL41   	.equ	0xf00659b2	; Read Data and Bit Flip Register 41
MC73_RDBFL42   	.equ	0xf00659b4	; Read Data and Bit Flip Register 42
MC73_RDBFL43   	.equ	0xf00659b6	; Read Data and Bit Flip Register 43
MC73_RDBFL44   	.equ	0xf00659b8	; Read Data and Bit Flip Register 44
MC73_RDBFL45   	.equ	0xf00659ba	; Read Data and Bit Flip Register 45
MC73_RDBFL46   	.equ	0xf00659bc	; Read Data and Bit Flip Register 46
MC73_RDBFL47   	.equ	0xf00659be	; Read Data and Bit Flip Register 47
MC73_RDBFL48   	.equ	0xf00659c0	; Read Data and Bit Flip Register 48
MC73_RDBFL49   	.equ	0xf00659c2	; Read Data and Bit Flip Register 49
MC73_RDBFL5    	.equ	0xf006596a	; Read Data and Bit Flip Register 5
MC73_RDBFL50   	.equ	0xf00659c4	; Read Data and Bit Flip Register 50
MC73_RDBFL51   	.equ	0xf00659c6	; Read Data and Bit Flip Register 51
MC73_RDBFL52   	.equ	0xf00659c8	; Read Data and Bit Flip Register 52
MC73_RDBFL53   	.equ	0xf00659ca	; Read Data and Bit Flip Register 53
MC73_RDBFL54   	.equ	0xf00659cc	; Read Data and Bit Flip Register 54
MC73_RDBFL55   	.equ	0xf00659ce	; Read Data and Bit Flip Register 55
MC73_RDBFL56   	.equ	0xf00659d0	; Read Data and Bit Flip Register 56
MC73_RDBFL57   	.equ	0xf00659d2	; Read Data and Bit Flip Register 57
MC73_RDBFL58   	.equ	0xf00659d4	; Read Data and Bit Flip Register 58
MC73_RDBFL59   	.equ	0xf00659d6	; Read Data and Bit Flip Register 59
MC73_RDBFL6    	.equ	0xf006596c	; Read Data and Bit Flip Register 6
MC73_RDBFL60   	.equ	0xf00659d8	; Read Data and Bit Flip Register 60
MC73_RDBFL61   	.equ	0xf00659da	; Read Data and Bit Flip Register 61
MC73_RDBFL62   	.equ	0xf00659dc	; Read Data and Bit Flip Register 62
MC73_RDBFL63   	.equ	0xf00659de	; Read Data and Bit Flip Register 63
MC73_RDBFL64   	.equ	0xf00659e0	; Read Data and Bit Flip Register 64
MC73_RDBFL65   	.equ	0xf00659e2	; Read Data and Bit Flip Register 65
MC73_RDBFL66   	.equ	0xf00659e4	; Read Data and Bit Flip Register 66
MC73_RDBFL7    	.equ	0xf006596e	; Read Data and Bit Flip Register 7
MC73_RDBFL8    	.equ	0xf0065970	; Read Data and Bit Flip Register 8
MC73_RDBFL9    	.equ	0xf0065972	; Read Data and Bit Flip Register 9
MC73_REVID     	.equ	0xf006590c	; Revision ID Register
MC74_CONFIG0   	.equ	0xf0065a00	; Configuration Register 0
MC74_CONFIG1   	.equ	0xf0065a02	; Configuration Register 1
MC74_ECCD      	.equ	0xf0065a10	; Memory ECC Detection Register
MC74_ECCS      	.equ	0xf0065a0e	; ECC Safety Register
MC74_ERRINFO0  	.equ	0xf0065af2	; Error Information Register 0
MC74_ERRINFO1  	.equ	0xf0065af4	; Error Information Register 1
MC74_ERRINFO2  	.equ	0xf0065af6	; Error Information Register 2
MC74_ERRINFO3  	.equ	0xf0065af8	; Error Information Register 3
MC74_ERRINFO4  	.equ	0xf0065afa	; Error Information Register 4
MC74_ETRR0     	.equ	0xf0065a12	; Error Tracking Register 0
MC74_ETRR1     	.equ	0xf0065a14	; Error Tracking Register 1
MC74_ETRR2     	.equ	0xf0065a16	; Error Tracking Register 2
MC74_ETRR3     	.equ	0xf0065a18	; Error Tracking Register 3
MC74_ETRR4     	.equ	0xf0065a1a	; Error Tracking Register 4
MC74_MCONTROL  	.equ	0xf0065a04	; MBIST Control Register
MC74_MSTATUS   	.equ	0xf0065a06	; Status Register
MC74_RANGE     	.equ	0xf0065a08	; Range Register, single address mode
MC74_RDBFL0    	.equ	0xf0065a60	; Read Data and Bit Flip Register 0
MC74_RDBFL1    	.equ	0xf0065a62	; Read Data and Bit Flip Register 1
MC74_RDBFL10   	.equ	0xf0065a74	; Read Data and Bit Flip Register 10
MC74_RDBFL11   	.equ	0xf0065a76	; Read Data and Bit Flip Register 11
MC74_RDBFL12   	.equ	0xf0065a78	; Read Data and Bit Flip Register 12
MC74_RDBFL13   	.equ	0xf0065a7a	; Read Data and Bit Flip Register 13
MC74_RDBFL14   	.equ	0xf0065a7c	; Read Data and Bit Flip Register 14
MC74_RDBFL15   	.equ	0xf0065a7e	; Read Data and Bit Flip Register 15
MC74_RDBFL16   	.equ	0xf0065a80	; Read Data and Bit Flip Register 16
MC74_RDBFL17   	.equ	0xf0065a82	; Read Data and Bit Flip Register 17
MC74_RDBFL18   	.equ	0xf0065a84	; Read Data and Bit Flip Register 18
MC74_RDBFL19   	.equ	0xf0065a86	; Read Data and Bit Flip Register 19
MC74_RDBFL2    	.equ	0xf0065a64	; Read Data and Bit Flip Register 2
MC74_RDBFL20   	.equ	0xf0065a88	; Read Data and Bit Flip Register 20
MC74_RDBFL21   	.equ	0xf0065a8a	; Read Data and Bit Flip Register 21
MC74_RDBFL22   	.equ	0xf0065a8c	; Read Data and Bit Flip Register 22
MC74_RDBFL23   	.equ	0xf0065a8e	; Read Data and Bit Flip Register 23
MC74_RDBFL24   	.equ	0xf0065a90	; Read Data and Bit Flip Register 24
MC74_RDBFL25   	.equ	0xf0065a92	; Read Data and Bit Flip Register 25
MC74_RDBFL26   	.equ	0xf0065a94	; Read Data and Bit Flip Register 26
MC74_RDBFL27   	.equ	0xf0065a96	; Read Data and Bit Flip Register 27
MC74_RDBFL28   	.equ	0xf0065a98	; Read Data and Bit Flip Register 28
MC74_RDBFL29   	.equ	0xf0065a9a	; Read Data and Bit Flip Register 29
MC74_RDBFL3    	.equ	0xf0065a66	; Read Data and Bit Flip Register 3
MC74_RDBFL30   	.equ	0xf0065a9c	; Read Data and Bit Flip Register 30
MC74_RDBFL31   	.equ	0xf0065a9e	; Read Data and Bit Flip Register 31
MC74_RDBFL32   	.equ	0xf0065aa0	; Read Data and Bit Flip Register 32
MC74_RDBFL33   	.equ	0xf0065aa2	; Read Data and Bit Flip Register 33
MC74_RDBFL34   	.equ	0xf0065aa4	; Read Data and Bit Flip Register 34
MC74_RDBFL35   	.equ	0xf0065aa6	; Read Data and Bit Flip Register 35
MC74_RDBFL36   	.equ	0xf0065aa8	; Read Data and Bit Flip Register 36
MC74_RDBFL37   	.equ	0xf0065aaa	; Read Data and Bit Flip Register 37
MC74_RDBFL38   	.equ	0xf0065aac	; Read Data and Bit Flip Register 38
MC74_RDBFL39   	.equ	0xf0065aae	; Read Data and Bit Flip Register 39
MC74_RDBFL4    	.equ	0xf0065a68	; Read Data and Bit Flip Register 4
MC74_RDBFL40   	.equ	0xf0065ab0	; Read Data and Bit Flip Register 40
MC74_RDBFL41   	.equ	0xf0065ab2	; Read Data and Bit Flip Register 41
MC74_RDBFL42   	.equ	0xf0065ab4	; Read Data and Bit Flip Register 42
MC74_RDBFL43   	.equ	0xf0065ab6	; Read Data and Bit Flip Register 43
MC74_RDBFL44   	.equ	0xf0065ab8	; Read Data and Bit Flip Register 44
MC74_RDBFL45   	.equ	0xf0065aba	; Read Data and Bit Flip Register 45
MC74_RDBFL46   	.equ	0xf0065abc	; Read Data and Bit Flip Register 46
MC74_RDBFL47   	.equ	0xf0065abe	; Read Data and Bit Flip Register 47
MC74_RDBFL48   	.equ	0xf0065ac0	; Read Data and Bit Flip Register 48
MC74_RDBFL49   	.equ	0xf0065ac2	; Read Data and Bit Flip Register 49
MC74_RDBFL5    	.equ	0xf0065a6a	; Read Data and Bit Flip Register 5
MC74_RDBFL50   	.equ	0xf0065ac4	; Read Data and Bit Flip Register 50
MC74_RDBFL51   	.equ	0xf0065ac6	; Read Data and Bit Flip Register 51
MC74_RDBFL52   	.equ	0xf0065ac8	; Read Data and Bit Flip Register 52
MC74_RDBFL53   	.equ	0xf0065aca	; Read Data and Bit Flip Register 53
MC74_RDBFL54   	.equ	0xf0065acc	; Read Data and Bit Flip Register 54
MC74_RDBFL55   	.equ	0xf0065ace	; Read Data and Bit Flip Register 55
MC74_RDBFL56   	.equ	0xf0065ad0	; Read Data and Bit Flip Register 56
MC74_RDBFL57   	.equ	0xf0065ad2	; Read Data and Bit Flip Register 57
MC74_RDBFL58   	.equ	0xf0065ad4	; Read Data and Bit Flip Register 58
MC74_RDBFL59   	.equ	0xf0065ad6	; Read Data and Bit Flip Register 59
MC74_RDBFL6    	.equ	0xf0065a6c	; Read Data and Bit Flip Register 6
MC74_RDBFL60   	.equ	0xf0065ad8	; Read Data and Bit Flip Register 60
MC74_RDBFL61   	.equ	0xf0065ada	; Read Data and Bit Flip Register 61
MC74_RDBFL62   	.equ	0xf0065adc	; Read Data and Bit Flip Register 62
MC74_RDBFL63   	.equ	0xf0065ade	; Read Data and Bit Flip Register 63
MC74_RDBFL64   	.equ	0xf0065ae0	; Read Data and Bit Flip Register 64
MC74_RDBFL65   	.equ	0xf0065ae2	; Read Data and Bit Flip Register 65
MC74_RDBFL66   	.equ	0xf0065ae4	; Read Data and Bit Flip Register 66
MC74_RDBFL7    	.equ	0xf0065a6e	; Read Data and Bit Flip Register 7
MC74_RDBFL8    	.equ	0xf0065a70	; Read Data and Bit Flip Register 8
MC74_RDBFL9    	.equ	0xf0065a72	; Read Data and Bit Flip Register 9
MC74_REVID     	.equ	0xf0065a0c	; Revision ID Register
MC75_CONFIG0   	.equ	0xf0065b00	; Configuration Register 0
MC75_CONFIG1   	.equ	0xf0065b02	; Configuration Register 1
MC75_ECCD      	.equ	0xf0065b10	; Memory ECC Detection Register
MC75_ECCS      	.equ	0xf0065b0e	; ECC Safety Register
MC75_ERRINFO0  	.equ	0xf0065bf2	; Error Information Register 0
MC75_ERRINFO1  	.equ	0xf0065bf4	; Error Information Register 1
MC75_ERRINFO2  	.equ	0xf0065bf6	; Error Information Register 2
MC75_ERRINFO3  	.equ	0xf0065bf8	; Error Information Register 3
MC75_ERRINFO4  	.equ	0xf0065bfa	; Error Information Register 4
MC75_ETRR0     	.equ	0xf0065b12	; Error Tracking Register 0
MC75_ETRR1     	.equ	0xf0065b14	; Error Tracking Register 1
MC75_ETRR2     	.equ	0xf0065b16	; Error Tracking Register 2
MC75_ETRR3     	.equ	0xf0065b18	; Error Tracking Register 3
MC75_ETRR4     	.equ	0xf0065b1a	; Error Tracking Register 4
MC75_MCONTROL  	.equ	0xf0065b04	; MBIST Control Register
MC75_MSTATUS   	.equ	0xf0065b06	; Status Register
MC75_RANGE     	.equ	0xf0065b08	; Range Register, single address mode
MC75_RDBFL0    	.equ	0xf0065b60	; Read Data and Bit Flip Register 0
MC75_RDBFL1    	.equ	0xf0065b62	; Read Data and Bit Flip Register 1
MC75_RDBFL10   	.equ	0xf0065b74	; Read Data and Bit Flip Register 10
MC75_RDBFL11   	.equ	0xf0065b76	; Read Data and Bit Flip Register 11
MC75_RDBFL12   	.equ	0xf0065b78	; Read Data and Bit Flip Register 12
MC75_RDBFL13   	.equ	0xf0065b7a	; Read Data and Bit Flip Register 13
MC75_RDBFL14   	.equ	0xf0065b7c	; Read Data and Bit Flip Register 14
MC75_RDBFL15   	.equ	0xf0065b7e	; Read Data and Bit Flip Register 15
MC75_RDBFL16   	.equ	0xf0065b80	; Read Data and Bit Flip Register 16
MC75_RDBFL17   	.equ	0xf0065b82	; Read Data and Bit Flip Register 17
MC75_RDBFL18   	.equ	0xf0065b84	; Read Data and Bit Flip Register 18
MC75_RDBFL19   	.equ	0xf0065b86	; Read Data and Bit Flip Register 19
MC75_RDBFL2    	.equ	0xf0065b64	; Read Data and Bit Flip Register 2
MC75_RDBFL20   	.equ	0xf0065b88	; Read Data and Bit Flip Register 20
MC75_RDBFL21   	.equ	0xf0065b8a	; Read Data and Bit Flip Register 21
MC75_RDBFL22   	.equ	0xf0065b8c	; Read Data and Bit Flip Register 22
MC75_RDBFL23   	.equ	0xf0065b8e	; Read Data and Bit Flip Register 23
MC75_RDBFL24   	.equ	0xf0065b90	; Read Data and Bit Flip Register 24
MC75_RDBFL25   	.equ	0xf0065b92	; Read Data and Bit Flip Register 25
MC75_RDBFL26   	.equ	0xf0065b94	; Read Data and Bit Flip Register 26
MC75_RDBFL27   	.equ	0xf0065b96	; Read Data and Bit Flip Register 27
MC75_RDBFL28   	.equ	0xf0065b98	; Read Data and Bit Flip Register 28
MC75_RDBFL29   	.equ	0xf0065b9a	; Read Data and Bit Flip Register 29
MC75_RDBFL3    	.equ	0xf0065b66	; Read Data and Bit Flip Register 3
MC75_RDBFL30   	.equ	0xf0065b9c	; Read Data and Bit Flip Register 30
MC75_RDBFL31   	.equ	0xf0065b9e	; Read Data and Bit Flip Register 31
MC75_RDBFL32   	.equ	0xf0065ba0	; Read Data and Bit Flip Register 32
MC75_RDBFL33   	.equ	0xf0065ba2	; Read Data and Bit Flip Register 33
MC75_RDBFL34   	.equ	0xf0065ba4	; Read Data and Bit Flip Register 34
MC75_RDBFL35   	.equ	0xf0065ba6	; Read Data and Bit Flip Register 35
MC75_RDBFL36   	.equ	0xf0065ba8	; Read Data and Bit Flip Register 36
MC75_RDBFL37   	.equ	0xf0065baa	; Read Data and Bit Flip Register 37
MC75_RDBFL38   	.equ	0xf0065bac	; Read Data and Bit Flip Register 38
MC75_RDBFL39   	.equ	0xf0065bae	; Read Data and Bit Flip Register 39
MC75_RDBFL4    	.equ	0xf0065b68	; Read Data and Bit Flip Register 4
MC75_RDBFL40   	.equ	0xf0065bb0	; Read Data and Bit Flip Register 40
MC75_RDBFL41   	.equ	0xf0065bb2	; Read Data and Bit Flip Register 41
MC75_RDBFL42   	.equ	0xf0065bb4	; Read Data and Bit Flip Register 42
MC75_RDBFL43   	.equ	0xf0065bb6	; Read Data and Bit Flip Register 43
MC75_RDBFL44   	.equ	0xf0065bb8	; Read Data and Bit Flip Register 44
MC75_RDBFL45   	.equ	0xf0065bba	; Read Data and Bit Flip Register 45
MC75_RDBFL46   	.equ	0xf0065bbc	; Read Data and Bit Flip Register 46
MC75_RDBFL47   	.equ	0xf0065bbe	; Read Data and Bit Flip Register 47
MC75_RDBFL48   	.equ	0xf0065bc0	; Read Data and Bit Flip Register 48
MC75_RDBFL49   	.equ	0xf0065bc2	; Read Data and Bit Flip Register 49
MC75_RDBFL5    	.equ	0xf0065b6a	; Read Data and Bit Flip Register 5
MC75_RDBFL50   	.equ	0xf0065bc4	; Read Data and Bit Flip Register 50
MC75_RDBFL51   	.equ	0xf0065bc6	; Read Data and Bit Flip Register 51
MC75_RDBFL52   	.equ	0xf0065bc8	; Read Data and Bit Flip Register 52
MC75_RDBFL53   	.equ	0xf0065bca	; Read Data and Bit Flip Register 53
MC75_RDBFL54   	.equ	0xf0065bcc	; Read Data and Bit Flip Register 54
MC75_RDBFL55   	.equ	0xf0065bce	; Read Data and Bit Flip Register 55
MC75_RDBFL56   	.equ	0xf0065bd0	; Read Data and Bit Flip Register 56
MC75_RDBFL57   	.equ	0xf0065bd2	; Read Data and Bit Flip Register 57
MC75_RDBFL58   	.equ	0xf0065bd4	; Read Data and Bit Flip Register 58
MC75_RDBFL59   	.equ	0xf0065bd6	; Read Data and Bit Flip Register 59
MC75_RDBFL6    	.equ	0xf0065b6c	; Read Data and Bit Flip Register 6
MC75_RDBFL60   	.equ	0xf0065bd8	; Read Data and Bit Flip Register 60
MC75_RDBFL61   	.equ	0xf0065bda	; Read Data and Bit Flip Register 61
MC75_RDBFL62   	.equ	0xf0065bdc	; Read Data and Bit Flip Register 62
MC75_RDBFL63   	.equ	0xf0065bde	; Read Data and Bit Flip Register 63
MC75_RDBFL64   	.equ	0xf0065be0	; Read Data and Bit Flip Register 64
MC75_RDBFL65   	.equ	0xf0065be2	; Read Data and Bit Flip Register 65
MC75_RDBFL66   	.equ	0xf0065be4	; Read Data and Bit Flip Register 66
MC75_RDBFL7    	.equ	0xf0065b6e	; Read Data and Bit Flip Register 7
MC75_RDBFL8    	.equ	0xf0065b70	; Read Data and Bit Flip Register 8
MC75_RDBFL9    	.equ	0xf0065b72	; Read Data and Bit Flip Register 9
MC75_REVID     	.equ	0xf0065b0c	; Revision ID Register
MC76_CONFIG0   	.equ	0xf0065c00	; Configuration Register 0
MC76_CONFIG1   	.equ	0xf0065c02	; Configuration Register 1
MC76_ECCD      	.equ	0xf0065c10	; Memory ECC Detection Register
MC76_ECCS      	.equ	0xf0065c0e	; ECC Safety Register
MC76_ERRINFO0  	.equ	0xf0065cf2	; Error Information Register 0
MC76_ERRINFO1  	.equ	0xf0065cf4	; Error Information Register 1
MC76_ERRINFO2  	.equ	0xf0065cf6	; Error Information Register 2
MC76_ERRINFO3  	.equ	0xf0065cf8	; Error Information Register 3
MC76_ERRINFO4  	.equ	0xf0065cfa	; Error Information Register 4
MC76_ETRR0     	.equ	0xf0065c12	; Error Tracking Register 0
MC76_ETRR1     	.equ	0xf0065c14	; Error Tracking Register 1
MC76_ETRR2     	.equ	0xf0065c16	; Error Tracking Register 2
MC76_ETRR3     	.equ	0xf0065c18	; Error Tracking Register 3
MC76_ETRR4     	.equ	0xf0065c1a	; Error Tracking Register 4
MC76_MCONTROL  	.equ	0xf0065c04	; MBIST Control Register
MC76_MSTATUS   	.equ	0xf0065c06	; Status Register
MC76_RANGE     	.equ	0xf0065c08	; Range Register, single address mode
MC76_RDBFL0    	.equ	0xf0065c60	; Read Data and Bit Flip Register 0
MC76_RDBFL1    	.equ	0xf0065c62	; Read Data and Bit Flip Register 1
MC76_RDBFL10   	.equ	0xf0065c74	; Read Data and Bit Flip Register 10
MC76_RDBFL11   	.equ	0xf0065c76	; Read Data and Bit Flip Register 11
MC76_RDBFL12   	.equ	0xf0065c78	; Read Data and Bit Flip Register 12
MC76_RDBFL13   	.equ	0xf0065c7a	; Read Data and Bit Flip Register 13
MC76_RDBFL14   	.equ	0xf0065c7c	; Read Data and Bit Flip Register 14
MC76_RDBFL15   	.equ	0xf0065c7e	; Read Data and Bit Flip Register 15
MC76_RDBFL16   	.equ	0xf0065c80	; Read Data and Bit Flip Register 16
MC76_RDBFL17   	.equ	0xf0065c82	; Read Data and Bit Flip Register 17
MC76_RDBFL18   	.equ	0xf0065c84	; Read Data and Bit Flip Register 18
MC76_RDBFL19   	.equ	0xf0065c86	; Read Data and Bit Flip Register 19
MC76_RDBFL2    	.equ	0xf0065c64	; Read Data and Bit Flip Register 2
MC76_RDBFL20   	.equ	0xf0065c88	; Read Data and Bit Flip Register 20
MC76_RDBFL21   	.equ	0xf0065c8a	; Read Data and Bit Flip Register 21
MC76_RDBFL22   	.equ	0xf0065c8c	; Read Data and Bit Flip Register 22
MC76_RDBFL23   	.equ	0xf0065c8e	; Read Data and Bit Flip Register 23
MC76_RDBFL24   	.equ	0xf0065c90	; Read Data and Bit Flip Register 24
MC76_RDBFL25   	.equ	0xf0065c92	; Read Data and Bit Flip Register 25
MC76_RDBFL26   	.equ	0xf0065c94	; Read Data and Bit Flip Register 26
MC76_RDBFL27   	.equ	0xf0065c96	; Read Data and Bit Flip Register 27
MC76_RDBFL28   	.equ	0xf0065c98	; Read Data and Bit Flip Register 28
MC76_RDBFL29   	.equ	0xf0065c9a	; Read Data and Bit Flip Register 29
MC76_RDBFL3    	.equ	0xf0065c66	; Read Data and Bit Flip Register 3
MC76_RDBFL30   	.equ	0xf0065c9c	; Read Data and Bit Flip Register 30
MC76_RDBFL31   	.equ	0xf0065c9e	; Read Data and Bit Flip Register 31
MC76_RDBFL32   	.equ	0xf0065ca0	; Read Data and Bit Flip Register 32
MC76_RDBFL33   	.equ	0xf0065ca2	; Read Data and Bit Flip Register 33
MC76_RDBFL34   	.equ	0xf0065ca4	; Read Data and Bit Flip Register 34
MC76_RDBFL35   	.equ	0xf0065ca6	; Read Data and Bit Flip Register 35
MC76_RDBFL36   	.equ	0xf0065ca8	; Read Data and Bit Flip Register 36
MC76_RDBFL37   	.equ	0xf0065caa	; Read Data and Bit Flip Register 37
MC76_RDBFL38   	.equ	0xf0065cac	; Read Data and Bit Flip Register 38
MC76_RDBFL39   	.equ	0xf0065cae	; Read Data and Bit Flip Register 39
MC76_RDBFL4    	.equ	0xf0065c68	; Read Data and Bit Flip Register 4
MC76_RDBFL40   	.equ	0xf0065cb0	; Read Data and Bit Flip Register 40
MC76_RDBFL41   	.equ	0xf0065cb2	; Read Data and Bit Flip Register 41
MC76_RDBFL42   	.equ	0xf0065cb4	; Read Data and Bit Flip Register 42
MC76_RDBFL43   	.equ	0xf0065cb6	; Read Data and Bit Flip Register 43
MC76_RDBFL44   	.equ	0xf0065cb8	; Read Data and Bit Flip Register 44
MC76_RDBFL45   	.equ	0xf0065cba	; Read Data and Bit Flip Register 45
MC76_RDBFL46   	.equ	0xf0065cbc	; Read Data and Bit Flip Register 46
MC76_RDBFL47   	.equ	0xf0065cbe	; Read Data and Bit Flip Register 47
MC76_RDBFL48   	.equ	0xf0065cc0	; Read Data and Bit Flip Register 48
MC76_RDBFL49   	.equ	0xf0065cc2	; Read Data and Bit Flip Register 49
MC76_RDBFL5    	.equ	0xf0065c6a	; Read Data and Bit Flip Register 5
MC76_RDBFL50   	.equ	0xf0065cc4	; Read Data and Bit Flip Register 50
MC76_RDBFL51   	.equ	0xf0065cc6	; Read Data and Bit Flip Register 51
MC76_RDBFL52   	.equ	0xf0065cc8	; Read Data and Bit Flip Register 52
MC76_RDBFL53   	.equ	0xf0065cca	; Read Data and Bit Flip Register 53
MC76_RDBFL54   	.equ	0xf0065ccc	; Read Data and Bit Flip Register 54
MC76_RDBFL55   	.equ	0xf0065cce	; Read Data and Bit Flip Register 55
MC76_RDBFL56   	.equ	0xf0065cd0	; Read Data and Bit Flip Register 56
MC76_RDBFL57   	.equ	0xf0065cd2	; Read Data and Bit Flip Register 57
MC76_RDBFL58   	.equ	0xf0065cd4	; Read Data and Bit Flip Register 58
MC76_RDBFL59   	.equ	0xf0065cd6	; Read Data and Bit Flip Register 59
MC76_RDBFL6    	.equ	0xf0065c6c	; Read Data and Bit Flip Register 6
MC76_RDBFL60   	.equ	0xf0065cd8	; Read Data and Bit Flip Register 60
MC76_RDBFL61   	.equ	0xf0065cda	; Read Data and Bit Flip Register 61
MC76_RDBFL62   	.equ	0xf0065cdc	; Read Data and Bit Flip Register 62
MC76_RDBFL63   	.equ	0xf0065cde	; Read Data and Bit Flip Register 63
MC76_RDBFL64   	.equ	0xf0065ce0	; Read Data and Bit Flip Register 64
MC76_RDBFL65   	.equ	0xf0065ce2	; Read Data and Bit Flip Register 65
MC76_RDBFL66   	.equ	0xf0065ce4	; Read Data and Bit Flip Register 66
MC76_RDBFL7    	.equ	0xf0065c6e	; Read Data and Bit Flip Register 7
MC76_RDBFL8    	.equ	0xf0065c70	; Read Data and Bit Flip Register 8
MC76_RDBFL9    	.equ	0xf0065c72	; Read Data and Bit Flip Register 9
MC76_REVID     	.equ	0xf0065c0c	; Revision ID Register
MC77_CONFIG0   	.equ	0xf0065d00	; Configuration Register 0
MC77_CONFIG1   	.equ	0xf0065d02	; Configuration Register 1
MC77_ECCD      	.equ	0xf0065d10	; Memory ECC Detection Register
MC77_ECCS      	.equ	0xf0065d0e	; ECC Safety Register
MC77_ERRINFO0  	.equ	0xf0065df2	; Error Information Register 0
MC77_ERRINFO1  	.equ	0xf0065df4	; Error Information Register 1
MC77_ERRINFO2  	.equ	0xf0065df6	; Error Information Register 2
MC77_ERRINFO3  	.equ	0xf0065df8	; Error Information Register 3
MC77_ERRINFO4  	.equ	0xf0065dfa	; Error Information Register 4
MC77_ETRR0     	.equ	0xf0065d12	; Error Tracking Register 0
MC77_ETRR1     	.equ	0xf0065d14	; Error Tracking Register 1
MC77_ETRR2     	.equ	0xf0065d16	; Error Tracking Register 2
MC77_ETRR3     	.equ	0xf0065d18	; Error Tracking Register 3
MC77_ETRR4     	.equ	0xf0065d1a	; Error Tracking Register 4
MC77_MCONTROL  	.equ	0xf0065d04	; MBIST Control Register
MC77_MSTATUS   	.equ	0xf0065d06	; Status Register
MC77_RANGE     	.equ	0xf0065d08	; Range Register, single address mode
MC77_RDBFL0    	.equ	0xf0065d60	; Read Data and Bit Flip Register 0
MC77_RDBFL1    	.equ	0xf0065d62	; Read Data and Bit Flip Register 1
MC77_RDBFL10   	.equ	0xf0065d74	; Read Data and Bit Flip Register 10
MC77_RDBFL11   	.equ	0xf0065d76	; Read Data and Bit Flip Register 11
MC77_RDBFL12   	.equ	0xf0065d78	; Read Data and Bit Flip Register 12
MC77_RDBFL13   	.equ	0xf0065d7a	; Read Data and Bit Flip Register 13
MC77_RDBFL14   	.equ	0xf0065d7c	; Read Data and Bit Flip Register 14
MC77_RDBFL15   	.equ	0xf0065d7e	; Read Data and Bit Flip Register 15
MC77_RDBFL16   	.equ	0xf0065d80	; Read Data and Bit Flip Register 16
MC77_RDBFL17   	.equ	0xf0065d82	; Read Data and Bit Flip Register 17
MC77_RDBFL18   	.equ	0xf0065d84	; Read Data and Bit Flip Register 18
MC77_RDBFL19   	.equ	0xf0065d86	; Read Data and Bit Flip Register 19
MC77_RDBFL2    	.equ	0xf0065d64	; Read Data and Bit Flip Register 2
MC77_RDBFL20   	.equ	0xf0065d88	; Read Data and Bit Flip Register 20
MC77_RDBFL21   	.equ	0xf0065d8a	; Read Data and Bit Flip Register 21
MC77_RDBFL22   	.equ	0xf0065d8c	; Read Data and Bit Flip Register 22
MC77_RDBFL23   	.equ	0xf0065d8e	; Read Data and Bit Flip Register 23
MC77_RDBFL24   	.equ	0xf0065d90	; Read Data and Bit Flip Register 24
MC77_RDBFL25   	.equ	0xf0065d92	; Read Data and Bit Flip Register 25
MC77_RDBFL26   	.equ	0xf0065d94	; Read Data and Bit Flip Register 26
MC77_RDBFL27   	.equ	0xf0065d96	; Read Data and Bit Flip Register 27
MC77_RDBFL28   	.equ	0xf0065d98	; Read Data and Bit Flip Register 28
MC77_RDBFL29   	.equ	0xf0065d9a	; Read Data and Bit Flip Register 29
MC77_RDBFL3    	.equ	0xf0065d66	; Read Data and Bit Flip Register 3
MC77_RDBFL30   	.equ	0xf0065d9c	; Read Data and Bit Flip Register 30
MC77_RDBFL31   	.equ	0xf0065d9e	; Read Data and Bit Flip Register 31
MC77_RDBFL32   	.equ	0xf0065da0	; Read Data and Bit Flip Register 32
MC77_RDBFL33   	.equ	0xf0065da2	; Read Data and Bit Flip Register 33
MC77_RDBFL34   	.equ	0xf0065da4	; Read Data and Bit Flip Register 34
MC77_RDBFL35   	.equ	0xf0065da6	; Read Data and Bit Flip Register 35
MC77_RDBFL36   	.equ	0xf0065da8	; Read Data and Bit Flip Register 36
MC77_RDBFL37   	.equ	0xf0065daa	; Read Data and Bit Flip Register 37
MC77_RDBFL38   	.equ	0xf0065dac	; Read Data and Bit Flip Register 38
MC77_RDBFL39   	.equ	0xf0065dae	; Read Data and Bit Flip Register 39
MC77_RDBFL4    	.equ	0xf0065d68	; Read Data and Bit Flip Register 4
MC77_RDBFL40   	.equ	0xf0065db0	; Read Data and Bit Flip Register 40
MC77_RDBFL41   	.equ	0xf0065db2	; Read Data and Bit Flip Register 41
MC77_RDBFL42   	.equ	0xf0065db4	; Read Data and Bit Flip Register 42
MC77_RDBFL43   	.equ	0xf0065db6	; Read Data and Bit Flip Register 43
MC77_RDBFL44   	.equ	0xf0065db8	; Read Data and Bit Flip Register 44
MC77_RDBFL45   	.equ	0xf0065dba	; Read Data and Bit Flip Register 45
MC77_RDBFL46   	.equ	0xf0065dbc	; Read Data and Bit Flip Register 46
MC77_RDBFL47   	.equ	0xf0065dbe	; Read Data and Bit Flip Register 47
MC77_RDBFL48   	.equ	0xf0065dc0	; Read Data and Bit Flip Register 48
MC77_RDBFL49   	.equ	0xf0065dc2	; Read Data and Bit Flip Register 49
MC77_RDBFL5    	.equ	0xf0065d6a	; Read Data and Bit Flip Register 5
MC77_RDBFL50   	.equ	0xf0065dc4	; Read Data and Bit Flip Register 50
MC77_RDBFL51   	.equ	0xf0065dc6	; Read Data and Bit Flip Register 51
MC77_RDBFL52   	.equ	0xf0065dc8	; Read Data and Bit Flip Register 52
MC77_RDBFL53   	.equ	0xf0065dca	; Read Data and Bit Flip Register 53
MC77_RDBFL54   	.equ	0xf0065dcc	; Read Data and Bit Flip Register 54
MC77_RDBFL55   	.equ	0xf0065dce	; Read Data and Bit Flip Register 55
MC77_RDBFL56   	.equ	0xf0065dd0	; Read Data and Bit Flip Register 56
MC77_RDBFL57   	.equ	0xf0065dd2	; Read Data and Bit Flip Register 57
MC77_RDBFL58   	.equ	0xf0065dd4	; Read Data and Bit Flip Register 58
MC77_RDBFL59   	.equ	0xf0065dd6	; Read Data and Bit Flip Register 59
MC77_RDBFL6    	.equ	0xf0065d6c	; Read Data and Bit Flip Register 6
MC77_RDBFL60   	.equ	0xf0065dd8	; Read Data and Bit Flip Register 60
MC77_RDBFL61   	.equ	0xf0065dda	; Read Data and Bit Flip Register 61
MC77_RDBFL62   	.equ	0xf0065ddc	; Read Data and Bit Flip Register 62
MC77_RDBFL63   	.equ	0xf0065dde	; Read Data and Bit Flip Register 63
MC77_RDBFL64   	.equ	0xf0065de0	; Read Data and Bit Flip Register 64
MC77_RDBFL65   	.equ	0xf0065de2	; Read Data and Bit Flip Register 65
MC77_RDBFL66   	.equ	0xf0065de4	; Read Data and Bit Flip Register 66
MC77_RDBFL7    	.equ	0xf0065d6e	; Read Data and Bit Flip Register 7
MC77_RDBFL8    	.equ	0xf0065d70	; Read Data and Bit Flip Register 8
MC77_RDBFL9    	.equ	0xf0065d72	; Read Data and Bit Flip Register 9
MC77_REVID     	.equ	0xf0065d0c	; Revision ID Register
MC78_CONFIG0   	.equ	0xf0065e00	; Configuration Register 0
MC78_CONFIG1   	.equ	0xf0065e02	; Configuration Register 1
MC78_ECCD      	.equ	0xf0065e10	; Memory ECC Detection Register
MC78_ECCS      	.equ	0xf0065e0e	; ECC Safety Register
MC78_ERRINFO0  	.equ	0xf0065ef2	; Error Information Register 0
MC78_ERRINFO1  	.equ	0xf0065ef4	; Error Information Register 1
MC78_ERRINFO2  	.equ	0xf0065ef6	; Error Information Register 2
MC78_ERRINFO3  	.equ	0xf0065ef8	; Error Information Register 3
MC78_ERRINFO4  	.equ	0xf0065efa	; Error Information Register 4
MC78_ETRR0     	.equ	0xf0065e12	; Error Tracking Register 0
MC78_ETRR1     	.equ	0xf0065e14	; Error Tracking Register 1
MC78_ETRR2     	.equ	0xf0065e16	; Error Tracking Register 2
MC78_ETRR3     	.equ	0xf0065e18	; Error Tracking Register 3
MC78_ETRR4     	.equ	0xf0065e1a	; Error Tracking Register 4
MC78_MCONTROL  	.equ	0xf0065e04	; MBIST Control Register
MC78_MSTATUS   	.equ	0xf0065e06	; Status Register
MC78_RANGE     	.equ	0xf0065e08	; Range Register, single address mode
MC78_RDBFL0    	.equ	0xf0065e60	; Read Data and Bit Flip Register 0
MC78_RDBFL1    	.equ	0xf0065e62	; Read Data and Bit Flip Register 1
MC78_RDBFL10   	.equ	0xf0065e74	; Read Data and Bit Flip Register 10
MC78_RDBFL11   	.equ	0xf0065e76	; Read Data and Bit Flip Register 11
MC78_RDBFL12   	.equ	0xf0065e78	; Read Data and Bit Flip Register 12
MC78_RDBFL13   	.equ	0xf0065e7a	; Read Data and Bit Flip Register 13
MC78_RDBFL14   	.equ	0xf0065e7c	; Read Data and Bit Flip Register 14
MC78_RDBFL15   	.equ	0xf0065e7e	; Read Data and Bit Flip Register 15
MC78_RDBFL16   	.equ	0xf0065e80	; Read Data and Bit Flip Register 16
MC78_RDBFL17   	.equ	0xf0065e82	; Read Data and Bit Flip Register 17
MC78_RDBFL18   	.equ	0xf0065e84	; Read Data and Bit Flip Register 18
MC78_RDBFL19   	.equ	0xf0065e86	; Read Data and Bit Flip Register 19
MC78_RDBFL2    	.equ	0xf0065e64	; Read Data and Bit Flip Register 2
MC78_RDBFL20   	.equ	0xf0065e88	; Read Data and Bit Flip Register 20
MC78_RDBFL21   	.equ	0xf0065e8a	; Read Data and Bit Flip Register 21
MC78_RDBFL22   	.equ	0xf0065e8c	; Read Data and Bit Flip Register 22
MC78_RDBFL23   	.equ	0xf0065e8e	; Read Data and Bit Flip Register 23
MC78_RDBFL24   	.equ	0xf0065e90	; Read Data and Bit Flip Register 24
MC78_RDBFL25   	.equ	0xf0065e92	; Read Data and Bit Flip Register 25
MC78_RDBFL26   	.equ	0xf0065e94	; Read Data and Bit Flip Register 26
MC78_RDBFL27   	.equ	0xf0065e96	; Read Data and Bit Flip Register 27
MC78_RDBFL28   	.equ	0xf0065e98	; Read Data and Bit Flip Register 28
MC78_RDBFL29   	.equ	0xf0065e9a	; Read Data and Bit Flip Register 29
MC78_RDBFL3    	.equ	0xf0065e66	; Read Data and Bit Flip Register 3
MC78_RDBFL30   	.equ	0xf0065e9c	; Read Data and Bit Flip Register 30
MC78_RDBFL31   	.equ	0xf0065e9e	; Read Data and Bit Flip Register 31
MC78_RDBFL32   	.equ	0xf0065ea0	; Read Data and Bit Flip Register 32
MC78_RDBFL33   	.equ	0xf0065ea2	; Read Data and Bit Flip Register 33
MC78_RDBFL34   	.equ	0xf0065ea4	; Read Data and Bit Flip Register 34
MC78_RDBFL35   	.equ	0xf0065ea6	; Read Data and Bit Flip Register 35
MC78_RDBFL36   	.equ	0xf0065ea8	; Read Data and Bit Flip Register 36
MC78_RDBFL37   	.equ	0xf0065eaa	; Read Data and Bit Flip Register 37
MC78_RDBFL38   	.equ	0xf0065eac	; Read Data and Bit Flip Register 38
MC78_RDBFL39   	.equ	0xf0065eae	; Read Data and Bit Flip Register 39
MC78_RDBFL4    	.equ	0xf0065e68	; Read Data and Bit Flip Register 4
MC78_RDBFL40   	.equ	0xf0065eb0	; Read Data and Bit Flip Register 40
MC78_RDBFL41   	.equ	0xf0065eb2	; Read Data and Bit Flip Register 41
MC78_RDBFL42   	.equ	0xf0065eb4	; Read Data and Bit Flip Register 42
MC78_RDBFL43   	.equ	0xf0065eb6	; Read Data and Bit Flip Register 43
MC78_RDBFL44   	.equ	0xf0065eb8	; Read Data and Bit Flip Register 44
MC78_RDBFL45   	.equ	0xf0065eba	; Read Data and Bit Flip Register 45
MC78_RDBFL46   	.equ	0xf0065ebc	; Read Data and Bit Flip Register 46
MC78_RDBFL47   	.equ	0xf0065ebe	; Read Data and Bit Flip Register 47
MC78_RDBFL48   	.equ	0xf0065ec0	; Read Data and Bit Flip Register 48
MC78_RDBFL49   	.equ	0xf0065ec2	; Read Data and Bit Flip Register 49
MC78_RDBFL5    	.equ	0xf0065e6a	; Read Data and Bit Flip Register 5
MC78_RDBFL50   	.equ	0xf0065ec4	; Read Data and Bit Flip Register 50
MC78_RDBFL51   	.equ	0xf0065ec6	; Read Data and Bit Flip Register 51
MC78_RDBFL52   	.equ	0xf0065ec8	; Read Data and Bit Flip Register 52
MC78_RDBFL53   	.equ	0xf0065eca	; Read Data and Bit Flip Register 53
MC78_RDBFL54   	.equ	0xf0065ecc	; Read Data and Bit Flip Register 54
MC78_RDBFL55   	.equ	0xf0065ece	; Read Data and Bit Flip Register 55
MC78_RDBFL56   	.equ	0xf0065ed0	; Read Data and Bit Flip Register 56
MC78_RDBFL57   	.equ	0xf0065ed2	; Read Data and Bit Flip Register 57
MC78_RDBFL58   	.equ	0xf0065ed4	; Read Data and Bit Flip Register 58
MC78_RDBFL59   	.equ	0xf0065ed6	; Read Data and Bit Flip Register 59
MC78_RDBFL6    	.equ	0xf0065e6c	; Read Data and Bit Flip Register 6
MC78_RDBFL60   	.equ	0xf0065ed8	; Read Data and Bit Flip Register 60
MC78_RDBFL61   	.equ	0xf0065eda	; Read Data and Bit Flip Register 61
MC78_RDBFL62   	.equ	0xf0065edc	; Read Data and Bit Flip Register 62
MC78_RDBFL63   	.equ	0xf0065ede	; Read Data and Bit Flip Register 63
MC78_RDBFL64   	.equ	0xf0065ee0	; Read Data and Bit Flip Register 64
MC78_RDBFL65   	.equ	0xf0065ee2	; Read Data and Bit Flip Register 65
MC78_RDBFL66   	.equ	0xf0065ee4	; Read Data and Bit Flip Register 66
MC78_RDBFL7    	.equ	0xf0065e6e	; Read Data and Bit Flip Register 7
MC78_RDBFL8    	.equ	0xf0065e70	; Read Data and Bit Flip Register 8
MC78_RDBFL9    	.equ	0xf0065e72	; Read Data and Bit Flip Register 9
MC78_REVID     	.equ	0xf0065e0c	; Revision ID Register
MC79_CONFIG0   	.equ	0xf0065f00	; Configuration Register 0
MC79_CONFIG1   	.equ	0xf0065f02	; Configuration Register 1
MC79_ECCD      	.equ	0xf0065f10	; Memory ECC Detection Register
MC79_ECCS      	.equ	0xf0065f0e	; ECC Safety Register
MC79_ERRINFO0  	.equ	0xf0065ff2	; Error Information Register 0
MC79_ERRINFO1  	.equ	0xf0065ff4	; Error Information Register 1
MC79_ERRINFO2  	.equ	0xf0065ff6	; Error Information Register 2
MC79_ERRINFO3  	.equ	0xf0065ff8	; Error Information Register 3
MC79_ERRINFO4  	.equ	0xf0065ffa	; Error Information Register 4
MC79_ETRR0     	.equ	0xf0065f12	; Error Tracking Register 0
MC79_ETRR1     	.equ	0xf0065f14	; Error Tracking Register 1
MC79_ETRR2     	.equ	0xf0065f16	; Error Tracking Register 2
MC79_ETRR3     	.equ	0xf0065f18	; Error Tracking Register 3
MC79_ETRR4     	.equ	0xf0065f1a	; Error Tracking Register 4
MC79_MCONTROL  	.equ	0xf0065f04	; MBIST Control Register
MC79_MSTATUS   	.equ	0xf0065f06	; Status Register
MC79_RANGE     	.equ	0xf0065f08	; Range Register, single address mode
MC79_RDBFL0    	.equ	0xf0065f60	; Read Data and Bit Flip Register 0
MC79_RDBFL1    	.equ	0xf0065f62	; Read Data and Bit Flip Register 1
MC79_RDBFL10   	.equ	0xf0065f74	; Read Data and Bit Flip Register 10
MC79_RDBFL11   	.equ	0xf0065f76	; Read Data and Bit Flip Register 11
MC79_RDBFL12   	.equ	0xf0065f78	; Read Data and Bit Flip Register 12
MC79_RDBFL13   	.equ	0xf0065f7a	; Read Data and Bit Flip Register 13
MC79_RDBFL14   	.equ	0xf0065f7c	; Read Data and Bit Flip Register 14
MC79_RDBFL15   	.equ	0xf0065f7e	; Read Data and Bit Flip Register 15
MC79_RDBFL16   	.equ	0xf0065f80	; Read Data and Bit Flip Register 16
MC79_RDBFL17   	.equ	0xf0065f82	; Read Data and Bit Flip Register 17
MC79_RDBFL18   	.equ	0xf0065f84	; Read Data and Bit Flip Register 18
MC79_RDBFL19   	.equ	0xf0065f86	; Read Data and Bit Flip Register 19
MC79_RDBFL2    	.equ	0xf0065f64	; Read Data and Bit Flip Register 2
MC79_RDBFL20   	.equ	0xf0065f88	; Read Data and Bit Flip Register 20
MC79_RDBFL21   	.equ	0xf0065f8a	; Read Data and Bit Flip Register 21
MC79_RDBFL22   	.equ	0xf0065f8c	; Read Data and Bit Flip Register 22
MC79_RDBFL23   	.equ	0xf0065f8e	; Read Data and Bit Flip Register 23
MC79_RDBFL24   	.equ	0xf0065f90	; Read Data and Bit Flip Register 24
MC79_RDBFL25   	.equ	0xf0065f92	; Read Data and Bit Flip Register 25
MC79_RDBFL26   	.equ	0xf0065f94	; Read Data and Bit Flip Register 26
MC79_RDBFL27   	.equ	0xf0065f96	; Read Data and Bit Flip Register 27
MC79_RDBFL28   	.equ	0xf0065f98	; Read Data and Bit Flip Register 28
MC79_RDBFL29   	.equ	0xf0065f9a	; Read Data and Bit Flip Register 29
MC79_RDBFL3    	.equ	0xf0065f66	; Read Data and Bit Flip Register 3
MC79_RDBFL30   	.equ	0xf0065f9c	; Read Data and Bit Flip Register 30
MC79_RDBFL31   	.equ	0xf0065f9e	; Read Data and Bit Flip Register 31
MC79_RDBFL32   	.equ	0xf0065fa0	; Read Data and Bit Flip Register 32
MC79_RDBFL33   	.equ	0xf0065fa2	; Read Data and Bit Flip Register 33
MC79_RDBFL34   	.equ	0xf0065fa4	; Read Data and Bit Flip Register 34
MC79_RDBFL35   	.equ	0xf0065fa6	; Read Data and Bit Flip Register 35
MC79_RDBFL36   	.equ	0xf0065fa8	; Read Data and Bit Flip Register 36
MC79_RDBFL37   	.equ	0xf0065faa	; Read Data and Bit Flip Register 37
MC79_RDBFL38   	.equ	0xf0065fac	; Read Data and Bit Flip Register 38
MC79_RDBFL39   	.equ	0xf0065fae	; Read Data and Bit Flip Register 39
MC79_RDBFL4    	.equ	0xf0065f68	; Read Data and Bit Flip Register 4
MC79_RDBFL40   	.equ	0xf0065fb0	; Read Data and Bit Flip Register 40
MC79_RDBFL41   	.equ	0xf0065fb2	; Read Data and Bit Flip Register 41
MC79_RDBFL42   	.equ	0xf0065fb4	; Read Data and Bit Flip Register 42
MC79_RDBFL43   	.equ	0xf0065fb6	; Read Data and Bit Flip Register 43
MC79_RDBFL44   	.equ	0xf0065fb8	; Read Data and Bit Flip Register 44
MC79_RDBFL45   	.equ	0xf0065fba	; Read Data and Bit Flip Register 45
MC79_RDBFL46   	.equ	0xf0065fbc	; Read Data and Bit Flip Register 46
MC79_RDBFL47   	.equ	0xf0065fbe	; Read Data and Bit Flip Register 47
MC79_RDBFL48   	.equ	0xf0065fc0	; Read Data and Bit Flip Register 48
MC79_RDBFL49   	.equ	0xf0065fc2	; Read Data and Bit Flip Register 49
MC79_RDBFL5    	.equ	0xf0065f6a	; Read Data and Bit Flip Register 5
MC79_RDBFL50   	.equ	0xf0065fc4	; Read Data and Bit Flip Register 50
MC79_RDBFL51   	.equ	0xf0065fc6	; Read Data and Bit Flip Register 51
MC79_RDBFL52   	.equ	0xf0065fc8	; Read Data and Bit Flip Register 52
MC79_RDBFL53   	.equ	0xf0065fca	; Read Data and Bit Flip Register 53
MC79_RDBFL54   	.equ	0xf0065fcc	; Read Data and Bit Flip Register 54
MC79_RDBFL55   	.equ	0xf0065fce	; Read Data and Bit Flip Register 55
MC79_RDBFL56   	.equ	0xf0065fd0	; Read Data and Bit Flip Register 56
MC79_RDBFL57   	.equ	0xf0065fd2	; Read Data and Bit Flip Register 57
MC79_RDBFL58   	.equ	0xf0065fd4	; Read Data and Bit Flip Register 58
MC79_RDBFL59   	.equ	0xf0065fd6	; Read Data and Bit Flip Register 59
MC79_RDBFL6    	.equ	0xf0065f6c	; Read Data and Bit Flip Register 6
MC79_RDBFL60   	.equ	0xf0065fd8	; Read Data and Bit Flip Register 60
MC79_RDBFL61   	.equ	0xf0065fda	; Read Data and Bit Flip Register 61
MC79_RDBFL62   	.equ	0xf0065fdc	; Read Data and Bit Flip Register 62
MC79_RDBFL63   	.equ	0xf0065fde	; Read Data and Bit Flip Register 63
MC79_RDBFL64   	.equ	0xf0065fe0	; Read Data and Bit Flip Register 64
MC79_RDBFL65   	.equ	0xf0065fe2	; Read Data and Bit Flip Register 65
MC79_RDBFL66   	.equ	0xf0065fe4	; Read Data and Bit Flip Register 66
MC79_RDBFL7    	.equ	0xf0065f6e	; Read Data and Bit Flip Register 7
MC79_RDBFL8    	.equ	0xf0065f70	; Read Data and Bit Flip Register 8
MC79_RDBFL9    	.equ	0xf0065f72	; Read Data and Bit Flip Register 9
MC79_REVID     	.equ	0xf0065f0c	; Revision ID Register
MC7_CONFIG0    	.equ	0xf0061700	; Configuration Register 0
MC7_CONFIG1    	.equ	0xf0061702	; Configuration Register 1
MC7_ECCD       	.equ	0xf0061710	; Memory ECC Detection Register
MC7_ECCS       	.equ	0xf006170e	; ECC Safety Register
MC7_ERRINFO0   	.equ	0xf00617f2	; Error Information Register 0
MC7_ERRINFO1   	.equ	0xf00617f4	; Error Information Register 1
MC7_ERRINFO2   	.equ	0xf00617f6	; Error Information Register 2
MC7_ERRINFO3   	.equ	0xf00617f8	; Error Information Register 3
MC7_ERRINFO4   	.equ	0xf00617fa	; Error Information Register 4
MC7_ETRR0      	.equ	0xf0061712	; Error Tracking Register 0
MC7_ETRR1      	.equ	0xf0061714	; Error Tracking Register 1
MC7_ETRR2      	.equ	0xf0061716	; Error Tracking Register 2
MC7_ETRR3      	.equ	0xf0061718	; Error Tracking Register 3
MC7_ETRR4      	.equ	0xf006171a	; Error Tracking Register 4
MC7_MCONTROL   	.equ	0xf0061704	; MBIST Control Register
MC7_MSTATUS    	.equ	0xf0061706	; Status Register
MC7_RANGE      	.equ	0xf0061708	; Range Register, single address mode
MC7_RDBFL0     	.equ	0xf0061760	; Read Data and Bit Flip Register 0
MC7_RDBFL1     	.equ	0xf0061762	; Read Data and Bit Flip Register 1
MC7_RDBFL10    	.equ	0xf0061774	; Read Data and Bit Flip Register 10
MC7_RDBFL11    	.equ	0xf0061776	; Read Data and Bit Flip Register 11
MC7_RDBFL12    	.equ	0xf0061778	; Read Data and Bit Flip Register 12
MC7_RDBFL13    	.equ	0xf006177a	; Read Data and Bit Flip Register 13
MC7_RDBFL14    	.equ	0xf006177c	; Read Data and Bit Flip Register 14
MC7_RDBFL15    	.equ	0xf006177e	; Read Data and Bit Flip Register 15
MC7_RDBFL16    	.equ	0xf0061780	; Read Data and Bit Flip Register 16
MC7_RDBFL17    	.equ	0xf0061782	; Read Data and Bit Flip Register 17
MC7_RDBFL18    	.equ	0xf0061784	; Read Data and Bit Flip Register 18
MC7_RDBFL19    	.equ	0xf0061786	; Read Data and Bit Flip Register 19
MC7_RDBFL2     	.equ	0xf0061764	; Read Data and Bit Flip Register 2
MC7_RDBFL20    	.equ	0xf0061788	; Read Data and Bit Flip Register 20
MC7_RDBFL21    	.equ	0xf006178a	; Read Data and Bit Flip Register 21
MC7_RDBFL22    	.equ	0xf006178c	; Read Data and Bit Flip Register 22
MC7_RDBFL23    	.equ	0xf006178e	; Read Data and Bit Flip Register 23
MC7_RDBFL24    	.equ	0xf0061790	; Read Data and Bit Flip Register 24
MC7_RDBFL25    	.equ	0xf0061792	; Read Data and Bit Flip Register 25
MC7_RDBFL26    	.equ	0xf0061794	; Read Data and Bit Flip Register 26
MC7_RDBFL27    	.equ	0xf0061796	; Read Data and Bit Flip Register 27
MC7_RDBFL28    	.equ	0xf0061798	; Read Data and Bit Flip Register 28
MC7_RDBFL29    	.equ	0xf006179a	; Read Data and Bit Flip Register 29
MC7_RDBFL3     	.equ	0xf0061766	; Read Data and Bit Flip Register 3
MC7_RDBFL30    	.equ	0xf006179c	; Read Data and Bit Flip Register 30
MC7_RDBFL31    	.equ	0xf006179e	; Read Data and Bit Flip Register 31
MC7_RDBFL32    	.equ	0xf00617a0	; Read Data and Bit Flip Register 32
MC7_RDBFL33    	.equ	0xf00617a2	; Read Data and Bit Flip Register 33
MC7_RDBFL34    	.equ	0xf00617a4	; Read Data and Bit Flip Register 34
MC7_RDBFL35    	.equ	0xf00617a6	; Read Data and Bit Flip Register 35
MC7_RDBFL36    	.equ	0xf00617a8	; Read Data and Bit Flip Register 36
MC7_RDBFL37    	.equ	0xf00617aa	; Read Data and Bit Flip Register 37
MC7_RDBFL38    	.equ	0xf00617ac	; Read Data and Bit Flip Register 38
MC7_RDBFL39    	.equ	0xf00617ae	; Read Data and Bit Flip Register 39
MC7_RDBFL4     	.equ	0xf0061768	; Read Data and Bit Flip Register 4
MC7_RDBFL40    	.equ	0xf00617b0	; Read Data and Bit Flip Register 40
MC7_RDBFL41    	.equ	0xf00617b2	; Read Data and Bit Flip Register 41
MC7_RDBFL42    	.equ	0xf00617b4	; Read Data and Bit Flip Register 42
MC7_RDBFL43    	.equ	0xf00617b6	; Read Data and Bit Flip Register 43
MC7_RDBFL44    	.equ	0xf00617b8	; Read Data and Bit Flip Register 44
MC7_RDBFL45    	.equ	0xf00617ba	; Read Data and Bit Flip Register 45
MC7_RDBFL46    	.equ	0xf00617bc	; Read Data and Bit Flip Register 46
MC7_RDBFL47    	.equ	0xf00617be	; Read Data and Bit Flip Register 47
MC7_RDBFL48    	.equ	0xf00617c0	; Read Data and Bit Flip Register 48
MC7_RDBFL49    	.equ	0xf00617c2	; Read Data and Bit Flip Register 49
MC7_RDBFL5     	.equ	0xf006176a	; Read Data and Bit Flip Register 5
MC7_RDBFL50    	.equ	0xf00617c4	; Read Data and Bit Flip Register 50
MC7_RDBFL51    	.equ	0xf00617c6	; Read Data and Bit Flip Register 51
MC7_RDBFL52    	.equ	0xf00617c8	; Read Data and Bit Flip Register 52
MC7_RDBFL53    	.equ	0xf00617ca	; Read Data and Bit Flip Register 53
MC7_RDBFL54    	.equ	0xf00617cc	; Read Data and Bit Flip Register 54
MC7_RDBFL55    	.equ	0xf00617ce	; Read Data and Bit Flip Register 55
MC7_RDBFL56    	.equ	0xf00617d0	; Read Data and Bit Flip Register 56
MC7_RDBFL57    	.equ	0xf00617d2	; Read Data and Bit Flip Register 57
MC7_RDBFL58    	.equ	0xf00617d4	; Read Data and Bit Flip Register 58
MC7_RDBFL59    	.equ	0xf00617d6	; Read Data and Bit Flip Register 59
MC7_RDBFL6     	.equ	0xf006176c	; Read Data and Bit Flip Register 6
MC7_RDBFL60    	.equ	0xf00617d8	; Read Data and Bit Flip Register 60
MC7_RDBFL61    	.equ	0xf00617da	; Read Data and Bit Flip Register 61
MC7_RDBFL62    	.equ	0xf00617dc	; Read Data and Bit Flip Register 62
MC7_RDBFL63    	.equ	0xf00617de	; Read Data and Bit Flip Register 63
MC7_RDBFL64    	.equ	0xf00617e0	; Read Data and Bit Flip Register 64
MC7_RDBFL65    	.equ	0xf00617e2	; Read Data and Bit Flip Register 65
MC7_RDBFL66    	.equ	0xf00617e4	; Read Data and Bit Flip Register 66
MC7_RDBFL7     	.equ	0xf006176e	; Read Data and Bit Flip Register 7
MC7_RDBFL8     	.equ	0xf0061770	; Read Data and Bit Flip Register 8
MC7_RDBFL9     	.equ	0xf0061772	; Read Data and Bit Flip Register 9
MC7_REVID      	.equ	0xf006170c	; Revision ID Register
MC8_CONFIG0    	.equ	0xf0061800	; Configuration Register 0
MC8_CONFIG1    	.equ	0xf0061802	; Configuration Register 1
MC8_ECCD       	.equ	0xf0061810	; Memory ECC Detection Register
MC8_ECCS       	.equ	0xf006180e	; ECC Safety Register
MC8_ERRINFO0   	.equ	0xf00618f2	; Error Information Register 0
MC8_ERRINFO1   	.equ	0xf00618f4	; Error Information Register 1
MC8_ERRINFO2   	.equ	0xf00618f6	; Error Information Register 2
MC8_ERRINFO3   	.equ	0xf00618f8	; Error Information Register 3
MC8_ERRINFO4   	.equ	0xf00618fa	; Error Information Register 4
MC8_ETRR0      	.equ	0xf0061812	; Error Tracking Register 0
MC8_ETRR1      	.equ	0xf0061814	; Error Tracking Register 1
MC8_ETRR2      	.equ	0xf0061816	; Error Tracking Register 2
MC8_ETRR3      	.equ	0xf0061818	; Error Tracking Register 3
MC8_ETRR4      	.equ	0xf006181a	; Error Tracking Register 4
MC8_MCONTROL   	.equ	0xf0061804	; MBIST Control Register
MC8_MSTATUS    	.equ	0xf0061806	; Status Register
MC8_RANGE      	.equ	0xf0061808	; Range Register, single address mode
MC8_RDBFL0     	.equ	0xf0061860	; Read Data and Bit Flip Register 0
MC8_RDBFL1     	.equ	0xf0061862	; Read Data and Bit Flip Register 1
MC8_RDBFL10    	.equ	0xf0061874	; Read Data and Bit Flip Register 10
MC8_RDBFL11    	.equ	0xf0061876	; Read Data and Bit Flip Register 11
MC8_RDBFL12    	.equ	0xf0061878	; Read Data and Bit Flip Register 12
MC8_RDBFL13    	.equ	0xf006187a	; Read Data and Bit Flip Register 13
MC8_RDBFL14    	.equ	0xf006187c	; Read Data and Bit Flip Register 14
MC8_RDBFL15    	.equ	0xf006187e	; Read Data and Bit Flip Register 15
MC8_RDBFL16    	.equ	0xf0061880	; Read Data and Bit Flip Register 16
MC8_RDBFL17    	.equ	0xf0061882	; Read Data and Bit Flip Register 17
MC8_RDBFL18    	.equ	0xf0061884	; Read Data and Bit Flip Register 18
MC8_RDBFL19    	.equ	0xf0061886	; Read Data and Bit Flip Register 19
MC8_RDBFL2     	.equ	0xf0061864	; Read Data and Bit Flip Register 2
MC8_RDBFL20    	.equ	0xf0061888	; Read Data and Bit Flip Register 20
MC8_RDBFL21    	.equ	0xf006188a	; Read Data and Bit Flip Register 21
MC8_RDBFL22    	.equ	0xf006188c	; Read Data and Bit Flip Register 22
MC8_RDBFL23    	.equ	0xf006188e	; Read Data and Bit Flip Register 23
MC8_RDBFL24    	.equ	0xf0061890	; Read Data and Bit Flip Register 24
MC8_RDBFL25    	.equ	0xf0061892	; Read Data and Bit Flip Register 25
MC8_RDBFL26    	.equ	0xf0061894	; Read Data and Bit Flip Register 26
MC8_RDBFL27    	.equ	0xf0061896	; Read Data and Bit Flip Register 27
MC8_RDBFL28    	.equ	0xf0061898	; Read Data and Bit Flip Register 28
MC8_RDBFL29    	.equ	0xf006189a	; Read Data and Bit Flip Register 29
MC8_RDBFL3     	.equ	0xf0061866	; Read Data and Bit Flip Register 3
MC8_RDBFL30    	.equ	0xf006189c	; Read Data and Bit Flip Register 30
MC8_RDBFL31    	.equ	0xf006189e	; Read Data and Bit Flip Register 31
MC8_RDBFL32    	.equ	0xf00618a0	; Read Data and Bit Flip Register 32
MC8_RDBFL33    	.equ	0xf00618a2	; Read Data and Bit Flip Register 33
MC8_RDBFL34    	.equ	0xf00618a4	; Read Data and Bit Flip Register 34
MC8_RDBFL35    	.equ	0xf00618a6	; Read Data and Bit Flip Register 35
MC8_RDBFL36    	.equ	0xf00618a8	; Read Data and Bit Flip Register 36
MC8_RDBFL37    	.equ	0xf00618aa	; Read Data and Bit Flip Register 37
MC8_RDBFL38    	.equ	0xf00618ac	; Read Data and Bit Flip Register 38
MC8_RDBFL39    	.equ	0xf00618ae	; Read Data and Bit Flip Register 39
MC8_RDBFL4     	.equ	0xf0061868	; Read Data and Bit Flip Register 4
MC8_RDBFL40    	.equ	0xf00618b0	; Read Data and Bit Flip Register 40
MC8_RDBFL41    	.equ	0xf00618b2	; Read Data and Bit Flip Register 41
MC8_RDBFL42    	.equ	0xf00618b4	; Read Data and Bit Flip Register 42
MC8_RDBFL43    	.equ	0xf00618b6	; Read Data and Bit Flip Register 43
MC8_RDBFL44    	.equ	0xf00618b8	; Read Data and Bit Flip Register 44
MC8_RDBFL45    	.equ	0xf00618ba	; Read Data and Bit Flip Register 45
MC8_RDBFL46    	.equ	0xf00618bc	; Read Data and Bit Flip Register 46
MC8_RDBFL47    	.equ	0xf00618be	; Read Data and Bit Flip Register 47
MC8_RDBFL48    	.equ	0xf00618c0	; Read Data and Bit Flip Register 48
MC8_RDBFL49    	.equ	0xf00618c2	; Read Data and Bit Flip Register 49
MC8_RDBFL5     	.equ	0xf006186a	; Read Data and Bit Flip Register 5
MC8_RDBFL50    	.equ	0xf00618c4	; Read Data and Bit Flip Register 50
MC8_RDBFL51    	.equ	0xf00618c6	; Read Data and Bit Flip Register 51
MC8_RDBFL52    	.equ	0xf00618c8	; Read Data and Bit Flip Register 52
MC8_RDBFL53    	.equ	0xf00618ca	; Read Data and Bit Flip Register 53
MC8_RDBFL54    	.equ	0xf00618cc	; Read Data and Bit Flip Register 54
MC8_RDBFL55    	.equ	0xf00618ce	; Read Data and Bit Flip Register 55
MC8_RDBFL56    	.equ	0xf00618d0	; Read Data and Bit Flip Register 56
MC8_RDBFL57    	.equ	0xf00618d2	; Read Data and Bit Flip Register 57
MC8_RDBFL58    	.equ	0xf00618d4	; Read Data and Bit Flip Register 58
MC8_RDBFL59    	.equ	0xf00618d6	; Read Data and Bit Flip Register 59
MC8_RDBFL6     	.equ	0xf006186c	; Read Data and Bit Flip Register 6
MC8_RDBFL60    	.equ	0xf00618d8	; Read Data and Bit Flip Register 60
MC8_RDBFL61    	.equ	0xf00618da	; Read Data and Bit Flip Register 61
MC8_RDBFL62    	.equ	0xf00618dc	; Read Data and Bit Flip Register 62
MC8_RDBFL63    	.equ	0xf00618de	; Read Data and Bit Flip Register 63
MC8_RDBFL64    	.equ	0xf00618e0	; Read Data and Bit Flip Register 64
MC8_RDBFL65    	.equ	0xf00618e2	; Read Data and Bit Flip Register 65
MC8_RDBFL66    	.equ	0xf00618e4	; Read Data and Bit Flip Register 66
MC8_RDBFL7     	.equ	0xf006186e	; Read Data and Bit Flip Register 7
MC8_RDBFL8     	.equ	0xf0061870	; Read Data and Bit Flip Register 8
MC8_RDBFL9     	.equ	0xf0061872	; Read Data and Bit Flip Register 9
MC8_REVID      	.equ	0xf006180c	; Revision ID Register
MC9_CONFIG0    	.equ	0xf0061900	; Configuration Register 0
MC9_CONFIG1    	.equ	0xf0061902	; Configuration Register 1
MC9_ECCD       	.equ	0xf0061910	; Memory ECC Detection Register
MC9_ECCS       	.equ	0xf006190e	; ECC Safety Register
MC9_ERRINFO0   	.equ	0xf00619f2	; Error Information Register 0
MC9_ERRINFO1   	.equ	0xf00619f4	; Error Information Register 1
MC9_ERRINFO2   	.equ	0xf00619f6	; Error Information Register 2
MC9_ERRINFO3   	.equ	0xf00619f8	; Error Information Register 3
MC9_ERRINFO4   	.equ	0xf00619fa	; Error Information Register 4
MC9_ETRR0      	.equ	0xf0061912	; Error Tracking Register 0
MC9_ETRR1      	.equ	0xf0061914	; Error Tracking Register 1
MC9_ETRR2      	.equ	0xf0061916	; Error Tracking Register 2
MC9_ETRR3      	.equ	0xf0061918	; Error Tracking Register 3
MC9_ETRR4      	.equ	0xf006191a	; Error Tracking Register 4
MC9_MCONTROL   	.equ	0xf0061904	; MBIST Control Register
MC9_MSTATUS    	.equ	0xf0061906	; Status Register
MC9_RANGE      	.equ	0xf0061908	; Range Register, single address mode
MC9_RDBFL0     	.equ	0xf0061960	; Read Data and Bit Flip Register 0
MC9_RDBFL1     	.equ	0xf0061962	; Read Data and Bit Flip Register 1
MC9_RDBFL10    	.equ	0xf0061974	; Read Data and Bit Flip Register 10
MC9_RDBFL11    	.equ	0xf0061976	; Read Data and Bit Flip Register 11
MC9_RDBFL12    	.equ	0xf0061978	; Read Data and Bit Flip Register 12
MC9_RDBFL13    	.equ	0xf006197a	; Read Data and Bit Flip Register 13
MC9_RDBFL14    	.equ	0xf006197c	; Read Data and Bit Flip Register 14
MC9_RDBFL15    	.equ	0xf006197e	; Read Data and Bit Flip Register 15
MC9_RDBFL16    	.equ	0xf0061980	; Read Data and Bit Flip Register 16
MC9_RDBFL17    	.equ	0xf0061982	; Read Data and Bit Flip Register 17
MC9_RDBFL18    	.equ	0xf0061984	; Read Data and Bit Flip Register 18
MC9_RDBFL19    	.equ	0xf0061986	; Read Data and Bit Flip Register 19
MC9_RDBFL2     	.equ	0xf0061964	; Read Data and Bit Flip Register 2
MC9_RDBFL20    	.equ	0xf0061988	; Read Data and Bit Flip Register 20
MC9_RDBFL21    	.equ	0xf006198a	; Read Data and Bit Flip Register 21
MC9_RDBFL22    	.equ	0xf006198c	; Read Data and Bit Flip Register 22
MC9_RDBFL23    	.equ	0xf006198e	; Read Data and Bit Flip Register 23
MC9_RDBFL24    	.equ	0xf0061990	; Read Data and Bit Flip Register 24
MC9_RDBFL25    	.equ	0xf0061992	; Read Data and Bit Flip Register 25
MC9_RDBFL26    	.equ	0xf0061994	; Read Data and Bit Flip Register 26
MC9_RDBFL27    	.equ	0xf0061996	; Read Data and Bit Flip Register 27
MC9_RDBFL28    	.equ	0xf0061998	; Read Data and Bit Flip Register 28
MC9_RDBFL29    	.equ	0xf006199a	; Read Data and Bit Flip Register 29
MC9_RDBFL3     	.equ	0xf0061966	; Read Data and Bit Flip Register 3
MC9_RDBFL30    	.equ	0xf006199c	; Read Data and Bit Flip Register 30
MC9_RDBFL31    	.equ	0xf006199e	; Read Data and Bit Flip Register 31
MC9_RDBFL32    	.equ	0xf00619a0	; Read Data and Bit Flip Register 32
MC9_RDBFL33    	.equ	0xf00619a2	; Read Data and Bit Flip Register 33
MC9_RDBFL34    	.equ	0xf00619a4	; Read Data and Bit Flip Register 34
MC9_RDBFL35    	.equ	0xf00619a6	; Read Data and Bit Flip Register 35
MC9_RDBFL36    	.equ	0xf00619a8	; Read Data and Bit Flip Register 36
MC9_RDBFL37    	.equ	0xf00619aa	; Read Data and Bit Flip Register 37
MC9_RDBFL38    	.equ	0xf00619ac	; Read Data and Bit Flip Register 38
MC9_RDBFL39    	.equ	0xf00619ae	; Read Data and Bit Flip Register 39
MC9_RDBFL4     	.equ	0xf0061968	; Read Data and Bit Flip Register 4
MC9_RDBFL40    	.equ	0xf00619b0	; Read Data and Bit Flip Register 40
MC9_RDBFL41    	.equ	0xf00619b2	; Read Data and Bit Flip Register 41
MC9_RDBFL42    	.equ	0xf00619b4	; Read Data and Bit Flip Register 42
MC9_RDBFL43    	.equ	0xf00619b6	; Read Data and Bit Flip Register 43
MC9_RDBFL44    	.equ	0xf00619b8	; Read Data and Bit Flip Register 44
MC9_RDBFL45    	.equ	0xf00619ba	; Read Data and Bit Flip Register 45
MC9_RDBFL46    	.equ	0xf00619bc	; Read Data and Bit Flip Register 46
MC9_RDBFL47    	.equ	0xf00619be	; Read Data and Bit Flip Register 47
MC9_RDBFL48    	.equ	0xf00619c0	; Read Data and Bit Flip Register 48
MC9_RDBFL49    	.equ	0xf00619c2	; Read Data and Bit Flip Register 49
MC9_RDBFL5     	.equ	0xf006196a	; Read Data and Bit Flip Register 5
MC9_RDBFL50    	.equ	0xf00619c4	; Read Data and Bit Flip Register 50
MC9_RDBFL51    	.equ	0xf00619c6	; Read Data and Bit Flip Register 51
MC9_RDBFL52    	.equ	0xf00619c8	; Read Data and Bit Flip Register 52
MC9_RDBFL53    	.equ	0xf00619ca	; Read Data and Bit Flip Register 53
MC9_RDBFL54    	.equ	0xf00619cc	; Read Data and Bit Flip Register 54
MC9_RDBFL55    	.equ	0xf00619ce	; Read Data and Bit Flip Register 55
MC9_RDBFL56    	.equ	0xf00619d0	; Read Data and Bit Flip Register 56
MC9_RDBFL57    	.equ	0xf00619d2	; Read Data and Bit Flip Register 57
MC9_RDBFL58    	.equ	0xf00619d4	; Read Data and Bit Flip Register 58
MC9_RDBFL59    	.equ	0xf00619d6	; Read Data and Bit Flip Register 59
MC9_RDBFL6     	.equ	0xf006196c	; Read Data and Bit Flip Register 6
MC9_RDBFL60    	.equ	0xf00619d8	; Read Data and Bit Flip Register 60
MC9_RDBFL61    	.equ	0xf00619da	; Read Data and Bit Flip Register 61
MC9_RDBFL62    	.equ	0xf00619dc	; Read Data and Bit Flip Register 62
MC9_RDBFL63    	.equ	0xf00619de	; Read Data and Bit Flip Register 63
MC9_RDBFL64    	.equ	0xf00619e0	; Read Data and Bit Flip Register 64
MC9_RDBFL65    	.equ	0xf00619e2	; Read Data and Bit Flip Register 65
MC9_RDBFL66    	.equ	0xf00619e4	; Read Data and Bit Flip Register 66
MC9_RDBFL7     	.equ	0xf006196e	; Read Data and Bit Flip Register 7
MC9_RDBFL8     	.equ	0xf0061970	; Read Data and Bit Flip Register 8
MC9_RDBFL9     	.equ	0xf0061972	; Read Data and Bit Flip Register 9
MC9_REVID      	.equ	0xf006190c	; Revision ID Register
MTU_ACCEN0     	.equ	0xf00600fc	; Access Enable Register 0
MTU_ACCEN1     	.equ	0xf00600f8	; Access Enable Register 1
MTU_CLC        	.equ	0xf0060000	; Clock Control Register
MTU_ID         	.equ	0xf0060008	; Identification Register
MTU_MEMDONE0   	.equ	0xf0060050	; Memory MBIST Enable Register 0
MTU_MEMDONE1   	.equ	0xf0060054	; Memory MBIST Enable Register 1
MTU_MEMDONE2   	.equ	0xf0060058	; Memory MBIST Enable Register 2
MTU_MEMFDA0    	.equ	0xf0060060	; Memory Test FDA Status Register 0
MTU_MEMFDA1    	.equ	0xf0060064	; Memory Test FDA Status Register 1
MTU_MEMFDA2    	.equ	0xf0060068	; Memory Test FDA Status Register 2
MTU_MEMMAP     	.equ	0xf006001c	; Memory Mapping Enable Register
MTU_MEMSTAT0   	.equ	0xf0060038	; Memory Status Register 0
MTU_MEMSTAT1   	.equ	0xf006003c	; Memory Status Register 1
MTU_MEMSTAT2   	.equ	0xf0060040	; Memory Status Register 2
MTU_MEMTEST0   	.equ	0xf0060010	; Memory MBIST Enable Register 0
MTU_MEMTEST1   	.equ	0xf0060014	; Memory MBIST Enable Register 1
MTU_MEMTEST2   	.equ	0xf0060018	; Memory MBIST Enable Register 2
SMU_ACCEN0     	.equ	0xf0036ffc	; SMU Access Enable Register 0
SMU_ACCEN1     	.equ	0xf0036ff8	; SMU Access Enable Register 1
SMU_AD0        	.equ	0xf0036a00	; Alarm Status Register
SMU_AD1        	.equ	0xf0036a04	; Alarm Status Register
SMU_AD10       	.equ	0xf0036a28	; Alarm Status Register
SMU_AD11       	.equ	0xf0036a2c	; Alarm Status Register
SMU_AD2        	.equ	0xf0036a08	; Alarm Status Register
SMU_AD3        	.equ	0xf0036a0c	; Alarm Status Register
SMU_AD4        	.equ	0xf0036a10	; Alarm Status Register
SMU_AD5        	.equ	0xf0036a14	; Alarm Status Register
SMU_AD6        	.equ	0xf0036a18	; Alarm Status Register
SMU_AD7        	.equ	0xf0036a1c	; Alarm Status Register
SMU_AD8        	.equ	0xf0036a20	; Alarm Status Register
SMU_AD9        	.equ	0xf0036a24	; Alarm Status Register
SMU_AEX        	.equ	0xf0036870	; Alarm Executed Status Register
SMU_AEXCLR     	.equ	0xf0036874	; Alarm Executed Status Clear Register
SMU_AFCNT      	.equ	0xf0036840	; Alarm and Fault Counter
SMU_AG0        	.equ	0xf00369c0	; Alarm Status Register
SMU_AG0CF0     	.equ	0xf0036900	; Alarm Configuration Register
SMU_AG0CF1     	.equ	0xf0036904	; Alarm Configuration Register
SMU_AG0CF2     	.equ	0xf0036908	; Alarm Configuration Register
SMU_AG0FSP     	.equ	0xf0036990	; FSP Configuration Register
SMU_AG1        	.equ	0xf00369c4	; Alarm Status Register
SMU_AG10       	.equ	0xf00369e8	; Alarm Status Register
SMU_AG10CF0    	.equ	0xf0036978	; Alarm Configuration Register
SMU_AG10CF1    	.equ	0xf003697c	; Alarm Configuration Register
SMU_AG10CF2    	.equ	0xf0036980	; Alarm Configuration Register
SMU_AG10FSP    	.equ	0xf00369b8	; FSP Configuration Register
SMU_AG11       	.equ	0xf00369ec	; Alarm Status Register
SMU_AG11CF0    	.equ	0xf0036984	; Alarm Configuration Register
SMU_AG11CF1    	.equ	0xf0036988	; Alarm Configuration Register
SMU_AG11CF2    	.equ	0xf003698c	; Alarm Configuration Register
SMU_AG11FSP    	.equ	0xf00369bc	; FSP Configuration Register
SMU_AG1CF0     	.equ	0xf003690c	; Alarm Configuration Register
SMU_AG1CF1     	.equ	0xf0036910	; Alarm Configuration Register
SMU_AG1CF2     	.equ	0xf0036914	; Alarm Configuration Register
SMU_AG1FSP     	.equ	0xf0036994	; FSP Configuration Register
SMU_AG2        	.equ	0xf00369c8	; Alarm Status Register
SMU_AG2CF0     	.equ	0xf0036918	; Alarm Configuration Register
SMU_AG2CF1     	.equ	0xf003691c	; Alarm Configuration Register
SMU_AG2CF2     	.equ	0xf0036920	; Alarm Configuration Register
SMU_AG2FSP     	.equ	0xf0036998	; FSP Configuration Register
SMU_AG3        	.equ	0xf00369cc	; Alarm Status Register
SMU_AG3CF0     	.equ	0xf0036924	; Alarm Configuration Register
SMU_AG3CF1     	.equ	0xf0036928	; Alarm Configuration Register
SMU_AG3CF2     	.equ	0xf003692c	; Alarm Configuration Register
SMU_AG3FSP     	.equ	0xf003699c	; FSP Configuration Register
SMU_AG4        	.equ	0xf00369d0	; Alarm Status Register
SMU_AG4CF0     	.equ	0xf0036930	; Alarm Configuration Register
SMU_AG4CF1     	.equ	0xf0036934	; Alarm Configuration Register
SMU_AG4CF2     	.equ	0xf0036938	; Alarm Configuration Register
SMU_AG4FSP     	.equ	0xf00369a0	; FSP Configuration Register
SMU_AG5        	.equ	0xf00369d4	; Alarm Status Register
SMU_AG5CF0     	.equ	0xf003693c	; Alarm Configuration Register
SMU_AG5CF1     	.equ	0xf0036940	; Alarm Configuration Register
SMU_AG5CF2     	.equ	0xf0036944	; Alarm Configuration Register
SMU_AG5FSP     	.equ	0xf00369a4	; FSP Configuration Register
SMU_AG6        	.equ	0xf00369d8	; Alarm Status Register
SMU_AG6CF0     	.equ	0xf0036948	; Alarm Configuration Register
SMU_AG6CF1     	.equ	0xf003694c	; Alarm Configuration Register
SMU_AG6CF2     	.equ	0xf0036950	; Alarm Configuration Register
SMU_AG6FSP     	.equ	0xf00369a8	; FSP Configuration Register
SMU_AG7        	.equ	0xf00369dc	; Alarm Status Register
SMU_AG7CF0     	.equ	0xf0036954	; Alarm Configuration Register
SMU_AG7CF1     	.equ	0xf0036958	; Alarm Configuration Register
SMU_AG7CF2     	.equ	0xf003695c	; Alarm Configuration Register
SMU_AG7FSP     	.equ	0xf00369ac	; FSP Configuration Register
SMU_AG8        	.equ	0xf00369e0	; Alarm Status Register
SMU_AG8CF0     	.equ	0xf0036960	; Alarm Configuration Register
SMU_AG8CF1     	.equ	0xf0036964	; Alarm Configuration Register
SMU_AG8CF2     	.equ	0xf0036968	; Alarm Configuration Register
SMU_AG8FSP     	.equ	0xf00369b0	; FSP Configuration Register
SMU_AG9        	.equ	0xf00369e4	; Alarm Status Register
SMU_AG9CF0     	.equ	0xf003696c	; Alarm Configuration Register
SMU_AG9CF1     	.equ	0xf0036970	; Alarm Configuration Register
SMU_AG9CF2     	.equ	0xf0036974	; Alarm Configuration Register
SMU_AG9FSP     	.equ	0xf00369b4	; FSP Configuration Register
SMU_AGC        	.equ	0xf003682c	; Alarm Global Configuration
SMU_CLC        	.equ	0xf0036800	; Clock Control Register
SMU_CMD        	.equ	0xf0036820	; Command Register
SMU_DBG        	.equ	0xf0036838	; Debug Register
SMU_FSP        	.equ	0xf0036828	; Fault Signaling Protocol
SMU_ID         	.equ	0xf0036808	; Module Identification Register
SMU_KEYS       	.equ	0xf0036834	; Key Register
SMU_KRST0      	.equ	0xf0036ff4	; SMU Reset Register 0
SMU_KRST1      	.equ	0xf0036ff0	; SMU Reset Register 1
SMU_KRSTCLR    	.equ	0xf0036fec	; SMU Reset Status Clear Register
SMU_OCS        	.equ	0xf0036fe8	; OCDS Control and Status
SMU_PCTL       	.equ	0xf003683c	; Port Control
SMU_RMCTL      	.equ	0xf0036b00	; Register Monitor Control
SMU_RMEF       	.equ	0xf0036b04	; Register Monitor Error Flags
SMU_RMSTS      	.equ	0xf0036b08	; Register Monitor Self Test Status
SMU_RTAC00     	.equ	0xf0036860	; Recovery Timer Alarm Configuration
SMU_RTAC01     	.equ	0xf0036864	; Recovery Timer Alarm Configuration
SMU_RTAC10     	.equ	0xf0036868	; Recovery Timer Alarm Configuration
SMU_RTAC11     	.equ	0xf003686c	; Recovery Timer Alarm Configuration
SMU_RTC        	.equ	0xf0036830	; Fault Signaling Protocol
SMU_STS        	.equ	0xf0036824	; Status Register
HSCT0_ACCEN0   	.equ	0xf009fffc	; Access Enable Register 0
HSCT0_ACCEN1   	.equ	0xf009fff8	; Access Enable Register 1
HSCT0_CLC      	.equ	0xf0090000	; Clock Control Register
HSCT0_CONFIGPHY	.equ	0xf0090030	; Configuration Physical Layer Register
HSCT0_CTSCTRL  	.equ	0xf009001c	; Clear To Send Control Register
HSCT0_DISABLE  	.equ	0xf0090020	; Transmission Disable Register
HSCT0_ID       	.equ	0xf0090008	; Module Identification Register
HSCT0_IFCTRL   	.equ	0xf0090014	; Interface Control Register
HSCT0_IFSTAT   	.equ	0xf0090028	; Interface Status Register
HSCT0_INIT     	.equ	0xf0090010	; Initialization Register
HSCT0_IRQ      	.equ	0xf0090040	; Interrupt register
HSCT0_IRQCLR   	.equ	0xf0090048	; Interrupt Clear Register
HSCT0_IRQEN    	.equ	0xf0090044	; Interrupt Enable Register
HSCT0_KRST0    	.equ	0xf009fff4	; Reset Register 0
HSCT0_KRST1    	.equ	0xf009fff0	; Reset Register 1
HSCT0_KRSTCLR  	.equ	0xf009ffec	; Reset Status Clear Register
HSCT0_OCS      	.equ	0xf009ffe8	; OCDS Control and Status
HSCT0_SLEEPCTRL	.equ	0xf0090018	; Sleep Control Register
HSCT0_STAT     	.equ	0xf0090024	; Status Register
HSCT0_STATPHY  	.equ	0xf0090034	; STATPHY
HSCT0_TESTCTRL 	.equ	0xf0090060	; Test Control Register
HSCT0_USMR     	.equ	0xf0090050	; Unsolicited Status Message Received
HSCT0_USMS     	.equ	0xf0090054	; Unsolicited Status Message Send
HSSL0_ACCEN0   	.equ	0xf00800fc	; Access Enable Register 0
HSSL0_ACCEN1   	.equ	0xf00800f8	; Access Enable Register 1
HSSL0_AR       	.equ	0xf00800e0	; Access Rules Register
HSSL0_AWEND0   	.equ	0xf00800c4	; Access Window End Register 0
HSSL0_AWEND1   	.equ	0xf00800cc	; Access Window End Register 1
HSSL0_AWEND2   	.equ	0xf00800d4	; Access Window End Register 2
HSSL0_AWEND3   	.equ	0xf00800dc	; Access Window End Register 3
HSSL0_AWSTART0 	.equ	0xf00800c0	; Access Window Start Register 0
HSSL0_AWSTART1 	.equ	0xf00800c8	; Access Window Start Register 1
HSSL0_AWSTART2 	.equ	0xf00800d0	; Access Window Start Register 2
HSSL0_AWSTART3 	.equ	0xf00800d8	; Access Window Start Register 3
HSSL0_CFG      	.equ	0xf0080010	; Configuration Register
HSSL0_CLC      	.equ	0xf0080000	; Clock Control Register
HSSL0_CRC      	.equ	0xf008000c	; CRC Control Register
HSSL0_ICON0    	.equ	0xf0080034	; Initiator Control Data Register 0
HSSL0_ICON1    	.equ	0xf0080044	; Initiator Control Data Register 1
HSSL0_ICON2    	.equ	0xf0080054	; Initiator Control Data Register 2
HSSL0_ICON3    	.equ	0xf0080064	; Initiator Control Data Register 3
HSSL0_ID       	.equ	0xf0080008	; Module Identification Register
HSSL0_IRD0     	.equ	0xf008003c	; Initiator Read Data Register
HSSL0_IRD1     	.equ	0xf008004c	; Initiator Read Data Register
HSSL0_IRD2     	.equ	0xf008005c	; Initiator Read Data Register
HSSL0_IRD3     	.equ	0xf008006c	; Initiator Read Data Register
HSSL0_IRWA0    	.equ	0xf0080038	; Initiator Read Write Address Register
HSSL0_IRWA1    	.equ	0xf0080048	; Initiator Read Write Address Register
HSSL0_IRWA2    	.equ	0xf0080058	; Initiator Read Write Address Register
HSSL0_IRWA3    	.equ	0xf0080068	; Initiator Read Write Address Register
HSSL0_ISCA     	.equ	0xf00800a8	; Initiator Stream Current Address Register
HSSL0_ISFC     	.equ	0xf00800ac	; Initiator Stream Frame Count Register
HSSL0_ISSA0    	.equ	0xf00800a0	; Initiator Stream Start Address Register
HSSL0_ISSA1    	.equ	0xf00800a4	; Initiator Stream Start Address Register
HSSL0_IWD0     	.equ	0xf0080030	; Initiator Write Data Register 0
HSSL0_IWD1     	.equ	0xf0080040	; Initiator Write Data Register 1
HSSL0_IWD2     	.equ	0xf0080050	; Initiator Write Data Register 2
HSSL0_IWD3     	.equ	0xf0080060	; Initiator Write Data Register 3
HSSL0_KRST0    	.equ	0xf00800f4	; Kernel Reset Register 0
HSSL0_KRST1    	.equ	0xf00800f0	; Kernel Reset Register 1
HSSL0_KRSTCLR  	.equ	0xf00800ec	; Kernel Reset Status Clear Register
HSSL0_MFLAGS   	.equ	0xf0080018	; Miscellaneous Flags Register
HSSL0_MFLAGSCL 	.equ	0xf0080020	; Miscellaneous Flags Clear Register
HSSL0_MFLAGSEN 	.equ	0xf0080024	; Flags Enable Register
HSSL0_MFLAGSSET	.equ	0xf008001c	; Miscellaneous Flags Set Register
HSSL0_MSCR     	.equ	0xf008009c	; Multi Slave Control Register
HSSL0_OCS      	.equ	0xf00800e8	; OCDS Control and Status
HSSL0_QFLAGS   	.equ	0xf0080014	; Request Flags Register
HSSL0_SEC      	.equ	0xf0080098	; Security Control Register
HSSL0_SFSFLAGS 	.equ	0xf0080028	; Stream FIFOs Status Flags Register
HSSL0_TCA0     	.equ	0xf0080074	; Target Current Address Register 0
HSSL0_TCA1     	.equ	0xf008007c	; Target Current Address Register 1
HSSL0_TCA2     	.equ	0xf0080084	; Target Current Address Register 2
HSSL0_TCA3     	.equ	0xf008008c	; Target Current Address Register 3
HSSL0_TCD0     	.equ	0xf0080070	; Target Current Data Register 0
HSSL0_TCD1     	.equ	0xf0080078	; Target Current Data Register 1
HSSL0_TCD2     	.equ	0xf0080080	; Target Current Data Register 2
HSSL0_TCD3     	.equ	0xf0080088	; Target Current Data Register 3
HSSL0_TIDADD   	.equ	0xf0080094	; Target ID Address Register
HSSL0_TSCA     	.equ	0xf00800b8	; Target Stream Current Address Register
HSSL0_TSFC     	.equ	0xf00800bc	; Target Stream Frame Count Register
HSSL0_TSSA0    	.equ	0xf00800b0	; Target Stream Start Address Register 0
HSSL0_TSSA1    	.equ	0xf00800b4	; Target Stream Start Address Register 1
HSSL0_TSTAT    	.equ	0xf0080090	; Target Status Register
CCU60_ACCEN0   	.equ	0xf0002afc	; Access Enable Register 0
CCU60_ACCEN1   	.equ	0xf0002af8	; Access Enable Register 1
CCU60_CC60R    	.equ	0xf0002a30	; Capture/Compare Register for Channel CC60
CCU60_CC60SR   	.equ	0xf0002a40	; Capture/Compare Shadow Reg. for Channel CC60
CCU60_CC61R    	.equ	0xf0002a34	; Capture/Compare Register for Channel CC61
CCU60_CC61SR   	.equ	0xf0002a44	; Capture/Compare Shadow Reg. for Channel CC61
CCU60_CC62R    	.equ	0xf0002a38	; Capture/Compare Register for Channel CC62
CCU60_CC62SR   	.equ	0xf0002a48	; Capture/Compare Shadow Reg. for Channel CC62
CCU60_CC63R    	.equ	0xf0002a58	; Compare Register for T13
CCU60_CC63SR   	.equ	0xf0002a5c	; Compare Shadow Register for T13
CCU60_CLC      	.equ	0xf0002a00	; Clock Control Register
CCU60_CMPMODIF 	.equ	0xf0002a64	; Compare State Modification Register
CCU60_CMPSTAT  	.equ	0xf0002a60	; Compare State Register
CCU60_ID       	.equ	0xf0002a08	; Module Identification Register
CCU60_IEN      	.equ	0xf0002ab0	; Interrupt Enable Register
CCU60_IMON     	.equ	0xf0002a98	; Input Monitoring Register
CCU60_INP      	.equ	0xf0002aac	; Interrupt Node Pointer Register
CCU60_IS       	.equ	0xf0002aa0	; Interrupt Status Register
CCU60_ISR      	.equ	0xf0002aa8	; Interrupt Status Reset Register
CCU60_ISS      	.equ	0xf0002aa4	; Interrupt Status Set Register
CCU60_KRST0    	.equ	0xf0002af4	; Kernel Reset Register 0
CCU60_KRST1    	.equ	0xf0002af0	; Kernel Reset Register 1
CCU60_KRSTCLR  	.equ	0xf0002aec	; Kernel Reset Status Clear Register
CCU60_KSCSR    	.equ	0xf0002a1c	; Kernel State Control Sensitivity Register
CCU60_LI       	.equ	0xf0002a9c	; Lost Indicator Register
CCU60_MCFG     	.equ	0xf0002a04	; Module Configuration Register
CCU60_MCMCTR   	.equ	0xf0002a94	; Multi-Channel Mode Control Register
CCU60_MCMOUT   	.equ	0xf0002a90	; Multi-Channel Mode Output Register
CCU60_MCMOUTS  	.equ	0xf0002a8c	; Multi-Channel Mode Output Shadow Register
CCU60_MODCTR   	.equ	0xf0002a80	; Modulation Control Register
CCU60_MOSEL    	.equ	0xf0002a0c	; CCU60 Module Output Select Register
CCU60_OCS      	.equ	0xf0002ae8	; OCDS Control and Status Register
CCU60_PISEL0   	.equ	0xf0002a10	; Port Input Select Register 0
CCU60_PISEL2   	.equ	0xf0002a14	; Port Input Select Register 2
CCU60_PSLR     	.equ	0xf0002a88	; Passive State Level Register
CCU60_T12      	.equ	0xf0002a20	; Timer T12 Counter Register
CCU60_T12DTC   	.equ	0xf0002a28	; Dead-Time Control Register for Timer12
CCU60_T12MSEL  	.equ	0xf0002a68	; T12 Mode Select Register
CCU60_T12PR    	.equ	0xf0002a24	; Timer 12 Period Register
CCU60_T13      	.equ	0xf0002a50	; Timer T13 Counter Register
CCU60_T13PR    	.equ	0xf0002a54	; Timer 13 Period Register
CCU60_TCTR0    	.equ	0xf0002a70	; Timer Control Register 0
CCU60_TCTR2    	.equ	0xf0002a74	; Timer Control Register 2
CCU60_TCTR4    	.equ	0xf0002a78	; Timer Control Register 4
CCU60_TRPCTR   	.equ	0xf0002a84	; Trap Control Register
CCU61_ACCEN0   	.equ	0xf0002bfc	; Access Enable Register 0
CCU61_ACCEN1   	.equ	0xf0002bf8	; Access Enable Register 1
CCU61_CC60R    	.equ	0xf0002b30	; Capture/Compare Register for Channel CC60
CCU61_CC60SR   	.equ	0xf0002b40	; Capture/Compare Shadow Reg. for Channel CC60
CCU61_CC61R    	.equ	0xf0002b34	; Capture/Compare Register for Channel CC61
CCU61_CC61SR   	.equ	0xf0002b44	; Capture/Compare Shadow Reg. for Channel CC61
CCU61_CC62R    	.equ	0xf0002b38	; Capture/Compare Register for Channel CC62
CCU61_CC62SR   	.equ	0xf0002b48	; Capture/Compare Shadow Reg. for Channel CC62
CCU61_CC63R    	.equ	0xf0002b58	; Compare Register for T13
CCU61_CC63SR   	.equ	0xf0002b5c	; Compare Shadow Register for T13
CCU61_CLC      	.equ	0xf0002b00	; Clock Control Register
CCU61_CMPMODIF 	.equ	0xf0002b64	; Compare State Modification Register
CCU61_CMPSTAT  	.equ	0xf0002b60	; Compare State Register
CCU61_ID       	.equ	0xf0002b08	; Module Identification Register
CCU61_IEN      	.equ	0xf0002bb0	; Interrupt Enable Register
CCU61_IMON     	.equ	0xf0002b98	; Input Monitoring Register
CCU61_INP      	.equ	0xf0002bac	; Interrupt Node Pointer Register
CCU61_IS       	.equ	0xf0002ba0	; Interrupt Status Register
CCU61_ISR      	.equ	0xf0002ba8	; Interrupt Status Reset Register
CCU61_ISS      	.equ	0xf0002ba4	; Interrupt Status Set Register
CCU61_KRST0    	.equ	0xf0002bf4	; Kernel Reset Register 0
CCU61_KRST1    	.equ	0xf0002bf0	; Kernel Reset Register 1
CCU61_KRSTCLR  	.equ	0xf0002bec	; Kernel Reset Status Clear Register
CCU61_KSCSR    	.equ	0xf0002b1c	; Kernel State Control Sensitivity Register
CCU61_LI       	.equ	0xf0002b9c	; Lost Indicator Register
CCU61_MCFG     	.equ	0xf0002b04	; Module Configuration Register
CCU61_MCMCTR   	.equ	0xf0002b94	; Multi-Channel Mode Control Register
CCU61_MCMOUT   	.equ	0xf0002b90	; Multi-Channel Mode Output Register
CCU61_MCMOUTS  	.equ	0xf0002b8c	; Multi-Channel Mode Output Shadow Register
CCU61_MODCTR   	.equ	0xf0002b80	; Modulation Control Register
CCU61_OCS      	.equ	0xf0002be8	; OCDS Control and Status Register
CCU61_PISEL0   	.equ	0xf0002b10	; Port Input Select Register 0
CCU61_PISEL2   	.equ	0xf0002b14	; Port Input Select Register 2
CCU61_PSLR     	.equ	0xf0002b88	; Passive State Level Register
CCU61_T12      	.equ	0xf0002b20	; Timer T12 Counter Register
CCU61_T12DTC   	.equ	0xf0002b28	; Dead-Time Control Register for Timer12
CCU61_T12MSEL  	.equ	0xf0002b68	; T12 Mode Select Register
CCU61_T12PR    	.equ	0xf0002b24	; Timer 12 Period Register
CCU61_T13      	.equ	0xf0002b50	; Timer T13 Counter Register
CCU61_T13PR    	.equ	0xf0002b54	; Timer 13 Period Register
CCU61_TCTR0    	.equ	0xf0002b70	; Timer Control Register 0
CCU61_TCTR2    	.equ	0xf0002b74	; Timer Control Register 2
CCU61_TCTR4    	.equ	0xf0002b78	; Timer Control Register 4
CCU61_TRPCTR   	.equ	0xf0002b84	; Trap Control Register
GPT120_ACCEN0  	.equ	0xf00018fc	; Access Enable Register 0
GPT120_ACCEN1  	.equ	0xf00018f8	; Access Enable Register 1
GPT120_CAPREL  	.equ	0xf0001830	; Capture and Reload Register
GPT120_CLC     	.equ	0xf0001800	; Clock Control Register
GPT120_ID      	.equ	0xf0001808	; Identification Register
GPT120_KRST0   	.equ	0xf00018f4	; Kernel Reset Register 0
GPT120_KRST1   	.equ	0xf00018f0	; Kernel Reset Register 1
GPT120_KRSTCLR 	.equ	0xf00018ec	; Kernel Reset Status Clear Register
GPT120_OCS     	.equ	0xf00018e8	; OCDS Control and Status Register
GPT120_PISEL   	.equ	0xf0001804	; Port Input Select Register
GPT120_T2      	.equ	0xf0001834	; Timer T2 Register
GPT120_T2CON   	.equ	0xf0001810	; Timer T2 Control Register
GPT120_T3      	.equ	0xf0001838	; Timer T3 Register
GPT120_T3CON   	.equ	0xf0001814	; Timer T3 Control Register
GPT120_T4      	.equ	0xf000183c	; Timer T4 Register
GPT120_T4CON   	.equ	0xf0001818	; Timer T4 Control Register
GPT120_T5      	.equ	0xf0001840	; Timer T5 Register
GPT120_T5CON   	.equ	0xf000181c	; Timer T5 Control Register
GPT120_T6      	.equ	0xf0001844	; Timer T6 Register
GPT120_T6CON   	.equ	0xf0001820	; Timer T6 Control Register
CONVCTRL_ACCEN0	.equ	0xf002503c	; Access Enable Register 0
CONVCTRL_CCCTRL	.equ	0xf002507c	; Converter Control Block Control Register
CONVCTRL_CLC   	.equ	0xf0025000	; Clock Control Register
CONVCTRL_ID    	.equ	0xf0025008	; Module Identification Register
CONVCTRL_KRST0 	.equ	0xf0025034	; Kernel Reset Register 0
CONVCTRL_KRST1 	.equ	0xf0025030	; Kernel Reset Register 1
CONVCTRL_KRSTCLR	.equ	0xf002502c	; Kernel Reset Status Clear Register
CONVCTRL_OCS   	.equ	0xf0025028	; OCDS Control and Status Register
CONVCTRL_PHSCFG	.equ	0xf0025080	; Phase Synchronizer Configuration Register
EDSADC_ACCEN0  	.equ	0xf002403c	; Access Enable Register 0
EDSADC_ACCPROT 	.equ	0xf0024090	; Access Protection Register
EDSADC_BOUNDSEL0	.equ	0xf0024178	; Boundary Select Register 0
EDSADC_BOUNDSEL1	.equ	0xf0024278	; Boundary Select Register 1
EDSADC_BOUNDSEL10	.equ	0xf0024b78	; Boundary Select Register 10
EDSADC_BOUNDSEL11	.equ	0xf0024c78	; Boundary Select Register 11
EDSADC_BOUNDSEL12	.equ	0xf0024d78	; Boundary Select Register 12
EDSADC_BOUNDSEL13	.equ	0xf0024e78	; Boundary Select Register 13
EDSADC_BOUNDSEL2	.equ	0xf0024378	; Boundary Select Register 2
EDSADC_BOUNDSEL3	.equ	0xf0024478	; Boundary Select Register 3
EDSADC_BOUNDSEL4	.equ	0xf0024578	; Boundary Select Register 4
EDSADC_BOUNDSEL5	.equ	0xf0024678	; Boundary Select Register 5
EDSADC_BOUNDSEL6	.equ	0xf0024778	; Boundary Select Register 6
EDSADC_BOUNDSEL7	.equ	0xf0024878	; Boundary Select Register 7
EDSADC_BOUNDSEL8	.equ	0xf0024978	; Boundary Select Register 8
EDSADC_BOUNDSEL9	.equ	0xf0024a78	; Boundary Select Register 9
EDSADC_CGCFG   	.equ	0xf00240a0	; Carrier Generator Configuration Register
EDSADC_CGSYNC0 	.equ	0xf00241a0	; Carrier Generator Synchronization Register 0
EDSADC_CGSYNC1 	.equ	0xf00242a0	; Carrier Generator Synchronization Register 1
EDSADC_CGSYNC10	.equ	0xf0024ba0	; Carrier Generator Synchronization Register 10
EDSADC_CGSYNC11	.equ	0xf0024ca0	; Carrier Generator Synchronization Register 11
EDSADC_CGSYNC12	.equ	0xf0024da0	; Carrier Generator Synchronization Register 12
EDSADC_CGSYNC13	.equ	0xf0024ea0	; Carrier Generator Synchronization Register 13
EDSADC_CGSYNC2 	.equ	0xf00243a0	; Carrier Generator Synchronization Register 2
EDSADC_CGSYNC3 	.equ	0xf00244a0	; Carrier Generator Synchronization Register 3
EDSADC_CGSYNC4 	.equ	0xf00245a0	; Carrier Generator Synchronization Register 4
EDSADC_CGSYNC5 	.equ	0xf00246a0	; Carrier Generator Synchronization Register 5
EDSADC_CGSYNC6 	.equ	0xf00247a0	; Carrier Generator Synchronization Register 6
EDSADC_CGSYNC7 	.equ	0xf00248a0	; Carrier Generator Synchronization Register 7
EDSADC_CGSYNC8 	.equ	0xf00249a0	; Carrier Generator Synchronization Register 8
EDSADC_CGSYNC9 	.equ	0xf0024aa0	; Carrier Generator Synchronization Register 9
EDSADC_CLC     	.equ	0xf0024000	; Clock Control Register
EDSADC_DICFG0  	.equ	0xf0024108	; Demodulator Input Config. Register 0
EDSADC_DICFG1  	.equ	0xf0024208	; Demodulator Input Config. Register 1
EDSADC_DICFG10 	.equ	0xf0024b08	; Demodulator Input Config. Register 10
EDSADC_DICFG11 	.equ	0xf0024c08	; Demodulator Input Config. Register 11
EDSADC_DICFG12 	.equ	0xf0024d08	; Demodulator Input Config. Register 12
EDSADC_DICFG13 	.equ	0xf0024e08	; Demodulator Input Config. Register 13
EDSADC_DICFG2  	.equ	0xf0024308	; Demodulator Input Config. Register 2
EDSADC_DICFG3  	.equ	0xf0024408	; Demodulator Input Config. Register 3
EDSADC_DICFG4  	.equ	0xf0024508	; Demodulator Input Config. Register 4
EDSADC_DICFG5  	.equ	0xf0024608	; Demodulator Input Config. Register 5
EDSADC_DICFG6  	.equ	0xf0024708	; Demodulator Input Config. Register 6
EDSADC_DICFG7  	.equ	0xf0024808	; Demodulator Input Config. Register 7
EDSADC_DICFG8  	.equ	0xf0024908	; Demodulator Input Config. Register 8
EDSADC_DICFG9  	.equ	0xf0024a08	; Demodulator Input Config. Register 9
EDSADC_EVFLAG  	.equ	0xf00240e0	; Event Flag Register
EDSADC_EVFLAGCLR	.equ	0xf00240e4	; Event Flag Clear Register
EDSADC_FCFGC0  	.equ	0xf0024114	; Filter Configuration Register 0, CIC Filter
EDSADC_FCFGC1  	.equ	0xf0024214	; Filter Configuration Register 1, CIC Filter
EDSADC_FCFGC10 	.equ	0xf0024b14	; Filter Configuration Register 10, CIC Filter
EDSADC_FCFGC11 	.equ	0xf0024c14	; Filter Configuration Register 11, CIC Filter
EDSADC_FCFGC12 	.equ	0xf0024d14	; Filter Configuration Register 12, CIC Filter
EDSADC_FCFGC13 	.equ	0xf0024e14	; Filter Configuration Register 13, CIC Filter
EDSADC_FCFGC2  	.equ	0xf0024314	; Filter Configuration Register 2, CIC Filter
EDSADC_FCFGC3  	.equ	0xf0024414	; Filter Configuration Register 3, CIC Filter
EDSADC_FCFGC4  	.equ	0xf0024514	; Filter Configuration Register 4, CIC Filter
EDSADC_FCFGC5  	.equ	0xf0024614	; Filter Configuration Register 5, CIC Filter
EDSADC_FCFGC6  	.equ	0xf0024714	; Filter Configuration Register 6, CIC Filter
EDSADC_FCFGC7  	.equ	0xf0024814	; Filter Configuration Register 7, CIC Filter
EDSADC_FCFGC8  	.equ	0xf0024914	; Filter Configuration Register 8, CIC Filter
EDSADC_FCFGC9  	.equ	0xf0024a14	; Filter Configuration Register 9, CIC Filter
EDSADC_FCFGM0  	.equ	0xf0024110	; Filter Configuration Register 0, Main
EDSADC_FCFGM1  	.equ	0xf0024210	; Filter Configuration Register 1, Main
EDSADC_FCFGM10 	.equ	0xf0024b10	; Filter Configuration Register 10, Main
EDSADC_FCFGM11 	.equ	0xf0024c10	; Filter Configuration Register 11, Main
EDSADC_FCFGM12 	.equ	0xf0024d10	; Filter Configuration Register 12, Main
EDSADC_FCFGM13 	.equ	0xf0024e10	; Filter Configuration Register 13, Main
EDSADC_FCFGM2  	.equ	0xf0024310	; Filter Configuration Register 2, Main
EDSADC_FCFGM3  	.equ	0xf0024410	; Filter Configuration Register 3, Main
EDSADC_FCFGM4  	.equ	0xf0024510	; Filter Configuration Register 4, Main
EDSADC_FCFGM5  	.equ	0xf0024610	; Filter Configuration Register 5, Main
EDSADC_FCFGM6  	.equ	0xf0024710	; Filter Configuration Register 6, Main
EDSADC_FCFGM7  	.equ	0xf0024810	; Filter Configuration Register 7, Main
EDSADC_FCFGM8  	.equ	0xf0024910	; Filter Configuration Register 8, Main
EDSADC_FCFGM9  	.equ	0xf0024a10	; Filter Configuration Register 9, Main
EDSADC_FCNTC0  	.equ	0xf0024118	; Filter Counter Register 0, CIC Filter
EDSADC_FCNTC1  	.equ	0xf0024218	; Filter Counter Register 1, CIC Filter
EDSADC_FCNTC10 	.equ	0xf0024b18	; Filter Counter Register 10, CIC Filter
EDSADC_FCNTC11 	.equ	0xf0024c18	; Filter Counter Register 11, CIC Filter
EDSADC_FCNTC12 	.equ	0xf0024d18	; Filter Counter Register 12, CIC Filter
EDSADC_FCNTC13 	.equ	0xf0024e18	; Filter Counter Register 13, CIC Filter
EDSADC_FCNTC2  	.equ	0xf0024318	; Filter Counter Register 2, CIC Filter
EDSADC_FCNTC3  	.equ	0xf0024418	; Filter Counter Register 3, CIC Filter
EDSADC_FCNTC4  	.equ	0xf0024518	; Filter Counter Register 4, CIC Filter
EDSADC_FCNTC5  	.equ	0xf0024618	; Filter Counter Register 5, CIC Filter
EDSADC_FCNTC6  	.equ	0xf0024718	; Filter Counter Register 6, CIC Filter
EDSADC_FCNTC7  	.equ	0xf0024818	; Filter Counter Register 7, CIC Filter
EDSADC_FCNTC8  	.equ	0xf0024918	; Filter Counter Register 8, CIC Filter
EDSADC_FCNTC9  	.equ	0xf0024a18	; Filter Counter Register 9, CIC Filter
EDSADC_GAINCAL0	.equ	0xf002413c	; Gain Calibration Register 0
EDSADC_GAINCAL1	.equ	0xf002423c	; Gain Calibration Register 1
EDSADC_GAINCAL10	.equ	0xf0024b3c	; Gain Calibration Register 10
EDSADC_GAINCAL11	.equ	0xf0024c3c	; Gain Calibration Register 11
EDSADC_GAINCAL12	.equ	0xf0024d3c	; Gain Calibration Register 12
EDSADC_GAINCAL13	.equ	0xf0024e3c	; Gain Calibration Register 13
EDSADC_GAINCAL2	.equ	0xf002433c	; Gain Calibration Register 2
EDSADC_GAINCAL3	.equ	0xf002443c	; Gain Calibration Register 3
EDSADC_GAINCAL4	.equ	0xf002453c	; Gain Calibration Register 4
EDSADC_GAINCAL5	.equ	0xf002463c	; Gain Calibration Register 5
EDSADC_GAINCAL6	.equ	0xf002473c	; Gain Calibration Register 6
EDSADC_GAINCAL7	.equ	0xf002483c	; Gain Calibration Register 7
EDSADC_GAINCAL8	.equ	0xf002493c	; Gain Calibration Register 8
EDSADC_GAINCAL9	.equ	0xf0024a3c	; Gain Calibration Register 9
EDSADC_GAINCORR0	.equ	0xf0024144	; Gain Correction Register 0
EDSADC_GAINCORR1	.equ	0xf0024244	; Gain Correction Register 1
EDSADC_GAINCORR10	.equ	0xf0024b44	; Gain Correction Register 10
EDSADC_GAINCORR11	.equ	0xf0024c44	; Gain Correction Register 11
EDSADC_GAINCORR12	.equ	0xf0024d44	; Gain Correction Register 12
EDSADC_GAINCORR13	.equ	0xf0024e44	; Gain Correction Register 13
EDSADC_GAINCORR2	.equ	0xf0024344	; Gain Correction Register 2
EDSADC_GAINCORR3	.equ	0xf0024444	; Gain Correction Register 3
EDSADC_GAINCORR4	.equ	0xf0024544	; Gain Correction Register 4
EDSADC_GAINCORR5	.equ	0xf0024644	; Gain Correction Register 5
EDSADC_GAINCORR6	.equ	0xf0024744	; Gain Correction Register 6
EDSADC_GAINCORR7	.equ	0xf0024844	; Gain Correction Register 7
EDSADC_GAINCORR8	.equ	0xf0024944	; Gain Correction Register 8
EDSADC_GAINCORR9	.equ	0xf0024a44	; Gain Correction Register 9
EDSADC_GAINCTR0	.equ	0xf0024140	; Gain Control Register 0
EDSADC_GAINCTR1	.equ	0xf0024240	; Gain Control Register 1
EDSADC_GAINCTR10	.equ	0xf0024b40	; Gain Control Register 10
EDSADC_GAINCTR11	.equ	0xf0024c40	; Gain Control Register 11
EDSADC_GAINCTR12	.equ	0xf0024d40	; Gain Control Register 12
EDSADC_GAINCTR13	.equ	0xf0024e40	; Gain Control Register 13
EDSADC_GAINCTR2	.equ	0xf0024340	; Gain Control Register 2
EDSADC_GAINCTR3	.equ	0xf0024440	; Gain Control Register 3
EDSADC_GAINCTR4	.equ	0xf0024540	; Gain Control Register 4
EDSADC_GAINCTR5	.equ	0xf0024640	; Gain Control Register 5
EDSADC_GAINCTR6	.equ	0xf0024740	; Gain Control Register 6
EDSADC_GAINCTR7	.equ	0xf0024840	; Gain Control Register 7
EDSADC_GAINCTR8	.equ	0xf0024940	; Gain Control Register 8
EDSADC_GAINCTR9	.equ	0xf0024a40	; Gain Control Register 9
EDSADC_GLOBCFG 	.equ	0xf0024080	; Global Configuration Register
EDSADC_GLOBRC  	.equ	0xf0024088	; Global Run Control Register
EDSADC_ID      	.equ	0xf0024008	; Module Identification Register
EDSADC_IIVAL0  	.equ	0xf0024124	; Intermediate Integration Value
EDSADC_IIVAL1  	.equ	0xf0024224	; Intermediate Integration Value
EDSADC_IIVAL10 	.equ	0xf0024b24	; Intermediate Integration Value
EDSADC_IIVAL11 	.equ	0xf0024c24	; Intermediate Integration Value
EDSADC_IIVAL12 	.equ	0xf0024d24	; Intermediate Integration Value
EDSADC_IIVAL13 	.equ	0xf0024e24	; Intermediate Integration Value
EDSADC_IIVAL2  	.equ	0xf0024324	; Intermediate Integration Value
EDSADC_IIVAL3  	.equ	0xf0024424	; Intermediate Integration Value
EDSADC_IIVAL4  	.equ	0xf0024524	; Intermediate Integration Value
EDSADC_IIVAL5  	.equ	0xf0024624	; Intermediate Integration Value
EDSADC_IIVAL6  	.equ	0xf0024724	; Intermediate Integration Value
EDSADC_IIVAL7  	.equ	0xf0024824	; Intermediate Integration Value
EDSADC_IIVAL8  	.equ	0xf0024924	; Intermediate Integration Value
EDSADC_IIVAL9  	.equ	0xf0024a24	; Intermediate Integration Value
EDSADC_ISTAT0  	.equ	0xf0024128	; Integrator Status Register 0
EDSADC_ISTAT1  	.equ	0xf0024228	; Integrator Status Register 1
EDSADC_ISTAT10 	.equ	0xf0024b28	; Integrator Status Register 10
EDSADC_ISTAT11 	.equ	0xf0024c28	; Integrator Status Register 11
EDSADC_ISTAT12 	.equ	0xf0024d28	; Integrator Status Register 12
EDSADC_ISTAT13 	.equ	0xf0024e28	; Integrator Status Register 13
EDSADC_ISTAT2  	.equ	0xf0024328	; Integrator Status Register 2
EDSADC_ISTAT3  	.equ	0xf0024428	; Integrator Status Register 3
EDSADC_ISTAT4  	.equ	0xf0024528	; Integrator Status Register 4
EDSADC_ISTAT5  	.equ	0xf0024628	; Integrator Status Register 5
EDSADC_ISTAT6  	.equ	0xf0024728	; Integrator Status Register 6
EDSADC_ISTAT7  	.equ	0xf0024828	; Integrator Status Register 7
EDSADC_ISTAT8  	.equ	0xf0024928	; Integrator Status Register 8
EDSADC_ISTAT9  	.equ	0xf0024a28	; Integrator Status Register 9
EDSADC_IWCTR0  	.equ	0xf0024120	; Integration Window Control Register 0
EDSADC_IWCTR1  	.equ	0xf0024220	; Integration Window Control Register 1
EDSADC_IWCTR10 	.equ	0xf0024b20	; Integration Window Control Register 10
EDSADC_IWCTR11 	.equ	0xf0024c20	; Integration Window Control Register 11
EDSADC_IWCTR12 	.equ	0xf0024d20	; Integration Window Control Register 12
EDSADC_IWCTR13 	.equ	0xf0024e20	; Integration Window Control Register 13
EDSADC_IWCTR2  	.equ	0xf0024320	; Integration Window Control Register 2
EDSADC_IWCTR3  	.equ	0xf0024420	; Integration Window Control Register 3
EDSADC_IWCTR4  	.equ	0xf0024520	; Integration Window Control Register 4
EDSADC_IWCTR5  	.equ	0xf0024620	; Integration Window Control Register 5
EDSADC_IWCTR6  	.equ	0xf0024720	; Integration Window Control Register 6
EDSADC_IWCTR7  	.equ	0xf0024820	; Integration Window Control Register 7
EDSADC_IWCTR8  	.equ	0xf0024920	; Integration Window Control Register 8
EDSADC_IWCTR9  	.equ	0xf0024a20	; Integration Window Control Register 9
EDSADC_KRST0   	.equ	0xf0024034	; Kernel Reset Register 0
EDSADC_KRST1   	.equ	0xf0024030	; Kernel Reset Register 1
EDSADC_KRSTCLR 	.equ	0xf002402c	; Kernel Reset Status Clear Register
EDSADC_MODCFG0 	.equ	0xf0024100	; Modulator Configuration Register 0
EDSADC_MODCFG1 	.equ	0xf0024200	; Modulator Configuration Register 1
EDSADC_MODCFG10	.equ	0xf0024b00	; Modulator Configuration Register 10
EDSADC_MODCFG11	.equ	0xf0024c00	; Modulator Configuration Register 11
EDSADC_MODCFG12	.equ	0xf0024d00	; Modulator Configuration Register 12
EDSADC_MODCFG13	.equ	0xf0024e00	; Modulator Configuration Register 13
EDSADC_MODCFG2 	.equ	0xf0024300	; Modulator Configuration Register 2
EDSADC_MODCFG3 	.equ	0xf0024400	; Modulator Configuration Register 3
EDSADC_MODCFG4 	.equ	0xf0024500	; Modulator Configuration Register 4
EDSADC_MODCFG5 	.equ	0xf0024600	; Modulator Configuration Register 5
EDSADC_MODCFG6 	.equ	0xf0024700	; Modulator Configuration Register 6
EDSADC_MODCFG7 	.equ	0xf0024800	; Modulator Configuration Register 7
EDSADC_MODCFG8 	.equ	0xf0024900	; Modulator Configuration Register 8
EDSADC_MODCFG9 	.equ	0xf0024a00	; Modulator Configuration Register 9
EDSADC_OCS     	.equ	0xf0024028	; OCDS Control and Status Register
EDSADC_OFFCOMP0	.equ	0xf0024138	; Offset Compensation Register 0
EDSADC_OFFCOMP1	.equ	0xf0024238	; Offset Compensation Register 1
EDSADC_OFFCOMP10	.equ	0xf0024b38	; Offset Compensation Register 10
EDSADC_OFFCOMP11	.equ	0xf0024c38	; Offset Compensation Register 11
EDSADC_OFFCOMP12	.equ	0xf0024d38	; Offset Compensation Register 12
EDSADC_OFFCOMP13	.equ	0xf0024e38	; Offset Compensation Register 13
EDSADC_OFFCOMP2	.equ	0xf0024338	; Offset Compensation Register 2
EDSADC_OFFCOMP3	.equ	0xf0024438	; Offset Compensation Register 3
EDSADC_OFFCOMP4	.equ	0xf0024538	; Offset Compensation Register 4
EDSADC_OFFCOMP5	.equ	0xf0024638	; Offset Compensation Register 5
EDSADC_OFFCOMP6	.equ	0xf0024738	; Offset Compensation Register 6
EDSADC_OFFCOMP7	.equ	0xf0024838	; Offset Compensation Register 7
EDSADC_OFFCOMP8	.equ	0xf0024938	; Offset Compensation Register 8
EDSADC_OFFCOMP9	.equ	0xf0024a38	; Offset Compensation Register 9
EDSADC_RECTCFG0	.equ	0xf00241a8	; Rectification Configuration Register 0
EDSADC_RECTCFG1	.equ	0xf00242a8	; Rectification Configuration Register 1
EDSADC_RECTCFG10	.equ	0xf0024ba8	; Rectification Configuration Register 10
EDSADC_RECTCFG11	.equ	0xf0024ca8	; Rectification Configuration Register 11
EDSADC_RECTCFG12	.equ	0xf0024da8	; Rectification Configuration Register 12
EDSADC_RECTCFG13	.equ	0xf0024ea8	; Rectification Configuration Register 13
EDSADC_RECTCFG2	.equ	0xf00243a8	; Rectification Configuration Register 2
EDSADC_RECTCFG3	.equ	0xf00244a8	; Rectification Configuration Register 3
EDSADC_RECTCFG4	.equ	0xf00245a8	; Rectification Configuration Register 4
EDSADC_RECTCFG5	.equ	0xf00246a8	; Rectification Configuration Register 5
EDSADC_RECTCFG6	.equ	0xf00247a8	; Rectification Configuration Register 6
EDSADC_RECTCFG7	.equ	0xf00248a8	; Rectification Configuration Register 7
EDSADC_RECTCFG8	.equ	0xf00249a8	; Rectification Configuration Register 8
EDSADC_RECTCFG9	.equ	0xf0024aa8	; Rectification Configuration Register 9
EDSADC_RESM0   	.equ	0xf0024130	; Result Register 0 Main
EDSADC_RESM1   	.equ	0xf0024230	; Result Register 1 Main
EDSADC_RESM10  	.equ	0xf0024b30	; Result Register 10 Main
EDSADC_RESM11  	.equ	0xf0024c30	; Result Register 11 Main
EDSADC_RESM12  	.equ	0xf0024d30	; Result Register 12 Main
EDSADC_RESM13  	.equ	0xf0024e30	; Result Register 13 Main
EDSADC_RESM2   	.equ	0xf0024330	; Result Register 2 Main
EDSADC_RESM3   	.equ	0xf0024430	; Result Register 3 Main
EDSADC_RESM4   	.equ	0xf0024530	; Result Register 4 Main
EDSADC_RESM5   	.equ	0xf0024630	; Result Register 5 Main
EDSADC_RESM6   	.equ	0xf0024730	; Result Register 6 Main
EDSADC_RESM7   	.equ	0xf0024830	; Result Register 7 Main
EDSADC_RESM8   	.equ	0xf0024930	; Result Register 8 Main
EDSADC_RESM9   	.equ	0xf0024a30	; Result Register 9 Main
EDSADC_RFC0    	.equ	0xf002412c	; Result FIFO Control Register 0
EDSADC_RFC1    	.equ	0xf002422c	; Result FIFO Control Register 1
EDSADC_RFC10   	.equ	0xf0024b2c	; Result FIFO Control Register 10
EDSADC_RFC11   	.equ	0xf0024c2c	; Result FIFO Control Register 11
EDSADC_RFC12   	.equ	0xf0024d2c	; Result FIFO Control Register 12
EDSADC_RFC13   	.equ	0xf0024e2c	; Result FIFO Control Register 13
EDSADC_RFC2    	.equ	0xf002432c	; Result FIFO Control Register 2
EDSADC_RFC3    	.equ	0xf002442c	; Result FIFO Control Register 3
EDSADC_RFC4    	.equ	0xf002452c	; Result FIFO Control Register 4
EDSADC_RFC5    	.equ	0xf002462c	; Result FIFO Control Register 5
EDSADC_RFC6    	.equ	0xf002472c	; Result FIFO Control Register 6
EDSADC_RFC7    	.equ	0xf002482c	; Result FIFO Control Register 7
EDSADC_RFC8    	.equ	0xf002492c	; Result FIFO Control Register 8
EDSADC_RFC9    	.equ	0xf0024a2c	; Result FIFO Control Register 9
EDSADC_TSCNT0  	.equ	0xf0024154	; Time-Stamp Counter 0
EDSADC_TSCNT1  	.equ	0xf0024254	; Time-Stamp Counter 1
EDSADC_TSCNT10 	.equ	0xf0024b54	; Time-Stamp Counter 10
EDSADC_TSCNT11 	.equ	0xf0024c54	; Time-Stamp Counter 11
EDSADC_TSCNT12 	.equ	0xf0024d54	; Time-Stamp Counter 12
EDSADC_TSCNT13 	.equ	0xf0024e54	; Time-Stamp Counter 13
EDSADC_TSCNT2  	.equ	0xf0024354	; Time-Stamp Counter 2
EDSADC_TSCNT3  	.equ	0xf0024454	; Time-Stamp Counter 3
EDSADC_TSCNT4  	.equ	0xf0024554	; Time-Stamp Counter 4
EDSADC_TSCNT5  	.equ	0xf0024654	; Time-Stamp Counter 5
EDSADC_TSCNT6  	.equ	0xf0024754	; Time-Stamp Counter 6
EDSADC_TSCNT7  	.equ	0xf0024854	; Time-Stamp Counter 7
EDSADC_TSCNT8  	.equ	0xf0024954	; Time-Stamp Counter 8
EDSADC_TSCNT9  	.equ	0xf0024a54	; Time-Stamp Counter 9
EDSADC_TSTMP0  	.equ	0xf0024150	; Time-Stamp Register 0
EDSADC_TSTMP1  	.equ	0xf0024250	; Time-Stamp Register 1
EDSADC_TSTMP10 	.equ	0xf0024b50	; Time-Stamp Register 10
EDSADC_TSTMP11 	.equ	0xf0024c50	; Time-Stamp Register 11
EDSADC_TSTMP12 	.equ	0xf0024d50	; Time-Stamp Register 12
EDSADC_TSTMP13 	.equ	0xf0024e50	; Time-Stamp Register 13
EDSADC_TSTMP2  	.equ	0xf0024350	; Time-Stamp Register 2
EDSADC_TSTMP3  	.equ	0xf0024450	; Time-Stamp Register 3
EDSADC_TSTMP4  	.equ	0xf0024550	; Time-Stamp Register 4
EDSADC_TSTMP5  	.equ	0xf0024650	; Time-Stamp Register 5
EDSADC_TSTMP6  	.equ	0xf0024750	; Time-Stamp Register 6
EDSADC_TSTMP7  	.equ	0xf0024850	; Time-Stamp Register 7
EDSADC_TSTMP8  	.equ	0xf0024950	; Time-Stamp Register 8
EDSADC_TSTMP9  	.equ	0xf0024a50	; Time-Stamp Register 9
EDSADC_VCM0    	.equ	0xf00241b0	; Common Mode Voltage Register 0
EDSADC_VCM1    	.equ	0xf00242b0	; Common Mode Voltage Register 1
EDSADC_VCM10   	.equ	0xf0024bb0	; Common Mode Voltage Register 10
EDSADC_VCM11   	.equ	0xf0024cb0	; Common Mode Voltage Register 11
EDSADC_VCM12   	.equ	0xf0024db0	; Common Mode Voltage Register 12
EDSADC_VCM13   	.equ	0xf0024eb0	; Common Mode Voltage Register 13
EDSADC_VCM2    	.equ	0xf00243b0	; Common Mode Voltage Register 2
EDSADC_VCM3    	.equ	0xf00244b0	; Common Mode Voltage Register 3
EDSADC_VCM4    	.equ	0xf00245b0	; Common Mode Voltage Register 4
EDSADC_VCM5    	.equ	0xf00246b0	; Common Mode Voltage Register 5
EDSADC_VCM6    	.equ	0xf00247b0	; Common Mode Voltage Register 6
EDSADC_VCM7    	.equ	0xf00248b0	; Common Mode Voltage Register 7
EDSADC_VCM8    	.equ	0xf00249b0	; Common Mode Voltage Register 8
EDSADC_VCM9    	.equ	0xf0024ab0	; Common Mode Voltage Register 9
EVADC_ACCEN0   	.equ	0xf002003c	; Access Enable Register 0
EVADC_ACCPROT0 	.equ	0xf0020088	; Access Protection Register
EVADC_ACCPROT1 	.equ	0xf002008c	; Access Protection Register
EVADC_ACCPROT2 	.equ	0xf0020090	; Access Protection Register
EVADC_CLC      	.equ	0xf0020000	; Clock Control Register
EVADC_EMUXSEL  	.equ	0xf00203f0	; External Multiplexer Interface Select Register
EVADC_G0ALIAS  	.equ	0xf00204b0	; Alias Register, Group 0
EVADC_G0ANCFG  	.equ	0xf0020488	; Analog Fct. Config. Register, Group 0
EVADC_G0ARBCFG 	.equ	0xf0020480	; Arbitration Config. Register, Group 0
EVADC_G0ARBPR  	.equ	0xf0020484	; Arbitration Priority Register, Group 0
EVADC_G0BOUND  	.equ	0xf00204b8	; Boundary Select Register, Group 0
EVADC_G0CEFCLR 	.equ	0xf0020590	; Channel Event Flag Clear Register, Group 0
EVADC_G0CEFLAG 	.equ	0xf0020580	; Channel Event Flag Register, Group 0
EVADC_G0CEVNP0 	.equ	0xf00205a0	; Channel Event Node Pointer Register 0, Group 0
EVADC_G0CHCTR0 	.equ	0xf0020600	; Group 0, Channel 0 Ctrl. Reg.
EVADC_G0CHCTR1 	.equ	0xf0020604	; Group 0, Channel 1 Ctrl. Reg.
EVADC_G0CHCTR2 	.equ	0xf0020608	; Group 0, Channel 2 Ctrl. Reg.
EVADC_G0CHCTR3 	.equ	0xf002060c	; Group 0, Channel 3 Ctrl. Reg.
EVADC_G0CHCTR4 	.equ	0xf0020610	; Group 0, Channel 4 Ctrl. Reg.
EVADC_G0CHCTR5 	.equ	0xf0020614	; Group 0, Channel 5 Ctrl. Reg.
EVADC_G0CHCTR6 	.equ	0xf0020618	; Group 0, Channel 6 Ctrl. Reg.
EVADC_G0CHCTR7 	.equ	0xf002061c	; Group 0, Channel 7 Ctrl. Reg.
EVADC_G0EMUXCS 	.equ	0xf00205f4	; External Multiplexer Channel Select Register, Group 0
EVADC_G0EMUXCTR	.equ	0xf00205f0	; External Multiplexer Control Reg., Group 0
EVADC_G0ICLASS0	.equ	0xf00204a0	; Input Class Register 0, Group 0
EVADC_G0ICLASS1	.equ	0xf00204a4	; Input Class Register 1, Group 0
EVADC_G0Q0R0   	.equ	0xf002050c	; Queue 0 Register 0, Group 0
EVADC_G0Q0R1   	.equ	0xf002052c	; Queue 1 Register 0, Group 0
EVADC_G0Q0R2   	.equ	0xf002054c	; Queue 2 Register 0, Group 0
EVADC_G0QBUR0  	.equ	0xf0020410	; Queue 0 Backup Register, Group 0
EVADC_G0QBUR1  	.equ	0xf0020430	; Queue 1 Backup Register, Group 0
EVADC_G0QBUR2  	.equ	0xf0020450	; Queue 2 Backup Register, Group 0
EVADC_G0QCTRL0 	.equ	0xf0020500	; Queue 0 Source Contr. Register, Group 0
EVADC_G0QCTRL1 	.equ	0xf0020520	; Queue 1 Source Contr. Register, Group 0
EVADC_G0QCTRL2 	.equ	0xf0020540	; Queue 2 Source Contr. Register, Group 0
EVADC_G0QINR0  	.equ	0xf0020510	; Queue 0 Input Register, Group 0
EVADC_G0QINR1  	.equ	0xf0020530	; Queue 1 Input Register, Group 0
EVADC_G0QINR2  	.equ	0xf0020550	; Queue 2 Input Register, Group 0
EVADC_G0QMR0   	.equ	0xf0020504	; Queue 0 Mode Register, Group 0
EVADC_G0QMR1   	.equ	0xf0020524	; Queue 1 Mode Register, Group 0
EVADC_G0QMR2   	.equ	0xf0020544	; Queue 2 Mode Register, Group 0
EVADC_G0QSR0   	.equ	0xf0020508	; Queue 0 Status Register, Group 0
EVADC_G0QSR1   	.equ	0xf0020528	; Queue 2 Status Register, Group 0
EVADC_G0QSR2   	.equ	0xf0020548	; Queue 2 Status Register, Group 0
EVADC_G0RCR0   	.equ	0xf0020680	; Group 0 Result Control Reg. 0
EVADC_G0RCR1   	.equ	0xf0020684	; Group 0 Result Control Reg. 1
EVADC_G0RCR10  	.equ	0xf00206a8	; Group 0 Result Control Reg. 10
EVADC_G0RCR11  	.equ	0xf00206ac	; Group 0 Result Control Reg. 11
EVADC_G0RCR12  	.equ	0xf00206b0	; Group 0 Result Control Reg. 12
EVADC_G0RCR13  	.equ	0xf00206b4	; Group 0 Result Control Reg. 13
EVADC_G0RCR14  	.equ	0xf00206b8	; Group 0 Result Control Reg. 14
EVADC_G0RCR15  	.equ	0xf00206bc	; Group 0 Result Control Reg. 15
EVADC_G0RCR2   	.equ	0xf0020688	; Group 0 Result Control Reg. 2
EVADC_G0RCR3   	.equ	0xf002068c	; Group 0 Result Control Reg. 3
EVADC_G0RCR4   	.equ	0xf0020690	; Group 0 Result Control Reg. 4
EVADC_G0RCR5   	.equ	0xf0020694	; Group 0 Result Control Reg. 5
EVADC_G0RCR6   	.equ	0xf0020698	; Group 0 Result Control Reg. 6
EVADC_G0RCR7   	.equ	0xf002069c	; Group 0 Result Control Reg. 7
EVADC_G0RCR8   	.equ	0xf00206a0	; Group 0 Result Control Reg. 8
EVADC_G0RCR9   	.equ	0xf00206a4	; Group 0 Result Control Reg. 9
EVADC_G0REFCLR 	.equ	0xf0020594	; Result Event Flag Clear Register, Group 0
EVADC_G0REFLAG 	.equ	0xf0020584	; Result Event Flag Register, Group 0
EVADC_G0REQTM0 	.equ	0xf0020518	; Queue 0 Requ. Timer Mode Reg., Group 0
EVADC_G0REQTM1 	.equ	0xf0020538	; Queue 1 Requ. Timer Mode Reg., Group 0
EVADC_G0REQTM2 	.equ	0xf0020558	; Queue 2 Requ. Timer Mode Reg., Group 0
EVADC_G0REQTS0 	.equ	0xf002051c	; Queue 0 Requ. Timer Status Reg., Group 0
EVADC_G0REQTS1 	.equ	0xf002053c	; Queue 1 Requ. Timer Status Reg., Group 0
EVADC_G0REQTS2 	.equ	0xf002055c	; Queue 2 Requ. Timer Status Reg., Group 0
EVADC_G0RES0   	.equ	0xf0020700	; Group 0 Result Register 0
EVADC_G0RES1   	.equ	0xf0020704	; Group 0 Result Register 1
EVADC_G0RES10  	.equ	0xf0020728	; Group 0 Result Register 10
EVADC_G0RES11  	.equ	0xf002072c	; Group 0 Result Register 11
EVADC_G0RES12  	.equ	0xf0020730	; Group 0 Result Register 12
EVADC_G0RES13  	.equ	0xf0020734	; Group 0 Result Register 13
EVADC_G0RES14  	.equ	0xf0020738	; Group 0 Result Register 14
EVADC_G0RES15  	.equ	0xf002073c	; Group 0 Result Register 15
EVADC_G0RES2   	.equ	0xf0020708	; Group 0 Result Register 2
EVADC_G0RES3   	.equ	0xf002070c	; Group 0 Result Register 3
EVADC_G0RES4   	.equ	0xf0020710	; Group 0 Result Register 4
EVADC_G0RES5   	.equ	0xf0020714	; Group 0 Result Register 5
EVADC_G0RES6   	.equ	0xf0020718	; Group 0 Result Register 6
EVADC_G0RES7   	.equ	0xf002071c	; Group 0 Result Register 7
EVADC_G0RES8   	.equ	0xf0020720	; Group 0 Result Register 8
EVADC_G0RES9   	.equ	0xf0020724	; Group 0 Result Register 9
EVADC_G0RESD0  	.equ	0xf0020780	; Group 0 Result Reg. 0, Debug
EVADC_G0RESD1  	.equ	0xf0020784	; Group 0 Result Reg. 1, Debug
EVADC_G0RESD10 	.equ	0xf00207a8	; Group 0 Result Reg. 10, Debug
EVADC_G0RESD11 	.equ	0xf00207ac	; Group 0 Result Reg. 11, Debug
EVADC_G0RESD12 	.equ	0xf00207b0	; Group 0 Result Reg. 12, Debug
EVADC_G0RESD13 	.equ	0xf00207b4	; Group 0 Result Reg. 13, Debug
EVADC_G0RESD14 	.equ	0xf00207b8	; Group 0 Result Reg. 14, Debug
EVADC_G0RESD15 	.equ	0xf00207bc	; Group 0 Result Reg. 15, Debug
EVADC_G0RESD2  	.equ	0xf0020788	; Group 0 Result Reg. 2, Debug
EVADC_G0RESD3  	.equ	0xf002078c	; Group 0 Result Reg. 3, Debug
EVADC_G0RESD4  	.equ	0xf0020790	; Group 0 Result Reg. 4, Debug
EVADC_G0RESD5  	.equ	0xf0020794	; Group 0 Result Reg. 5, Debug
EVADC_G0RESD6  	.equ	0xf0020798	; Group 0 Result Reg. 6, Debug
EVADC_G0RESD7  	.equ	0xf002079c	; Group 0 Result Reg. 7, Debug
EVADC_G0RESD8  	.equ	0xf00207a0	; Group 0 Result Reg. 8, Debug
EVADC_G0RESD9  	.equ	0xf00207a4	; Group 0 Result Reg. 9, Debug
EVADC_G0REVNP0 	.equ	0xf00205b0	; Result Event Node Pointer Register 0, Group 0
EVADC_G0REVNP1 	.equ	0xf00205b4	; Result Event Node Pointer Register 1, Group 0
EVADC_G0SEFCLR 	.equ	0xf0020598	; Source Event Flag Clear Reg., Group 0
EVADC_G0SEFLAG 	.equ	0xf0020588	; Source Event Flag Register, Group 0
EVADC_G0SEVNP  	.equ	0xf00205c0	; Source Event Node Pointer Reg., Group 0
EVADC_G0SRACT  	.equ	0xf00205c8	; Service Request Software Activation Trigger, Group 0
EVADC_G0SYNCTR 	.equ	0xf00204c0	; Synchronization Control Register, Group 0
EVADC_G0TRCTR  	.equ	0xf0020554	; Trigger Control Register, Group 0
EVADC_G0VFR    	.equ	0xf00205f8	; Valid Flag Register, Group 0
EVADC_G10ALIAS 	.equ	0xf0022cb0	; Alias Register, Group 10
EVADC_G10ANCFG 	.equ	0xf0022c88	; Analog Fct. Config. Register, Group 10
EVADC_G10ARBCFG	.equ	0xf0022c80	; Arbitration Config. Register, Group 10
EVADC_G10ARBPR 	.equ	0xf0022c84	; Arbitration Priority Register, Group 10
EVADC_G10BOUND 	.equ	0xf0022cb8	; Boundary Select Register, Group 10
EVADC_G10CEFCLR	.equ	0xf0022d90	; Channel Event Flag Clear Register, Group 10
EVADC_G10CEFLAG	.equ	0xf0022d80	; Channel Event Flag Register, Group 10
EVADC_G10CEVNP0	.equ	0xf0022da0	; Channel Event Node Pointer Register 0, Group 10
EVADC_G10CEVNP1	.equ	0xf0022da4	; Channel Event Node Pointer Register 1, Group 10
EVADC_G10CHCTR0	.equ	0xf0022e00	; Group 10, Channel 0 Ctrl. Reg.
EVADC_G10CHCTR1	.equ	0xf0022e04	; Group 10, Channel 1 Ctrl. Reg.
EVADC_G10CHCTR10	.equ	0xf0022e28	; Group 10, Channel 10 Ctrl. Reg.
EVADC_G10CHCTR11	.equ	0xf0022e2c	; Group 10, Channel 11 Ctrl. Reg.
EVADC_G10CHCTR12	.equ	0xf0022e30	; Group 10, Channel 12 Ctrl. Reg.
EVADC_G10CHCTR13	.equ	0xf0022e34	; Group 10, Channel 13 Ctrl. Reg.
EVADC_G10CHCTR14	.equ	0xf0022e38	; Group 10, Channel 14 Ctrl. Reg.
EVADC_G10CHCTR15	.equ	0xf0022e3c	; Group 10, Channel 15 Ctrl. Reg.
EVADC_G10CHCTR2	.equ	0xf0022e08	; Group 10, Channel 2 Ctrl. Reg.
EVADC_G10CHCTR3	.equ	0xf0022e0c	; Group 10, Channel 3 Ctrl. Reg.
EVADC_G10CHCTR4	.equ	0xf0022e10	; Group 10, Channel 4 Ctrl. Reg.
EVADC_G10CHCTR5	.equ	0xf0022e14	; Group 10, Channel 5 Ctrl. Reg.
EVADC_G10CHCTR6	.equ	0xf0022e18	; Group 10, Channel 6 Ctrl. Reg.
EVADC_G10CHCTR7	.equ	0xf0022e1c	; Group 10, Channel 7 Ctrl. Reg.
EVADC_G10CHCTR8	.equ	0xf0022e20	; Group 10, Channel 8 Ctrl. Reg.
EVADC_G10CHCTR9	.equ	0xf0022e24	; Group 10, Channel 9 Ctrl. Reg.
EVADC_G10EMUXCS	.equ	0xf0022df4	; External Multiplexer Channel Select Register, Group 10
EVADC_G10EMUXCTR	.equ	0xf0022df0	; External Multiplexer Control Reg., Group 10
EVADC_G10ICLASS0	.equ	0xf0022ca0	; Input Class Register 0, Group 10
EVADC_G10ICLASS1	.equ	0xf0022ca4	; Input Class Register 1, Group 10
EVADC_G10Q0R0  	.equ	0xf0022d0c	; Queue 0 Register 0, Group 10
EVADC_G10Q0R1  	.equ	0xf0022d2c	; Queue 1 Register 0, Group 10
EVADC_G10Q0R2  	.equ	0xf0022d4c	; Queue 2 Register 0, Group 10
EVADC_G10QBUR0 	.equ	0xf0022c10	; Queue 0 Backup Register, Group 10
EVADC_G10QBUR1 	.equ	0xf0022c30	; Queue 1 Backup Register, Group 10
EVADC_G10QBUR2 	.equ	0xf0022c50	; Queue 2 Backup Register, Group 10
EVADC_G10QCTRL0	.equ	0xf0022d00	; Queue 0 Source Contr. Register, Group 10
EVADC_G10QCTRL1	.equ	0xf0022d20	; Queue 1 Source Contr. Register, Group 10
EVADC_G10QCTRL2	.equ	0xf0022d40	; Queue 2 Source Contr. Register, Group 10
EVADC_G10QINR0 	.equ	0xf0022d10	; Queue 0 Input Register, Group 10
EVADC_G10QINR1 	.equ	0xf0022d30	; Queue 1 Input Register, Group 10
EVADC_G10QINR2 	.equ	0xf0022d50	; Queue 2 Input Register, Group 10
EVADC_G10QMR0  	.equ	0xf0022d04	; Queue 0 Mode Register, Group 10
EVADC_G10QMR1  	.equ	0xf0022d24	; Queue 1 Mode Register, Group 10
EVADC_G10QMR2  	.equ	0xf0022d44	; Queue 2 Mode Register, Group 10
EVADC_G10QSR0  	.equ	0xf0022d08	; Queue 0 Status Register, Group 10
EVADC_G10QSR1  	.equ	0xf0022d28	; Queue 2 Status Register, Group 10
EVADC_G10QSR2  	.equ	0xf0022d48	; Queue 2 Status Register, Group 10
EVADC_G10RCR0  	.equ	0xf0022e80	; Group 10 Result Control Reg. 0
EVADC_G10RCR1  	.equ	0xf0022e84	; Group 10 Result Control Reg. 1
EVADC_G10RCR10 	.equ	0xf0022ea8	; Group 10 Result Control Reg. 10
EVADC_G10RCR11 	.equ	0xf0022eac	; Group 10 Result Control Reg. 11
EVADC_G10RCR12 	.equ	0xf0022eb0	; Group 10 Result Control Reg. 12
EVADC_G10RCR13 	.equ	0xf0022eb4	; Group 10 Result Control Reg. 13
EVADC_G10RCR14 	.equ	0xf0022eb8	; Group 10 Result Control Reg. 14
EVADC_G10RCR15 	.equ	0xf0022ebc	; Group 10 Result Control Reg. 15
EVADC_G10RCR2  	.equ	0xf0022e88	; Group 10 Result Control Reg. 2
EVADC_G10RCR3  	.equ	0xf0022e8c	; Group 10 Result Control Reg. 3
EVADC_G10RCR4  	.equ	0xf0022e90	; Group 10 Result Control Reg. 4
EVADC_G10RCR5  	.equ	0xf0022e94	; Group 10 Result Control Reg. 5
EVADC_G10RCR6  	.equ	0xf0022e98	; Group 10 Result Control Reg. 6
EVADC_G10RCR7  	.equ	0xf0022e9c	; Group 10 Result Control Reg. 7
EVADC_G10RCR8  	.equ	0xf0022ea0	; Group 10 Result Control Reg. 8
EVADC_G10RCR9  	.equ	0xf0022ea4	; Group 10 Result Control Reg. 9
EVADC_G10REFCLR	.equ	0xf0022d94	; Result Event Flag Clear Register, Group 10
EVADC_G10REFLAG	.equ	0xf0022d84	; Result Event Flag Register, Group 10
EVADC_G10REQTM0	.equ	0xf0022d18	; Queue 0 Requ. Timer Mode Reg., Group 10
EVADC_G10REQTM1	.equ	0xf0022d38	; Queue 1 Requ. Timer Mode Reg., Group 10
EVADC_G10REQTM2	.equ	0xf0022d58	; Queue 2 Requ. Timer Mode Reg., Group 10
EVADC_G10REQTS0	.equ	0xf0022d1c	; Queue 0 Requ. Timer Status Reg., Group 10
EVADC_G10REQTS1	.equ	0xf0022d3c	; Queue 1 Requ. Timer Status Reg., Group 10
EVADC_G10REQTS2	.equ	0xf0022d5c	; Queue 2 Requ. Timer Status Reg., Group 10
EVADC_G10RES0  	.equ	0xf0022f00	; Group 10 Result Register 0
EVADC_G10RES1  	.equ	0xf0022f04	; Group 10 Result Register 1
EVADC_G10RES10 	.equ	0xf0022f28	; Group 10 Result Register 10
EVADC_G10RES11 	.equ	0xf0022f2c	; Group 10 Result Register 11
EVADC_G10RES12 	.equ	0xf0022f30	; Group 10 Result Register 12
EVADC_G10RES13 	.equ	0xf0022f34	; Group 10 Result Register 13
EVADC_G10RES14 	.equ	0xf0022f38	; Group 10 Result Register 14
EVADC_G10RES15 	.equ	0xf0022f3c	; Group 10 Result Register 15
EVADC_G10RES2  	.equ	0xf0022f08	; Group 10 Result Register 2
EVADC_G10RES3  	.equ	0xf0022f0c	; Group 10 Result Register 3
EVADC_G10RES4  	.equ	0xf0022f10	; Group 10 Result Register 4
EVADC_G10RES5  	.equ	0xf0022f14	; Group 10 Result Register 5
EVADC_G10RES6  	.equ	0xf0022f18	; Group 10 Result Register 6
EVADC_G10RES7  	.equ	0xf0022f1c	; Group 10 Result Register 7
EVADC_G10RES8  	.equ	0xf0022f20	; Group 10 Result Register 8
EVADC_G10RES9  	.equ	0xf0022f24	; Group 10 Result Register 9
EVADC_G10RESD0 	.equ	0xf0022f80	; Group 10 Result Reg. 0, Debug
EVADC_G10RESD1 	.equ	0xf0022f84	; Group 10 Result Reg. 1, Debug
EVADC_G10RESD10	.equ	0xf0022fa8	; Group 10 Result Reg. 10, Debug
EVADC_G10RESD11	.equ	0xf0022fac	; Group 10 Result Reg. 11, Debug
EVADC_G10RESD12	.equ	0xf0022fb0	; Group 10 Result Reg. 12, Debug
EVADC_G10RESD13	.equ	0xf0022fb4	; Group 10 Result Reg. 13, Debug
EVADC_G10RESD14	.equ	0xf0022fb8	; Group 10 Result Reg. 14, Debug
EVADC_G10RESD15	.equ	0xf0022fbc	; Group 10 Result Reg. 15, Debug
EVADC_G10RESD2 	.equ	0xf0022f88	; Group 10 Result Reg. 2, Debug
EVADC_G10RESD3 	.equ	0xf0022f8c	; Group 10 Result Reg. 3, Debug
EVADC_G10RESD4 	.equ	0xf0022f90	; Group 10 Result Reg. 4, Debug
EVADC_G10RESD5 	.equ	0xf0022f94	; Group 10 Result Reg. 5, Debug
EVADC_G10RESD6 	.equ	0xf0022f98	; Group 10 Result Reg. 6, Debug
EVADC_G10RESD7 	.equ	0xf0022f9c	; Group 10 Result Reg. 7, Debug
EVADC_G10RESD8 	.equ	0xf0022fa0	; Group 10 Result Reg. 8, Debug
EVADC_G10RESD9 	.equ	0xf0022fa4	; Group 10 Result Reg. 9, Debug
EVADC_G10REVNP0	.equ	0xf0022db0	; Result Event Node Pointer Register 0, Group 10
EVADC_G10REVNP1	.equ	0xf0022db4	; Result Event Node Pointer Register 1, Group 10
EVADC_G10SEFCLR	.equ	0xf0022d98	; Source Event Flag Clear Reg., Group 10
EVADC_G10SEFLAG	.equ	0xf0022d88	; Source Event Flag Register, Group 10
EVADC_G10SEVNP 	.equ	0xf0022dc0	; Source Event Node Pointer Reg., Group 10
EVADC_G10SRACT 	.equ	0xf0022dc8	; Service Request Software Activation Trigger, Group 10
EVADC_G10SYNCTR	.equ	0xf0022cc0	; Synchronization Control Register, Group 10
EVADC_G10TRCTR 	.equ	0xf0022d54	; Trigger Control Register, Group 10
EVADC_G10VFR   	.equ	0xf0022df8	; Valid Flag Register, Group 10
EVADC_G11ALIAS 	.equ	0xf00230b0	; Alias Register, Group 11
EVADC_G11ANCFG 	.equ	0xf0023088	; Analog Fct. Config. Register, Group 11
EVADC_G11ARBCFG	.equ	0xf0023080	; Arbitration Config. Register, Group 11
EVADC_G11ARBPR 	.equ	0xf0023084	; Arbitration Priority Register, Group 11
EVADC_G11BOUND 	.equ	0xf00230b8	; Boundary Select Register, Group 11
EVADC_G11CEFCLR	.equ	0xf0023190	; Channel Event Flag Clear Register, Group 11
EVADC_G11CEFLAG	.equ	0xf0023180	; Channel Event Flag Register, Group 11
EVADC_G11CEVNP0	.equ	0xf00231a0	; Channel Event Node Pointer Register 0, Group 11
EVADC_G11CEVNP1	.equ	0xf00231a4	; Channel Event Node Pointer Register 1, Group 11
EVADC_G11CHCTR0	.equ	0xf0023200	; Group 11, Channel 0 Ctrl. Reg.
EVADC_G11CHCTR1	.equ	0xf0023204	; Group 11, Channel 1 Ctrl. Reg.
EVADC_G11CHCTR10	.equ	0xf0023228	; Group 11, Channel 10 Ctrl. Reg.
EVADC_G11CHCTR11	.equ	0xf002322c	; Group 11, Channel 11 Ctrl. Reg.
EVADC_G11CHCTR12	.equ	0xf0023230	; Group 11, Channel 12 Ctrl. Reg.
EVADC_G11CHCTR13	.equ	0xf0023234	; Group 11, Channel 13 Ctrl. Reg.
EVADC_G11CHCTR14	.equ	0xf0023238	; Group 11, Channel 14 Ctrl. Reg.
EVADC_G11CHCTR15	.equ	0xf002323c	; Group 11, Channel 15 Ctrl. Reg.
EVADC_G11CHCTR2	.equ	0xf0023208	; Group 11, Channel 2 Ctrl. Reg.
EVADC_G11CHCTR3	.equ	0xf002320c	; Group 11, Channel 3 Ctrl. Reg.
EVADC_G11CHCTR4	.equ	0xf0023210	; Group 11, Channel 4 Ctrl. Reg.
EVADC_G11CHCTR5	.equ	0xf0023214	; Group 11, Channel 5 Ctrl. Reg.
EVADC_G11CHCTR6	.equ	0xf0023218	; Group 11, Channel 6 Ctrl. Reg.
EVADC_G11CHCTR7	.equ	0xf002321c	; Group 11, Channel 7 Ctrl. Reg.
EVADC_G11CHCTR8	.equ	0xf0023220	; Group 11, Channel 8 Ctrl. Reg.
EVADC_G11CHCTR9	.equ	0xf0023224	; Group 11, Channel 9 Ctrl. Reg.
EVADC_G11EMUXCS	.equ	0xf00231f4	; External Multiplexer Channel Select Register, Group 11
EVADC_G11EMUXCTR	.equ	0xf00231f0	; External Multiplexer Control Reg., Group 11
EVADC_G11ICLASS0	.equ	0xf00230a0	; Input Class Register 0, Group 11
EVADC_G11ICLASS1	.equ	0xf00230a4	; Input Class Register 1, Group 11
EVADC_G11Q0R0  	.equ	0xf002310c	; Queue 0 Register 0, Group 11
EVADC_G11Q0R1  	.equ	0xf002312c	; Queue 1 Register 0, Group 11
EVADC_G11Q0R2  	.equ	0xf002314c	; Queue 2 Register 0, Group 11
EVADC_G11QBUR0 	.equ	0xf0023010	; Queue 0 Backup Register, Group 11
EVADC_G11QBUR1 	.equ	0xf0023030	; Queue 1 Backup Register, Group 11
EVADC_G11QBUR2 	.equ	0xf0023050	; Queue 2 Backup Register, Group 11
EVADC_G11QCTRL0	.equ	0xf0023100	; Queue 0 Source Contr. Register, Group 11
EVADC_G11QCTRL1	.equ	0xf0023120	; Queue 1 Source Contr. Register, Group 11
EVADC_G11QCTRL2	.equ	0xf0023140	; Queue 2 Source Contr. Register, Group 11
EVADC_G11QINR0 	.equ	0xf0023110	; Queue 0 Input Register, Group 11
EVADC_G11QINR1 	.equ	0xf0023130	; Queue 1 Input Register, Group 11
EVADC_G11QINR2 	.equ	0xf0023150	; Queue 2 Input Register, Group 11
EVADC_G11QMR0  	.equ	0xf0023104	; Queue 0 Mode Register, Group 11
EVADC_G11QMR1  	.equ	0xf0023124	; Queue 1 Mode Register, Group 11
EVADC_G11QMR2  	.equ	0xf0023144	; Queue 2 Mode Register, Group 11
EVADC_G11QSR0  	.equ	0xf0023108	; Queue 0 Status Register, Group 11
EVADC_G11QSR1  	.equ	0xf0023128	; Queue 2 Status Register, Group 11
EVADC_G11QSR2  	.equ	0xf0023148	; Queue 2 Status Register, Group 11
EVADC_G11RCR0  	.equ	0xf0023280	; Group 11 Result Control Reg. 0
EVADC_G11RCR1  	.equ	0xf0023284	; Group 11 Result Control Reg. 1
EVADC_G11RCR10 	.equ	0xf00232a8	; Group 11 Result Control Reg. 10
EVADC_G11RCR11 	.equ	0xf00232ac	; Group 11 Result Control Reg. 11
EVADC_G11RCR12 	.equ	0xf00232b0	; Group 11 Result Control Reg. 12
EVADC_G11RCR13 	.equ	0xf00232b4	; Group 11 Result Control Reg. 13
EVADC_G11RCR14 	.equ	0xf00232b8	; Group 11 Result Control Reg. 14
EVADC_G11RCR15 	.equ	0xf00232bc	; Group 11 Result Control Reg. 15
EVADC_G11RCR2  	.equ	0xf0023288	; Group 11 Result Control Reg. 2
EVADC_G11RCR3  	.equ	0xf002328c	; Group 11 Result Control Reg. 3
EVADC_G11RCR4  	.equ	0xf0023290	; Group 11 Result Control Reg. 4
EVADC_G11RCR5  	.equ	0xf0023294	; Group 11 Result Control Reg. 5
EVADC_G11RCR6  	.equ	0xf0023298	; Group 11 Result Control Reg. 6
EVADC_G11RCR7  	.equ	0xf002329c	; Group 11 Result Control Reg. 7
EVADC_G11RCR8  	.equ	0xf00232a0	; Group 11 Result Control Reg. 8
EVADC_G11RCR9  	.equ	0xf00232a4	; Group 11 Result Control Reg. 9
EVADC_G11REFCLR	.equ	0xf0023194	; Result Event Flag Clear Register, Group 11
EVADC_G11REFLAG	.equ	0xf0023184	; Result Event Flag Register, Group 11
EVADC_G11REQTM0	.equ	0xf0023118	; Queue 0 Requ. Timer Mode Reg., Group 11
EVADC_G11REQTM1	.equ	0xf0023138	; Queue 1 Requ. Timer Mode Reg., Group 11
EVADC_G11REQTM2	.equ	0xf0023158	; Queue 2 Requ. Timer Mode Reg., Group 11
EVADC_G11REQTS0	.equ	0xf002311c	; Queue 0 Requ. Timer Status Reg., Group 11
EVADC_G11REQTS1	.equ	0xf002313c	; Queue 1 Requ. Timer Status Reg., Group 11
EVADC_G11REQTS2	.equ	0xf002315c	; Queue 2 Requ. Timer Status Reg., Group 11
EVADC_G11RES0  	.equ	0xf0023300	; Group 11 Result Register 0
EVADC_G11RES1  	.equ	0xf0023304	; Group 11 Result Register 1
EVADC_G11RES10 	.equ	0xf0023328	; Group 11 Result Register 10
EVADC_G11RES11 	.equ	0xf002332c	; Group 11 Result Register 11
EVADC_G11RES12 	.equ	0xf0023330	; Group 11 Result Register 12
EVADC_G11RES13 	.equ	0xf0023334	; Group 11 Result Register 13
EVADC_G11RES14 	.equ	0xf0023338	; Group 11 Result Register 14
EVADC_G11RES15 	.equ	0xf002333c	; Group 11 Result Register 15
EVADC_G11RES2  	.equ	0xf0023308	; Group 11 Result Register 2
EVADC_G11RES3  	.equ	0xf002330c	; Group 11 Result Register 3
EVADC_G11RES4  	.equ	0xf0023310	; Group 11 Result Register 4
EVADC_G11RES5  	.equ	0xf0023314	; Group 11 Result Register 5
EVADC_G11RES6  	.equ	0xf0023318	; Group 11 Result Register 6
EVADC_G11RES7  	.equ	0xf002331c	; Group 11 Result Register 7
EVADC_G11RES8  	.equ	0xf0023320	; Group 11 Result Register 8
EVADC_G11RES9  	.equ	0xf0023324	; Group 11 Result Register 9
EVADC_G11RESD0 	.equ	0xf0023380	; Group 11 Result Reg. 0, Debug
EVADC_G11RESD1 	.equ	0xf0023384	; Group 11 Result Reg. 1, Debug
EVADC_G11RESD10	.equ	0xf00233a8	; Group 11 Result Reg. 10, Debug
EVADC_G11RESD11	.equ	0xf00233ac	; Group 11 Result Reg. 11, Debug
EVADC_G11RESD12	.equ	0xf00233b0	; Group 11 Result Reg. 12, Debug
EVADC_G11RESD13	.equ	0xf00233b4	; Group 11 Result Reg. 13, Debug
EVADC_G11RESD14	.equ	0xf00233b8	; Group 11 Result Reg. 14, Debug
EVADC_G11RESD15	.equ	0xf00233bc	; Group 11 Result Reg. 15, Debug
EVADC_G11RESD2 	.equ	0xf0023388	; Group 11 Result Reg. 2, Debug
EVADC_G11RESD3 	.equ	0xf002338c	; Group 11 Result Reg. 3, Debug
EVADC_G11RESD4 	.equ	0xf0023390	; Group 11 Result Reg. 4, Debug
EVADC_G11RESD5 	.equ	0xf0023394	; Group 11 Result Reg. 5, Debug
EVADC_G11RESD6 	.equ	0xf0023398	; Group 11 Result Reg. 6, Debug
EVADC_G11RESD7 	.equ	0xf002339c	; Group 11 Result Reg. 7, Debug
EVADC_G11RESD8 	.equ	0xf00233a0	; Group 11 Result Reg. 8, Debug
EVADC_G11RESD9 	.equ	0xf00233a4	; Group 11 Result Reg. 9, Debug
EVADC_G11REVNP0	.equ	0xf00231b0	; Result Event Node Pointer Register 0, Group 11
EVADC_G11REVNP1	.equ	0xf00231b4	; Result Event Node Pointer Register 1, Group 11
EVADC_G11SEFCLR	.equ	0xf0023198	; Source Event Flag Clear Reg., Group 11
EVADC_G11SEFLAG	.equ	0xf0023188	; Source Event Flag Register, Group 11
EVADC_G11SEVNP 	.equ	0xf00231c0	; Source Event Node Pointer Reg., Group 11
EVADC_G11SRACT 	.equ	0xf00231c8	; Service Request Software Activation Trigger, Group 11
EVADC_G11SYNCTR	.equ	0xf00230c0	; Synchronization Control Register, Group 11
EVADC_G11TRCTR 	.equ	0xf0023154	; Trigger Control Register, Group 11
EVADC_G11VFR   	.equ	0xf00231f8	; Valid Flag Register, Group 11
EVADC_G12FCBFL 	.equ	0xf0023420	; Boundary Flag Register, Group 12
EVADC_G12FCCTRL	.equ	0xf0023400	; Fast Compare Control Register, Group 12
EVADC_G12FCHYST	.equ	0xf0023424	; Fast Comp. Hysteresis Register, Group 12
EVADC_G12FCM   	.equ	0xf0023404	; Fast Compare Mode Register, Group 12
EVADC_G12FCRAMP0	.equ	0xf0023408	; Fast Compare Ramp Register 0, Group 12
EVADC_G12FCRAMP1	.equ	0xf002340c	; Fast Compare Ramp Register 1, Group 12
EVADC_G13FCBFL 	.equ	0xf0023520	; Boundary Flag Register, Group 13
EVADC_G13FCCTRL	.equ	0xf0023500	; Fast Compare Control Register, Group 13
EVADC_G13FCHYST	.equ	0xf0023524	; Fast Comp. Hysteresis Register, Group 13
EVADC_G13FCM   	.equ	0xf0023504	; Fast Compare Mode Register, Group 13
EVADC_G13FCRAMP0	.equ	0xf0023508	; Fast Compare Ramp Register 0, Group 13
EVADC_G13FCRAMP1	.equ	0xf002350c	; Fast Compare Ramp Register 1, Group 13
EVADC_G14FCBFL 	.equ	0xf0023620	; Boundary Flag Register, Group 14
EVADC_G14FCCTRL	.equ	0xf0023600	; Fast Compare Control Register, Group 14
EVADC_G14FCHYST	.equ	0xf0023624	; Fast Comp. Hysteresis Register, Group 14
EVADC_G14FCM   	.equ	0xf0023604	; Fast Compare Mode Register, Group 14
EVADC_G14FCRAMP0	.equ	0xf0023608	; Fast Compare Ramp Register 0, Group 14
EVADC_G14FCRAMP1	.equ	0xf002360c	; Fast Compare Ramp Register 1, Group 14
EVADC_G15FCBFL 	.equ	0xf0023720	; Boundary Flag Register, Group 15
EVADC_G15FCCTRL	.equ	0xf0023700	; Fast Compare Control Register, Group 15
EVADC_G15FCHYST	.equ	0xf0023724	; Fast Comp. Hysteresis Register, Group 15
EVADC_G15FCM   	.equ	0xf0023704	; Fast Compare Mode Register, Group 15
EVADC_G15FCRAMP0	.equ	0xf0023708	; Fast Compare Ramp Register 0, Group 15
EVADC_G15FCRAMP1	.equ	0xf002370c	; Fast Compare Ramp Register 1, Group 15
EVADC_G16FCBFL 	.equ	0xf0023820	; Boundary Flag Register, Group 16
EVADC_G16FCCTRL	.equ	0xf0023800	; Fast Compare Control Register, Group 16
EVADC_G16FCHYST	.equ	0xf0023824	; Fast Comp. Hysteresis Register, Group 16
EVADC_G16FCM   	.equ	0xf0023804	; Fast Compare Mode Register, Group 16
EVADC_G16FCRAMP0	.equ	0xf0023808	; Fast Compare Ramp Register 0, Group 16
EVADC_G16FCRAMP1	.equ	0xf002380c	; Fast Compare Ramp Register 1, Group 16
EVADC_G17FCBFL 	.equ	0xf0023920	; Boundary Flag Register, Group 17
EVADC_G17FCCTRL	.equ	0xf0023900	; Fast Compare Control Register, Group 17
EVADC_G17FCHYST	.equ	0xf0023924	; Fast Comp. Hysteresis Register, Group 17
EVADC_G17FCM   	.equ	0xf0023904	; Fast Compare Mode Register, Group 17
EVADC_G17FCRAMP0	.equ	0xf0023908	; Fast Compare Ramp Register 0, Group 17
EVADC_G17FCRAMP1	.equ	0xf002390c	; Fast Compare Ramp Register 1, Group 17
EVADC_G18FCBFL 	.equ	0xf0023a20	; Boundary Flag Register, Group 18
EVADC_G18FCCTRL	.equ	0xf0023a00	; Fast Compare Control Register, Group 18
EVADC_G18FCHYST	.equ	0xf0023a24	; Fast Comp. Hysteresis Register, Group 18
EVADC_G18FCM   	.equ	0xf0023a04	; Fast Compare Mode Register, Group 18
EVADC_G18FCRAMP0	.equ	0xf0023a08	; Fast Compare Ramp Register 0, Group 18
EVADC_G18FCRAMP1	.equ	0xf0023a0c	; Fast Compare Ramp Register 1, Group 18
EVADC_G19FCBFL 	.equ	0xf0023b20	; Boundary Flag Register, Group 19
EVADC_G19FCCTRL	.equ	0xf0023b00	; Fast Compare Control Register, Group 19
EVADC_G19FCHYST	.equ	0xf0023b24	; Fast Comp. Hysteresis Register, Group 19
EVADC_G19FCM   	.equ	0xf0023b04	; Fast Compare Mode Register, Group 19
EVADC_G19FCRAMP0	.equ	0xf0023b08	; Fast Compare Ramp Register 0, Group 19
EVADC_G19FCRAMP1	.equ	0xf0023b0c	; Fast Compare Ramp Register 1, Group 19
EVADC_G1ALIAS  	.equ	0xf00208b0	; Alias Register, Group 1
EVADC_G1ANCFG  	.equ	0xf0020888	; Analog Fct. Config. Register, Group 1
EVADC_G1ARBCFG 	.equ	0xf0020880	; Arbitration Config. Register, Group 1
EVADC_G1ARBPR  	.equ	0xf0020884	; Arbitration Priority Register, Group 1
EVADC_G1BOUND  	.equ	0xf00208b8	; Boundary Select Register, Group 1
EVADC_G1CEFCLR 	.equ	0xf0020990	; Channel Event Flag Clear Register, Group 1
EVADC_G1CEFLAG 	.equ	0xf0020980	; Channel Event Flag Register, Group 1
EVADC_G1CEVNP0 	.equ	0xf00209a0	; Channel Event Node Pointer Register 0, Group 1
EVADC_G1CHCTR0 	.equ	0xf0020a00	; Group 1, Channel 0 Ctrl. Reg.
EVADC_G1CHCTR1 	.equ	0xf0020a04	; Group 1, Channel 1 Ctrl. Reg.
EVADC_G1CHCTR2 	.equ	0xf0020a08	; Group 1, Channel 2 Ctrl. Reg.
EVADC_G1CHCTR3 	.equ	0xf0020a0c	; Group 1, Channel 3 Ctrl. Reg.
EVADC_G1CHCTR4 	.equ	0xf0020a10	; Group 1, Channel 4 Ctrl. Reg.
EVADC_G1CHCTR5 	.equ	0xf0020a14	; Group 1, Channel 5 Ctrl. Reg.
EVADC_G1CHCTR6 	.equ	0xf0020a18	; Group 1, Channel 6 Ctrl. Reg.
EVADC_G1CHCTR7 	.equ	0xf0020a1c	; Group 1, Channel 7 Ctrl. Reg.
EVADC_G1EMUXCS 	.equ	0xf00209f4	; External Multiplexer Channel Select Register, Group 1
EVADC_G1EMUXCTR	.equ	0xf00209f0	; External Multiplexer Control Reg., Group 1
EVADC_G1ICLASS0	.equ	0xf00208a0	; Input Class Register 0, Group 1
EVADC_G1ICLASS1	.equ	0xf00208a4	; Input Class Register 1, Group 1
EVADC_G1Q0R0   	.equ	0xf002090c	; Queue 0 Register 0, Group 1
EVADC_G1Q0R1   	.equ	0xf002092c	; Queue 1 Register 0, Group 1
EVADC_G1Q0R2   	.equ	0xf002094c	; Queue 2 Register 0, Group 1
EVADC_G1QBUR0  	.equ	0xf0020810	; Queue 0 Backup Register, Group 1
EVADC_G1QBUR1  	.equ	0xf0020830	; Queue 1 Backup Register, Group 1
EVADC_G1QBUR2  	.equ	0xf0020850	; Queue 2 Backup Register, Group 1
EVADC_G1QCTRL0 	.equ	0xf0020900	; Queue 0 Source Contr. Register, Group 1
EVADC_G1QCTRL1 	.equ	0xf0020920	; Queue 1 Source Contr. Register, Group 1
EVADC_G1QCTRL2 	.equ	0xf0020940	; Queue 2 Source Contr. Register, Group 1
EVADC_G1QINR0  	.equ	0xf0020910	; Queue 0 Input Register, Group 1
EVADC_G1QINR1  	.equ	0xf0020930	; Queue 1 Input Register, Group 1
EVADC_G1QINR2  	.equ	0xf0020950	; Queue 2 Input Register, Group 1
EVADC_G1QMR0   	.equ	0xf0020904	; Queue 0 Mode Register, Group 1
EVADC_G1QMR1   	.equ	0xf0020924	; Queue 1 Mode Register, Group 1
EVADC_G1QMR2   	.equ	0xf0020944	; Queue 2 Mode Register, Group 1
EVADC_G1QSR0   	.equ	0xf0020908	; Queue 0 Status Register, Group 1
EVADC_G1QSR1   	.equ	0xf0020928	; Queue 2 Status Register, Group 1
EVADC_G1QSR2   	.equ	0xf0020948	; Queue 2 Status Register, Group 1
EVADC_G1RCR0   	.equ	0xf0020a80	; Group 1 Result Control Reg. 0
EVADC_G1RCR1   	.equ	0xf0020a84	; Group 1 Result Control Reg. 1
EVADC_G1RCR10  	.equ	0xf0020aa8	; Group 1 Result Control Reg. 10
EVADC_G1RCR11  	.equ	0xf0020aac	; Group 1 Result Control Reg. 11
EVADC_G1RCR12  	.equ	0xf0020ab0	; Group 1 Result Control Reg. 12
EVADC_G1RCR13  	.equ	0xf0020ab4	; Group 1 Result Control Reg. 13
EVADC_G1RCR14  	.equ	0xf0020ab8	; Group 1 Result Control Reg. 14
EVADC_G1RCR15  	.equ	0xf0020abc	; Group 1 Result Control Reg. 15
EVADC_G1RCR2   	.equ	0xf0020a88	; Group 1 Result Control Reg. 2
EVADC_G1RCR3   	.equ	0xf0020a8c	; Group 1 Result Control Reg. 3
EVADC_G1RCR4   	.equ	0xf0020a90	; Group 1 Result Control Reg. 4
EVADC_G1RCR5   	.equ	0xf0020a94	; Group 1 Result Control Reg. 5
EVADC_G1RCR6   	.equ	0xf0020a98	; Group 1 Result Control Reg. 6
EVADC_G1RCR7   	.equ	0xf0020a9c	; Group 1 Result Control Reg. 7
EVADC_G1RCR8   	.equ	0xf0020aa0	; Group 1 Result Control Reg. 8
EVADC_G1RCR9   	.equ	0xf0020aa4	; Group 1 Result Control Reg. 9
EVADC_G1REFCLR 	.equ	0xf0020994	; Result Event Flag Clear Register, Group 1
EVADC_G1REFLAG 	.equ	0xf0020984	; Result Event Flag Register, Group 1
EVADC_G1REQTM0 	.equ	0xf0020918	; Queue 0 Requ. Timer Mode Reg., Group 1
EVADC_G1REQTM1 	.equ	0xf0020938	; Queue 1 Requ. Timer Mode Reg., Group 1
EVADC_G1REQTM2 	.equ	0xf0020958	; Queue 2 Requ. Timer Mode Reg., Group 1
EVADC_G1REQTS0 	.equ	0xf002091c	; Queue 0 Requ. Timer Status Reg., Group 1
EVADC_G1REQTS1 	.equ	0xf002093c	; Queue 1 Requ. Timer Status Reg., Group 1
EVADC_G1REQTS2 	.equ	0xf002095c	; Queue 2 Requ. Timer Status Reg., Group 1
EVADC_G1RES0   	.equ	0xf0020b00	; Group 1 Result Register 0
EVADC_G1RES1   	.equ	0xf0020b04	; Group 1 Result Register 1
EVADC_G1RES10  	.equ	0xf0020b28	; Group 1 Result Register 10
EVADC_G1RES11  	.equ	0xf0020b2c	; Group 1 Result Register 11
EVADC_G1RES12  	.equ	0xf0020b30	; Group 1 Result Register 12
EVADC_G1RES13  	.equ	0xf0020b34	; Group 1 Result Register 13
EVADC_G1RES14  	.equ	0xf0020b38	; Group 1 Result Register 14
EVADC_G1RES15  	.equ	0xf0020b3c	; Group 1 Result Register 15
EVADC_G1RES2   	.equ	0xf0020b08	; Group 1 Result Register 2
EVADC_G1RES3   	.equ	0xf0020b0c	; Group 1 Result Register 3
EVADC_G1RES4   	.equ	0xf0020b10	; Group 1 Result Register 4
EVADC_G1RES5   	.equ	0xf0020b14	; Group 1 Result Register 5
EVADC_G1RES6   	.equ	0xf0020b18	; Group 1 Result Register 6
EVADC_G1RES7   	.equ	0xf0020b1c	; Group 1 Result Register 7
EVADC_G1RES8   	.equ	0xf0020b20	; Group 1 Result Register 8
EVADC_G1RES9   	.equ	0xf0020b24	; Group 1 Result Register 9
EVADC_G1RESD0  	.equ	0xf0020b80	; Group 1 Result Reg. 0, Debug
EVADC_G1RESD1  	.equ	0xf0020b84	; Group 1 Result Reg. 1, Debug
EVADC_G1RESD10 	.equ	0xf0020ba8	; Group 1 Result Reg. 10, Debug
EVADC_G1RESD11 	.equ	0xf0020bac	; Group 1 Result Reg. 11, Debug
EVADC_G1RESD12 	.equ	0xf0020bb0	; Group 1 Result Reg. 12, Debug
EVADC_G1RESD13 	.equ	0xf0020bb4	; Group 1 Result Reg. 13, Debug
EVADC_G1RESD14 	.equ	0xf0020bb8	; Group 1 Result Reg. 14, Debug
EVADC_G1RESD15 	.equ	0xf0020bbc	; Group 1 Result Reg. 15, Debug
EVADC_G1RESD2  	.equ	0xf0020b88	; Group 1 Result Reg. 2, Debug
EVADC_G1RESD3  	.equ	0xf0020b8c	; Group 1 Result Reg. 3, Debug
EVADC_G1RESD4  	.equ	0xf0020b90	; Group 1 Result Reg. 4, Debug
EVADC_G1RESD5  	.equ	0xf0020b94	; Group 1 Result Reg. 5, Debug
EVADC_G1RESD6  	.equ	0xf0020b98	; Group 1 Result Reg. 6, Debug
EVADC_G1RESD7  	.equ	0xf0020b9c	; Group 1 Result Reg. 7, Debug
EVADC_G1RESD8  	.equ	0xf0020ba0	; Group 1 Result Reg. 8, Debug
EVADC_G1RESD9  	.equ	0xf0020ba4	; Group 1 Result Reg. 9, Debug
EVADC_G1REVNP0 	.equ	0xf00209b0	; Result Event Node Pointer Register 0, Group 1
EVADC_G1REVNP1 	.equ	0xf00209b4	; Result Event Node Pointer Register 1, Group 1
EVADC_G1SEFCLR 	.equ	0xf0020998	; Source Event Flag Clear Reg., Group 1
EVADC_G1SEFLAG 	.equ	0xf0020988	; Source Event Flag Register, Group 1
EVADC_G1SEVNP  	.equ	0xf00209c0	; Source Event Node Pointer Reg., Group 1
EVADC_G1SRACT  	.equ	0xf00209c8	; Service Request Software Activation Trigger, Group 1
EVADC_G1SYNCTR 	.equ	0xf00208c0	; Synchronization Control Register, Group 1
EVADC_G1TRCTR  	.equ	0xf0020954	; Trigger Control Register, Group 1
EVADC_G1VFR    	.equ	0xf00209f8	; Valid Flag Register, Group 1
EVADC_G2ALIAS  	.equ	0xf0020cb0	; Alias Register, Group 2
EVADC_G2ANCFG  	.equ	0xf0020c88	; Analog Fct. Config. Register, Group 2
EVADC_G2ARBCFG 	.equ	0xf0020c80	; Arbitration Config. Register, Group 2
EVADC_G2ARBPR  	.equ	0xf0020c84	; Arbitration Priority Register, Group 2
EVADC_G2BOUND  	.equ	0xf0020cb8	; Boundary Select Register, Group 2
EVADC_G2CEFCLR 	.equ	0xf0020d90	; Channel Event Flag Clear Register, Group 2
EVADC_G2CEFLAG 	.equ	0xf0020d80	; Channel Event Flag Register, Group 2
EVADC_G2CEVNP0 	.equ	0xf0020da0	; Channel Event Node Pointer Register 0, Group 2
EVADC_G2CHCTR0 	.equ	0xf0020e00	; Group 2, Channel 0 Ctrl. Reg.
EVADC_G2CHCTR1 	.equ	0xf0020e04	; Group 2, Channel 1 Ctrl. Reg.
EVADC_G2CHCTR2 	.equ	0xf0020e08	; Group 2, Channel 2 Ctrl. Reg.
EVADC_G2CHCTR3 	.equ	0xf0020e0c	; Group 2, Channel 3 Ctrl. Reg.
EVADC_G2CHCTR4 	.equ	0xf0020e10	; Group 2, Channel 4 Ctrl. Reg.
EVADC_G2CHCTR5 	.equ	0xf0020e14	; Group 2, Channel 5 Ctrl. Reg.
EVADC_G2CHCTR6 	.equ	0xf0020e18	; Group 2, Channel 6 Ctrl. Reg.
EVADC_G2CHCTR7 	.equ	0xf0020e1c	; Group 2, Channel 7 Ctrl. Reg.
EVADC_G2EMUXCS 	.equ	0xf0020df4	; External Multiplexer Channel Select Register, Group 2
EVADC_G2EMUXCTR	.equ	0xf0020df0	; External Multiplexer Control Reg., Group 2
EVADC_G2ICLASS0	.equ	0xf0020ca0	; Input Class Register 0, Group 2
EVADC_G2ICLASS1	.equ	0xf0020ca4	; Input Class Register 1, Group 2
EVADC_G2Q0R0   	.equ	0xf0020d0c	; Queue 0 Register 0, Group 2
EVADC_G2Q0R1   	.equ	0xf0020d2c	; Queue 1 Register 0, Group 2
EVADC_G2Q0R2   	.equ	0xf0020d4c	; Queue 2 Register 0, Group 2
EVADC_G2QBUR0  	.equ	0xf0020c10	; Queue 0 Backup Register, Group 2
EVADC_G2QBUR1  	.equ	0xf0020c30	; Queue 1 Backup Register, Group 2
EVADC_G2QBUR2  	.equ	0xf0020c50	; Queue 2 Backup Register, Group 2
EVADC_G2QCTRL0 	.equ	0xf0020d00	; Queue 0 Source Contr. Register, Group 2
EVADC_G2QCTRL1 	.equ	0xf0020d20	; Queue 1 Source Contr. Register, Group 2
EVADC_G2QCTRL2 	.equ	0xf0020d40	; Queue 2 Source Contr. Register, Group 2
EVADC_G2QINR0  	.equ	0xf0020d10	; Queue 0 Input Register, Group 2
EVADC_G2QINR1  	.equ	0xf0020d30	; Queue 1 Input Register, Group 2
EVADC_G2QINR2  	.equ	0xf0020d50	; Queue 2 Input Register, Group 2
EVADC_G2QMR0   	.equ	0xf0020d04	; Queue 0 Mode Register, Group 2
EVADC_G2QMR1   	.equ	0xf0020d24	; Queue 1 Mode Register, Group 2
EVADC_G2QMR2   	.equ	0xf0020d44	; Queue 2 Mode Register, Group 2
EVADC_G2QSR0   	.equ	0xf0020d08	; Queue 0 Status Register, Group 2
EVADC_G2QSR1   	.equ	0xf0020d28	; Queue 2 Status Register, Group 2
EVADC_G2QSR2   	.equ	0xf0020d48	; Queue 2 Status Register, Group 2
EVADC_G2RCR0   	.equ	0xf0020e80	; Group 2 Result Control Reg. 0
EVADC_G2RCR1   	.equ	0xf0020e84	; Group 2 Result Control Reg. 1
EVADC_G2RCR10  	.equ	0xf0020ea8	; Group 2 Result Control Reg. 10
EVADC_G2RCR11  	.equ	0xf0020eac	; Group 2 Result Control Reg. 11
EVADC_G2RCR12  	.equ	0xf0020eb0	; Group 2 Result Control Reg. 12
EVADC_G2RCR13  	.equ	0xf0020eb4	; Group 2 Result Control Reg. 13
EVADC_G2RCR14  	.equ	0xf0020eb8	; Group 2 Result Control Reg. 14
EVADC_G2RCR15  	.equ	0xf0020ebc	; Group 2 Result Control Reg. 15
EVADC_G2RCR2   	.equ	0xf0020e88	; Group 2 Result Control Reg. 2
EVADC_G2RCR3   	.equ	0xf0020e8c	; Group 2 Result Control Reg. 3
EVADC_G2RCR4   	.equ	0xf0020e90	; Group 2 Result Control Reg. 4
EVADC_G2RCR5   	.equ	0xf0020e94	; Group 2 Result Control Reg. 5
EVADC_G2RCR6   	.equ	0xf0020e98	; Group 2 Result Control Reg. 6
EVADC_G2RCR7   	.equ	0xf0020e9c	; Group 2 Result Control Reg. 7
EVADC_G2RCR8   	.equ	0xf0020ea0	; Group 2 Result Control Reg. 8
EVADC_G2RCR9   	.equ	0xf0020ea4	; Group 2 Result Control Reg. 9
EVADC_G2REFCLR 	.equ	0xf0020d94	; Result Event Flag Clear Register, Group 2
EVADC_G2REFLAG 	.equ	0xf0020d84	; Result Event Flag Register, Group 2
EVADC_G2REQTM0 	.equ	0xf0020d18	; Queue 0 Requ. Timer Mode Reg., Group 2
EVADC_G2REQTM1 	.equ	0xf0020d38	; Queue 1 Requ. Timer Mode Reg., Group 2
EVADC_G2REQTM2 	.equ	0xf0020d58	; Queue 2 Requ. Timer Mode Reg., Group 2
EVADC_G2REQTS0 	.equ	0xf0020d1c	; Queue 0 Requ. Timer Status Reg., Group 2
EVADC_G2REQTS1 	.equ	0xf0020d3c	; Queue 1 Requ. Timer Status Reg., Group 2
EVADC_G2REQTS2 	.equ	0xf0020d5c	; Queue 2 Requ. Timer Status Reg., Group 2
EVADC_G2RES0   	.equ	0xf0020f00	; Group 2 Result Register 0
EVADC_G2RES1   	.equ	0xf0020f04	; Group 2 Result Register 1
EVADC_G2RES10  	.equ	0xf0020f28	; Group 2 Result Register 10
EVADC_G2RES11  	.equ	0xf0020f2c	; Group 2 Result Register 11
EVADC_G2RES12  	.equ	0xf0020f30	; Group 2 Result Register 12
EVADC_G2RES13  	.equ	0xf0020f34	; Group 2 Result Register 13
EVADC_G2RES14  	.equ	0xf0020f38	; Group 2 Result Register 14
EVADC_G2RES15  	.equ	0xf0020f3c	; Group 2 Result Register 15
EVADC_G2RES2   	.equ	0xf0020f08	; Group 2 Result Register 2
EVADC_G2RES3   	.equ	0xf0020f0c	; Group 2 Result Register 3
EVADC_G2RES4   	.equ	0xf0020f10	; Group 2 Result Register 4
EVADC_G2RES5   	.equ	0xf0020f14	; Group 2 Result Register 5
EVADC_G2RES6   	.equ	0xf0020f18	; Group 2 Result Register 6
EVADC_G2RES7   	.equ	0xf0020f1c	; Group 2 Result Register 7
EVADC_G2RES8   	.equ	0xf0020f20	; Group 2 Result Register 8
EVADC_G2RES9   	.equ	0xf0020f24	; Group 2 Result Register 9
EVADC_G2RESD0  	.equ	0xf0020f80	; Group 2 Result Reg. 0, Debug
EVADC_G2RESD1  	.equ	0xf0020f84	; Group 2 Result Reg. 1, Debug
EVADC_G2RESD10 	.equ	0xf0020fa8	; Group 2 Result Reg. 10, Debug
EVADC_G2RESD11 	.equ	0xf0020fac	; Group 2 Result Reg. 11, Debug
EVADC_G2RESD12 	.equ	0xf0020fb0	; Group 2 Result Reg. 12, Debug
EVADC_G2RESD13 	.equ	0xf0020fb4	; Group 2 Result Reg. 13, Debug
EVADC_G2RESD14 	.equ	0xf0020fb8	; Group 2 Result Reg. 14, Debug
EVADC_G2RESD15 	.equ	0xf0020fbc	; Group 2 Result Reg. 15, Debug
EVADC_G2RESD2  	.equ	0xf0020f88	; Group 2 Result Reg. 2, Debug
EVADC_G2RESD3  	.equ	0xf0020f8c	; Group 2 Result Reg. 3, Debug
EVADC_G2RESD4  	.equ	0xf0020f90	; Group 2 Result Reg. 4, Debug
EVADC_G2RESD5  	.equ	0xf0020f94	; Group 2 Result Reg. 5, Debug
EVADC_G2RESD6  	.equ	0xf0020f98	; Group 2 Result Reg. 6, Debug
EVADC_G2RESD7  	.equ	0xf0020f9c	; Group 2 Result Reg. 7, Debug
EVADC_G2RESD8  	.equ	0xf0020fa0	; Group 2 Result Reg. 8, Debug
EVADC_G2RESD9  	.equ	0xf0020fa4	; Group 2 Result Reg. 9, Debug
EVADC_G2REVNP0 	.equ	0xf0020db0	; Result Event Node Pointer Register 0, Group 2
EVADC_G2REVNP1 	.equ	0xf0020db4	; Result Event Node Pointer Register 1, Group 2
EVADC_G2SEFCLR 	.equ	0xf0020d98	; Source Event Flag Clear Reg., Group 2
EVADC_G2SEFLAG 	.equ	0xf0020d88	; Source Event Flag Register, Group 2
EVADC_G2SEVNP  	.equ	0xf0020dc0	; Source Event Node Pointer Reg., Group 2
EVADC_G2SRACT  	.equ	0xf0020dc8	; Service Request Software Activation Trigger, Group 2
EVADC_G2SYNCTR 	.equ	0xf0020cc0	; Synchronization Control Register, Group 2
EVADC_G2TRCTR  	.equ	0xf0020d54	; Trigger Control Register, Group 2
EVADC_G2VFR    	.equ	0xf0020df8	; Valid Flag Register, Group 2
EVADC_G3ALIAS  	.equ	0xf00210b0	; Alias Register, Group 3
EVADC_G3ANCFG  	.equ	0xf0021088	; Analog Fct. Config. Register, Group 3
EVADC_G3ARBCFG 	.equ	0xf0021080	; Arbitration Config. Register, Group 3
EVADC_G3ARBPR  	.equ	0xf0021084	; Arbitration Priority Register, Group 3
EVADC_G3BOUND  	.equ	0xf00210b8	; Boundary Select Register, Group 3
EVADC_G3CEFCLR 	.equ	0xf0021190	; Channel Event Flag Clear Register, Group 3
EVADC_G3CEFLAG 	.equ	0xf0021180	; Channel Event Flag Register, Group 3
EVADC_G3CEVNP0 	.equ	0xf00211a0	; Channel Event Node Pointer Register 0, Group 3
EVADC_G3CHCTR0 	.equ	0xf0021200	; Group 3, Channel 0 Ctrl. Reg.
EVADC_G3CHCTR1 	.equ	0xf0021204	; Group 3, Channel 1 Ctrl. Reg.
EVADC_G3CHCTR2 	.equ	0xf0021208	; Group 3, Channel 2 Ctrl. Reg.
EVADC_G3CHCTR3 	.equ	0xf002120c	; Group 3, Channel 3 Ctrl. Reg.
EVADC_G3CHCTR4 	.equ	0xf0021210	; Group 3, Channel 4 Ctrl. Reg.
EVADC_G3CHCTR5 	.equ	0xf0021214	; Group 3, Channel 5 Ctrl. Reg.
EVADC_G3CHCTR6 	.equ	0xf0021218	; Group 3, Channel 6 Ctrl. Reg.
EVADC_G3CHCTR7 	.equ	0xf002121c	; Group 3, Channel 7 Ctrl. Reg.
EVADC_G3EMUXCS 	.equ	0xf00211f4	; External Multiplexer Channel Select Register, Group 3
EVADC_G3EMUXCTR	.equ	0xf00211f0	; External Multiplexer Control Reg., Group 3
EVADC_G3ICLASS0	.equ	0xf00210a0	; Input Class Register 0, Group 3
EVADC_G3ICLASS1	.equ	0xf00210a4	; Input Class Register 1, Group 3
EVADC_G3Q0R0   	.equ	0xf002110c	; Queue 0 Register 0, Group 3
EVADC_G3Q0R1   	.equ	0xf002112c	; Queue 1 Register 0, Group 3
EVADC_G3Q0R2   	.equ	0xf002114c	; Queue 2 Register 0, Group 3
EVADC_G3QBUR0  	.equ	0xf0021010	; Queue 0 Backup Register, Group 3
EVADC_G3QBUR1  	.equ	0xf0021030	; Queue 1 Backup Register, Group 3
EVADC_G3QBUR2  	.equ	0xf0021050	; Queue 2 Backup Register, Group 3
EVADC_G3QCTRL0 	.equ	0xf0021100	; Queue 0 Source Contr. Register, Group 3
EVADC_G3QCTRL1 	.equ	0xf0021120	; Queue 1 Source Contr. Register, Group 3
EVADC_G3QCTRL2 	.equ	0xf0021140	; Queue 2 Source Contr. Register, Group 3
EVADC_G3QINR0  	.equ	0xf0021110	; Queue 0 Input Register, Group 3
EVADC_G3QINR1  	.equ	0xf0021130	; Queue 1 Input Register, Group 3
EVADC_G3QINR2  	.equ	0xf0021150	; Queue 2 Input Register, Group 3
EVADC_G3QMR0   	.equ	0xf0021104	; Queue 0 Mode Register, Group 3
EVADC_G3QMR1   	.equ	0xf0021124	; Queue 1 Mode Register, Group 3
EVADC_G3QMR2   	.equ	0xf0021144	; Queue 2 Mode Register, Group 3
EVADC_G3QSR0   	.equ	0xf0021108	; Queue 0 Status Register, Group 3
EVADC_G3QSR1   	.equ	0xf0021128	; Queue 2 Status Register, Group 3
EVADC_G3QSR2   	.equ	0xf0021148	; Queue 2 Status Register, Group 3
EVADC_G3RCR0   	.equ	0xf0021280	; Group 3 Result Control Reg. 0
EVADC_G3RCR1   	.equ	0xf0021284	; Group 3 Result Control Reg. 1
EVADC_G3RCR10  	.equ	0xf00212a8	; Group 3 Result Control Reg. 10
EVADC_G3RCR11  	.equ	0xf00212ac	; Group 3 Result Control Reg. 11
EVADC_G3RCR12  	.equ	0xf00212b0	; Group 3 Result Control Reg. 12
EVADC_G3RCR13  	.equ	0xf00212b4	; Group 3 Result Control Reg. 13
EVADC_G3RCR14  	.equ	0xf00212b8	; Group 3 Result Control Reg. 14
EVADC_G3RCR15  	.equ	0xf00212bc	; Group 3 Result Control Reg. 15
EVADC_G3RCR2   	.equ	0xf0021288	; Group 3 Result Control Reg. 2
EVADC_G3RCR3   	.equ	0xf002128c	; Group 3 Result Control Reg. 3
EVADC_G3RCR4   	.equ	0xf0021290	; Group 3 Result Control Reg. 4
EVADC_G3RCR5   	.equ	0xf0021294	; Group 3 Result Control Reg. 5
EVADC_G3RCR6   	.equ	0xf0021298	; Group 3 Result Control Reg. 6
EVADC_G3RCR7   	.equ	0xf002129c	; Group 3 Result Control Reg. 7
EVADC_G3RCR8   	.equ	0xf00212a0	; Group 3 Result Control Reg. 8
EVADC_G3RCR9   	.equ	0xf00212a4	; Group 3 Result Control Reg. 9
EVADC_G3REFCLR 	.equ	0xf0021194	; Result Event Flag Clear Register, Group 3
EVADC_G3REFLAG 	.equ	0xf0021184	; Result Event Flag Register, Group 3
EVADC_G3REQTM0 	.equ	0xf0021118	; Queue 0 Requ. Timer Mode Reg., Group 3
EVADC_G3REQTM1 	.equ	0xf0021138	; Queue 1 Requ. Timer Mode Reg., Group 3
EVADC_G3REQTM2 	.equ	0xf0021158	; Queue 2 Requ. Timer Mode Reg., Group 3
EVADC_G3REQTS0 	.equ	0xf002111c	; Queue 0 Requ. Timer Status Reg., Group 3
EVADC_G3REQTS1 	.equ	0xf002113c	; Queue 1 Requ. Timer Status Reg., Group 3
EVADC_G3REQTS2 	.equ	0xf002115c	; Queue 2 Requ. Timer Status Reg., Group 3
EVADC_G3RES0   	.equ	0xf0021300	; Group 3 Result Register 0
EVADC_G3RES1   	.equ	0xf0021304	; Group 3 Result Register 1
EVADC_G3RES10  	.equ	0xf0021328	; Group 3 Result Register 10
EVADC_G3RES11  	.equ	0xf002132c	; Group 3 Result Register 11
EVADC_G3RES12  	.equ	0xf0021330	; Group 3 Result Register 12
EVADC_G3RES13  	.equ	0xf0021334	; Group 3 Result Register 13
EVADC_G3RES14  	.equ	0xf0021338	; Group 3 Result Register 14
EVADC_G3RES15  	.equ	0xf002133c	; Group 3 Result Register 15
EVADC_G3RES2   	.equ	0xf0021308	; Group 3 Result Register 2
EVADC_G3RES3   	.equ	0xf002130c	; Group 3 Result Register 3
EVADC_G3RES4   	.equ	0xf0021310	; Group 3 Result Register 4
EVADC_G3RES5   	.equ	0xf0021314	; Group 3 Result Register 5
EVADC_G3RES6   	.equ	0xf0021318	; Group 3 Result Register 6
EVADC_G3RES7   	.equ	0xf002131c	; Group 3 Result Register 7
EVADC_G3RES8   	.equ	0xf0021320	; Group 3 Result Register 8
EVADC_G3RES9   	.equ	0xf0021324	; Group 3 Result Register 9
EVADC_G3RESD0  	.equ	0xf0021380	; Group 3 Result Reg. 0, Debug
EVADC_G3RESD1  	.equ	0xf0021384	; Group 3 Result Reg. 1, Debug
EVADC_G3RESD10 	.equ	0xf00213a8	; Group 3 Result Reg. 10, Debug
EVADC_G3RESD11 	.equ	0xf00213ac	; Group 3 Result Reg. 11, Debug
EVADC_G3RESD12 	.equ	0xf00213b0	; Group 3 Result Reg. 12, Debug
EVADC_G3RESD13 	.equ	0xf00213b4	; Group 3 Result Reg. 13, Debug
EVADC_G3RESD14 	.equ	0xf00213b8	; Group 3 Result Reg. 14, Debug
EVADC_G3RESD15 	.equ	0xf00213bc	; Group 3 Result Reg. 15, Debug
EVADC_G3RESD2  	.equ	0xf0021388	; Group 3 Result Reg. 2, Debug
EVADC_G3RESD3  	.equ	0xf002138c	; Group 3 Result Reg. 3, Debug
EVADC_G3RESD4  	.equ	0xf0021390	; Group 3 Result Reg. 4, Debug
EVADC_G3RESD5  	.equ	0xf0021394	; Group 3 Result Reg. 5, Debug
EVADC_G3RESD6  	.equ	0xf0021398	; Group 3 Result Reg. 6, Debug
EVADC_G3RESD7  	.equ	0xf002139c	; Group 3 Result Reg. 7, Debug
EVADC_G3RESD8  	.equ	0xf00213a0	; Group 3 Result Reg. 8, Debug
EVADC_G3RESD9  	.equ	0xf00213a4	; Group 3 Result Reg. 9, Debug
EVADC_G3REVNP0 	.equ	0xf00211b0	; Result Event Node Pointer Register 0, Group 3
EVADC_G3REVNP1 	.equ	0xf00211b4	; Result Event Node Pointer Register 1, Group 3
EVADC_G3SEFCLR 	.equ	0xf0021198	; Source Event Flag Clear Reg., Group 3
EVADC_G3SEFLAG 	.equ	0xf0021188	; Source Event Flag Register, Group 3
EVADC_G3SEVNP  	.equ	0xf00211c0	; Source Event Node Pointer Reg., Group 3
EVADC_G3SRACT  	.equ	0xf00211c8	; Service Request Software Activation Trigger, Group 3
EVADC_G3SYNCTR 	.equ	0xf00210c0	; Synchronization Control Register, Group 3
EVADC_G3TRCTR  	.equ	0xf0021154	; Trigger Control Register, Group 3
EVADC_G3VFR    	.equ	0xf00211f8	; Valid Flag Register, Group 3
EVADC_G4ALIAS  	.equ	0xf00214b0	; Alias Register, Group 4
EVADC_G4ANCFG  	.equ	0xf0021488	; Analog Fct. Config. Register, Group 4
EVADC_G4ARBCFG 	.equ	0xf0021480	; Arbitration Config. Register, Group 4
EVADC_G4ARBPR  	.equ	0xf0021484	; Arbitration Priority Register, Group 4
EVADC_G4BOUND  	.equ	0xf00214b8	; Boundary Select Register, Group 4
EVADC_G4CEFCLR 	.equ	0xf0021590	; Channel Event Flag Clear Register, Group 4
EVADC_G4CEFLAG 	.equ	0xf0021580	; Channel Event Flag Register, Group 4
EVADC_G4CEVNP0 	.equ	0xf00215a0	; Channel Event Node Pointer Register 0, Group 4
EVADC_G4CHCTR0 	.equ	0xf0021600	; Group 4, Channel 0 Ctrl. Reg.
EVADC_G4CHCTR1 	.equ	0xf0021604	; Group 4, Channel 1 Ctrl. Reg.
EVADC_G4CHCTR2 	.equ	0xf0021608	; Group 4, Channel 2 Ctrl. Reg.
EVADC_G4CHCTR3 	.equ	0xf002160c	; Group 4, Channel 3 Ctrl. Reg.
EVADC_G4CHCTR4 	.equ	0xf0021610	; Group 4, Channel 4 Ctrl. Reg.
EVADC_G4CHCTR5 	.equ	0xf0021614	; Group 4, Channel 5 Ctrl. Reg.
EVADC_G4CHCTR6 	.equ	0xf0021618	; Group 4, Channel 6 Ctrl. Reg.
EVADC_G4CHCTR7 	.equ	0xf002161c	; Group 4, Channel 7 Ctrl. Reg.
EVADC_G4EMUXCS 	.equ	0xf00215f4	; External Multiplexer Channel Select Register, Group 4
EVADC_G4EMUXCTR	.equ	0xf00215f0	; External Multiplexer Control Reg., Group 4
EVADC_G4ICLASS0	.equ	0xf00214a0	; Input Class Register 0, Group 4
EVADC_G4ICLASS1	.equ	0xf00214a4	; Input Class Register 1, Group 4
EVADC_G4Q0R0   	.equ	0xf002150c	; Queue 0 Register 0, Group 4
EVADC_G4Q0R1   	.equ	0xf002152c	; Queue 1 Register 0, Group 4
EVADC_G4Q0R2   	.equ	0xf002154c	; Queue 2 Register 0, Group 4
EVADC_G4QBUR0  	.equ	0xf0021410	; Queue 0 Backup Register, Group 4
EVADC_G4QBUR1  	.equ	0xf0021430	; Queue 1 Backup Register, Group 4
EVADC_G4QBUR2  	.equ	0xf0021450	; Queue 2 Backup Register, Group 4
EVADC_G4QCTRL0 	.equ	0xf0021500	; Queue 0 Source Contr. Register, Group 4
EVADC_G4QCTRL1 	.equ	0xf0021520	; Queue 1 Source Contr. Register, Group 4
EVADC_G4QCTRL2 	.equ	0xf0021540	; Queue 2 Source Contr. Register, Group 4
EVADC_G4QINR0  	.equ	0xf0021510	; Queue 0 Input Register, Group 4
EVADC_G4QINR1  	.equ	0xf0021530	; Queue 1 Input Register, Group 4
EVADC_G4QINR2  	.equ	0xf0021550	; Queue 2 Input Register, Group 4
EVADC_G4QMR0   	.equ	0xf0021504	; Queue 0 Mode Register, Group 4
EVADC_G4QMR1   	.equ	0xf0021524	; Queue 1 Mode Register, Group 4
EVADC_G4QMR2   	.equ	0xf0021544	; Queue 2 Mode Register, Group 4
EVADC_G4QSR0   	.equ	0xf0021508	; Queue 0 Status Register, Group 4
EVADC_G4QSR1   	.equ	0xf0021528	; Queue 2 Status Register, Group 4
EVADC_G4QSR2   	.equ	0xf0021548	; Queue 2 Status Register, Group 4
EVADC_G4RCR0   	.equ	0xf0021680	; Group 4 Result Control Reg. 0
EVADC_G4RCR1   	.equ	0xf0021684	; Group 4 Result Control Reg. 1
EVADC_G4RCR10  	.equ	0xf00216a8	; Group 4 Result Control Reg. 10
EVADC_G4RCR11  	.equ	0xf00216ac	; Group 4 Result Control Reg. 11
EVADC_G4RCR12  	.equ	0xf00216b0	; Group 4 Result Control Reg. 12
EVADC_G4RCR13  	.equ	0xf00216b4	; Group 4 Result Control Reg. 13
EVADC_G4RCR14  	.equ	0xf00216b8	; Group 4 Result Control Reg. 14
EVADC_G4RCR15  	.equ	0xf00216bc	; Group 4 Result Control Reg. 15
EVADC_G4RCR2   	.equ	0xf0021688	; Group 4 Result Control Reg. 2
EVADC_G4RCR3   	.equ	0xf002168c	; Group 4 Result Control Reg. 3
EVADC_G4RCR4   	.equ	0xf0021690	; Group 4 Result Control Reg. 4
EVADC_G4RCR5   	.equ	0xf0021694	; Group 4 Result Control Reg. 5
EVADC_G4RCR6   	.equ	0xf0021698	; Group 4 Result Control Reg. 6
EVADC_G4RCR7   	.equ	0xf002169c	; Group 4 Result Control Reg. 7
EVADC_G4RCR8   	.equ	0xf00216a0	; Group 4 Result Control Reg. 8
EVADC_G4RCR9   	.equ	0xf00216a4	; Group 4 Result Control Reg. 9
EVADC_G4REFCLR 	.equ	0xf0021594	; Result Event Flag Clear Register, Group 4
EVADC_G4REFLAG 	.equ	0xf0021584	; Result Event Flag Register, Group 4
EVADC_G4REQTM0 	.equ	0xf0021518	; Queue 0 Requ. Timer Mode Reg., Group 4
EVADC_G4REQTM1 	.equ	0xf0021538	; Queue 1 Requ. Timer Mode Reg., Group 4
EVADC_G4REQTM2 	.equ	0xf0021558	; Queue 2 Requ. Timer Mode Reg., Group 4
EVADC_G4REQTS0 	.equ	0xf002151c	; Queue 0 Requ. Timer Status Reg., Group 4
EVADC_G4REQTS1 	.equ	0xf002153c	; Queue 1 Requ. Timer Status Reg., Group 4
EVADC_G4REQTS2 	.equ	0xf002155c	; Queue 2 Requ. Timer Status Reg., Group 4
EVADC_G4RES0   	.equ	0xf0021700	; Group 4 Result Register 0
EVADC_G4RES1   	.equ	0xf0021704	; Group 4 Result Register 1
EVADC_G4RES10  	.equ	0xf0021728	; Group 4 Result Register 10
EVADC_G4RES11  	.equ	0xf002172c	; Group 4 Result Register 11
EVADC_G4RES12  	.equ	0xf0021730	; Group 4 Result Register 12
EVADC_G4RES13  	.equ	0xf0021734	; Group 4 Result Register 13
EVADC_G4RES14  	.equ	0xf0021738	; Group 4 Result Register 14
EVADC_G4RES15  	.equ	0xf002173c	; Group 4 Result Register 15
EVADC_G4RES2   	.equ	0xf0021708	; Group 4 Result Register 2
EVADC_G4RES3   	.equ	0xf002170c	; Group 4 Result Register 3
EVADC_G4RES4   	.equ	0xf0021710	; Group 4 Result Register 4
EVADC_G4RES5   	.equ	0xf0021714	; Group 4 Result Register 5
EVADC_G4RES6   	.equ	0xf0021718	; Group 4 Result Register 6
EVADC_G4RES7   	.equ	0xf002171c	; Group 4 Result Register 7
EVADC_G4RES8   	.equ	0xf0021720	; Group 4 Result Register 8
EVADC_G4RES9   	.equ	0xf0021724	; Group 4 Result Register 9
EVADC_G4RESD0  	.equ	0xf0021780	; Group 4 Result Reg. 0, Debug
EVADC_G4RESD1  	.equ	0xf0021784	; Group 4 Result Reg. 1, Debug
EVADC_G4RESD10 	.equ	0xf00217a8	; Group 4 Result Reg. 10, Debug
EVADC_G4RESD11 	.equ	0xf00217ac	; Group 4 Result Reg. 11, Debug
EVADC_G4RESD12 	.equ	0xf00217b0	; Group 4 Result Reg. 12, Debug
EVADC_G4RESD13 	.equ	0xf00217b4	; Group 4 Result Reg. 13, Debug
EVADC_G4RESD14 	.equ	0xf00217b8	; Group 4 Result Reg. 14, Debug
EVADC_G4RESD15 	.equ	0xf00217bc	; Group 4 Result Reg. 15, Debug
EVADC_G4RESD2  	.equ	0xf0021788	; Group 4 Result Reg. 2, Debug
EVADC_G4RESD3  	.equ	0xf002178c	; Group 4 Result Reg. 3, Debug
EVADC_G4RESD4  	.equ	0xf0021790	; Group 4 Result Reg. 4, Debug
EVADC_G4RESD5  	.equ	0xf0021794	; Group 4 Result Reg. 5, Debug
EVADC_G4RESD6  	.equ	0xf0021798	; Group 4 Result Reg. 6, Debug
EVADC_G4RESD7  	.equ	0xf002179c	; Group 4 Result Reg. 7, Debug
EVADC_G4RESD8  	.equ	0xf00217a0	; Group 4 Result Reg. 8, Debug
EVADC_G4RESD9  	.equ	0xf00217a4	; Group 4 Result Reg. 9, Debug
EVADC_G4REVNP0 	.equ	0xf00215b0	; Result Event Node Pointer Register 0, Group 4
EVADC_G4REVNP1 	.equ	0xf00215b4	; Result Event Node Pointer Register 1, Group 4
EVADC_G4SEFCLR 	.equ	0xf0021598	; Source Event Flag Clear Reg., Group 4
EVADC_G4SEFLAG 	.equ	0xf0021588	; Source Event Flag Register, Group 4
EVADC_G4SEVNP  	.equ	0xf00215c0	; Source Event Node Pointer Reg., Group 4
EVADC_G4SRACT  	.equ	0xf00215c8	; Service Request Software Activation Trigger, Group 4
EVADC_G4SYNCTR 	.equ	0xf00214c0	; Synchronization Control Register, Group 4
EVADC_G4TRCTR  	.equ	0xf0021554	; Trigger Control Register, Group 4
EVADC_G4VFR    	.equ	0xf00215f8	; Valid Flag Register, Group 4
EVADC_G5ALIAS  	.equ	0xf00218b0	; Alias Register, Group 5
EVADC_G5ANCFG  	.equ	0xf0021888	; Analog Fct. Config. Register, Group 5
EVADC_G5ARBCFG 	.equ	0xf0021880	; Arbitration Config. Register, Group 5
EVADC_G5ARBPR  	.equ	0xf0021884	; Arbitration Priority Register, Group 5
EVADC_G5BOUND  	.equ	0xf00218b8	; Boundary Select Register, Group 5
EVADC_G5CEFCLR 	.equ	0xf0021990	; Channel Event Flag Clear Register, Group 5
EVADC_G5CEFLAG 	.equ	0xf0021980	; Channel Event Flag Register, Group 5
EVADC_G5CEVNP0 	.equ	0xf00219a0	; Channel Event Node Pointer Register 0, Group 5
EVADC_G5CHCTR0 	.equ	0xf0021a00	; Group 5, Channel 0 Ctrl. Reg.
EVADC_G5CHCTR1 	.equ	0xf0021a04	; Group 5, Channel 1 Ctrl. Reg.
EVADC_G5CHCTR2 	.equ	0xf0021a08	; Group 5, Channel 2 Ctrl. Reg.
EVADC_G5CHCTR3 	.equ	0xf0021a0c	; Group 5, Channel 3 Ctrl. Reg.
EVADC_G5CHCTR4 	.equ	0xf0021a10	; Group 5, Channel 4 Ctrl. Reg.
EVADC_G5CHCTR5 	.equ	0xf0021a14	; Group 5, Channel 5 Ctrl. Reg.
EVADC_G5CHCTR6 	.equ	0xf0021a18	; Group 5, Channel 6 Ctrl. Reg.
EVADC_G5CHCTR7 	.equ	0xf0021a1c	; Group 5, Channel 7 Ctrl. Reg.
EVADC_G5EMUXCS 	.equ	0xf00219f4	; External Multiplexer Channel Select Register, Group 5
EVADC_G5EMUXCTR	.equ	0xf00219f0	; External Multiplexer Control Reg., Group 5
EVADC_G5ICLASS0	.equ	0xf00218a0	; Input Class Register 0, Group 5
EVADC_G5ICLASS1	.equ	0xf00218a4	; Input Class Register 1, Group 5
EVADC_G5Q0R0   	.equ	0xf002190c	; Queue 0 Register 0, Group 5
EVADC_G5Q0R1   	.equ	0xf002192c	; Queue 1 Register 0, Group 5
EVADC_G5Q0R2   	.equ	0xf002194c	; Queue 2 Register 0, Group 5
EVADC_G5QBUR0  	.equ	0xf0021810	; Queue 0 Backup Register, Group 5
EVADC_G5QBUR1  	.equ	0xf0021830	; Queue 1 Backup Register, Group 5
EVADC_G5QBUR2  	.equ	0xf0021850	; Queue 2 Backup Register, Group 5
EVADC_G5QCTRL0 	.equ	0xf0021900	; Queue 0 Source Contr. Register, Group 5
EVADC_G5QCTRL1 	.equ	0xf0021920	; Queue 1 Source Contr. Register, Group 5
EVADC_G5QCTRL2 	.equ	0xf0021940	; Queue 2 Source Contr. Register, Group 5
EVADC_G5QINR0  	.equ	0xf0021910	; Queue 0 Input Register, Group 5
EVADC_G5QINR1  	.equ	0xf0021930	; Queue 1 Input Register, Group 5
EVADC_G5QINR2  	.equ	0xf0021950	; Queue 2 Input Register, Group 5
EVADC_G5QMR0   	.equ	0xf0021904	; Queue 0 Mode Register, Group 5
EVADC_G5QMR1   	.equ	0xf0021924	; Queue 1 Mode Register, Group 5
EVADC_G5QMR2   	.equ	0xf0021944	; Queue 2 Mode Register, Group 5
EVADC_G5QSR0   	.equ	0xf0021908	; Queue 0 Status Register, Group 5
EVADC_G5QSR1   	.equ	0xf0021928	; Queue 2 Status Register, Group 5
EVADC_G5QSR2   	.equ	0xf0021948	; Queue 2 Status Register, Group 5
EVADC_G5RCR0   	.equ	0xf0021a80	; Group 5 Result Control Reg. 0
EVADC_G5RCR1   	.equ	0xf0021a84	; Group 5 Result Control Reg. 1
EVADC_G5RCR10  	.equ	0xf0021aa8	; Group 5 Result Control Reg. 10
EVADC_G5RCR11  	.equ	0xf0021aac	; Group 5 Result Control Reg. 11
EVADC_G5RCR12  	.equ	0xf0021ab0	; Group 5 Result Control Reg. 12
EVADC_G5RCR13  	.equ	0xf0021ab4	; Group 5 Result Control Reg. 13
EVADC_G5RCR14  	.equ	0xf0021ab8	; Group 5 Result Control Reg. 14
EVADC_G5RCR15  	.equ	0xf0021abc	; Group 5 Result Control Reg. 15
EVADC_G5RCR2   	.equ	0xf0021a88	; Group 5 Result Control Reg. 2
EVADC_G5RCR3   	.equ	0xf0021a8c	; Group 5 Result Control Reg. 3
EVADC_G5RCR4   	.equ	0xf0021a90	; Group 5 Result Control Reg. 4
EVADC_G5RCR5   	.equ	0xf0021a94	; Group 5 Result Control Reg. 5
EVADC_G5RCR6   	.equ	0xf0021a98	; Group 5 Result Control Reg. 6
EVADC_G5RCR7   	.equ	0xf0021a9c	; Group 5 Result Control Reg. 7
EVADC_G5RCR8   	.equ	0xf0021aa0	; Group 5 Result Control Reg. 8
EVADC_G5RCR9   	.equ	0xf0021aa4	; Group 5 Result Control Reg. 9
EVADC_G5REFCLR 	.equ	0xf0021994	; Result Event Flag Clear Register, Group 5
EVADC_G5REFLAG 	.equ	0xf0021984	; Result Event Flag Register, Group 5
EVADC_G5REQTM0 	.equ	0xf0021918	; Queue 0 Requ. Timer Mode Reg., Group 5
EVADC_G5REQTM1 	.equ	0xf0021938	; Queue 1 Requ. Timer Mode Reg., Group 5
EVADC_G5REQTM2 	.equ	0xf0021958	; Queue 2 Requ. Timer Mode Reg., Group 5
EVADC_G5REQTS0 	.equ	0xf002191c	; Queue 0 Requ. Timer Status Reg., Group 5
EVADC_G5REQTS1 	.equ	0xf002193c	; Queue 1 Requ. Timer Status Reg., Group 5
EVADC_G5REQTS2 	.equ	0xf002195c	; Queue 2 Requ. Timer Status Reg., Group 5
EVADC_G5RES0   	.equ	0xf0021b00	; Group 5 Result Register 0
EVADC_G5RES1   	.equ	0xf0021b04	; Group 5 Result Register 1
EVADC_G5RES10  	.equ	0xf0021b28	; Group 5 Result Register 10
EVADC_G5RES11  	.equ	0xf0021b2c	; Group 5 Result Register 11
EVADC_G5RES12  	.equ	0xf0021b30	; Group 5 Result Register 12
EVADC_G5RES13  	.equ	0xf0021b34	; Group 5 Result Register 13
EVADC_G5RES14  	.equ	0xf0021b38	; Group 5 Result Register 14
EVADC_G5RES15  	.equ	0xf0021b3c	; Group 5 Result Register 15
EVADC_G5RES2   	.equ	0xf0021b08	; Group 5 Result Register 2
EVADC_G5RES3   	.equ	0xf0021b0c	; Group 5 Result Register 3
EVADC_G5RES4   	.equ	0xf0021b10	; Group 5 Result Register 4
EVADC_G5RES5   	.equ	0xf0021b14	; Group 5 Result Register 5
EVADC_G5RES6   	.equ	0xf0021b18	; Group 5 Result Register 6
EVADC_G5RES7   	.equ	0xf0021b1c	; Group 5 Result Register 7
EVADC_G5RES8   	.equ	0xf0021b20	; Group 5 Result Register 8
EVADC_G5RES9   	.equ	0xf0021b24	; Group 5 Result Register 9
EVADC_G5RESD0  	.equ	0xf0021b80	; Group 5 Result Reg. 0, Debug
EVADC_G5RESD1  	.equ	0xf0021b84	; Group 5 Result Reg. 1, Debug
EVADC_G5RESD10 	.equ	0xf0021ba8	; Group 5 Result Reg. 10, Debug
EVADC_G5RESD11 	.equ	0xf0021bac	; Group 5 Result Reg. 11, Debug
EVADC_G5RESD12 	.equ	0xf0021bb0	; Group 5 Result Reg. 12, Debug
EVADC_G5RESD13 	.equ	0xf0021bb4	; Group 5 Result Reg. 13, Debug
EVADC_G5RESD14 	.equ	0xf0021bb8	; Group 5 Result Reg. 14, Debug
EVADC_G5RESD15 	.equ	0xf0021bbc	; Group 5 Result Reg. 15, Debug
EVADC_G5RESD2  	.equ	0xf0021b88	; Group 5 Result Reg. 2, Debug
EVADC_G5RESD3  	.equ	0xf0021b8c	; Group 5 Result Reg. 3, Debug
EVADC_G5RESD4  	.equ	0xf0021b90	; Group 5 Result Reg. 4, Debug
EVADC_G5RESD5  	.equ	0xf0021b94	; Group 5 Result Reg. 5, Debug
EVADC_G5RESD6  	.equ	0xf0021b98	; Group 5 Result Reg. 6, Debug
EVADC_G5RESD7  	.equ	0xf0021b9c	; Group 5 Result Reg. 7, Debug
EVADC_G5RESD8  	.equ	0xf0021ba0	; Group 5 Result Reg. 8, Debug
EVADC_G5RESD9  	.equ	0xf0021ba4	; Group 5 Result Reg. 9, Debug
EVADC_G5REVNP0 	.equ	0xf00219b0	; Result Event Node Pointer Register 0, Group 5
EVADC_G5REVNP1 	.equ	0xf00219b4	; Result Event Node Pointer Register 1, Group 5
EVADC_G5SEFCLR 	.equ	0xf0021998	; Source Event Flag Clear Reg., Group 5
EVADC_G5SEFLAG 	.equ	0xf0021988	; Source Event Flag Register, Group 5
EVADC_G5SEVNP  	.equ	0xf00219c0	; Source Event Node Pointer Reg., Group 5
EVADC_G5SRACT  	.equ	0xf00219c8	; Service Request Software Activation Trigger, Group 5
EVADC_G5SYNCTR 	.equ	0xf00218c0	; Synchronization Control Register, Group 5
EVADC_G5TRCTR  	.equ	0xf0021954	; Trigger Control Register, Group 5
EVADC_G5VFR    	.equ	0xf00219f8	; Valid Flag Register, Group 5
EVADC_G6ALIAS  	.equ	0xf0021cb0	; Alias Register, Group 6
EVADC_G6ANCFG  	.equ	0xf0021c88	; Analog Fct. Config. Register, Group 6
EVADC_G6ARBCFG 	.equ	0xf0021c80	; Arbitration Config. Register, Group 6
EVADC_G6ARBPR  	.equ	0xf0021c84	; Arbitration Priority Register, Group 6
EVADC_G6BOUND  	.equ	0xf0021cb8	; Boundary Select Register, Group 6
EVADC_G6CEFCLR 	.equ	0xf0021d90	; Channel Event Flag Clear Register, Group 6
EVADC_G6CEFLAG 	.equ	0xf0021d80	; Channel Event Flag Register, Group 6
EVADC_G6CEVNP0 	.equ	0xf0021da0	; Channel Event Node Pointer Register 0, Group 6
EVADC_G6CHCTR0 	.equ	0xf0021e00	; Group 6, Channel 0 Ctrl. Reg.
EVADC_G6CHCTR1 	.equ	0xf0021e04	; Group 6, Channel 1 Ctrl. Reg.
EVADC_G6CHCTR2 	.equ	0xf0021e08	; Group 6, Channel 2 Ctrl. Reg.
EVADC_G6CHCTR3 	.equ	0xf0021e0c	; Group 6, Channel 3 Ctrl. Reg.
EVADC_G6CHCTR4 	.equ	0xf0021e10	; Group 6, Channel 4 Ctrl. Reg.
EVADC_G6CHCTR5 	.equ	0xf0021e14	; Group 6, Channel 5 Ctrl. Reg.
EVADC_G6CHCTR6 	.equ	0xf0021e18	; Group 6, Channel 6 Ctrl. Reg.
EVADC_G6CHCTR7 	.equ	0xf0021e1c	; Group 6, Channel 7 Ctrl. Reg.
EVADC_G6EMUXCS 	.equ	0xf0021df4	; External Multiplexer Channel Select Register, Group 6
EVADC_G6EMUXCTR	.equ	0xf0021df0	; External Multiplexer Control Reg., Group 6
EVADC_G6ICLASS0	.equ	0xf0021ca0	; Input Class Register 0, Group 6
EVADC_G6ICLASS1	.equ	0xf0021ca4	; Input Class Register 1, Group 6
EVADC_G6Q0R0   	.equ	0xf0021d0c	; Queue 0 Register 0, Group 6
EVADC_G6Q0R1   	.equ	0xf0021d2c	; Queue 1 Register 0, Group 6
EVADC_G6Q0R2   	.equ	0xf0021d4c	; Queue 2 Register 0, Group 6
EVADC_G6QBUR0  	.equ	0xf0021c10	; Queue 0 Backup Register, Group 6
EVADC_G6QBUR1  	.equ	0xf0021c30	; Queue 1 Backup Register, Group 6
EVADC_G6QBUR2  	.equ	0xf0021c50	; Queue 2 Backup Register, Group 6
EVADC_G6QCTRL0 	.equ	0xf0021d00	; Queue 0 Source Contr. Register, Group 6
EVADC_G6QCTRL1 	.equ	0xf0021d20	; Queue 1 Source Contr. Register, Group 6
EVADC_G6QCTRL2 	.equ	0xf0021d40	; Queue 2 Source Contr. Register, Group 6
EVADC_G6QINR0  	.equ	0xf0021d10	; Queue 0 Input Register, Group 6
EVADC_G6QINR1  	.equ	0xf0021d30	; Queue 1 Input Register, Group 6
EVADC_G6QINR2  	.equ	0xf0021d50	; Queue 2 Input Register, Group 6
EVADC_G6QMR0   	.equ	0xf0021d04	; Queue 0 Mode Register, Group 6
EVADC_G6QMR1   	.equ	0xf0021d24	; Queue 1 Mode Register, Group 6
EVADC_G6QMR2   	.equ	0xf0021d44	; Queue 2 Mode Register, Group 6
EVADC_G6QSR0   	.equ	0xf0021d08	; Queue 0 Status Register, Group 6
EVADC_G6QSR1   	.equ	0xf0021d28	; Queue 2 Status Register, Group 6
EVADC_G6QSR2   	.equ	0xf0021d48	; Queue 2 Status Register, Group 6
EVADC_G6RCR0   	.equ	0xf0021e80	; Group 6 Result Control Reg. 0
EVADC_G6RCR1   	.equ	0xf0021e84	; Group 6 Result Control Reg. 1
EVADC_G6RCR10  	.equ	0xf0021ea8	; Group 6 Result Control Reg. 10
EVADC_G6RCR11  	.equ	0xf0021eac	; Group 6 Result Control Reg. 11
EVADC_G6RCR12  	.equ	0xf0021eb0	; Group 6 Result Control Reg. 12
EVADC_G6RCR13  	.equ	0xf0021eb4	; Group 6 Result Control Reg. 13
EVADC_G6RCR14  	.equ	0xf0021eb8	; Group 6 Result Control Reg. 14
EVADC_G6RCR15  	.equ	0xf0021ebc	; Group 6 Result Control Reg. 15
EVADC_G6RCR2   	.equ	0xf0021e88	; Group 6 Result Control Reg. 2
EVADC_G6RCR3   	.equ	0xf0021e8c	; Group 6 Result Control Reg. 3
EVADC_G6RCR4   	.equ	0xf0021e90	; Group 6 Result Control Reg. 4
EVADC_G6RCR5   	.equ	0xf0021e94	; Group 6 Result Control Reg. 5
EVADC_G6RCR6   	.equ	0xf0021e98	; Group 6 Result Control Reg. 6
EVADC_G6RCR7   	.equ	0xf0021e9c	; Group 6 Result Control Reg. 7
EVADC_G6RCR8   	.equ	0xf0021ea0	; Group 6 Result Control Reg. 8
EVADC_G6RCR9   	.equ	0xf0021ea4	; Group 6 Result Control Reg. 9
EVADC_G6REFCLR 	.equ	0xf0021d94	; Result Event Flag Clear Register, Group 6
EVADC_G6REFLAG 	.equ	0xf0021d84	; Result Event Flag Register, Group 6
EVADC_G6REQTM0 	.equ	0xf0021d18	; Queue 0 Requ. Timer Mode Reg., Group 6
EVADC_G6REQTM1 	.equ	0xf0021d38	; Queue 1 Requ. Timer Mode Reg., Group 6
EVADC_G6REQTM2 	.equ	0xf0021d58	; Queue 2 Requ. Timer Mode Reg., Group 6
EVADC_G6REQTS0 	.equ	0xf0021d1c	; Queue 0 Requ. Timer Status Reg., Group 6
EVADC_G6REQTS1 	.equ	0xf0021d3c	; Queue 1 Requ. Timer Status Reg., Group 6
EVADC_G6REQTS2 	.equ	0xf0021d5c	; Queue 2 Requ. Timer Status Reg., Group 6
EVADC_G6RES0   	.equ	0xf0021f00	; Group 6 Result Register 0
EVADC_G6RES1   	.equ	0xf0021f04	; Group 6 Result Register 1
EVADC_G6RES10  	.equ	0xf0021f28	; Group 6 Result Register 10
EVADC_G6RES11  	.equ	0xf0021f2c	; Group 6 Result Register 11
EVADC_G6RES12  	.equ	0xf0021f30	; Group 6 Result Register 12
EVADC_G6RES13  	.equ	0xf0021f34	; Group 6 Result Register 13
EVADC_G6RES14  	.equ	0xf0021f38	; Group 6 Result Register 14
EVADC_G6RES15  	.equ	0xf0021f3c	; Group 6 Result Register 15
EVADC_G6RES2   	.equ	0xf0021f08	; Group 6 Result Register 2
EVADC_G6RES3   	.equ	0xf0021f0c	; Group 6 Result Register 3
EVADC_G6RES4   	.equ	0xf0021f10	; Group 6 Result Register 4
EVADC_G6RES5   	.equ	0xf0021f14	; Group 6 Result Register 5
EVADC_G6RES6   	.equ	0xf0021f18	; Group 6 Result Register 6
EVADC_G6RES7   	.equ	0xf0021f1c	; Group 6 Result Register 7
EVADC_G6RES8   	.equ	0xf0021f20	; Group 6 Result Register 8
EVADC_G6RES9   	.equ	0xf0021f24	; Group 6 Result Register 9
EVADC_G6RESD0  	.equ	0xf0021f80	; Group 6 Result Reg. 0, Debug
EVADC_G6RESD1  	.equ	0xf0021f84	; Group 6 Result Reg. 1, Debug
EVADC_G6RESD10 	.equ	0xf0021fa8	; Group 6 Result Reg. 10, Debug
EVADC_G6RESD11 	.equ	0xf0021fac	; Group 6 Result Reg. 11, Debug
EVADC_G6RESD12 	.equ	0xf0021fb0	; Group 6 Result Reg. 12, Debug
EVADC_G6RESD13 	.equ	0xf0021fb4	; Group 6 Result Reg. 13, Debug
EVADC_G6RESD14 	.equ	0xf0021fb8	; Group 6 Result Reg. 14, Debug
EVADC_G6RESD15 	.equ	0xf0021fbc	; Group 6 Result Reg. 15, Debug
EVADC_G6RESD2  	.equ	0xf0021f88	; Group 6 Result Reg. 2, Debug
EVADC_G6RESD3  	.equ	0xf0021f8c	; Group 6 Result Reg. 3, Debug
EVADC_G6RESD4  	.equ	0xf0021f90	; Group 6 Result Reg. 4, Debug
EVADC_G6RESD5  	.equ	0xf0021f94	; Group 6 Result Reg. 5, Debug
EVADC_G6RESD6  	.equ	0xf0021f98	; Group 6 Result Reg. 6, Debug
EVADC_G6RESD7  	.equ	0xf0021f9c	; Group 6 Result Reg. 7, Debug
EVADC_G6RESD8  	.equ	0xf0021fa0	; Group 6 Result Reg. 8, Debug
EVADC_G6RESD9  	.equ	0xf0021fa4	; Group 6 Result Reg. 9, Debug
EVADC_G6REVNP0 	.equ	0xf0021db0	; Result Event Node Pointer Register 0, Group 6
EVADC_G6REVNP1 	.equ	0xf0021db4	; Result Event Node Pointer Register 1, Group 6
EVADC_G6SEFCLR 	.equ	0xf0021d98	; Source Event Flag Clear Reg., Group 6
EVADC_G6SEFLAG 	.equ	0xf0021d88	; Source Event Flag Register, Group 6
EVADC_G6SEVNP  	.equ	0xf0021dc0	; Source Event Node Pointer Reg., Group 6
EVADC_G6SRACT  	.equ	0xf0021dc8	; Service Request Software Activation Trigger, Group 6
EVADC_G6SYNCTR 	.equ	0xf0021cc0	; Synchronization Control Register, Group 6
EVADC_G6TRCTR  	.equ	0xf0021d54	; Trigger Control Register, Group 6
EVADC_G6VFR    	.equ	0xf0021df8	; Valid Flag Register, Group 6
EVADC_G7ALIAS  	.equ	0xf00220b0	; Alias Register, Group 7
EVADC_G7ANCFG  	.equ	0xf0022088	; Analog Fct. Config. Register, Group 7
EVADC_G7ARBCFG 	.equ	0xf0022080	; Arbitration Config. Register, Group 7
EVADC_G7ARBPR  	.equ	0xf0022084	; Arbitration Priority Register, Group 7
EVADC_G7BOUND  	.equ	0xf00220b8	; Boundary Select Register, Group 7
EVADC_G7CEFCLR 	.equ	0xf0022190	; Channel Event Flag Clear Register, Group 7
EVADC_G7CEFLAG 	.equ	0xf0022180	; Channel Event Flag Register, Group 7
EVADC_G7CEVNP0 	.equ	0xf00221a0	; Channel Event Node Pointer Register 0, Group 7
EVADC_G7CHCTR0 	.equ	0xf0022200	; Group 7, Channel 0 Ctrl. Reg.
EVADC_G7CHCTR1 	.equ	0xf0022204	; Group 7, Channel 1 Ctrl. Reg.
EVADC_G7CHCTR2 	.equ	0xf0022208	; Group 7, Channel 2 Ctrl. Reg.
EVADC_G7CHCTR3 	.equ	0xf002220c	; Group 7, Channel 3 Ctrl. Reg.
EVADC_G7CHCTR4 	.equ	0xf0022210	; Group 7, Channel 4 Ctrl. Reg.
EVADC_G7CHCTR5 	.equ	0xf0022214	; Group 7, Channel 5 Ctrl. Reg.
EVADC_G7CHCTR6 	.equ	0xf0022218	; Group 7, Channel 6 Ctrl. Reg.
EVADC_G7CHCTR7 	.equ	0xf002221c	; Group 7, Channel 7 Ctrl. Reg.
EVADC_G7EMUXCS 	.equ	0xf00221f4	; External Multiplexer Channel Select Register, Group 7
EVADC_G7EMUXCTR	.equ	0xf00221f0	; External Multiplexer Control Reg., Group 7
EVADC_G7ICLASS0	.equ	0xf00220a0	; Input Class Register 0, Group 7
EVADC_G7ICLASS1	.equ	0xf00220a4	; Input Class Register 1, Group 7
EVADC_G7Q0R0   	.equ	0xf002210c	; Queue 0 Register 0, Group 7
EVADC_G7Q0R1   	.equ	0xf002212c	; Queue 1 Register 0, Group 7
EVADC_G7Q0R2   	.equ	0xf002214c	; Queue 2 Register 0, Group 7
EVADC_G7QBUR0  	.equ	0xf0022010	; Queue 0 Backup Register, Group 7
EVADC_G7QBUR1  	.equ	0xf0022030	; Queue 1 Backup Register, Group 7
EVADC_G7QBUR2  	.equ	0xf0022050	; Queue 2 Backup Register, Group 7
EVADC_G7QCTRL0 	.equ	0xf0022100	; Queue 0 Source Contr. Register, Group 7
EVADC_G7QCTRL1 	.equ	0xf0022120	; Queue 1 Source Contr. Register, Group 7
EVADC_G7QCTRL2 	.equ	0xf0022140	; Queue 2 Source Contr. Register, Group 7
EVADC_G7QINR0  	.equ	0xf0022110	; Queue 0 Input Register, Group 7
EVADC_G7QINR1  	.equ	0xf0022130	; Queue 1 Input Register, Group 7
EVADC_G7QINR2  	.equ	0xf0022150	; Queue 2 Input Register, Group 7
EVADC_G7QMR0   	.equ	0xf0022104	; Queue 0 Mode Register, Group 7
EVADC_G7QMR1   	.equ	0xf0022124	; Queue 1 Mode Register, Group 7
EVADC_G7QMR2   	.equ	0xf0022144	; Queue 2 Mode Register, Group 7
EVADC_G7QSR0   	.equ	0xf0022108	; Queue 0 Status Register, Group 7
EVADC_G7QSR1   	.equ	0xf0022128	; Queue 2 Status Register, Group 7
EVADC_G7QSR2   	.equ	0xf0022148	; Queue 2 Status Register, Group 7
EVADC_G7RCR0   	.equ	0xf0022280	; Group 7 Result Control Reg. 0
EVADC_G7RCR1   	.equ	0xf0022284	; Group 7 Result Control Reg. 1
EVADC_G7RCR10  	.equ	0xf00222a8	; Group 7 Result Control Reg. 10
EVADC_G7RCR11  	.equ	0xf00222ac	; Group 7 Result Control Reg. 11
EVADC_G7RCR12  	.equ	0xf00222b0	; Group 7 Result Control Reg. 12
EVADC_G7RCR13  	.equ	0xf00222b4	; Group 7 Result Control Reg. 13
EVADC_G7RCR14  	.equ	0xf00222b8	; Group 7 Result Control Reg. 14
EVADC_G7RCR15  	.equ	0xf00222bc	; Group 7 Result Control Reg. 15
EVADC_G7RCR2   	.equ	0xf0022288	; Group 7 Result Control Reg. 2
EVADC_G7RCR3   	.equ	0xf002228c	; Group 7 Result Control Reg. 3
EVADC_G7RCR4   	.equ	0xf0022290	; Group 7 Result Control Reg. 4
EVADC_G7RCR5   	.equ	0xf0022294	; Group 7 Result Control Reg. 5
EVADC_G7RCR6   	.equ	0xf0022298	; Group 7 Result Control Reg. 6
EVADC_G7RCR7   	.equ	0xf002229c	; Group 7 Result Control Reg. 7
EVADC_G7RCR8   	.equ	0xf00222a0	; Group 7 Result Control Reg. 8
EVADC_G7RCR9   	.equ	0xf00222a4	; Group 7 Result Control Reg. 9
EVADC_G7REFCLR 	.equ	0xf0022194	; Result Event Flag Clear Register, Group 7
EVADC_G7REFLAG 	.equ	0xf0022184	; Result Event Flag Register, Group 7
EVADC_G7REQTM0 	.equ	0xf0022118	; Queue 0 Requ. Timer Mode Reg., Group 7
EVADC_G7REQTM1 	.equ	0xf0022138	; Queue 1 Requ. Timer Mode Reg., Group 7
EVADC_G7REQTM2 	.equ	0xf0022158	; Queue 2 Requ. Timer Mode Reg., Group 7
EVADC_G7REQTS0 	.equ	0xf002211c	; Queue 0 Requ. Timer Status Reg., Group 7
EVADC_G7REQTS1 	.equ	0xf002213c	; Queue 1 Requ. Timer Status Reg., Group 7
EVADC_G7REQTS2 	.equ	0xf002215c	; Queue 2 Requ. Timer Status Reg., Group 7
EVADC_G7RES0   	.equ	0xf0022300	; Group 7 Result Register 0
EVADC_G7RES1   	.equ	0xf0022304	; Group 7 Result Register 1
EVADC_G7RES10  	.equ	0xf0022328	; Group 7 Result Register 10
EVADC_G7RES11  	.equ	0xf002232c	; Group 7 Result Register 11
EVADC_G7RES12  	.equ	0xf0022330	; Group 7 Result Register 12
EVADC_G7RES13  	.equ	0xf0022334	; Group 7 Result Register 13
EVADC_G7RES14  	.equ	0xf0022338	; Group 7 Result Register 14
EVADC_G7RES15  	.equ	0xf002233c	; Group 7 Result Register 15
EVADC_G7RES2   	.equ	0xf0022308	; Group 7 Result Register 2
EVADC_G7RES3   	.equ	0xf002230c	; Group 7 Result Register 3
EVADC_G7RES4   	.equ	0xf0022310	; Group 7 Result Register 4
EVADC_G7RES5   	.equ	0xf0022314	; Group 7 Result Register 5
EVADC_G7RES6   	.equ	0xf0022318	; Group 7 Result Register 6
EVADC_G7RES7   	.equ	0xf002231c	; Group 7 Result Register 7
EVADC_G7RES8   	.equ	0xf0022320	; Group 7 Result Register 8
EVADC_G7RES9   	.equ	0xf0022324	; Group 7 Result Register 9
EVADC_G7RESD0  	.equ	0xf0022380	; Group 7 Result Reg. 0, Debug
EVADC_G7RESD1  	.equ	0xf0022384	; Group 7 Result Reg. 1, Debug
EVADC_G7RESD10 	.equ	0xf00223a8	; Group 7 Result Reg. 10, Debug
EVADC_G7RESD11 	.equ	0xf00223ac	; Group 7 Result Reg. 11, Debug
EVADC_G7RESD12 	.equ	0xf00223b0	; Group 7 Result Reg. 12, Debug
EVADC_G7RESD13 	.equ	0xf00223b4	; Group 7 Result Reg. 13, Debug
EVADC_G7RESD14 	.equ	0xf00223b8	; Group 7 Result Reg. 14, Debug
EVADC_G7RESD15 	.equ	0xf00223bc	; Group 7 Result Reg. 15, Debug
EVADC_G7RESD2  	.equ	0xf0022388	; Group 7 Result Reg. 2, Debug
EVADC_G7RESD3  	.equ	0xf002238c	; Group 7 Result Reg. 3, Debug
EVADC_G7RESD4  	.equ	0xf0022390	; Group 7 Result Reg. 4, Debug
EVADC_G7RESD5  	.equ	0xf0022394	; Group 7 Result Reg. 5, Debug
EVADC_G7RESD6  	.equ	0xf0022398	; Group 7 Result Reg. 6, Debug
EVADC_G7RESD7  	.equ	0xf002239c	; Group 7 Result Reg. 7, Debug
EVADC_G7RESD8  	.equ	0xf00223a0	; Group 7 Result Reg. 8, Debug
EVADC_G7RESD9  	.equ	0xf00223a4	; Group 7 Result Reg. 9, Debug
EVADC_G7REVNP0 	.equ	0xf00221b0	; Result Event Node Pointer Register 0, Group 7
EVADC_G7REVNP1 	.equ	0xf00221b4	; Result Event Node Pointer Register 1, Group 7
EVADC_G7SEFCLR 	.equ	0xf0022198	; Source Event Flag Clear Reg., Group 7
EVADC_G7SEFLAG 	.equ	0xf0022188	; Source Event Flag Register, Group 7
EVADC_G7SEVNP  	.equ	0xf00221c0	; Source Event Node Pointer Reg., Group 7
EVADC_G7SRACT  	.equ	0xf00221c8	; Service Request Software Activation Trigger, Group 7
EVADC_G7SYNCTR 	.equ	0xf00220c0	; Synchronization Control Register, Group 7
EVADC_G7TRCTR  	.equ	0xf0022154	; Trigger Control Register, Group 7
EVADC_G7VFR    	.equ	0xf00221f8	; Valid Flag Register, Group 7
EVADC_G8ALIAS  	.equ	0xf00224b0	; Alias Register, Group 8
EVADC_G8ANCFG  	.equ	0xf0022488	; Analog Fct. Config. Register, Group 8
EVADC_G8ARBCFG 	.equ	0xf0022480	; Arbitration Config. Register, Group 8
EVADC_G8ARBPR  	.equ	0xf0022484	; Arbitration Priority Register, Group 8
EVADC_G8BOUND  	.equ	0xf00224b8	; Boundary Select Register, Group 8
EVADC_G8CEFCLR 	.equ	0xf0022590	; Channel Event Flag Clear Register, Group 8
EVADC_G8CEFLAG 	.equ	0xf0022580	; Channel Event Flag Register, Group 8
EVADC_G8CEVNP0 	.equ	0xf00225a0	; Channel Event Node Pointer Register 0, Group 8
EVADC_G8CEVNP1 	.equ	0xf00225a4	; Channel Event Node Pointer Register 1, Group 8
EVADC_G8CHCTR0 	.equ	0xf0022600	; Group 8, Channel 0 Ctrl. Reg.
EVADC_G8CHCTR1 	.equ	0xf0022604	; Group 8, Channel 1 Ctrl. Reg.
EVADC_G8CHCTR10	.equ	0xf0022628	; Group 8, Channel 10 Ctrl. Reg.
EVADC_G8CHCTR11	.equ	0xf002262c	; Group 8, Channel 11 Ctrl. Reg.
EVADC_G8CHCTR12	.equ	0xf0022630	; Group 8, Channel 12 Ctrl. Reg.
EVADC_G8CHCTR13	.equ	0xf0022634	; Group 8, Channel 13 Ctrl. Reg.
EVADC_G8CHCTR14	.equ	0xf0022638	; Group 8, Channel 14 Ctrl. Reg.
EVADC_G8CHCTR15	.equ	0xf002263c	; Group 8, Channel 15 Ctrl. Reg.
EVADC_G8CHCTR2 	.equ	0xf0022608	; Group 8, Channel 2 Ctrl. Reg.
EVADC_G8CHCTR3 	.equ	0xf002260c	; Group 8, Channel 3 Ctrl. Reg.
EVADC_G8CHCTR4 	.equ	0xf0022610	; Group 8, Channel 4 Ctrl. Reg.
EVADC_G8CHCTR5 	.equ	0xf0022614	; Group 8, Channel 5 Ctrl. Reg.
EVADC_G8CHCTR6 	.equ	0xf0022618	; Group 8, Channel 6 Ctrl. Reg.
EVADC_G8CHCTR7 	.equ	0xf002261c	; Group 8, Channel 7 Ctrl. Reg.
EVADC_G8CHCTR8 	.equ	0xf0022620	; Group 8, Channel 8 Ctrl. Reg.
EVADC_G8CHCTR9 	.equ	0xf0022624	; Group 8, Channel 9 Ctrl. Reg.
EVADC_G8EMUXCS 	.equ	0xf00225f4	; External Multiplexer Channel Select Register, Group 8
EVADC_G8EMUXCTR	.equ	0xf00225f0	; External Multiplexer Control Reg., Group 8
EVADC_G8ICLASS0	.equ	0xf00224a0	; Input Class Register 0, Group 8
EVADC_G8ICLASS1	.equ	0xf00224a4	; Input Class Register 1, Group 8
EVADC_G8Q0R0   	.equ	0xf002250c	; Queue 0 Register 0, Group 8
EVADC_G8Q0R1   	.equ	0xf002252c	; Queue 1 Register 0, Group 8
EVADC_G8Q0R2   	.equ	0xf002254c	; Queue 2 Register 0, Group 8
EVADC_G8QBUR0  	.equ	0xf0022410	; Queue 0 Backup Register, Group 8
EVADC_G8QBUR1  	.equ	0xf0022430	; Queue 1 Backup Register, Group 8
EVADC_G8QBUR2  	.equ	0xf0022450	; Queue 2 Backup Register, Group 8
EVADC_G8QCTRL0 	.equ	0xf0022500	; Queue 0 Source Contr. Register, Group 8
EVADC_G8QCTRL1 	.equ	0xf0022520	; Queue 1 Source Contr. Register, Group 8
EVADC_G8QCTRL2 	.equ	0xf0022540	; Queue 2 Source Contr. Register, Group 8
EVADC_G8QINR0  	.equ	0xf0022510	; Queue 0 Input Register, Group 8
EVADC_G8QINR1  	.equ	0xf0022530	; Queue 1 Input Register, Group 8
EVADC_G8QINR2  	.equ	0xf0022550	; Queue 2 Input Register, Group 8
EVADC_G8QMR0   	.equ	0xf0022504	; Queue 0 Mode Register, Group 8
EVADC_G8QMR1   	.equ	0xf0022524	; Queue 1 Mode Register, Group 8
EVADC_G8QMR2   	.equ	0xf0022544	; Queue 2 Mode Register, Group 8
EVADC_G8QSR0   	.equ	0xf0022508	; Queue 0 Status Register, Group 8
EVADC_G8QSR1   	.equ	0xf0022528	; Queue 2 Status Register, Group 8
EVADC_G8QSR2   	.equ	0xf0022548	; Queue 2 Status Register, Group 8
EVADC_G8RCR0   	.equ	0xf0022680	; Group 8 Result Control Reg. 0
EVADC_G8RCR1   	.equ	0xf0022684	; Group 8 Result Control Reg. 1
EVADC_G8RCR10  	.equ	0xf00226a8	; Group 8 Result Control Reg. 10
EVADC_G8RCR11  	.equ	0xf00226ac	; Group 8 Result Control Reg. 11
EVADC_G8RCR12  	.equ	0xf00226b0	; Group 8 Result Control Reg. 12
EVADC_G8RCR13  	.equ	0xf00226b4	; Group 8 Result Control Reg. 13
EVADC_G8RCR14  	.equ	0xf00226b8	; Group 8 Result Control Reg. 14
EVADC_G8RCR15  	.equ	0xf00226bc	; Group 8 Result Control Reg. 15
EVADC_G8RCR2   	.equ	0xf0022688	; Group 8 Result Control Reg. 2
EVADC_G8RCR3   	.equ	0xf002268c	; Group 8 Result Control Reg. 3
EVADC_G8RCR4   	.equ	0xf0022690	; Group 8 Result Control Reg. 4
EVADC_G8RCR5   	.equ	0xf0022694	; Group 8 Result Control Reg. 5
EVADC_G8RCR6   	.equ	0xf0022698	; Group 8 Result Control Reg. 6
EVADC_G8RCR7   	.equ	0xf002269c	; Group 8 Result Control Reg. 7
EVADC_G8RCR8   	.equ	0xf00226a0	; Group 8 Result Control Reg. 8
EVADC_G8RCR9   	.equ	0xf00226a4	; Group 8 Result Control Reg. 9
EVADC_G8REFCLR 	.equ	0xf0022594	; Result Event Flag Clear Register, Group 8
EVADC_G8REFLAG 	.equ	0xf0022584	; Result Event Flag Register, Group 8
EVADC_G8REQTM0 	.equ	0xf0022518	; Queue 0 Requ. Timer Mode Reg., Group 8
EVADC_G8REQTM1 	.equ	0xf0022538	; Queue 1 Requ. Timer Mode Reg., Group 8
EVADC_G8REQTM2 	.equ	0xf0022558	; Queue 2 Requ. Timer Mode Reg., Group 8
EVADC_G8REQTS0 	.equ	0xf002251c	; Queue 0 Requ. Timer Status Reg., Group 8
EVADC_G8REQTS1 	.equ	0xf002253c	; Queue 1 Requ. Timer Status Reg., Group 8
EVADC_G8REQTS2 	.equ	0xf002255c	; Queue 2 Requ. Timer Status Reg., Group 8
EVADC_G8RES0   	.equ	0xf0022700	; Group 8 Result Register 0
EVADC_G8RES1   	.equ	0xf0022704	; Group 8 Result Register 1
EVADC_G8RES10  	.equ	0xf0022728	; Group 8 Result Register 10
EVADC_G8RES11  	.equ	0xf002272c	; Group 8 Result Register 11
EVADC_G8RES12  	.equ	0xf0022730	; Group 8 Result Register 12
EVADC_G8RES13  	.equ	0xf0022734	; Group 8 Result Register 13
EVADC_G8RES14  	.equ	0xf0022738	; Group 8 Result Register 14
EVADC_G8RES15  	.equ	0xf002273c	; Group 8 Result Register 15
EVADC_G8RES2   	.equ	0xf0022708	; Group 8 Result Register 2
EVADC_G8RES3   	.equ	0xf002270c	; Group 8 Result Register 3
EVADC_G8RES4   	.equ	0xf0022710	; Group 8 Result Register 4
EVADC_G8RES5   	.equ	0xf0022714	; Group 8 Result Register 5
EVADC_G8RES6   	.equ	0xf0022718	; Group 8 Result Register 6
EVADC_G8RES7   	.equ	0xf002271c	; Group 8 Result Register 7
EVADC_G8RES8   	.equ	0xf0022720	; Group 8 Result Register 8
EVADC_G8RES9   	.equ	0xf0022724	; Group 8 Result Register 9
EVADC_G8RESD0  	.equ	0xf0022780	; Group 8 Result Reg. 0, Debug
EVADC_G8RESD1  	.equ	0xf0022784	; Group 8 Result Reg. 1, Debug
EVADC_G8RESD10 	.equ	0xf00227a8	; Group 8 Result Reg. 10, Debug
EVADC_G8RESD11 	.equ	0xf00227ac	; Group 8 Result Reg. 11, Debug
EVADC_G8RESD12 	.equ	0xf00227b0	; Group 8 Result Reg. 12, Debug
EVADC_G8RESD13 	.equ	0xf00227b4	; Group 8 Result Reg. 13, Debug
EVADC_G8RESD14 	.equ	0xf00227b8	; Group 8 Result Reg. 14, Debug
EVADC_G8RESD15 	.equ	0xf00227bc	; Group 8 Result Reg. 15, Debug
EVADC_G8RESD2  	.equ	0xf0022788	; Group 8 Result Reg. 2, Debug
EVADC_G8RESD3  	.equ	0xf002278c	; Group 8 Result Reg. 3, Debug
EVADC_G8RESD4  	.equ	0xf0022790	; Group 8 Result Reg. 4, Debug
EVADC_G8RESD5  	.equ	0xf0022794	; Group 8 Result Reg. 5, Debug
EVADC_G8RESD6  	.equ	0xf0022798	; Group 8 Result Reg. 6, Debug
EVADC_G8RESD7  	.equ	0xf002279c	; Group 8 Result Reg. 7, Debug
EVADC_G8RESD8  	.equ	0xf00227a0	; Group 8 Result Reg. 8, Debug
EVADC_G8RESD9  	.equ	0xf00227a4	; Group 8 Result Reg. 9, Debug
EVADC_G8REVNP0 	.equ	0xf00225b0	; Result Event Node Pointer Register 0, Group 8
EVADC_G8REVNP1 	.equ	0xf00225b4	; Result Event Node Pointer Register 1, Group 8
EVADC_G8SEFCLR 	.equ	0xf0022598	; Source Event Flag Clear Reg., Group 8
EVADC_G8SEFLAG 	.equ	0xf0022588	; Source Event Flag Register, Group 8
EVADC_G8SEVNP  	.equ	0xf00225c0	; Source Event Node Pointer Reg., Group 8
EVADC_G8SRACT  	.equ	0xf00225c8	; Service Request Software Activation Trigger, Group 8
EVADC_G8SYNCTR 	.equ	0xf00224c0	; Synchronization Control Register, Group 8
EVADC_G8TRCTR  	.equ	0xf0022554	; Trigger Control Register, Group 8
EVADC_G8VFR    	.equ	0xf00225f8	; Valid Flag Register, Group 8
EVADC_G9ALIAS  	.equ	0xf00228b0	; Alias Register, Group 9
EVADC_G9ANCFG  	.equ	0xf0022888	; Analog Fct. Config. Register, Group 9
EVADC_G9ARBCFG 	.equ	0xf0022880	; Arbitration Config. Register, Group 9
EVADC_G9ARBPR  	.equ	0xf0022884	; Arbitration Priority Register, Group 9
EVADC_G9BOUND  	.equ	0xf00228b8	; Boundary Select Register, Group 9
EVADC_G9CEFCLR 	.equ	0xf0022990	; Channel Event Flag Clear Register, Group 9
EVADC_G9CEFLAG 	.equ	0xf0022980	; Channel Event Flag Register, Group 9
EVADC_G9CEVNP0 	.equ	0xf00229a0	; Channel Event Node Pointer Register 0, Group 9
EVADC_G9CEVNP1 	.equ	0xf00229a4	; Channel Event Node Pointer Register 1, Group 9
EVADC_G9CHCTR0 	.equ	0xf0022a00	; Group 9, Channel 0 Ctrl. Reg.
EVADC_G9CHCTR1 	.equ	0xf0022a04	; Group 9, Channel 1 Ctrl. Reg.
EVADC_G9CHCTR10	.equ	0xf0022a28	; Group 9, Channel 10 Ctrl. Reg.
EVADC_G9CHCTR11	.equ	0xf0022a2c	; Group 9, Channel 11 Ctrl. Reg.
EVADC_G9CHCTR12	.equ	0xf0022a30	; Group 9, Channel 12 Ctrl. Reg.
EVADC_G9CHCTR13	.equ	0xf0022a34	; Group 9, Channel 13 Ctrl. Reg.
EVADC_G9CHCTR14	.equ	0xf0022a38	; Group 9, Channel 14 Ctrl. Reg.
EVADC_G9CHCTR15	.equ	0xf0022a3c	; Group 9, Channel 15 Ctrl. Reg.
EVADC_G9CHCTR2 	.equ	0xf0022a08	; Group 9, Channel 2 Ctrl. Reg.
EVADC_G9CHCTR3 	.equ	0xf0022a0c	; Group 9, Channel 3 Ctrl. Reg.
EVADC_G9CHCTR4 	.equ	0xf0022a10	; Group 9, Channel 4 Ctrl. Reg.
EVADC_G9CHCTR5 	.equ	0xf0022a14	; Group 9, Channel 5 Ctrl. Reg.
EVADC_G9CHCTR6 	.equ	0xf0022a18	; Group 9, Channel 6 Ctrl. Reg.
EVADC_G9CHCTR7 	.equ	0xf0022a1c	; Group 9, Channel 7 Ctrl. Reg.
EVADC_G9CHCTR8 	.equ	0xf0022a20	; Group 9, Channel 8 Ctrl. Reg.
EVADC_G9CHCTR9 	.equ	0xf0022a24	; Group 9, Channel 9 Ctrl. Reg.
EVADC_G9EMUXCS 	.equ	0xf00229f4	; External Multiplexer Channel Select Register, Group 9
EVADC_G9EMUXCTR	.equ	0xf00229f0	; External Multiplexer Control Reg., Group 9
EVADC_G9ICLASS0	.equ	0xf00228a0	; Input Class Register 0, Group 9
EVADC_G9ICLASS1	.equ	0xf00228a4	; Input Class Register 1, Group 9
EVADC_G9Q0R0   	.equ	0xf002290c	; Queue 0 Register 0, Group 9
EVADC_G9Q0R1   	.equ	0xf002292c	; Queue 1 Register 0, Group 9
EVADC_G9Q0R2   	.equ	0xf002294c	; Queue 2 Register 0, Group 9
EVADC_G9QBUR0  	.equ	0xf0022810	; Queue 0 Backup Register, Group 9
EVADC_G9QBUR1  	.equ	0xf0022830	; Queue 1 Backup Register, Group 9
EVADC_G9QBUR2  	.equ	0xf0022850	; Queue 2 Backup Register, Group 9
EVADC_G9QCTRL0 	.equ	0xf0022900	; Queue 0 Source Contr. Register, Group 9
EVADC_G9QCTRL1 	.equ	0xf0022920	; Queue 1 Source Contr. Register, Group 9
EVADC_G9QCTRL2 	.equ	0xf0022940	; Queue 2 Source Contr. Register, Group 9
EVADC_G9QINR0  	.equ	0xf0022910	; Queue 0 Input Register, Group 9
EVADC_G9QINR1  	.equ	0xf0022930	; Queue 1 Input Register, Group 9
EVADC_G9QINR2  	.equ	0xf0022950	; Queue 2 Input Register, Group 9
EVADC_G9QMR0   	.equ	0xf0022904	; Queue 0 Mode Register, Group 9
EVADC_G9QMR1   	.equ	0xf0022924	; Queue 1 Mode Register, Group 9
EVADC_G9QMR2   	.equ	0xf0022944	; Queue 2 Mode Register, Group 9
EVADC_G9QSR0   	.equ	0xf0022908	; Queue 0 Status Register, Group 9
EVADC_G9QSR1   	.equ	0xf0022928	; Queue 2 Status Register, Group 9
EVADC_G9QSR2   	.equ	0xf0022948	; Queue 2 Status Register, Group 9
EVADC_G9RCR0   	.equ	0xf0022a80	; Group 9 Result Control Reg. 0
EVADC_G9RCR1   	.equ	0xf0022a84	; Group 9 Result Control Reg. 1
EVADC_G9RCR10  	.equ	0xf0022aa8	; Group 9 Result Control Reg. 10
EVADC_G9RCR11  	.equ	0xf0022aac	; Group 9 Result Control Reg. 11
EVADC_G9RCR12  	.equ	0xf0022ab0	; Group 9 Result Control Reg. 12
EVADC_G9RCR13  	.equ	0xf0022ab4	; Group 9 Result Control Reg. 13
EVADC_G9RCR14  	.equ	0xf0022ab8	; Group 9 Result Control Reg. 14
EVADC_G9RCR15  	.equ	0xf0022abc	; Group 9 Result Control Reg. 15
EVADC_G9RCR2   	.equ	0xf0022a88	; Group 9 Result Control Reg. 2
EVADC_G9RCR3   	.equ	0xf0022a8c	; Group 9 Result Control Reg. 3
EVADC_G9RCR4   	.equ	0xf0022a90	; Group 9 Result Control Reg. 4
EVADC_G9RCR5   	.equ	0xf0022a94	; Group 9 Result Control Reg. 5
EVADC_G9RCR6   	.equ	0xf0022a98	; Group 9 Result Control Reg. 6
EVADC_G9RCR7   	.equ	0xf0022a9c	; Group 9 Result Control Reg. 7
EVADC_G9RCR8   	.equ	0xf0022aa0	; Group 9 Result Control Reg. 8
EVADC_G9RCR9   	.equ	0xf0022aa4	; Group 9 Result Control Reg. 9
EVADC_G9REFCLR 	.equ	0xf0022994	; Result Event Flag Clear Register, Group 9
EVADC_G9REFLAG 	.equ	0xf0022984	; Result Event Flag Register, Group 9
EVADC_G9REQTM0 	.equ	0xf0022918	; Queue 0 Requ. Timer Mode Reg., Group 9
EVADC_G9REQTM1 	.equ	0xf0022938	; Queue 1 Requ. Timer Mode Reg., Group 9
EVADC_G9REQTM2 	.equ	0xf0022958	; Queue 2 Requ. Timer Mode Reg., Group 9
EVADC_G9REQTS0 	.equ	0xf002291c	; Queue 0 Requ. Timer Status Reg., Group 9
EVADC_G9REQTS1 	.equ	0xf002293c	; Queue 1 Requ. Timer Status Reg., Group 9
EVADC_G9REQTS2 	.equ	0xf002295c	; Queue 2 Requ. Timer Status Reg., Group 9
EVADC_G9RES0   	.equ	0xf0022b00	; Group 9 Result Register 0
EVADC_G9RES1   	.equ	0xf0022b04	; Group 9 Result Register 1
EVADC_G9RES10  	.equ	0xf0022b28	; Group 9 Result Register 10
EVADC_G9RES11  	.equ	0xf0022b2c	; Group 9 Result Register 11
EVADC_G9RES12  	.equ	0xf0022b30	; Group 9 Result Register 12
EVADC_G9RES13  	.equ	0xf0022b34	; Group 9 Result Register 13
EVADC_G9RES14  	.equ	0xf0022b38	; Group 9 Result Register 14
EVADC_G9RES15  	.equ	0xf0022b3c	; Group 9 Result Register 15
EVADC_G9RES2   	.equ	0xf0022b08	; Group 9 Result Register 2
EVADC_G9RES3   	.equ	0xf0022b0c	; Group 9 Result Register 3
EVADC_G9RES4   	.equ	0xf0022b10	; Group 9 Result Register 4
EVADC_G9RES5   	.equ	0xf0022b14	; Group 9 Result Register 5
EVADC_G9RES6   	.equ	0xf0022b18	; Group 9 Result Register 6
EVADC_G9RES7   	.equ	0xf0022b1c	; Group 9 Result Register 7
EVADC_G9RES8   	.equ	0xf0022b20	; Group 9 Result Register 8
EVADC_G9RES9   	.equ	0xf0022b24	; Group 9 Result Register 9
EVADC_G9RESD0  	.equ	0xf0022b80	; Group 9 Result Reg. 0, Debug
EVADC_G9RESD1  	.equ	0xf0022b84	; Group 9 Result Reg. 1, Debug
EVADC_G9RESD10 	.equ	0xf0022ba8	; Group 9 Result Reg. 10, Debug
EVADC_G9RESD11 	.equ	0xf0022bac	; Group 9 Result Reg. 11, Debug
EVADC_G9RESD12 	.equ	0xf0022bb0	; Group 9 Result Reg. 12, Debug
EVADC_G9RESD13 	.equ	0xf0022bb4	; Group 9 Result Reg. 13, Debug
EVADC_G9RESD14 	.equ	0xf0022bb8	; Group 9 Result Reg. 14, Debug
EVADC_G9RESD15 	.equ	0xf0022bbc	; Group 9 Result Reg. 15, Debug
EVADC_G9RESD2  	.equ	0xf0022b88	; Group 9 Result Reg. 2, Debug
EVADC_G9RESD3  	.equ	0xf0022b8c	; Group 9 Result Reg. 3, Debug
EVADC_G9RESD4  	.equ	0xf0022b90	; Group 9 Result Reg. 4, Debug
EVADC_G9RESD5  	.equ	0xf0022b94	; Group 9 Result Reg. 5, Debug
EVADC_G9RESD6  	.equ	0xf0022b98	; Group 9 Result Reg. 6, Debug
EVADC_G9RESD7  	.equ	0xf0022b9c	; Group 9 Result Reg. 7, Debug
EVADC_G9RESD8  	.equ	0xf0022ba0	; Group 9 Result Reg. 8, Debug
EVADC_G9RESD9  	.equ	0xf0022ba4	; Group 9 Result Reg. 9, Debug
EVADC_G9REVNP0 	.equ	0xf00229b0	; Result Event Node Pointer Register 0, Group 9
EVADC_G9REVNP1 	.equ	0xf00229b4	; Result Event Node Pointer Register 1, Group 9
EVADC_G9SEFCLR 	.equ	0xf0022998	; Source Event Flag Clear Reg., Group 9
EVADC_G9SEFLAG 	.equ	0xf0022988	; Source Event Flag Register, Group 9
EVADC_G9SEVNP  	.equ	0xf00229c0	; Source Event Node Pointer Reg., Group 9
EVADC_G9SRACT  	.equ	0xf00229c8	; Service Request Software Activation Trigger, Group 9
EVADC_G9SYNCTR 	.equ	0xf00228c0	; Synchronization Control Register, Group 9
EVADC_G9TRCTR  	.equ	0xf0022954	; Trigger Control Register, Group 9
EVADC_G9VFR    	.equ	0xf00229f8	; Valid Flag Register, Group 9
EVADC_GLOBBOUND	.equ	0xf00200b8	; Global Boundary Select Register
EVADC_GLOBCFG  	.equ	0xf0020080	; Global Configuration Register
EVADC_GLOBEFLAG	.equ	0xf00200e0	; Global Event Flag Register
EVADC_GLOBEVNP 	.equ	0xf0020140	; Global Event Node Pointer Register
EVADC_GLOBICLASS0	.equ	0xf00200a0	; Input Class Register 0, Global
EVADC_GLOBICLASS1	.equ	0xf00200a4	; Input Class Register 1, Global
EVADC_GLOBRCR  	.equ	0xf0020280	; Global Result Control Register
EVADC_GLOBRES  	.equ	0xf0020300	; Global Result Register
EVADC_GLOBRESD 	.equ	0xf0020380	; Global Result Register, Debug
EVADC_GLOBTE   	.equ	0xf0020164	; Global Test Enable Register
EVADC_GLOBTF   	.equ	0xf0020160	; Global Test Functions Register
EVADC_ID       	.equ	0xf0020008	; Module Identification Register
EVADC_KRST0    	.equ	0xf0020034	; Kernel Reset Register 0
EVADC_KRST1    	.equ	0xf0020030	; Kernel Reset Register 1
EVADC_KRSTCLR  	.equ	0xf002002c	; Kernel Reset Status Clear Register
EVADC_OCS      	.equ	0xf0020028	; OCDS Control and Status Register
GTM_ACCEN0     	.equ	0xf019fe44	; Access Enable Register 0
GTM_ACCEN1     	.equ	0xf019fe40	; Access Enable Register 1
GTM_ADCTRIG0OUT0	.equ	0xf019fdf0	; ADC Trigger 0 Output Select 1 Register
GTM_ADCTRIG0OUT1	.equ	0xf019fdf4	; ADC Trigger 0 Output Select 1 Register
GTM_ADCTRIG1OUT0	.equ	0xf019fdf8	; ADC Trigger 1 Output Select 1 Register
GTM_ADCTRIG1OUT1	.equ	0xf019fdfc	; ADC Trigger 1 Output Select 1 Register
GTM_ADCTRIG2OUT0	.equ	0xf019fe00	; ADC Trigger 2 Output Select 1 Register
GTM_ADCTRIG2OUT1	.equ	0xf019fe04	; ADC Trigger 1 Output Select 1 Register
GTM_ADCTRIG3OUT0	.equ	0xf019fe08	; ADC Trigger 3Output Select 1 Register
GTM_ADCTRIG3OUT1	.equ	0xf019fe0c	; ADC Trigger 1 Output Select 1 Register
GTM_ADCTRIG4OUT0	.equ	0xf019ffa0	; ADC Trigger 3Output Select 1 Register
GTM_ADCTRIG4OUT1	.equ	0xf019ffa4	; ADC Trigger 1 Output Select 1 Register
GTM_AEI_ADDR_XPT	.equ	0xf010000c	; GTM AEI Timeout exception address register
GTM_AEI_STA_XPT	.equ	0xf010002c	; GTM AEI Non zero status register
GTM_AFD0_CH0_BUF_ACC	.equ	0xf0118080	; AFD 0 FIFO 0 buffer access register
GTM_AFD0_CH1_BUF_ACC	.equ	0xf0118090	; AFD 0 FIFO 1 buffer access register
GTM_AFD0_CH2_BUF_ACC	.equ	0xf01180a0	; AFD 0 FIFO 2 buffer access register
GTM_AFD0_CH3_BUF_ACC	.equ	0xf01180b0	; AFD 0 FIFO 3 buffer access register
GTM_AFD0_CH4_BUF_ACC	.equ	0xf01180c0	; AFD 0 FIFO 4 buffer access register
GTM_AFD0_CH5_BUF_ACC	.equ	0xf01180d0	; AFD 0 FIFO 5 buffer access register
GTM_AFD0_CH6_BUF_ACC	.equ	0xf01180e0	; AFD 0 FIFO 6 buffer access register
GTM_AFD0_CH7_BUF_ACC	.equ	0xf01180f0	; AFD 0 FIFO 7 buffer access register
GTM_AFD1_CH0_BUF_ACC	.equ	0xf011c080	; AFD 1 FIFO 0 buffer access register
GTM_AFD1_CH1_BUF_ACC	.equ	0xf011c090	; AFD 1 FIFO 1 buffer access register
GTM_AFD1_CH2_BUF_ACC	.equ	0xf011c0a0	; AFD 1 FIFO 2 buffer access register
GTM_AFD1_CH3_BUF_ACC	.equ	0xf011c0b0	; AFD 1 FIFO 3 buffer access register
GTM_AFD1_CH4_BUF_ACC	.equ	0xf011c0c0	; AFD 1 FIFO 4 buffer access register
GTM_AFD1_CH5_BUF_ACC	.equ	0xf011c0d0	; AFD 1 FIFO 5 buffer access register
GTM_AFD1_CH6_BUF_ACC	.equ	0xf011c0e0	; AFD 1 FIFO 6 buffer access register
GTM_AFD1_CH7_BUF_ACC	.equ	0xf011c0f0	; AFD 1 FIFO 7 buffer access register
GTM_AFD2_CH0_BUF_ACC	.equ	0xf0120080	; AFD 2 FIFO 0 buffer access register
GTM_AFD2_CH1_BUF_ACC	.equ	0xf0120090	; AFD 2 FIFO 1 buffer access register
GTM_AFD2_CH2_BUF_ACC	.equ	0xf01200a0	; AFD 2 FIFO 2 buffer access register
GTM_AFD2_CH3_BUF_ACC	.equ	0xf01200b0	; AFD 2 FIFO 3 buffer access register
GTM_AFD2_CH4_BUF_ACC	.equ	0xf01200c0	; AFD 2 FIFO 4 buffer access register
GTM_AFD2_CH5_BUF_ACC	.equ	0xf01200d0	; AFD 2 FIFO 5 buffer access register
GTM_AFD2_CH6_BUF_ACC	.equ	0xf01200e0	; AFD 2 FIFO 6 buffer access register
GTM_AFD2_CH7_BUF_ACC	.equ	0xf01200f0	; AFD 2 FIFO 7 buffer access register
GTM_ARU_0_DYN_CTRL	.equ	0xf01002c0	; ARU 0 dynamic routing control register
GTM_ARU_0_DYN_RDADDR	.equ	0xf01002e8	; ARU 0 read ID for dynamic routing
GTM_ARU_0_DYN_ROUTE_HIGH	.equ	0xf01002d0	; ARU 0 higher bits of DYN_ROUTE register
GTM_ARU_0_DYN_ROUTE_LOW	.equ	0xf01002c8	; ARU 0 lower bits of DYN_ROUTE register
GTM_ARU_0_DYN_ROUTE_SR_HIGH	.equ	0xf01002e0	; ARU 0 shadow register for ARU_[z]_DYN_ROUTE_HIGH
GTM_ARU_0_DYN_ROUTE_SR_LOW	.equ	0xf01002d8	; ARU 0 shadow register for ARU_[z]_DYN_ROUTE_LOW
GTM_ARU_1_DYN_CTRL	.equ	0xf01002c4	; ARU 1 dynamic routing control register
GTM_ARU_1_DYN_RDADDR	.equ	0xf01002ec	; ARU 1 read ID for dynamic routing
GTM_ARU_1_DYN_ROUTE_HIGH	.equ	0xf01002d4	; ARU 1 higher bits of DYN_ROUTE register
GTM_ARU_1_DYN_ROUTE_LOW	.equ	0xf01002cc	; ARU 1 lower bits of DYN_ROUTE register
GTM_ARU_1_DYN_ROUTE_SR_HIGH	.equ	0xf01002e4	; ARU 1 shadow register for ARU_[z]_DYN_ROUTE_HIGH
GTM_ARU_1_DYN_ROUTE_SR_LOW	.equ	0xf01002dc	; ARU 1 shadow register for ARU_[z]_DYN_ROUTE_LOW
GTM_ARU_ACCESS 	.equ	0xf0100280	; ARU access register
GTM_ARU_CADDR  	.equ	0xf01002fc	; ARU caddr counter value
GTM_ARU_CADDR_END	.equ	0xf01002b4	; ARU caddr counter end value
GTM_ARU_CTRL   	.equ	0xf01002bc	; ARU enable dynamic routing
GTM_ARU_DATA_H 	.equ	0xf0100284	; ARU access register upper data word
GTM_ARU_DATA_L 	.equ	0xf0100288	; ARU access register lower data word
GTM_ARU_DBG_ACCESS0	.equ	0xf010028c	; ARU debug access channel 0
GTM_ARU_DBG_ACCESS1	.equ	0xf0100298	; ARU debug access channel 1
GTM_ARU_DBG_DATA0_H	.equ	0xf0100290	; ARU debug access 0 transfer register upper data word
GTM_ARU_DBG_DATA0_L	.equ	0xf0100294	; ARU debug access 0 transfer register lower data word
GTM_ARU_DBG_DATA1_H	.equ	0xf010029c	; ARU debug access 1 transfer register upper data word
GTM_ARU_DBG_DATA1_L	.equ	0xf01002a0	; ARU debug access 1 transfer register lower data word
GTM_ARU_IRQ_EN 	.equ	0xf01002a8	; ARU interrupt enable register
GTM_ARU_IRQ_FORCINT	.equ	0xf01002ac	; ARU force interrupt register
GTM_ARU_IRQ_MODE	.equ	0xf01002b0	; ARU interrupt mode register
GTM_ARU_IRQ_NOTIFY	.equ	0xf01002a4	; ARU interrupt notification register
GTM_ATOM0_AGC_ACT_TB	.equ	0xf01e804c	; ATOM0 AGC action time base register
GTM_ATOM0_AGC_ENDIS_CTRL	.equ	0xf01e8044	; ATOM0 AGC enable/disable control register
GTM_ATOM0_AGC_ENDIS_STAT	.equ	0xf01e8048	; ATOM0 AGC enable/disable status register
GTM_ATOM0_AGC_FUPD_CTRL	.equ	0xf01e8058	; ATOM0 AGC force update control register
GTM_ATOM0_AGC_GLB_CTRL	.equ	0xf01e8040	; ATOM0 AGC global control register
GTM_ATOM0_AGC_INT_TRIG	.equ	0xf01e805c	; ATOM0 AGC internal trigger control register
GTM_ATOM0_AGC_OUTEN_CTRL	.equ	0xf01e8050	; ATOM0 AGC output enable control register
GTM_ATOM0_AGC_OUTEN_STAT	.equ	0xf01e8054	; ATOM0 AGC output enable status register
GTM_ATOM0_CH0_CM0	.equ	0xf01e8010	; ATOM0 channel 0 CCU0 compare register
GTM_ATOM0_CH0_CM1	.equ	0xf01e8014	; ATOM0 channel 0 CCU1 compare register
GTM_ATOM0_CH0_CN0	.equ	0xf01e8018	; ATOM0 channel 0 CCU0 counter register
GTM_ATOM0_CH0_CTRL	.equ	0xf01e8004	; ATOM0 channel 0 control register
GTM_ATOM0_CH0_IRQ_EN	.equ	0xf01e8024	; ATOM0 channel 0 interrupt enable register
GTM_ATOM0_CH0_IRQ_FORCINT	.equ	0xf01e8028	; ATOM0 channel 0 software interrupt generation
GTM_ATOM0_CH0_IRQ_MODE	.equ	0xf01e802c	; ATOM0 channel 0 interrupt mode configuration register
GTM_ATOM0_CH0_IRQ_NOTIFY	.equ	0xf01e8020	; ATOM0 channel 0 interrupt notification register
GTM_ATOM0_CH0_RDADDR	.equ	0xf01e8000	; ATOM0 channel 0 ARU read address register
GTM_ATOM0_CH0_SOMB	.equ	0xf01e8004	; ATOM0 Channel 0 Control Register in SOMB Mode
GTM_ATOM0_CH0_SOMC	.equ	0xf01e8004	; ATOM0 Channel 0 Control Register in SOMC Mode
GTM_ATOM0_CH0_SOMI	.equ	0xf01e8004	; ATOM0 Channel 0 Control Register in SOMI Mode
GTM_ATOM0_CH0_SOMP	.equ	0xf01e8004	; ATOM0 Channel 0 Control Register in SOMP Mode
GTM_ATOM0_CH0_SOMS	.equ	0xf01e8004	; ATOM0 Channel 0 Control Register in SOMS Mode
GTM_ATOM0_CH0_SR0	.equ	0xf01e8008	; ATOM0 channel 0 CCU0 compare shadow register
GTM_ATOM0_CH0_SR1	.equ	0xf01e800c	; ATOM0 channel 0 CCU1 compare shadow register
GTM_ATOM0_CH0_STAT	.equ	0xf01e801c	; ATOM0 channel 0 status register
GTM_ATOM0_CH1_CM0	.equ	0xf01e8090	; ATOM0 channel 1 CCU0 compare register
GTM_ATOM0_CH1_CM1	.equ	0xf01e8094	; ATOM0 channel 1 CCU1 compare register
GTM_ATOM0_CH1_CN0	.equ	0xf01e8098	; ATOM0 channel 1 CCU0 counter register
GTM_ATOM0_CH1_CTRL	.equ	0xf01e8084	; ATOM0 channel 1 control register
GTM_ATOM0_CH1_IRQ_EN	.equ	0xf01e80a4	; ATOM0 channel 1 interrupt enable register
GTM_ATOM0_CH1_IRQ_FORCINT	.equ	0xf01e80a8	; ATOM0 channel 1 software interrupt generation
GTM_ATOM0_CH1_IRQ_MODE	.equ	0xf01e80ac	; ATOM0 channel 1 interrupt mode configuration register
GTM_ATOM0_CH1_IRQ_NOTIFY	.equ	0xf01e80a0	; ATOM0 channel 1 interrupt notification register
GTM_ATOM0_CH1_RDADDR	.equ	0xf01e8080	; ATOM0 channel 1 ARU read address register
GTM_ATOM0_CH1_SOMB	.equ	0xf01e8084	; ATOM0 Channel 1 Control Register in SOMB Mode
GTM_ATOM0_CH1_SOMC	.equ	0xf01e8084	; ATOM0 Channel 1 Control Register in SOMC Mode
GTM_ATOM0_CH1_SOMI	.equ	0xf01e8084	; ATOM0 Channel 1 Control Register in SOMI Mode
GTM_ATOM0_CH1_SOMP	.equ	0xf01e8084	; ATOM0 Channel 1 Control Register in SOMP Mode
GTM_ATOM0_CH1_SOMS	.equ	0xf01e8084	; ATOM0 Channel 1 Control Register in SOMS Mode
GTM_ATOM0_CH1_SR0	.equ	0xf01e8088	; ATOM0 channel 1 CCU0 compare shadow register
GTM_ATOM0_CH1_SR1	.equ	0xf01e808c	; ATOM0 channel 1 CCU1 compare shadow register
GTM_ATOM0_CH1_STAT	.equ	0xf01e809c	; ATOM0 channel 1 status register
GTM_ATOM0_CH2_CM0	.equ	0xf01e8110	; ATOM0 channel 2 CCU0 compare register
GTM_ATOM0_CH2_CM1	.equ	0xf01e8114	; ATOM0 channel 2 CCU1 compare register
GTM_ATOM0_CH2_CN0	.equ	0xf01e8118	; ATOM0 channel 2 CCU0 counter register
GTM_ATOM0_CH2_CTRL	.equ	0xf01e8104	; ATOM0 channel 2 control register
GTM_ATOM0_CH2_IRQ_EN	.equ	0xf01e8124	; ATOM0 channel 2 interrupt enable register
GTM_ATOM0_CH2_IRQ_FORCINT	.equ	0xf01e8128	; ATOM0 channel 2 software interrupt generation
GTM_ATOM0_CH2_IRQ_MODE	.equ	0xf01e812c	; ATOM0 channel 2 interrupt mode configuration register
GTM_ATOM0_CH2_IRQ_NOTIFY	.equ	0xf01e8120	; ATOM0 channel 2 interrupt notification register
GTM_ATOM0_CH2_RDADDR	.equ	0xf01e8100	; ATOM0 channel 2 ARU read address register
GTM_ATOM0_CH2_SOMB	.equ	0xf01e8104	; ATOM0 Channel 2 Control Register in SOMB Mode
GTM_ATOM0_CH2_SOMC	.equ	0xf01e8104	; ATOM0 Channel 2 Control Register in SOMC Mode
GTM_ATOM0_CH2_SOMI	.equ	0xf01e8104	; ATOM0 Channel 2 Control Register in SOMI Mode
GTM_ATOM0_CH2_SOMP	.equ	0xf01e8104	; ATOM0 Channel 2 Control Register in SOMP Mode
GTM_ATOM0_CH2_SOMS	.equ	0xf01e8104	; ATOM0 Channel 2 Control Register in SOMS Mode
GTM_ATOM0_CH2_SR0	.equ	0xf01e8108	; ATOM0 channel 2 CCU0 compare shadow register
GTM_ATOM0_CH2_SR1	.equ	0xf01e810c	; ATOM0 channel 2 CCU1 compare shadow register
GTM_ATOM0_CH2_STAT	.equ	0xf01e811c	; ATOM0 channel 2 status register
GTM_ATOM0_CH3_CM0	.equ	0xf01e8190	; ATOM0 channel 3 CCU0 compare register
GTM_ATOM0_CH3_CM1	.equ	0xf01e8194	; ATOM0 channel 3 CCU1 compare register
GTM_ATOM0_CH3_CN0	.equ	0xf01e8198	; ATOM0 channel 3 CCU0 counter register
GTM_ATOM0_CH3_CTRL	.equ	0xf01e8184	; ATOM0 channel 3 control register
GTM_ATOM0_CH3_IRQ_EN	.equ	0xf01e81a4	; ATOM0 channel 3 interrupt enable register
GTM_ATOM0_CH3_IRQ_FORCINT	.equ	0xf01e81a8	; ATOM0 channel 3 software interrupt generation
GTM_ATOM0_CH3_IRQ_MODE	.equ	0xf01e81ac	; ATOM0 channel 3 interrupt mode configuration register
GTM_ATOM0_CH3_IRQ_NOTIFY	.equ	0xf01e81a0	; ATOM0 channel 3 interrupt notification register
GTM_ATOM0_CH3_RDADDR	.equ	0xf01e8180	; ATOM0 channel 3 ARU read address register
GTM_ATOM0_CH3_SOMB	.equ	0xf01e8184	; ATOM0 Channel 3 Control Register in SOMB Mode
GTM_ATOM0_CH3_SOMC	.equ	0xf01e8184	; ATOM0 Channel 3 Control Register in SOMC Mode
GTM_ATOM0_CH3_SOMI	.equ	0xf01e8184	; ATOM0 Channel 3 Control Register in SOMI Mode
GTM_ATOM0_CH3_SOMP	.equ	0xf01e8184	; ATOM0 Channel 3 Control Register in SOMP Mode
GTM_ATOM0_CH3_SOMS	.equ	0xf01e8184	; ATOM0 Channel 3 Control Register in SOMS Mode
GTM_ATOM0_CH3_SR0	.equ	0xf01e8188	; ATOM0 channel 3 CCU0 compare shadow register
GTM_ATOM0_CH3_SR1	.equ	0xf01e818c	; ATOM0 channel 3 CCU1 compare shadow register
GTM_ATOM0_CH3_STAT	.equ	0xf01e819c	; ATOM0 channel 3 status register
GTM_ATOM0_CH4_CM0	.equ	0xf01e8210	; ATOM0 channel 4 CCU0 compare register
GTM_ATOM0_CH4_CM1	.equ	0xf01e8214	; ATOM0 channel 4 CCU1 compare register
GTM_ATOM0_CH4_CN0	.equ	0xf01e8218	; ATOM0 channel 4 CCU0 counter register
GTM_ATOM0_CH4_CTRL	.equ	0xf01e8204	; ATOM0 channel 4 control register
GTM_ATOM0_CH4_IRQ_EN	.equ	0xf01e8224	; ATOM0 channel 4 interrupt enable register
GTM_ATOM0_CH4_IRQ_FORCINT	.equ	0xf01e8228	; ATOM0 channel 4 software interrupt generation
GTM_ATOM0_CH4_IRQ_MODE	.equ	0xf01e822c	; ATOM0 channel 4 interrupt mode configuration register
GTM_ATOM0_CH4_IRQ_NOTIFY	.equ	0xf01e8220	; ATOM0 channel 4 interrupt notification register
GTM_ATOM0_CH4_RDADDR	.equ	0xf01e8200	; ATOM0 channel 4 ARU read address register
GTM_ATOM0_CH4_SOMB	.equ	0xf01e8204	; ATOM0 Channel 4 Control Register in SOMB Mode
GTM_ATOM0_CH4_SOMC	.equ	0xf01e8204	; ATOM0 Channel 4 Control Register in SOMC Mode
GTM_ATOM0_CH4_SOMI	.equ	0xf01e8204	; ATOM0 Channel 4 Control Register in SOMI Mode
GTM_ATOM0_CH4_SOMP	.equ	0xf01e8204	; ATOM0 Channel 4 Control Register in SOMP Mode
GTM_ATOM0_CH4_SOMS	.equ	0xf01e8204	; ATOM0 Channel 4 Control Register in SOMS Mode
GTM_ATOM0_CH4_SR0	.equ	0xf01e8208	; ATOM0 channel 4 CCU0 compare shadow register
GTM_ATOM0_CH4_SR1	.equ	0xf01e820c	; ATOM0 channel 4 CCU1 compare shadow register
GTM_ATOM0_CH4_STAT	.equ	0xf01e821c	; ATOM0 channel 4 status register
GTM_ATOM0_CH5_CM0	.equ	0xf01e8290	; ATOM0 channel 5 CCU0 compare register
GTM_ATOM0_CH5_CM1	.equ	0xf01e8294	; ATOM0 channel 5 CCU1 compare register
GTM_ATOM0_CH5_CN0	.equ	0xf01e8298	; ATOM0 channel 5 CCU0 counter register
GTM_ATOM0_CH5_CTRL	.equ	0xf01e8284	; ATOM0 channel 5 control register
GTM_ATOM0_CH5_IRQ_EN	.equ	0xf01e82a4	; ATOM0 channel 5 interrupt enable register
GTM_ATOM0_CH5_IRQ_FORCINT	.equ	0xf01e82a8	; ATOM0 channel 5 software interrupt generation
GTM_ATOM0_CH5_IRQ_MODE	.equ	0xf01e82ac	; ATOM0 channel 5 interrupt mode configuration register
GTM_ATOM0_CH5_IRQ_NOTIFY	.equ	0xf01e82a0	; ATOM0 channel 5 interrupt notification register
GTM_ATOM0_CH5_RDADDR	.equ	0xf01e8280	; ATOM0 channel 5 ARU read address register
GTM_ATOM0_CH5_SOMB	.equ	0xf01e8284	; ATOM0 Channel 5 Control Register in SOMB Mode
GTM_ATOM0_CH5_SOMC	.equ	0xf01e8284	; ATOM0 Channel 5 Control Register in SOMC Mode
GTM_ATOM0_CH5_SOMI	.equ	0xf01e8284	; ATOM0 Channel 5 Control Register in SOMI Mode
GTM_ATOM0_CH5_SOMP	.equ	0xf01e8284	; ATOM0 Channel 5 Control Register in SOMP Mode
GTM_ATOM0_CH5_SOMS	.equ	0xf01e8284	; ATOM0 Channel 5 Control Register in SOMS Mode
GTM_ATOM0_CH5_SR0	.equ	0xf01e8288	; ATOM0 channel 5 CCU0 compare shadow register
GTM_ATOM0_CH5_SR1	.equ	0xf01e828c	; ATOM0 channel 5 CCU1 compare shadow register
GTM_ATOM0_CH5_STAT	.equ	0xf01e829c	; ATOM0 channel 5 status register
GTM_ATOM0_CH6_CM0	.equ	0xf01e8310	; ATOM0 channel 6 CCU0 compare register
GTM_ATOM0_CH6_CM1	.equ	0xf01e8314	; ATOM0 channel 6 CCU1 compare register
GTM_ATOM0_CH6_CN0	.equ	0xf01e8318	; ATOM0 channel 6 CCU0 counter register
GTM_ATOM0_CH6_CTRL	.equ	0xf01e8304	; ATOM0 channel 6 control register
GTM_ATOM0_CH6_IRQ_EN	.equ	0xf01e8324	; ATOM0 channel 6 interrupt enable register
GTM_ATOM0_CH6_IRQ_FORCINT	.equ	0xf01e8328	; ATOM0 channel 6 software interrupt generation
GTM_ATOM0_CH6_IRQ_MODE	.equ	0xf01e832c	; ATOM0 channel 6 interrupt mode configuration register
GTM_ATOM0_CH6_IRQ_NOTIFY	.equ	0xf01e8320	; ATOM0 channel 6 interrupt notification register
GTM_ATOM0_CH6_RDADDR	.equ	0xf01e8300	; ATOM0 channel 6 ARU read address register
GTM_ATOM0_CH6_SOMB	.equ	0xf01e8304	; ATOM0 Channel 6 Control Register in SOMB Mode
GTM_ATOM0_CH6_SOMC	.equ	0xf01e8304	; ATOM0 Channel 6 Control Register in SOMC Mode
GTM_ATOM0_CH6_SOMI	.equ	0xf01e8304	; ATOM0 Channel 6 Control Register in SOMI Mode
GTM_ATOM0_CH6_SOMP	.equ	0xf01e8304	; ATOM0 Channel 6 Control Register in SOMP Mode
GTM_ATOM0_CH6_SOMS	.equ	0xf01e8304	; ATOM0 Channel 6 Control Register in SOMS Mode
GTM_ATOM0_CH6_SR0	.equ	0xf01e8308	; ATOM0 channel 6 CCU0 compare shadow register
GTM_ATOM0_CH6_SR1	.equ	0xf01e830c	; ATOM0 channel 6 CCU1 compare shadow register
GTM_ATOM0_CH6_STAT	.equ	0xf01e831c	; ATOM0 channel 6 status register
GTM_ATOM0_CH7_CM0	.equ	0xf01e8390	; ATOM0 channel 7 CCU0 compare register
GTM_ATOM0_CH7_CM1	.equ	0xf01e8394	; ATOM0 channel 7 CCU1 compare register
GTM_ATOM0_CH7_CN0	.equ	0xf01e8398	; ATOM0 channel 7 CCU0 counter register
GTM_ATOM0_CH7_CTRL	.equ	0xf01e8384	; ATOM0 channel 7 control register
GTM_ATOM0_CH7_IRQ_EN	.equ	0xf01e83a4	; ATOM0 channel 7 interrupt enable register
GTM_ATOM0_CH7_IRQ_FORCINT	.equ	0xf01e83a8	; ATOM0 channel 7 software interrupt generation
GTM_ATOM0_CH7_IRQ_MODE	.equ	0xf01e83ac	; ATOM0 channel 7 interrupt mode configuration register
GTM_ATOM0_CH7_IRQ_NOTIFY	.equ	0xf01e83a0	; ATOM0 channel 7 interrupt notification register
GTM_ATOM0_CH7_RDADDR	.equ	0xf01e8380	; ATOM0 channel 7 ARU read address register
GTM_ATOM0_CH7_SOMB	.equ	0xf01e8384	; ATOM0 Channel 7 Control Register in SOMB Mode
GTM_ATOM0_CH7_SOMC	.equ	0xf01e8384	; ATOM0 Channel 7 Control Register in SOMC Mode
GTM_ATOM0_CH7_SOMI	.equ	0xf01e8384	; ATOM0 Channel 7 Control Register in SOMI Mode
GTM_ATOM0_CH7_SOMP	.equ	0xf01e8384	; ATOM0 Channel 7 Control Register in SOMP Mode
GTM_ATOM0_CH7_SOMS	.equ	0xf01e8384	; ATOM0 Channel 7 Control Register in SOMS Mode
GTM_ATOM0_CH7_SR0	.equ	0xf01e8388	; ATOM0 channel 7 CCU0 compare shadow register
GTM_ATOM0_CH7_SR1	.equ	0xf01e838c	; ATOM0 channel 7 CCU1 compare shadow register
GTM_ATOM0_CH7_STAT	.equ	0xf01e839c	; ATOM0 channel 7 status register
GTM_ATOM0_OUT  	.equ	0xf0100098	; GTM ATOM 0 Output Level
GTM_ATOM10_AGC_ACT_TB	.equ	0xf01ed04c	; ATOM10 AGC action time base register
GTM_ATOM10_AGC_ENDIS_CTRL	.equ	0xf01ed044	; ATOM10 AGC enable/disable control register
GTM_ATOM10_AGC_ENDIS_STAT	.equ	0xf01ed048	; ATOM10 AGC enable/disable status register
GTM_ATOM10_AGC_FUPD_CTRL	.equ	0xf01ed058	; ATOM10 AGC force update control register
GTM_ATOM10_AGC_GLB_CTRL	.equ	0xf01ed040	; ATOM10 AGC global control register
GTM_ATOM10_AGC_INT_TRIG	.equ	0xf01ed05c	; ATOM10 AGC internal trigger control register
GTM_ATOM10_AGC_OUTEN_CTRL	.equ	0xf01ed050	; ATOM10 AGC output enable control register
GTM_ATOM10_AGC_OUTEN_STAT	.equ	0xf01ed054	; ATOM10 AGC output enable status register
GTM_ATOM10_CH0_CM0	.equ	0xf01ed010	; ATOM10 channel 0 CCU0 compare register
GTM_ATOM10_CH0_CM1	.equ	0xf01ed014	; ATOM10 channel 0 CCU1 compare register
GTM_ATOM10_CH0_CN0	.equ	0xf01ed018	; ATOM10 channel 0 CCU0 counter register
GTM_ATOM10_CH0_CTRL	.equ	0xf01ed004	; ATOM10 channel 0 control register
GTM_ATOM10_CH0_IRQ_EN	.equ	0xf01ed024	; ATOM10 channel 0 interrupt enable register
GTM_ATOM10_CH0_IRQ_FORCINT	.equ	0xf01ed028	; ATOM10 channel 0 software interrupt generation
GTM_ATOM10_CH0_IRQ_MODE	.equ	0xf01ed02c	; ATOM10 channel 0 interrupt mode configuration register
GTM_ATOM10_CH0_IRQ_NOTIFY	.equ	0xf01ed020	; ATOM10 channel 0 interrupt notification register
GTM_ATOM10_CH0_RDADDR	.equ	0xf01ed000	; ATOM10 channel 0 ARU read address register
GTM_ATOM10_CH0_SOMB	.equ	0xf01ed004	; ATOM10 Channel 0 Control Register in SOMB Mode
GTM_ATOM10_CH0_SOMC	.equ	0xf01ed004	; ATOM10 Channel 0 Control Register in SOMC Mode
GTM_ATOM10_CH0_SOMI	.equ	0xf01ed004	; ATOM10 Channel 0 Control Register in SOMI Mode
GTM_ATOM10_CH0_SOMP	.equ	0xf01ed004	; ATOM10 Channel 0 Control Register in SOMP Mode
GTM_ATOM10_CH0_SOMS	.equ	0xf01ed004	; ATOM10 Channel 0 Control Register in SOMS Mode
GTM_ATOM10_CH0_SR0	.equ	0xf01ed008	; ATOM10 channel 0 CCU0 compare shadow register
GTM_ATOM10_CH0_SR1	.equ	0xf01ed00c	; ATOM10 channel 0 CCU1 compare shadow register
GTM_ATOM10_CH0_STAT	.equ	0xf01ed01c	; ATOM10 channel 0 status register
GTM_ATOM10_CH1_CM0	.equ	0xf01ed090	; ATOM10 channel 1 CCU0 compare register
GTM_ATOM10_CH1_CM1	.equ	0xf01ed094	; ATOM10 channel 1 CCU1 compare register
GTM_ATOM10_CH1_CN0	.equ	0xf01ed098	; ATOM10 channel 1 CCU0 counter register
GTM_ATOM10_CH1_CTRL	.equ	0xf01ed084	; ATOM10 channel 1 control register
GTM_ATOM10_CH1_IRQ_EN	.equ	0xf01ed0a4	; ATOM10 channel 1 interrupt enable register
GTM_ATOM10_CH1_IRQ_FORCINT	.equ	0xf01ed0a8	; ATOM10 channel 1 software interrupt generation
GTM_ATOM10_CH1_IRQ_MODE	.equ	0xf01ed0ac	; ATOM10 channel 1 interrupt mode configuration register
GTM_ATOM10_CH1_IRQ_NOTIFY	.equ	0xf01ed0a0	; ATOM10 channel 1 interrupt notification register
GTM_ATOM10_CH1_RDADDR	.equ	0xf01ed080	; ATOM10 channel 1 ARU read address register
GTM_ATOM10_CH1_SOMB	.equ	0xf01ed084	; ATOM10 Channel 1 Control Register in SOMB Mode
GTM_ATOM10_CH1_SOMC	.equ	0xf01ed084	; ATOM10 Channel 1 Control Register in SOMC Mode
GTM_ATOM10_CH1_SOMI	.equ	0xf01ed084	; ATOM10 Channel 1 Control Register in SOMI Mode
GTM_ATOM10_CH1_SOMP	.equ	0xf01ed084	; ATOM10 Channel 1 Control Register in SOMP Mode
GTM_ATOM10_CH1_SOMS	.equ	0xf01ed084	; ATOM10 Channel 1 Control Register in SOMS Mode
GTM_ATOM10_CH1_SR0	.equ	0xf01ed088	; ATOM10 channel 1 CCU0 compare shadow register
GTM_ATOM10_CH1_SR1	.equ	0xf01ed08c	; ATOM10 channel 1 CCU1 compare shadow register
GTM_ATOM10_CH1_STAT	.equ	0xf01ed09c	; ATOM10 channel 1 status register
GTM_ATOM10_CH2_CM0	.equ	0xf01ed110	; ATOM10 channel 2 CCU0 compare register
GTM_ATOM10_CH2_CM1	.equ	0xf01ed114	; ATOM10 channel 2 CCU1 compare register
GTM_ATOM10_CH2_CN0	.equ	0xf01ed118	; ATOM10 channel 2 CCU0 counter register
GTM_ATOM10_CH2_CTRL	.equ	0xf01ed104	; ATOM10 channel 2 control register
GTM_ATOM10_CH2_IRQ_EN	.equ	0xf01ed124	; ATOM10 channel 2 interrupt enable register
GTM_ATOM10_CH2_IRQ_FORCINT	.equ	0xf01ed128	; ATOM10 channel 2 software interrupt generation
GTM_ATOM10_CH2_IRQ_MODE	.equ	0xf01ed12c	; ATOM10 channel 2 interrupt mode configuration register
GTM_ATOM10_CH2_IRQ_NOTIFY	.equ	0xf01ed120	; ATOM10 channel 2 interrupt notification register
GTM_ATOM10_CH2_RDADDR	.equ	0xf01ed100	; ATOM10 channel 2 ARU read address register
GTM_ATOM10_CH2_SOMB	.equ	0xf01ed104	; ATOM10 Channel 2 Control Register in SOMB Mode
GTM_ATOM10_CH2_SOMC	.equ	0xf01ed104	; ATOM10 Channel 2 Control Register in SOMC Mode
GTM_ATOM10_CH2_SOMI	.equ	0xf01ed104	; ATOM10 Channel 2 Control Register in SOMI Mode
GTM_ATOM10_CH2_SOMP	.equ	0xf01ed104	; ATOM10 Channel 2 Control Register in SOMP Mode
GTM_ATOM10_CH2_SOMS	.equ	0xf01ed104	; ATOM10 Channel 2 Control Register in SOMS Mode
GTM_ATOM10_CH2_SR0	.equ	0xf01ed108	; ATOM10 channel 2 CCU0 compare shadow register
GTM_ATOM10_CH2_SR1	.equ	0xf01ed10c	; ATOM10 channel 2 CCU1 compare shadow register
GTM_ATOM10_CH2_STAT	.equ	0xf01ed11c	; ATOM10 channel 2 status register
GTM_ATOM10_CH3_CM0	.equ	0xf01ed190	; ATOM10 channel 3 CCU0 compare register
GTM_ATOM10_CH3_CM1	.equ	0xf01ed194	; ATOM10 channel 3 CCU1 compare register
GTM_ATOM10_CH3_CN0	.equ	0xf01ed198	; ATOM10 channel 3 CCU0 counter register
GTM_ATOM10_CH3_CTRL	.equ	0xf01ed184	; ATOM10 channel 3 control register
GTM_ATOM10_CH3_IRQ_EN	.equ	0xf01ed1a4	; ATOM10 channel 3 interrupt enable register
GTM_ATOM10_CH3_IRQ_FORCINT	.equ	0xf01ed1a8	; ATOM10 channel 3 software interrupt generation
GTM_ATOM10_CH3_IRQ_MODE	.equ	0xf01ed1ac	; ATOM10 channel 3 interrupt mode configuration register
GTM_ATOM10_CH3_IRQ_NOTIFY	.equ	0xf01ed1a0	; ATOM10 channel 3 interrupt notification register
GTM_ATOM10_CH3_RDADDR	.equ	0xf01ed180	; ATOM10 channel 3 ARU read address register
GTM_ATOM10_CH3_SOMB	.equ	0xf01ed184	; ATOM10 Channel 3 Control Register in SOMB Mode
GTM_ATOM10_CH3_SOMC	.equ	0xf01ed184	; ATOM10 Channel 3 Control Register in SOMC Mode
GTM_ATOM10_CH3_SOMI	.equ	0xf01ed184	; ATOM10 Channel 3 Control Register in SOMI Mode
GTM_ATOM10_CH3_SOMP	.equ	0xf01ed184	; ATOM10 Channel 3 Control Register in SOMP Mode
GTM_ATOM10_CH3_SOMS	.equ	0xf01ed184	; ATOM10 Channel 3 Control Register in SOMS Mode
GTM_ATOM10_CH3_SR0	.equ	0xf01ed188	; ATOM10 channel 3 CCU0 compare shadow register
GTM_ATOM10_CH3_SR1	.equ	0xf01ed18c	; ATOM10 channel 3 CCU1 compare shadow register
GTM_ATOM10_CH3_STAT	.equ	0xf01ed19c	; ATOM10 channel 3 status register
GTM_ATOM10_CH4_CM0	.equ	0xf01ed210	; ATOM10 channel 4 CCU0 compare register
GTM_ATOM10_CH4_CM1	.equ	0xf01ed214	; ATOM10 channel 4 CCU1 compare register
GTM_ATOM10_CH4_CN0	.equ	0xf01ed218	; ATOM10 channel 4 CCU0 counter register
GTM_ATOM10_CH4_CTRL	.equ	0xf01ed204	; ATOM10 channel 4 control register
GTM_ATOM10_CH4_IRQ_EN	.equ	0xf01ed224	; ATOM10 channel 4 interrupt enable register
GTM_ATOM10_CH4_IRQ_FORCINT	.equ	0xf01ed228	; ATOM10 channel 4 software interrupt generation
GTM_ATOM10_CH4_IRQ_MODE	.equ	0xf01ed22c	; ATOM10 channel 4 interrupt mode configuration register
GTM_ATOM10_CH4_IRQ_NOTIFY	.equ	0xf01ed220	; ATOM10 channel 4 interrupt notification register
GTM_ATOM10_CH4_RDADDR	.equ	0xf01ed200	; ATOM10 channel 4 ARU read address register
GTM_ATOM10_CH4_SOMB	.equ	0xf01ed204	; ATOM10 Channel 4 Control Register in SOMB Mode
GTM_ATOM10_CH4_SOMC	.equ	0xf01ed204	; ATOM10 Channel 4 Control Register in SOMC Mode
GTM_ATOM10_CH4_SOMI	.equ	0xf01ed204	; ATOM10 Channel 4 Control Register in SOMI Mode
GTM_ATOM10_CH4_SOMP	.equ	0xf01ed204	; ATOM10 Channel 4 Control Register in SOMP Mode
GTM_ATOM10_CH4_SOMS	.equ	0xf01ed204	; ATOM10 Channel 4 Control Register in SOMS Mode
GTM_ATOM10_CH4_SR0	.equ	0xf01ed208	; ATOM10 channel 4 CCU0 compare shadow register
GTM_ATOM10_CH4_SR1	.equ	0xf01ed20c	; ATOM10 channel 4 CCU1 compare shadow register
GTM_ATOM10_CH4_STAT	.equ	0xf01ed21c	; ATOM10 channel 4 status register
GTM_ATOM10_CH5_CM0	.equ	0xf01ed290	; ATOM10 channel 5 CCU0 compare register
GTM_ATOM10_CH5_CM1	.equ	0xf01ed294	; ATOM10 channel 5 CCU1 compare register
GTM_ATOM10_CH5_CN0	.equ	0xf01ed298	; ATOM10 channel 5 CCU0 counter register
GTM_ATOM10_CH5_CTRL	.equ	0xf01ed284	; ATOM10 channel 5 control register
GTM_ATOM10_CH5_IRQ_EN	.equ	0xf01ed2a4	; ATOM10 channel 5 interrupt enable register
GTM_ATOM10_CH5_IRQ_FORCINT	.equ	0xf01ed2a8	; ATOM10 channel 5 software interrupt generation
GTM_ATOM10_CH5_IRQ_MODE	.equ	0xf01ed2ac	; ATOM10 channel 5 interrupt mode configuration register
GTM_ATOM10_CH5_IRQ_NOTIFY	.equ	0xf01ed2a0	; ATOM10 channel 5 interrupt notification register
GTM_ATOM10_CH5_RDADDR	.equ	0xf01ed280	; ATOM10 channel 5 ARU read address register
GTM_ATOM10_CH5_SOMB	.equ	0xf01ed284	; ATOM10 Channel 5 Control Register in SOMB Mode
GTM_ATOM10_CH5_SOMC	.equ	0xf01ed284	; ATOM10 Channel 5 Control Register in SOMC Mode
GTM_ATOM10_CH5_SOMI	.equ	0xf01ed284	; ATOM10 Channel 5 Control Register in SOMI Mode
GTM_ATOM10_CH5_SOMP	.equ	0xf01ed284	; ATOM10 Channel 5 Control Register in SOMP Mode
GTM_ATOM10_CH5_SOMS	.equ	0xf01ed284	; ATOM10 Channel 5 Control Register in SOMS Mode
GTM_ATOM10_CH5_SR0	.equ	0xf01ed288	; ATOM10 channel 5 CCU0 compare shadow register
GTM_ATOM10_CH5_SR1	.equ	0xf01ed28c	; ATOM10 channel 5 CCU1 compare shadow register
GTM_ATOM10_CH5_STAT	.equ	0xf01ed29c	; ATOM10 channel 5 status register
GTM_ATOM10_CH6_CM0	.equ	0xf01ed310	; ATOM10 channel 6 CCU0 compare register
GTM_ATOM10_CH6_CM1	.equ	0xf01ed314	; ATOM10 channel 6 CCU1 compare register
GTM_ATOM10_CH6_CN0	.equ	0xf01ed318	; ATOM10 channel 6 CCU0 counter register
GTM_ATOM10_CH6_CTRL	.equ	0xf01ed304	; ATOM10 channel 6 control register
GTM_ATOM10_CH6_IRQ_EN	.equ	0xf01ed324	; ATOM10 channel 6 interrupt enable register
GTM_ATOM10_CH6_IRQ_FORCINT	.equ	0xf01ed328	; ATOM10 channel 6 software interrupt generation
GTM_ATOM10_CH6_IRQ_MODE	.equ	0xf01ed32c	; ATOM10 channel 6 interrupt mode configuration register
GTM_ATOM10_CH6_IRQ_NOTIFY	.equ	0xf01ed320	; ATOM10 channel 6 interrupt notification register
GTM_ATOM10_CH6_RDADDR	.equ	0xf01ed300	; ATOM10 channel 6 ARU read address register
GTM_ATOM10_CH6_SOMB	.equ	0xf01ed304	; ATOM10 Channel 6 Control Register in SOMB Mode
GTM_ATOM10_CH6_SOMC	.equ	0xf01ed304	; ATOM10 Channel 6 Control Register in SOMC Mode
GTM_ATOM10_CH6_SOMI	.equ	0xf01ed304	; ATOM10 Channel 6 Control Register in SOMI Mode
GTM_ATOM10_CH6_SOMP	.equ	0xf01ed304	; ATOM10 Channel 6 Control Register in SOMP Mode
GTM_ATOM10_CH6_SOMS	.equ	0xf01ed304	; ATOM10 Channel 6 Control Register in SOMS Mode
GTM_ATOM10_CH6_SR0	.equ	0xf01ed308	; ATOM10 channel 6 CCU0 compare shadow register
GTM_ATOM10_CH6_SR1	.equ	0xf01ed30c	; ATOM10 channel 6 CCU1 compare shadow register
GTM_ATOM10_CH6_STAT	.equ	0xf01ed31c	; ATOM10 channel 6 status register
GTM_ATOM10_CH7_CM0	.equ	0xf01ed390	; ATOM10 channel 7 CCU0 compare register
GTM_ATOM10_CH7_CM1	.equ	0xf01ed394	; ATOM10 channel 7 CCU1 compare register
GTM_ATOM10_CH7_CN0	.equ	0xf01ed398	; ATOM10 channel 7 CCU0 counter register
GTM_ATOM10_CH7_CTRL	.equ	0xf01ed384	; ATOM10 channel 7 control register
GTM_ATOM10_CH7_IRQ_EN	.equ	0xf01ed3a4	; ATOM10 channel 7 interrupt enable register
GTM_ATOM10_CH7_IRQ_FORCINT	.equ	0xf01ed3a8	; ATOM10 channel 7 software interrupt generation
GTM_ATOM10_CH7_IRQ_MODE	.equ	0xf01ed3ac	; ATOM10 channel 7 interrupt mode configuration register
GTM_ATOM10_CH7_IRQ_NOTIFY	.equ	0xf01ed3a0	; ATOM10 channel 7 interrupt notification register
GTM_ATOM10_CH7_RDADDR	.equ	0xf01ed380	; ATOM10 channel 7 ARU read address register
GTM_ATOM10_CH7_SOMB	.equ	0xf01ed384	; ATOM10 Channel 7 Control Register in SOMB Mode
GTM_ATOM10_CH7_SOMC	.equ	0xf01ed384	; ATOM10 Channel 7 Control Register in SOMC Mode
GTM_ATOM10_CH7_SOMI	.equ	0xf01ed384	; ATOM10 Channel 7 Control Register in SOMI Mode
GTM_ATOM10_CH7_SOMP	.equ	0xf01ed384	; ATOM10 Channel 7 Control Register in SOMP Mode
GTM_ATOM10_CH7_SOMS	.equ	0xf01ed384	; ATOM10 Channel 7 Control Register in SOMS Mode
GTM_ATOM10_CH7_SR0	.equ	0xf01ed388	; ATOM10 channel 7 CCU0 compare shadow register
GTM_ATOM10_CH7_SR1	.equ	0xf01ed38c	; ATOM10 channel 7 CCU1 compare shadow register
GTM_ATOM10_CH7_STAT	.equ	0xf01ed39c	; ATOM10 channel 7 status register
GTM_ATOM10_OUT 	.equ	0xf01000ac	; GTM ATOM 10 Output Level
GTM_ATOM11_AGC_ACT_TB	.equ	0xf01ed84c	; ATOM11 AGC action time base register
GTM_ATOM11_AGC_ENDIS_CTRL	.equ	0xf01ed844	; ATOM11 AGC enable/disable control register
GTM_ATOM11_AGC_ENDIS_STAT	.equ	0xf01ed848	; ATOM11 AGC enable/disable status register
GTM_ATOM11_AGC_FUPD_CTRL	.equ	0xf01ed858	; ATOM11 AGC force update control register
GTM_ATOM11_AGC_GLB_CTRL	.equ	0xf01ed840	; ATOM11 AGC global control register
GTM_ATOM11_AGC_INT_TRIG	.equ	0xf01ed85c	; ATOM11 AGC internal trigger control register
GTM_ATOM11_AGC_OUTEN_CTRL	.equ	0xf01ed850	; ATOM11 AGC output enable control register
GTM_ATOM11_AGC_OUTEN_STAT	.equ	0xf01ed854	; ATOM11 AGC output enable status register
GTM_ATOM11_CH0_CM0	.equ	0xf01ed810	; ATOM11 channel 0 CCU0 compare register
GTM_ATOM11_CH0_CM1	.equ	0xf01ed814	; ATOM11 channel 0 CCU1 compare register
GTM_ATOM11_CH0_CN0	.equ	0xf01ed818	; ATOM11 channel 0 CCU0 counter register
GTM_ATOM11_CH0_CTRL	.equ	0xf01ed804	; ATOM11 channel 0 control register
GTM_ATOM11_CH0_IRQ_EN	.equ	0xf01ed824	; ATOM11 channel 0 interrupt enable register
GTM_ATOM11_CH0_IRQ_FORCINT	.equ	0xf01ed828	; ATOM11 channel 0 software interrupt generation
GTM_ATOM11_CH0_IRQ_MODE	.equ	0xf01ed82c	; ATOM11 channel 0 interrupt mode configuration register
GTM_ATOM11_CH0_IRQ_NOTIFY	.equ	0xf01ed820	; ATOM11 channel 0 interrupt notification register
GTM_ATOM11_CH0_RDADDR	.equ	0xf01ed800	; ATOM11 channel 0 ARU read address register
GTM_ATOM11_CH0_SOMB	.equ	0xf01ed804	; ATOM11 Channel 0 Control Register in SOMB Mode
GTM_ATOM11_CH0_SOMC	.equ	0xf01ed804	; ATOM11 Channel 0 Control Register in SOMC Mode
GTM_ATOM11_CH0_SOMI	.equ	0xf01ed804	; ATOM11 Channel 0 Control Register in SOMI Mode
GTM_ATOM11_CH0_SOMP	.equ	0xf01ed804	; ATOM11 Channel 0 Control Register in SOMP Mode
GTM_ATOM11_CH0_SOMS	.equ	0xf01ed804	; ATOM11 Channel 0 Control Register in SOMS Mode
GTM_ATOM11_CH0_SR0	.equ	0xf01ed808	; ATOM11 channel 0 CCU0 compare shadow register
GTM_ATOM11_CH0_SR1	.equ	0xf01ed80c	; ATOM11 channel 0 CCU1 compare shadow register
GTM_ATOM11_CH0_STAT	.equ	0xf01ed81c	; ATOM11 channel 0 status register
GTM_ATOM11_CH1_CM0	.equ	0xf01ed890	; ATOM11 channel 1 CCU0 compare register
GTM_ATOM11_CH1_CM1	.equ	0xf01ed894	; ATOM11 channel 1 CCU1 compare register
GTM_ATOM11_CH1_CN0	.equ	0xf01ed898	; ATOM11 channel 1 CCU0 counter register
GTM_ATOM11_CH1_CTRL	.equ	0xf01ed884	; ATOM11 channel 1 control register
GTM_ATOM11_CH1_IRQ_EN	.equ	0xf01ed8a4	; ATOM11 channel 1 interrupt enable register
GTM_ATOM11_CH1_IRQ_FORCINT	.equ	0xf01ed8a8	; ATOM11 channel 1 software interrupt generation
GTM_ATOM11_CH1_IRQ_MODE	.equ	0xf01ed8ac	; ATOM11 channel 1 interrupt mode configuration register
GTM_ATOM11_CH1_IRQ_NOTIFY	.equ	0xf01ed8a0	; ATOM11 channel 1 interrupt notification register
GTM_ATOM11_CH1_RDADDR	.equ	0xf01ed880	; ATOM11 channel 1 ARU read address register
GTM_ATOM11_CH1_SOMB	.equ	0xf01ed884	; ATOM11 Channel 1 Control Register in SOMB Mode
GTM_ATOM11_CH1_SOMC	.equ	0xf01ed884	; ATOM11 Channel 1 Control Register in SOMC Mode
GTM_ATOM11_CH1_SOMI	.equ	0xf01ed884	; ATOM11 Channel 1 Control Register in SOMI Mode
GTM_ATOM11_CH1_SOMP	.equ	0xf01ed884	; ATOM11 Channel 1 Control Register in SOMP Mode
GTM_ATOM11_CH1_SOMS	.equ	0xf01ed884	; ATOM11 Channel 1 Control Register in SOMS Mode
GTM_ATOM11_CH1_SR0	.equ	0xf01ed888	; ATOM11 channel 1 CCU0 compare shadow register
GTM_ATOM11_CH1_SR1	.equ	0xf01ed88c	; ATOM11 channel 1 CCU1 compare shadow register
GTM_ATOM11_CH1_STAT	.equ	0xf01ed89c	; ATOM11 channel 1 status register
GTM_ATOM11_CH2_CM0	.equ	0xf01ed910	; ATOM11 channel 2 CCU0 compare register
GTM_ATOM11_CH2_CM1	.equ	0xf01ed914	; ATOM11 channel 2 CCU1 compare register
GTM_ATOM11_CH2_CN0	.equ	0xf01ed918	; ATOM11 channel 2 CCU0 counter register
GTM_ATOM11_CH2_CTRL	.equ	0xf01ed904	; ATOM11 channel 2 control register
GTM_ATOM11_CH2_IRQ_EN	.equ	0xf01ed924	; ATOM11 channel 2 interrupt enable register
GTM_ATOM11_CH2_IRQ_FORCINT	.equ	0xf01ed928	; ATOM11 channel 2 software interrupt generation
GTM_ATOM11_CH2_IRQ_MODE	.equ	0xf01ed92c	; ATOM11 channel 2 interrupt mode configuration register
GTM_ATOM11_CH2_IRQ_NOTIFY	.equ	0xf01ed920	; ATOM11 channel 2 interrupt notification register
GTM_ATOM11_CH2_RDADDR	.equ	0xf01ed900	; ATOM11 channel 2 ARU read address register
GTM_ATOM11_CH2_SOMB	.equ	0xf01ed904	; ATOM11 Channel 2 Control Register in SOMB Mode
GTM_ATOM11_CH2_SOMC	.equ	0xf01ed904	; ATOM11 Channel 2 Control Register in SOMC Mode
GTM_ATOM11_CH2_SOMI	.equ	0xf01ed904	; ATOM11 Channel 2 Control Register in SOMI Mode
GTM_ATOM11_CH2_SOMP	.equ	0xf01ed904	; ATOM11 Channel 2 Control Register in SOMP Mode
GTM_ATOM11_CH2_SOMS	.equ	0xf01ed904	; ATOM11 Channel 2 Control Register in SOMS Mode
GTM_ATOM11_CH2_SR0	.equ	0xf01ed908	; ATOM11 channel 2 CCU0 compare shadow register
GTM_ATOM11_CH2_SR1	.equ	0xf01ed90c	; ATOM11 channel 2 CCU1 compare shadow register
GTM_ATOM11_CH2_STAT	.equ	0xf01ed91c	; ATOM11 channel 2 status register
GTM_ATOM11_CH3_CM0	.equ	0xf01ed990	; ATOM11 channel 3 CCU0 compare register
GTM_ATOM11_CH3_CM1	.equ	0xf01ed994	; ATOM11 channel 3 CCU1 compare register
GTM_ATOM11_CH3_CN0	.equ	0xf01ed998	; ATOM11 channel 3 CCU0 counter register
GTM_ATOM11_CH3_CTRL	.equ	0xf01ed984	; ATOM11 channel 3 control register
GTM_ATOM11_CH3_IRQ_EN	.equ	0xf01ed9a4	; ATOM11 channel 3 interrupt enable register
GTM_ATOM11_CH3_IRQ_FORCINT	.equ	0xf01ed9a8	; ATOM11 channel 3 software interrupt generation
GTM_ATOM11_CH3_IRQ_MODE	.equ	0xf01ed9ac	; ATOM11 channel 3 interrupt mode configuration register
GTM_ATOM11_CH3_IRQ_NOTIFY	.equ	0xf01ed9a0	; ATOM11 channel 3 interrupt notification register
GTM_ATOM11_CH3_RDADDR	.equ	0xf01ed980	; ATOM11 channel 3 ARU read address register
GTM_ATOM11_CH3_SOMB	.equ	0xf01ed984	; ATOM11 Channel 3 Control Register in SOMB Mode
GTM_ATOM11_CH3_SOMC	.equ	0xf01ed984	; ATOM11 Channel 3 Control Register in SOMC Mode
GTM_ATOM11_CH3_SOMI	.equ	0xf01ed984	; ATOM11 Channel 3 Control Register in SOMI Mode
GTM_ATOM11_CH3_SOMP	.equ	0xf01ed984	; ATOM11 Channel 3 Control Register in SOMP Mode
GTM_ATOM11_CH3_SOMS	.equ	0xf01ed984	; ATOM11 Channel 3 Control Register in SOMS Mode
GTM_ATOM11_CH3_SR0	.equ	0xf01ed988	; ATOM11 channel 3 CCU0 compare shadow register
GTM_ATOM11_CH3_SR1	.equ	0xf01ed98c	; ATOM11 channel 3 CCU1 compare shadow register
GTM_ATOM11_CH3_STAT	.equ	0xf01ed99c	; ATOM11 channel 3 status register
GTM_ATOM11_CH4_CM0	.equ	0xf01eda10	; ATOM11 channel 4 CCU0 compare register
GTM_ATOM11_CH4_CM1	.equ	0xf01eda14	; ATOM11 channel 4 CCU1 compare register
GTM_ATOM11_CH4_CN0	.equ	0xf01eda18	; ATOM11 channel 4 CCU0 counter register
GTM_ATOM11_CH4_CTRL	.equ	0xf01eda04	; ATOM11 channel 4 control register
GTM_ATOM11_CH4_IRQ_EN	.equ	0xf01eda24	; ATOM11 channel 4 interrupt enable register
GTM_ATOM11_CH4_IRQ_FORCINT	.equ	0xf01eda28	; ATOM11 channel 4 software interrupt generation
GTM_ATOM11_CH4_IRQ_MODE	.equ	0xf01eda2c	; ATOM11 channel 4 interrupt mode configuration register
GTM_ATOM11_CH4_IRQ_NOTIFY	.equ	0xf01eda20	; ATOM11 channel 4 interrupt notification register
GTM_ATOM11_CH4_RDADDR	.equ	0xf01eda00	; ATOM11 channel 4 ARU read address register
GTM_ATOM11_CH4_SOMB	.equ	0xf01eda04	; ATOM11 Channel 4 Control Register in SOMB Mode
GTM_ATOM11_CH4_SOMC	.equ	0xf01eda04	; ATOM11 Channel 4 Control Register in SOMC Mode
GTM_ATOM11_CH4_SOMI	.equ	0xf01eda04	; ATOM11 Channel 4 Control Register in SOMI Mode
GTM_ATOM11_CH4_SOMP	.equ	0xf01eda04	; ATOM11 Channel 4 Control Register in SOMP Mode
GTM_ATOM11_CH4_SOMS	.equ	0xf01eda04	; ATOM11 Channel 4 Control Register in SOMS Mode
GTM_ATOM11_CH4_SR0	.equ	0xf01eda08	; ATOM11 channel 4 CCU0 compare shadow register
GTM_ATOM11_CH4_SR1	.equ	0xf01eda0c	; ATOM11 channel 4 CCU1 compare shadow register
GTM_ATOM11_CH4_STAT	.equ	0xf01eda1c	; ATOM11 channel 4 status register
GTM_ATOM11_CH5_CM0	.equ	0xf01eda90	; ATOM11 channel 5 CCU0 compare register
GTM_ATOM11_CH5_CM1	.equ	0xf01eda94	; ATOM11 channel 5 CCU1 compare register
GTM_ATOM11_CH5_CN0	.equ	0xf01eda98	; ATOM11 channel 5 CCU0 counter register
GTM_ATOM11_CH5_CTRL	.equ	0xf01eda84	; ATOM11 channel 5 control register
GTM_ATOM11_CH5_IRQ_EN	.equ	0xf01edaa4	; ATOM11 channel 5 interrupt enable register
GTM_ATOM11_CH5_IRQ_FORCINT	.equ	0xf01edaa8	; ATOM11 channel 5 software interrupt generation
GTM_ATOM11_CH5_IRQ_MODE	.equ	0xf01edaac	; ATOM11 channel 5 interrupt mode configuration register
GTM_ATOM11_CH5_IRQ_NOTIFY	.equ	0xf01edaa0	; ATOM11 channel 5 interrupt notification register
GTM_ATOM11_CH5_RDADDR	.equ	0xf01eda80	; ATOM11 channel 5 ARU read address register
GTM_ATOM11_CH5_SOMB	.equ	0xf01eda84	; ATOM11 Channel 5 Control Register in SOMB Mode
GTM_ATOM11_CH5_SOMC	.equ	0xf01eda84	; ATOM11 Channel 5 Control Register in SOMC Mode
GTM_ATOM11_CH5_SOMI	.equ	0xf01eda84	; ATOM11 Channel 5 Control Register in SOMI Mode
GTM_ATOM11_CH5_SOMP	.equ	0xf01eda84	; ATOM11 Channel 5 Control Register in SOMP Mode
GTM_ATOM11_CH5_SOMS	.equ	0xf01eda84	; ATOM11 Channel 5 Control Register in SOMS Mode
GTM_ATOM11_CH5_SR0	.equ	0xf01eda88	; ATOM11 channel 5 CCU0 compare shadow register
GTM_ATOM11_CH5_SR1	.equ	0xf01eda8c	; ATOM11 channel 5 CCU1 compare shadow register
GTM_ATOM11_CH5_STAT	.equ	0xf01eda9c	; ATOM11 channel 5 status register
GTM_ATOM11_CH6_CM0	.equ	0xf01edb10	; ATOM11 channel 6 CCU0 compare register
GTM_ATOM11_CH6_CM1	.equ	0xf01edb14	; ATOM11 channel 6 CCU1 compare register
GTM_ATOM11_CH6_CN0	.equ	0xf01edb18	; ATOM11 channel 6 CCU0 counter register
GTM_ATOM11_CH6_CTRL	.equ	0xf01edb04	; ATOM11 channel 6 control register
GTM_ATOM11_CH6_IRQ_EN	.equ	0xf01edb24	; ATOM11 channel 6 interrupt enable register
GTM_ATOM11_CH6_IRQ_FORCINT	.equ	0xf01edb28	; ATOM11 channel 6 software interrupt generation
GTM_ATOM11_CH6_IRQ_MODE	.equ	0xf01edb2c	; ATOM11 channel 6 interrupt mode configuration register
GTM_ATOM11_CH6_IRQ_NOTIFY	.equ	0xf01edb20	; ATOM11 channel 6 interrupt notification register
GTM_ATOM11_CH6_RDADDR	.equ	0xf01edb00	; ATOM11 channel 6 ARU read address register
GTM_ATOM11_CH6_SOMB	.equ	0xf01edb04	; ATOM11 Channel 6 Control Register in SOMB Mode
GTM_ATOM11_CH6_SOMC	.equ	0xf01edb04	; ATOM11 Channel 6 Control Register in SOMC Mode
GTM_ATOM11_CH6_SOMI	.equ	0xf01edb04	; ATOM11 Channel 6 Control Register in SOMI Mode
GTM_ATOM11_CH6_SOMP	.equ	0xf01edb04	; ATOM11 Channel 6 Control Register in SOMP Mode
GTM_ATOM11_CH6_SOMS	.equ	0xf01edb04	; ATOM11 Channel 6 Control Register in SOMS Mode
GTM_ATOM11_CH6_SR0	.equ	0xf01edb08	; ATOM11 channel 6 CCU0 compare shadow register
GTM_ATOM11_CH6_SR1	.equ	0xf01edb0c	; ATOM11 channel 6 CCU1 compare shadow register
GTM_ATOM11_CH6_STAT	.equ	0xf01edb1c	; ATOM11 channel 6 status register
GTM_ATOM11_CH7_CM0	.equ	0xf01edb90	; ATOM11 channel 7 CCU0 compare register
GTM_ATOM11_CH7_CM1	.equ	0xf01edb94	; ATOM11 channel 7 CCU1 compare register
GTM_ATOM11_CH7_CN0	.equ	0xf01edb98	; ATOM11 channel 7 CCU0 counter register
GTM_ATOM11_CH7_CTRL	.equ	0xf01edb84	; ATOM11 channel 7 control register
GTM_ATOM11_CH7_IRQ_EN	.equ	0xf01edba4	; ATOM11 channel 7 interrupt enable register
GTM_ATOM11_CH7_IRQ_FORCINT	.equ	0xf01edba8	; ATOM11 channel 7 software interrupt generation
GTM_ATOM11_CH7_IRQ_MODE	.equ	0xf01edbac	; ATOM11 channel 7 interrupt mode configuration register
GTM_ATOM11_CH7_IRQ_NOTIFY	.equ	0xf01edba0	; ATOM11 channel 7 interrupt notification register
GTM_ATOM11_CH7_RDADDR	.equ	0xf01edb80	; ATOM11 channel 7 ARU read address register
GTM_ATOM11_CH7_SOMB	.equ	0xf01edb84	; ATOM11 Channel 7 Control Register in SOMB Mode
GTM_ATOM11_CH7_SOMC	.equ	0xf01edb84	; ATOM11 Channel 7 Control Register in SOMC Mode
GTM_ATOM11_CH7_SOMI	.equ	0xf01edb84	; ATOM11 Channel 7 Control Register in SOMI Mode
GTM_ATOM11_CH7_SOMP	.equ	0xf01edb84	; ATOM11 Channel 7 Control Register in SOMP Mode
GTM_ATOM11_CH7_SOMS	.equ	0xf01edb84	; ATOM11 Channel 7 Control Register in SOMS Mode
GTM_ATOM11_CH7_SR0	.equ	0xf01edb88	; ATOM11 channel 7 CCU0 compare shadow register
GTM_ATOM11_CH7_SR1	.equ	0xf01edb8c	; ATOM11 channel 7 CCU1 compare shadow register
GTM_ATOM11_CH7_STAT	.equ	0xf01edb9c	; ATOM11 channel 7 status register
GTM_ATOM1_AGC_ACT_TB	.equ	0xf01e884c	; ATOM1 AGC action time base register
GTM_ATOM1_AGC_ENDIS_CTRL	.equ	0xf01e8844	; ATOM1 AGC enable/disable control register
GTM_ATOM1_AGC_ENDIS_STAT	.equ	0xf01e8848	; ATOM1 AGC enable/disable status register
GTM_ATOM1_AGC_FUPD_CTRL	.equ	0xf01e8858	; ATOM1 AGC force update control register
GTM_ATOM1_AGC_GLB_CTRL	.equ	0xf01e8840	; ATOM1 AGC global control register
GTM_ATOM1_AGC_INT_TRIG	.equ	0xf01e885c	; ATOM1 AGC internal trigger control register
GTM_ATOM1_AGC_OUTEN_CTRL	.equ	0xf01e8850	; ATOM1 AGC output enable control register
GTM_ATOM1_AGC_OUTEN_STAT	.equ	0xf01e8854	; ATOM1 AGC output enable status register
GTM_ATOM1_CH0_CM0	.equ	0xf01e8810	; ATOM1 channel 0 CCU0 compare register
GTM_ATOM1_CH0_CM1	.equ	0xf01e8814	; ATOM1 channel 0 CCU1 compare register
GTM_ATOM1_CH0_CN0	.equ	0xf01e8818	; ATOM1 channel 0 CCU0 counter register
GTM_ATOM1_CH0_CTRL	.equ	0xf01e8804	; ATOM1 channel 0 control register
GTM_ATOM1_CH0_IRQ_EN	.equ	0xf01e8824	; ATOM1 channel 0 interrupt enable register
GTM_ATOM1_CH0_IRQ_FORCINT	.equ	0xf01e8828	; ATOM1 channel 0 software interrupt generation
GTM_ATOM1_CH0_IRQ_MODE	.equ	0xf01e882c	; ATOM1 channel 0 interrupt mode configuration register
GTM_ATOM1_CH0_IRQ_NOTIFY	.equ	0xf01e8820	; ATOM1 channel 0 interrupt notification register
GTM_ATOM1_CH0_RDADDR	.equ	0xf01e8800	; ATOM1 channel 0 ARU read address register
GTM_ATOM1_CH0_SOMB	.equ	0xf01e8804	; ATOM1 Channel 0 Control Register in SOMB Mode
GTM_ATOM1_CH0_SOMC	.equ	0xf01e8804	; ATOM1 Channel 0 Control Register in SOMC Mode
GTM_ATOM1_CH0_SOMI	.equ	0xf01e8804	; ATOM1 Channel 0 Control Register in SOMI Mode
GTM_ATOM1_CH0_SOMP	.equ	0xf01e8804	; ATOM1 Channel 0 Control Register in SOMP Mode
GTM_ATOM1_CH0_SOMS	.equ	0xf01e8804	; ATOM1 Channel 0 Control Register in SOMS Mode
GTM_ATOM1_CH0_SR0	.equ	0xf01e8808	; ATOM1 channel 0 CCU0 compare shadow register
GTM_ATOM1_CH0_SR1	.equ	0xf01e880c	; ATOM1 channel 0 CCU1 compare shadow register
GTM_ATOM1_CH0_STAT	.equ	0xf01e881c	; ATOM1 channel 0 status register
GTM_ATOM1_CH1_CM0	.equ	0xf01e8890	; ATOM1 channel 1 CCU0 compare register
GTM_ATOM1_CH1_CM1	.equ	0xf01e8894	; ATOM1 channel 1 CCU1 compare register
GTM_ATOM1_CH1_CN0	.equ	0xf01e8898	; ATOM1 channel 1 CCU0 counter register
GTM_ATOM1_CH1_CTRL	.equ	0xf01e8884	; ATOM1 channel 1 control register
GTM_ATOM1_CH1_IRQ_EN	.equ	0xf01e88a4	; ATOM1 channel 1 interrupt enable register
GTM_ATOM1_CH1_IRQ_FORCINT	.equ	0xf01e88a8	; ATOM1 channel 1 software interrupt generation
GTM_ATOM1_CH1_IRQ_MODE	.equ	0xf01e88ac	; ATOM1 channel 1 interrupt mode configuration register
GTM_ATOM1_CH1_IRQ_NOTIFY	.equ	0xf01e88a0	; ATOM1 channel 1 interrupt notification register
GTM_ATOM1_CH1_RDADDR	.equ	0xf01e8880	; ATOM1 channel 1 ARU read address register
GTM_ATOM1_CH1_SOMB	.equ	0xf01e8884	; ATOM1 Channel 1 Control Register in SOMB Mode
GTM_ATOM1_CH1_SOMC	.equ	0xf01e8884	; ATOM1 Channel 1 Control Register in SOMC Mode
GTM_ATOM1_CH1_SOMI	.equ	0xf01e8884	; ATOM1 Channel 1 Control Register in SOMI Mode
GTM_ATOM1_CH1_SOMP	.equ	0xf01e8884	; ATOM1 Channel 1 Control Register in SOMP Mode
GTM_ATOM1_CH1_SOMS	.equ	0xf01e8884	; ATOM1 Channel 1 Control Register in SOMS Mode
GTM_ATOM1_CH1_SR0	.equ	0xf01e8888	; ATOM1 channel 1 CCU0 compare shadow register
GTM_ATOM1_CH1_SR1	.equ	0xf01e888c	; ATOM1 channel 1 CCU1 compare shadow register
GTM_ATOM1_CH1_STAT	.equ	0xf01e889c	; ATOM1 channel 1 status register
GTM_ATOM1_CH2_CM0	.equ	0xf01e8910	; ATOM1 channel 2 CCU0 compare register
GTM_ATOM1_CH2_CM1	.equ	0xf01e8914	; ATOM1 channel 2 CCU1 compare register
GTM_ATOM1_CH2_CN0	.equ	0xf01e8918	; ATOM1 channel 2 CCU0 counter register
GTM_ATOM1_CH2_CTRL	.equ	0xf01e8904	; ATOM1 channel 2 control register
GTM_ATOM1_CH2_IRQ_EN	.equ	0xf01e8924	; ATOM1 channel 2 interrupt enable register
GTM_ATOM1_CH2_IRQ_FORCINT	.equ	0xf01e8928	; ATOM1 channel 2 software interrupt generation
GTM_ATOM1_CH2_IRQ_MODE	.equ	0xf01e892c	; ATOM1 channel 2 interrupt mode configuration register
GTM_ATOM1_CH2_IRQ_NOTIFY	.equ	0xf01e8920	; ATOM1 channel 2 interrupt notification register
GTM_ATOM1_CH2_RDADDR	.equ	0xf01e8900	; ATOM1 channel 2 ARU read address register
GTM_ATOM1_CH2_SOMB	.equ	0xf01e8904	; ATOM1 Channel 2 Control Register in SOMB Mode
GTM_ATOM1_CH2_SOMC	.equ	0xf01e8904	; ATOM1 Channel 2 Control Register in SOMC Mode
GTM_ATOM1_CH2_SOMI	.equ	0xf01e8904	; ATOM1 Channel 2 Control Register in SOMI Mode
GTM_ATOM1_CH2_SOMP	.equ	0xf01e8904	; ATOM1 Channel 2 Control Register in SOMP Mode
GTM_ATOM1_CH2_SOMS	.equ	0xf01e8904	; ATOM1 Channel 2 Control Register in SOMS Mode
GTM_ATOM1_CH2_SR0	.equ	0xf01e8908	; ATOM1 channel 2 CCU0 compare shadow register
GTM_ATOM1_CH2_SR1	.equ	0xf01e890c	; ATOM1 channel 2 CCU1 compare shadow register
GTM_ATOM1_CH2_STAT	.equ	0xf01e891c	; ATOM1 channel 2 status register
GTM_ATOM1_CH3_CM0	.equ	0xf01e8990	; ATOM1 channel 3 CCU0 compare register
GTM_ATOM1_CH3_CM1	.equ	0xf01e8994	; ATOM1 channel 3 CCU1 compare register
GTM_ATOM1_CH3_CN0	.equ	0xf01e8998	; ATOM1 channel 3 CCU0 counter register
GTM_ATOM1_CH3_CTRL	.equ	0xf01e8984	; ATOM1 channel 3 control register
GTM_ATOM1_CH3_IRQ_EN	.equ	0xf01e89a4	; ATOM1 channel 3 interrupt enable register
GTM_ATOM1_CH3_IRQ_FORCINT	.equ	0xf01e89a8	; ATOM1 channel 3 software interrupt generation
GTM_ATOM1_CH3_IRQ_MODE	.equ	0xf01e89ac	; ATOM1 channel 3 interrupt mode configuration register
GTM_ATOM1_CH3_IRQ_NOTIFY	.equ	0xf01e89a0	; ATOM1 channel 3 interrupt notification register
GTM_ATOM1_CH3_RDADDR	.equ	0xf01e8980	; ATOM1 channel 3 ARU read address register
GTM_ATOM1_CH3_SOMB	.equ	0xf01e8984	; ATOM1 Channel 3 Control Register in SOMB Mode
GTM_ATOM1_CH3_SOMC	.equ	0xf01e8984	; ATOM1 Channel 3 Control Register in SOMC Mode
GTM_ATOM1_CH3_SOMI	.equ	0xf01e8984	; ATOM1 Channel 3 Control Register in SOMI Mode
GTM_ATOM1_CH3_SOMP	.equ	0xf01e8984	; ATOM1 Channel 3 Control Register in SOMP Mode
GTM_ATOM1_CH3_SOMS	.equ	0xf01e8984	; ATOM1 Channel 3 Control Register in SOMS Mode
GTM_ATOM1_CH3_SR0	.equ	0xf01e8988	; ATOM1 channel 3 CCU0 compare shadow register
GTM_ATOM1_CH3_SR1	.equ	0xf01e898c	; ATOM1 channel 3 CCU1 compare shadow register
GTM_ATOM1_CH3_STAT	.equ	0xf01e899c	; ATOM1 channel 3 status register
GTM_ATOM1_CH4_CM0	.equ	0xf01e8a10	; ATOM1 channel 4 CCU0 compare register
GTM_ATOM1_CH4_CM1	.equ	0xf01e8a14	; ATOM1 channel 4 CCU1 compare register
GTM_ATOM1_CH4_CN0	.equ	0xf01e8a18	; ATOM1 channel 4 CCU0 counter register
GTM_ATOM1_CH4_CTRL	.equ	0xf01e8a04	; ATOM1 channel 4 control register
GTM_ATOM1_CH4_IRQ_EN	.equ	0xf01e8a24	; ATOM1 channel 4 interrupt enable register
GTM_ATOM1_CH4_IRQ_FORCINT	.equ	0xf01e8a28	; ATOM1 channel 4 software interrupt generation
GTM_ATOM1_CH4_IRQ_MODE	.equ	0xf01e8a2c	; ATOM1 channel 4 interrupt mode configuration register
GTM_ATOM1_CH4_IRQ_NOTIFY	.equ	0xf01e8a20	; ATOM1 channel 4 interrupt notification register
GTM_ATOM1_CH4_RDADDR	.equ	0xf01e8a00	; ATOM1 channel 4 ARU read address register
GTM_ATOM1_CH4_SOMB	.equ	0xf01e8a04	; ATOM1 Channel 4 Control Register in SOMB Mode
GTM_ATOM1_CH4_SOMC	.equ	0xf01e8a04	; ATOM1 Channel 4 Control Register in SOMC Mode
GTM_ATOM1_CH4_SOMI	.equ	0xf01e8a04	; ATOM1 Channel 4 Control Register in SOMI Mode
GTM_ATOM1_CH4_SOMP	.equ	0xf01e8a04	; ATOM1 Channel 4 Control Register in SOMP Mode
GTM_ATOM1_CH4_SOMS	.equ	0xf01e8a04	; ATOM1 Channel 4 Control Register in SOMS Mode
GTM_ATOM1_CH4_SR0	.equ	0xf01e8a08	; ATOM1 channel 4 CCU0 compare shadow register
GTM_ATOM1_CH4_SR1	.equ	0xf01e8a0c	; ATOM1 channel 4 CCU1 compare shadow register
GTM_ATOM1_CH4_STAT	.equ	0xf01e8a1c	; ATOM1 channel 4 status register
GTM_ATOM1_CH5_CM0	.equ	0xf01e8a90	; ATOM1 channel 5 CCU0 compare register
GTM_ATOM1_CH5_CM1	.equ	0xf01e8a94	; ATOM1 channel 5 CCU1 compare register
GTM_ATOM1_CH5_CN0	.equ	0xf01e8a98	; ATOM1 channel 5 CCU0 counter register
GTM_ATOM1_CH5_CTRL	.equ	0xf01e8a84	; ATOM1 channel 5 control register
GTM_ATOM1_CH5_IRQ_EN	.equ	0xf01e8aa4	; ATOM1 channel 5 interrupt enable register
GTM_ATOM1_CH5_IRQ_FORCINT	.equ	0xf01e8aa8	; ATOM1 channel 5 software interrupt generation
GTM_ATOM1_CH5_IRQ_MODE	.equ	0xf01e8aac	; ATOM1 channel 5 interrupt mode configuration register
GTM_ATOM1_CH5_IRQ_NOTIFY	.equ	0xf01e8aa0	; ATOM1 channel 5 interrupt notification register
GTM_ATOM1_CH5_RDADDR	.equ	0xf01e8a80	; ATOM1 channel 5 ARU read address register
GTM_ATOM1_CH5_SOMB	.equ	0xf01e8a84	; ATOM1 Channel 5 Control Register in SOMB Mode
GTM_ATOM1_CH5_SOMC	.equ	0xf01e8a84	; ATOM1 Channel 5 Control Register in SOMC Mode
GTM_ATOM1_CH5_SOMI	.equ	0xf01e8a84	; ATOM1 Channel 5 Control Register in SOMI Mode
GTM_ATOM1_CH5_SOMP	.equ	0xf01e8a84	; ATOM1 Channel 5 Control Register in SOMP Mode
GTM_ATOM1_CH5_SOMS	.equ	0xf01e8a84	; ATOM1 Channel 5 Control Register in SOMS Mode
GTM_ATOM1_CH5_SR0	.equ	0xf01e8a88	; ATOM1 channel 5 CCU0 compare shadow register
GTM_ATOM1_CH5_SR1	.equ	0xf01e8a8c	; ATOM1 channel 5 CCU1 compare shadow register
GTM_ATOM1_CH5_STAT	.equ	0xf01e8a9c	; ATOM1 channel 5 status register
GTM_ATOM1_CH6_CM0	.equ	0xf01e8b10	; ATOM1 channel 6 CCU0 compare register
GTM_ATOM1_CH6_CM1	.equ	0xf01e8b14	; ATOM1 channel 6 CCU1 compare register
GTM_ATOM1_CH6_CN0	.equ	0xf01e8b18	; ATOM1 channel 6 CCU0 counter register
GTM_ATOM1_CH6_CTRL	.equ	0xf01e8b04	; ATOM1 channel 6 control register
GTM_ATOM1_CH6_IRQ_EN	.equ	0xf01e8b24	; ATOM1 channel 6 interrupt enable register
GTM_ATOM1_CH6_IRQ_FORCINT	.equ	0xf01e8b28	; ATOM1 channel 6 software interrupt generation
GTM_ATOM1_CH6_IRQ_MODE	.equ	0xf01e8b2c	; ATOM1 channel 6 interrupt mode configuration register
GTM_ATOM1_CH6_IRQ_NOTIFY	.equ	0xf01e8b20	; ATOM1 channel 6 interrupt notification register
GTM_ATOM1_CH6_RDADDR	.equ	0xf01e8b00	; ATOM1 channel 6 ARU read address register
GTM_ATOM1_CH6_SOMB	.equ	0xf01e8b04	; ATOM1 Channel 6 Control Register in SOMB Mode
GTM_ATOM1_CH6_SOMC	.equ	0xf01e8b04	; ATOM1 Channel 6 Control Register in SOMC Mode
GTM_ATOM1_CH6_SOMI	.equ	0xf01e8b04	; ATOM1 Channel 6 Control Register in SOMI Mode
GTM_ATOM1_CH6_SOMP	.equ	0xf01e8b04	; ATOM1 Channel 6 Control Register in SOMP Mode
GTM_ATOM1_CH6_SOMS	.equ	0xf01e8b04	; ATOM1 Channel 6 Control Register in SOMS Mode
GTM_ATOM1_CH6_SR0	.equ	0xf01e8b08	; ATOM1 channel 6 CCU0 compare shadow register
GTM_ATOM1_CH6_SR1	.equ	0xf01e8b0c	; ATOM1 channel 6 CCU1 compare shadow register
GTM_ATOM1_CH6_STAT	.equ	0xf01e8b1c	; ATOM1 channel 6 status register
GTM_ATOM1_CH7_CM0	.equ	0xf01e8b90	; ATOM1 channel 7 CCU0 compare register
GTM_ATOM1_CH7_CM1	.equ	0xf01e8b94	; ATOM1 channel 7 CCU1 compare register
GTM_ATOM1_CH7_CN0	.equ	0xf01e8b98	; ATOM1 channel 7 CCU0 counter register
GTM_ATOM1_CH7_CTRL	.equ	0xf01e8b84	; ATOM1 channel 7 control register
GTM_ATOM1_CH7_IRQ_EN	.equ	0xf01e8ba4	; ATOM1 channel 7 interrupt enable register
GTM_ATOM1_CH7_IRQ_FORCINT	.equ	0xf01e8ba8	; ATOM1 channel 7 software interrupt generation
GTM_ATOM1_CH7_IRQ_MODE	.equ	0xf01e8bac	; ATOM1 channel 7 interrupt mode configuration register
GTM_ATOM1_CH7_IRQ_NOTIFY	.equ	0xf01e8ba0	; ATOM1 channel 7 interrupt notification register
GTM_ATOM1_CH7_RDADDR	.equ	0xf01e8b80	; ATOM1 channel 7 ARU read address register
GTM_ATOM1_CH7_SOMB	.equ	0xf01e8b84	; ATOM1 Channel 7 Control Register in SOMB Mode
GTM_ATOM1_CH7_SOMC	.equ	0xf01e8b84	; ATOM1 Channel 7 Control Register in SOMC Mode
GTM_ATOM1_CH7_SOMI	.equ	0xf01e8b84	; ATOM1 Channel 7 Control Register in SOMI Mode
GTM_ATOM1_CH7_SOMP	.equ	0xf01e8b84	; ATOM1 Channel 7 Control Register in SOMP Mode
GTM_ATOM1_CH7_SOMS	.equ	0xf01e8b84	; ATOM1 Channel 7 Control Register in SOMS Mode
GTM_ATOM1_CH7_SR0	.equ	0xf01e8b88	; ATOM1 channel 7 CCU0 compare shadow register
GTM_ATOM1_CH7_SR1	.equ	0xf01e8b8c	; ATOM1 channel 7 CCU1 compare shadow register
GTM_ATOM1_CH7_STAT	.equ	0xf01e8b9c	; ATOM1 channel 7 status register
GTM_ATOM2_AGC_ACT_TB	.equ	0xf01e904c	; ATOM2 AGC action time base register
GTM_ATOM2_AGC_ENDIS_CTRL	.equ	0xf01e9044	; ATOM2 AGC enable/disable control register
GTM_ATOM2_AGC_ENDIS_STAT	.equ	0xf01e9048	; ATOM2 AGC enable/disable status register
GTM_ATOM2_AGC_FUPD_CTRL	.equ	0xf01e9058	; ATOM2 AGC force update control register
GTM_ATOM2_AGC_GLB_CTRL	.equ	0xf01e9040	; ATOM2 AGC global control register
GTM_ATOM2_AGC_INT_TRIG	.equ	0xf01e905c	; ATOM2 AGC internal trigger control register
GTM_ATOM2_AGC_OUTEN_CTRL	.equ	0xf01e9050	; ATOM2 AGC output enable control register
GTM_ATOM2_AGC_OUTEN_STAT	.equ	0xf01e9054	; ATOM2 AGC output enable status register
GTM_ATOM2_CH0_CM0	.equ	0xf01e9010	; ATOM2 channel 0 CCU0 compare register
GTM_ATOM2_CH0_CM1	.equ	0xf01e9014	; ATOM2 channel 0 CCU1 compare register
GTM_ATOM2_CH0_CN0	.equ	0xf01e9018	; ATOM2 channel 0 CCU0 counter register
GTM_ATOM2_CH0_CTRL	.equ	0xf01e9004	; ATOM2 channel 0 control register
GTM_ATOM2_CH0_IRQ_EN	.equ	0xf01e9024	; ATOM2 channel 0 interrupt enable register
GTM_ATOM2_CH0_IRQ_FORCINT	.equ	0xf01e9028	; ATOM2 channel 0 software interrupt generation
GTM_ATOM2_CH0_IRQ_MODE	.equ	0xf01e902c	; ATOM2 channel 0 interrupt mode configuration register
GTM_ATOM2_CH0_IRQ_NOTIFY	.equ	0xf01e9020	; ATOM2 channel 0 interrupt notification register
GTM_ATOM2_CH0_RDADDR	.equ	0xf01e9000	; ATOM2 channel 0 ARU read address register
GTM_ATOM2_CH0_SOMB	.equ	0xf01e9004	; ATOM2 Channel 0 Control Register in SOMB Mode
GTM_ATOM2_CH0_SOMC	.equ	0xf01e9004	; ATOM2 Channel 0 Control Register in SOMC Mode
GTM_ATOM2_CH0_SOMI	.equ	0xf01e9004	; ATOM2 Channel 0 Control Register in SOMI Mode
GTM_ATOM2_CH0_SOMP	.equ	0xf01e9004	; ATOM2 Channel 0 Control Register in SOMP Mode
GTM_ATOM2_CH0_SOMS	.equ	0xf01e9004	; ATOM2 Channel 0 Control Register in SOMS Mode
GTM_ATOM2_CH0_SR0	.equ	0xf01e9008	; ATOM2 channel 0 CCU0 compare shadow register
GTM_ATOM2_CH0_SR1	.equ	0xf01e900c	; ATOM2 channel 0 CCU1 compare shadow register
GTM_ATOM2_CH0_STAT	.equ	0xf01e901c	; ATOM2 channel 0 status register
GTM_ATOM2_CH1_CM0	.equ	0xf01e9090	; ATOM2 channel 1 CCU0 compare register
GTM_ATOM2_CH1_CM1	.equ	0xf01e9094	; ATOM2 channel 1 CCU1 compare register
GTM_ATOM2_CH1_CN0	.equ	0xf01e9098	; ATOM2 channel 1 CCU0 counter register
GTM_ATOM2_CH1_CTRL	.equ	0xf01e9084	; ATOM2 channel 1 control register
GTM_ATOM2_CH1_IRQ_EN	.equ	0xf01e90a4	; ATOM2 channel 1 interrupt enable register
GTM_ATOM2_CH1_IRQ_FORCINT	.equ	0xf01e90a8	; ATOM2 channel 1 software interrupt generation
GTM_ATOM2_CH1_IRQ_MODE	.equ	0xf01e90ac	; ATOM2 channel 1 interrupt mode configuration register
GTM_ATOM2_CH1_IRQ_NOTIFY	.equ	0xf01e90a0	; ATOM2 channel 1 interrupt notification register
GTM_ATOM2_CH1_RDADDR	.equ	0xf01e9080	; ATOM2 channel 1 ARU read address register
GTM_ATOM2_CH1_SOMB	.equ	0xf01e9084	; ATOM2 Channel 1 Control Register in SOMB Mode
GTM_ATOM2_CH1_SOMC	.equ	0xf01e9084	; ATOM2 Channel 1 Control Register in SOMC Mode
GTM_ATOM2_CH1_SOMI	.equ	0xf01e9084	; ATOM2 Channel 1 Control Register in SOMI Mode
GTM_ATOM2_CH1_SOMP	.equ	0xf01e9084	; ATOM2 Channel 1 Control Register in SOMP Mode
GTM_ATOM2_CH1_SOMS	.equ	0xf01e9084	; ATOM2 Channel 1 Control Register in SOMS Mode
GTM_ATOM2_CH1_SR0	.equ	0xf01e9088	; ATOM2 channel 1 CCU0 compare shadow register
GTM_ATOM2_CH1_SR1	.equ	0xf01e908c	; ATOM2 channel 1 CCU1 compare shadow register
GTM_ATOM2_CH1_STAT	.equ	0xf01e909c	; ATOM2 channel 1 status register
GTM_ATOM2_CH2_CM0	.equ	0xf01e9110	; ATOM2 channel 2 CCU0 compare register
GTM_ATOM2_CH2_CM1	.equ	0xf01e9114	; ATOM2 channel 2 CCU1 compare register
GTM_ATOM2_CH2_CN0	.equ	0xf01e9118	; ATOM2 channel 2 CCU0 counter register
GTM_ATOM2_CH2_CTRL	.equ	0xf01e9104	; ATOM2 channel 2 control register
GTM_ATOM2_CH2_IRQ_EN	.equ	0xf01e9124	; ATOM2 channel 2 interrupt enable register
GTM_ATOM2_CH2_IRQ_FORCINT	.equ	0xf01e9128	; ATOM2 channel 2 software interrupt generation
GTM_ATOM2_CH2_IRQ_MODE	.equ	0xf01e912c	; ATOM2 channel 2 interrupt mode configuration register
GTM_ATOM2_CH2_IRQ_NOTIFY	.equ	0xf01e9120	; ATOM2 channel 2 interrupt notification register
GTM_ATOM2_CH2_RDADDR	.equ	0xf01e9100	; ATOM2 channel 2 ARU read address register
GTM_ATOM2_CH2_SOMB	.equ	0xf01e9104	; ATOM2 Channel 2 Control Register in SOMB Mode
GTM_ATOM2_CH2_SOMC	.equ	0xf01e9104	; ATOM2 Channel 2 Control Register in SOMC Mode
GTM_ATOM2_CH2_SOMI	.equ	0xf01e9104	; ATOM2 Channel 2 Control Register in SOMI Mode
GTM_ATOM2_CH2_SOMP	.equ	0xf01e9104	; ATOM2 Channel 2 Control Register in SOMP Mode
GTM_ATOM2_CH2_SOMS	.equ	0xf01e9104	; ATOM2 Channel 2 Control Register in SOMS Mode
GTM_ATOM2_CH2_SR0	.equ	0xf01e9108	; ATOM2 channel 2 CCU0 compare shadow register
GTM_ATOM2_CH2_SR1	.equ	0xf01e910c	; ATOM2 channel 2 CCU1 compare shadow register
GTM_ATOM2_CH2_STAT	.equ	0xf01e911c	; ATOM2 channel 2 status register
GTM_ATOM2_CH3_CM0	.equ	0xf01e9190	; ATOM2 channel 3 CCU0 compare register
GTM_ATOM2_CH3_CM1	.equ	0xf01e9194	; ATOM2 channel 3 CCU1 compare register
GTM_ATOM2_CH3_CN0	.equ	0xf01e9198	; ATOM2 channel 3 CCU0 counter register
GTM_ATOM2_CH3_CTRL	.equ	0xf01e9184	; ATOM2 channel 3 control register
GTM_ATOM2_CH3_IRQ_EN	.equ	0xf01e91a4	; ATOM2 channel 3 interrupt enable register
GTM_ATOM2_CH3_IRQ_FORCINT	.equ	0xf01e91a8	; ATOM2 channel 3 software interrupt generation
GTM_ATOM2_CH3_IRQ_MODE	.equ	0xf01e91ac	; ATOM2 channel 3 interrupt mode configuration register
GTM_ATOM2_CH3_IRQ_NOTIFY	.equ	0xf01e91a0	; ATOM2 channel 3 interrupt notification register
GTM_ATOM2_CH3_RDADDR	.equ	0xf01e9180	; ATOM2 channel 3 ARU read address register
GTM_ATOM2_CH3_SOMB	.equ	0xf01e9184	; ATOM2 Channel 3 Control Register in SOMB Mode
GTM_ATOM2_CH3_SOMC	.equ	0xf01e9184	; ATOM2 Channel 3 Control Register in SOMC Mode
GTM_ATOM2_CH3_SOMI	.equ	0xf01e9184	; ATOM2 Channel 3 Control Register in SOMI Mode
GTM_ATOM2_CH3_SOMP	.equ	0xf01e9184	; ATOM2 Channel 3 Control Register in SOMP Mode
GTM_ATOM2_CH3_SOMS	.equ	0xf01e9184	; ATOM2 Channel 3 Control Register in SOMS Mode
GTM_ATOM2_CH3_SR0	.equ	0xf01e9188	; ATOM2 channel 3 CCU0 compare shadow register
GTM_ATOM2_CH3_SR1	.equ	0xf01e918c	; ATOM2 channel 3 CCU1 compare shadow register
GTM_ATOM2_CH3_STAT	.equ	0xf01e919c	; ATOM2 channel 3 status register
GTM_ATOM2_CH4_CM0	.equ	0xf01e9210	; ATOM2 channel 4 CCU0 compare register
GTM_ATOM2_CH4_CM1	.equ	0xf01e9214	; ATOM2 channel 4 CCU1 compare register
GTM_ATOM2_CH4_CN0	.equ	0xf01e9218	; ATOM2 channel 4 CCU0 counter register
GTM_ATOM2_CH4_CTRL	.equ	0xf01e9204	; ATOM2 channel 4 control register
GTM_ATOM2_CH4_IRQ_EN	.equ	0xf01e9224	; ATOM2 channel 4 interrupt enable register
GTM_ATOM2_CH4_IRQ_FORCINT	.equ	0xf01e9228	; ATOM2 channel 4 software interrupt generation
GTM_ATOM2_CH4_IRQ_MODE	.equ	0xf01e922c	; ATOM2 channel 4 interrupt mode configuration register
GTM_ATOM2_CH4_IRQ_NOTIFY	.equ	0xf01e9220	; ATOM2 channel 4 interrupt notification register
GTM_ATOM2_CH4_RDADDR	.equ	0xf01e9200	; ATOM2 channel 4 ARU read address register
GTM_ATOM2_CH4_SOMB	.equ	0xf01e9204	; ATOM2 Channel 4 Control Register in SOMB Mode
GTM_ATOM2_CH4_SOMC	.equ	0xf01e9204	; ATOM2 Channel 4 Control Register in SOMC Mode
GTM_ATOM2_CH4_SOMI	.equ	0xf01e9204	; ATOM2 Channel 4 Control Register in SOMI Mode
GTM_ATOM2_CH4_SOMP	.equ	0xf01e9204	; ATOM2 Channel 4 Control Register in SOMP Mode
GTM_ATOM2_CH4_SOMS	.equ	0xf01e9204	; ATOM2 Channel 4 Control Register in SOMS Mode
GTM_ATOM2_CH4_SR0	.equ	0xf01e9208	; ATOM2 channel 4 CCU0 compare shadow register
GTM_ATOM2_CH4_SR1	.equ	0xf01e920c	; ATOM2 channel 4 CCU1 compare shadow register
GTM_ATOM2_CH4_STAT	.equ	0xf01e921c	; ATOM2 channel 4 status register
GTM_ATOM2_CH5_CM0	.equ	0xf01e9290	; ATOM2 channel 5 CCU0 compare register
GTM_ATOM2_CH5_CM1	.equ	0xf01e9294	; ATOM2 channel 5 CCU1 compare register
GTM_ATOM2_CH5_CN0	.equ	0xf01e9298	; ATOM2 channel 5 CCU0 counter register
GTM_ATOM2_CH5_CTRL	.equ	0xf01e9284	; ATOM2 channel 5 control register
GTM_ATOM2_CH5_IRQ_EN	.equ	0xf01e92a4	; ATOM2 channel 5 interrupt enable register
GTM_ATOM2_CH5_IRQ_FORCINT	.equ	0xf01e92a8	; ATOM2 channel 5 software interrupt generation
GTM_ATOM2_CH5_IRQ_MODE	.equ	0xf01e92ac	; ATOM2 channel 5 interrupt mode configuration register
GTM_ATOM2_CH5_IRQ_NOTIFY	.equ	0xf01e92a0	; ATOM2 channel 5 interrupt notification register
GTM_ATOM2_CH5_RDADDR	.equ	0xf01e9280	; ATOM2 channel 5 ARU read address register
GTM_ATOM2_CH5_SOMB	.equ	0xf01e9284	; ATOM2 Channel 5 Control Register in SOMB Mode
GTM_ATOM2_CH5_SOMC	.equ	0xf01e9284	; ATOM2 Channel 5 Control Register in SOMC Mode
GTM_ATOM2_CH5_SOMI	.equ	0xf01e9284	; ATOM2 Channel 5 Control Register in SOMI Mode
GTM_ATOM2_CH5_SOMP	.equ	0xf01e9284	; ATOM2 Channel 5 Control Register in SOMP Mode
GTM_ATOM2_CH5_SOMS	.equ	0xf01e9284	; ATOM2 Channel 5 Control Register in SOMS Mode
GTM_ATOM2_CH5_SR0	.equ	0xf01e9288	; ATOM2 channel 5 CCU0 compare shadow register
GTM_ATOM2_CH5_SR1	.equ	0xf01e928c	; ATOM2 channel 5 CCU1 compare shadow register
GTM_ATOM2_CH5_STAT	.equ	0xf01e929c	; ATOM2 channel 5 status register
GTM_ATOM2_CH6_CM0	.equ	0xf01e9310	; ATOM2 channel 6 CCU0 compare register
GTM_ATOM2_CH6_CM1	.equ	0xf01e9314	; ATOM2 channel 6 CCU1 compare register
GTM_ATOM2_CH6_CN0	.equ	0xf01e9318	; ATOM2 channel 6 CCU0 counter register
GTM_ATOM2_CH6_CTRL	.equ	0xf01e9304	; ATOM2 channel 6 control register
GTM_ATOM2_CH6_IRQ_EN	.equ	0xf01e9324	; ATOM2 channel 6 interrupt enable register
GTM_ATOM2_CH6_IRQ_FORCINT	.equ	0xf01e9328	; ATOM2 channel 6 software interrupt generation
GTM_ATOM2_CH6_IRQ_MODE	.equ	0xf01e932c	; ATOM2 channel 6 interrupt mode configuration register
GTM_ATOM2_CH6_IRQ_NOTIFY	.equ	0xf01e9320	; ATOM2 channel 6 interrupt notification register
GTM_ATOM2_CH6_RDADDR	.equ	0xf01e9300	; ATOM2 channel 6 ARU read address register
GTM_ATOM2_CH6_SOMB	.equ	0xf01e9304	; ATOM2 Channel 6 Control Register in SOMB Mode
GTM_ATOM2_CH6_SOMC	.equ	0xf01e9304	; ATOM2 Channel 6 Control Register in SOMC Mode
GTM_ATOM2_CH6_SOMI	.equ	0xf01e9304	; ATOM2 Channel 6 Control Register in SOMI Mode
GTM_ATOM2_CH6_SOMP	.equ	0xf01e9304	; ATOM2 Channel 6 Control Register in SOMP Mode
GTM_ATOM2_CH6_SOMS	.equ	0xf01e9304	; ATOM2 Channel 6 Control Register in SOMS Mode
GTM_ATOM2_CH6_SR0	.equ	0xf01e9308	; ATOM2 channel 6 CCU0 compare shadow register
GTM_ATOM2_CH6_SR1	.equ	0xf01e930c	; ATOM2 channel 6 CCU1 compare shadow register
GTM_ATOM2_CH6_STAT	.equ	0xf01e931c	; ATOM2 channel 6 status register
GTM_ATOM2_CH7_CM0	.equ	0xf01e9390	; ATOM2 channel 7 CCU0 compare register
GTM_ATOM2_CH7_CM1	.equ	0xf01e9394	; ATOM2 channel 7 CCU1 compare register
GTM_ATOM2_CH7_CN0	.equ	0xf01e9398	; ATOM2 channel 7 CCU0 counter register
GTM_ATOM2_CH7_CTRL	.equ	0xf01e9384	; ATOM2 channel 7 control register
GTM_ATOM2_CH7_IRQ_EN	.equ	0xf01e93a4	; ATOM2 channel 7 interrupt enable register
GTM_ATOM2_CH7_IRQ_FORCINT	.equ	0xf01e93a8	; ATOM2 channel 7 software interrupt generation
GTM_ATOM2_CH7_IRQ_MODE	.equ	0xf01e93ac	; ATOM2 channel 7 interrupt mode configuration register
GTM_ATOM2_CH7_IRQ_NOTIFY	.equ	0xf01e93a0	; ATOM2 channel 7 interrupt notification register
GTM_ATOM2_CH7_RDADDR	.equ	0xf01e9380	; ATOM2 channel 7 ARU read address register
GTM_ATOM2_CH7_SOMB	.equ	0xf01e9384	; ATOM2 Channel 7 Control Register in SOMB Mode
GTM_ATOM2_CH7_SOMC	.equ	0xf01e9384	; ATOM2 Channel 7 Control Register in SOMC Mode
GTM_ATOM2_CH7_SOMI	.equ	0xf01e9384	; ATOM2 Channel 7 Control Register in SOMI Mode
GTM_ATOM2_CH7_SOMP	.equ	0xf01e9384	; ATOM2 Channel 7 Control Register in SOMP Mode
GTM_ATOM2_CH7_SOMS	.equ	0xf01e9384	; ATOM2 Channel 7 Control Register in SOMS Mode
GTM_ATOM2_CH7_SR0	.equ	0xf01e9388	; ATOM2 channel 7 CCU0 compare shadow register
GTM_ATOM2_CH7_SR1	.equ	0xf01e938c	; ATOM2 channel 7 CCU1 compare shadow register
GTM_ATOM2_CH7_STAT	.equ	0xf01e939c	; ATOM2 channel 7 status register
GTM_ATOM2_OUT  	.equ	0xf010009c	; GTM ATOM 2 Output Level
GTM_ATOM3_AGC_ACT_TB	.equ	0xf01e984c	; ATOM3 AGC action time base register
GTM_ATOM3_AGC_ENDIS_CTRL	.equ	0xf01e9844	; ATOM3 AGC enable/disable control register
GTM_ATOM3_AGC_ENDIS_STAT	.equ	0xf01e9848	; ATOM3 AGC enable/disable status register
GTM_ATOM3_AGC_FUPD_CTRL	.equ	0xf01e9858	; ATOM3 AGC force update control register
GTM_ATOM3_AGC_GLB_CTRL	.equ	0xf01e9840	; ATOM3 AGC global control register
GTM_ATOM3_AGC_INT_TRIG	.equ	0xf01e985c	; ATOM3 AGC internal trigger control register
GTM_ATOM3_AGC_OUTEN_CTRL	.equ	0xf01e9850	; ATOM3 AGC output enable control register
GTM_ATOM3_AGC_OUTEN_STAT	.equ	0xf01e9854	; ATOM3 AGC output enable status register
GTM_ATOM3_CH0_CM0	.equ	0xf01e9810	; ATOM3 channel 0 CCU0 compare register
GTM_ATOM3_CH0_CM1	.equ	0xf01e9814	; ATOM3 channel 0 CCU1 compare register
GTM_ATOM3_CH0_CN0	.equ	0xf01e9818	; ATOM3 channel 0 CCU0 counter register
GTM_ATOM3_CH0_CTRL	.equ	0xf01e9804	; ATOM3 channel 0 control register
GTM_ATOM3_CH0_IRQ_EN	.equ	0xf01e9824	; ATOM3 channel 0 interrupt enable register
GTM_ATOM3_CH0_IRQ_FORCINT	.equ	0xf01e9828	; ATOM3 channel 0 software interrupt generation
GTM_ATOM3_CH0_IRQ_MODE	.equ	0xf01e982c	; ATOM3 channel 0 interrupt mode configuration register
GTM_ATOM3_CH0_IRQ_NOTIFY	.equ	0xf01e9820	; ATOM3 channel 0 interrupt notification register
GTM_ATOM3_CH0_RDADDR	.equ	0xf01e9800	; ATOM3 channel 0 ARU read address register
GTM_ATOM3_CH0_SOMB	.equ	0xf01e9804	; ATOM3 Channel 0 Control Register in SOMB Mode
GTM_ATOM3_CH0_SOMC	.equ	0xf01e9804	; ATOM3 Channel 0 Control Register in SOMC Mode
GTM_ATOM3_CH0_SOMI	.equ	0xf01e9804	; ATOM3 Channel 0 Control Register in SOMI Mode
GTM_ATOM3_CH0_SOMP	.equ	0xf01e9804	; ATOM3 Channel 0 Control Register in SOMP Mode
GTM_ATOM3_CH0_SOMS	.equ	0xf01e9804	; ATOM3 Channel 0 Control Register in SOMS Mode
GTM_ATOM3_CH0_SR0	.equ	0xf01e9808	; ATOM3 channel 0 CCU0 compare shadow register
GTM_ATOM3_CH0_SR1	.equ	0xf01e980c	; ATOM3 channel 0 CCU1 compare shadow register
GTM_ATOM3_CH0_STAT	.equ	0xf01e981c	; ATOM3 channel 0 status register
GTM_ATOM3_CH1_CM0	.equ	0xf01e9890	; ATOM3 channel 1 CCU0 compare register
GTM_ATOM3_CH1_CM1	.equ	0xf01e9894	; ATOM3 channel 1 CCU1 compare register
GTM_ATOM3_CH1_CN0	.equ	0xf01e9898	; ATOM3 channel 1 CCU0 counter register
GTM_ATOM3_CH1_CTRL	.equ	0xf01e9884	; ATOM3 channel 1 control register
GTM_ATOM3_CH1_IRQ_EN	.equ	0xf01e98a4	; ATOM3 channel 1 interrupt enable register
GTM_ATOM3_CH1_IRQ_FORCINT	.equ	0xf01e98a8	; ATOM3 channel 1 software interrupt generation
GTM_ATOM3_CH1_IRQ_MODE	.equ	0xf01e98ac	; ATOM3 channel 1 interrupt mode configuration register
GTM_ATOM3_CH1_IRQ_NOTIFY	.equ	0xf01e98a0	; ATOM3 channel 1 interrupt notification register
GTM_ATOM3_CH1_RDADDR	.equ	0xf01e9880	; ATOM3 channel 1 ARU read address register
GTM_ATOM3_CH1_SOMB	.equ	0xf01e9884	; ATOM3 Channel 1 Control Register in SOMB Mode
GTM_ATOM3_CH1_SOMC	.equ	0xf01e9884	; ATOM3 Channel 1 Control Register in SOMC Mode
GTM_ATOM3_CH1_SOMI	.equ	0xf01e9884	; ATOM3 Channel 1 Control Register in SOMI Mode
GTM_ATOM3_CH1_SOMP	.equ	0xf01e9884	; ATOM3 Channel 1 Control Register in SOMP Mode
GTM_ATOM3_CH1_SOMS	.equ	0xf01e9884	; ATOM3 Channel 1 Control Register in SOMS Mode
GTM_ATOM3_CH1_SR0	.equ	0xf01e9888	; ATOM3 channel 1 CCU0 compare shadow register
GTM_ATOM3_CH1_SR1	.equ	0xf01e988c	; ATOM3 channel 1 CCU1 compare shadow register
GTM_ATOM3_CH1_STAT	.equ	0xf01e989c	; ATOM3 channel 1 status register
GTM_ATOM3_CH2_CM0	.equ	0xf01e9910	; ATOM3 channel 2 CCU0 compare register
GTM_ATOM3_CH2_CM1	.equ	0xf01e9914	; ATOM3 channel 2 CCU1 compare register
GTM_ATOM3_CH2_CN0	.equ	0xf01e9918	; ATOM3 channel 2 CCU0 counter register
GTM_ATOM3_CH2_CTRL	.equ	0xf01e9904	; ATOM3 channel 2 control register
GTM_ATOM3_CH2_IRQ_EN	.equ	0xf01e9924	; ATOM3 channel 2 interrupt enable register
GTM_ATOM3_CH2_IRQ_FORCINT	.equ	0xf01e9928	; ATOM3 channel 2 software interrupt generation
GTM_ATOM3_CH2_IRQ_MODE	.equ	0xf01e992c	; ATOM3 channel 2 interrupt mode configuration register
GTM_ATOM3_CH2_IRQ_NOTIFY	.equ	0xf01e9920	; ATOM3 channel 2 interrupt notification register
GTM_ATOM3_CH2_RDADDR	.equ	0xf01e9900	; ATOM3 channel 2 ARU read address register
GTM_ATOM3_CH2_SOMB	.equ	0xf01e9904	; ATOM3 Channel 2 Control Register in SOMB Mode
GTM_ATOM3_CH2_SOMC	.equ	0xf01e9904	; ATOM3 Channel 2 Control Register in SOMC Mode
GTM_ATOM3_CH2_SOMI	.equ	0xf01e9904	; ATOM3 Channel 2 Control Register in SOMI Mode
GTM_ATOM3_CH2_SOMP	.equ	0xf01e9904	; ATOM3 Channel 2 Control Register in SOMP Mode
GTM_ATOM3_CH2_SOMS	.equ	0xf01e9904	; ATOM3 Channel 2 Control Register in SOMS Mode
GTM_ATOM3_CH2_SR0	.equ	0xf01e9908	; ATOM3 channel 2 CCU0 compare shadow register
GTM_ATOM3_CH2_SR1	.equ	0xf01e990c	; ATOM3 channel 2 CCU1 compare shadow register
GTM_ATOM3_CH2_STAT	.equ	0xf01e991c	; ATOM3 channel 2 status register
GTM_ATOM3_CH3_CM0	.equ	0xf01e9990	; ATOM3 channel 3 CCU0 compare register
GTM_ATOM3_CH3_CM1	.equ	0xf01e9994	; ATOM3 channel 3 CCU1 compare register
GTM_ATOM3_CH3_CN0	.equ	0xf01e9998	; ATOM3 channel 3 CCU0 counter register
GTM_ATOM3_CH3_CTRL	.equ	0xf01e9984	; ATOM3 channel 3 control register
GTM_ATOM3_CH3_IRQ_EN	.equ	0xf01e99a4	; ATOM3 channel 3 interrupt enable register
GTM_ATOM3_CH3_IRQ_FORCINT	.equ	0xf01e99a8	; ATOM3 channel 3 software interrupt generation
GTM_ATOM3_CH3_IRQ_MODE	.equ	0xf01e99ac	; ATOM3 channel 3 interrupt mode configuration register
GTM_ATOM3_CH3_IRQ_NOTIFY	.equ	0xf01e99a0	; ATOM3 channel 3 interrupt notification register
GTM_ATOM3_CH3_RDADDR	.equ	0xf01e9980	; ATOM3 channel 3 ARU read address register
GTM_ATOM3_CH3_SOMB	.equ	0xf01e9984	; ATOM3 Channel 3 Control Register in SOMB Mode
GTM_ATOM3_CH3_SOMC	.equ	0xf01e9984	; ATOM3 Channel 3 Control Register in SOMC Mode
GTM_ATOM3_CH3_SOMI	.equ	0xf01e9984	; ATOM3 Channel 3 Control Register in SOMI Mode
GTM_ATOM3_CH3_SOMP	.equ	0xf01e9984	; ATOM3 Channel 3 Control Register in SOMP Mode
GTM_ATOM3_CH3_SOMS	.equ	0xf01e9984	; ATOM3 Channel 3 Control Register in SOMS Mode
GTM_ATOM3_CH3_SR0	.equ	0xf01e9988	; ATOM3 channel 3 CCU0 compare shadow register
GTM_ATOM3_CH3_SR1	.equ	0xf01e998c	; ATOM3 channel 3 CCU1 compare shadow register
GTM_ATOM3_CH3_STAT	.equ	0xf01e999c	; ATOM3 channel 3 status register
GTM_ATOM3_CH4_CM0	.equ	0xf01e9a10	; ATOM3 channel 4 CCU0 compare register
GTM_ATOM3_CH4_CM1	.equ	0xf01e9a14	; ATOM3 channel 4 CCU1 compare register
GTM_ATOM3_CH4_CN0	.equ	0xf01e9a18	; ATOM3 channel 4 CCU0 counter register
GTM_ATOM3_CH4_CTRL	.equ	0xf01e9a04	; ATOM3 channel 4 control register
GTM_ATOM3_CH4_IRQ_EN	.equ	0xf01e9a24	; ATOM3 channel 4 interrupt enable register
GTM_ATOM3_CH4_IRQ_FORCINT	.equ	0xf01e9a28	; ATOM3 channel 4 software interrupt generation
GTM_ATOM3_CH4_IRQ_MODE	.equ	0xf01e9a2c	; ATOM3 channel 4 interrupt mode configuration register
GTM_ATOM3_CH4_IRQ_NOTIFY	.equ	0xf01e9a20	; ATOM3 channel 4 interrupt notification register
GTM_ATOM3_CH4_RDADDR	.equ	0xf01e9a00	; ATOM3 channel 4 ARU read address register
GTM_ATOM3_CH4_SOMB	.equ	0xf01e9a04	; ATOM3 Channel 4 Control Register in SOMB Mode
GTM_ATOM3_CH4_SOMC	.equ	0xf01e9a04	; ATOM3 Channel 4 Control Register in SOMC Mode
GTM_ATOM3_CH4_SOMI	.equ	0xf01e9a04	; ATOM3 Channel 4 Control Register in SOMI Mode
GTM_ATOM3_CH4_SOMP	.equ	0xf01e9a04	; ATOM3 Channel 4 Control Register in SOMP Mode
GTM_ATOM3_CH4_SOMS	.equ	0xf01e9a04	; ATOM3 Channel 4 Control Register in SOMS Mode
GTM_ATOM3_CH4_SR0	.equ	0xf01e9a08	; ATOM3 channel 4 CCU0 compare shadow register
GTM_ATOM3_CH4_SR1	.equ	0xf01e9a0c	; ATOM3 channel 4 CCU1 compare shadow register
GTM_ATOM3_CH4_STAT	.equ	0xf01e9a1c	; ATOM3 channel 4 status register
GTM_ATOM3_CH5_CM0	.equ	0xf01e9a90	; ATOM3 channel 5 CCU0 compare register
GTM_ATOM3_CH5_CM1	.equ	0xf01e9a94	; ATOM3 channel 5 CCU1 compare register
GTM_ATOM3_CH5_CN0	.equ	0xf01e9a98	; ATOM3 channel 5 CCU0 counter register
GTM_ATOM3_CH5_CTRL	.equ	0xf01e9a84	; ATOM3 channel 5 control register
GTM_ATOM3_CH5_IRQ_EN	.equ	0xf01e9aa4	; ATOM3 channel 5 interrupt enable register
GTM_ATOM3_CH5_IRQ_FORCINT	.equ	0xf01e9aa8	; ATOM3 channel 5 software interrupt generation
GTM_ATOM3_CH5_IRQ_MODE	.equ	0xf01e9aac	; ATOM3 channel 5 interrupt mode configuration register
GTM_ATOM3_CH5_IRQ_NOTIFY	.equ	0xf01e9aa0	; ATOM3 channel 5 interrupt notification register
GTM_ATOM3_CH5_RDADDR	.equ	0xf01e9a80	; ATOM3 channel 5 ARU read address register
GTM_ATOM3_CH5_SOMB	.equ	0xf01e9a84	; ATOM3 Channel 5 Control Register in SOMB Mode
GTM_ATOM3_CH5_SOMC	.equ	0xf01e9a84	; ATOM3 Channel 5 Control Register in SOMC Mode
GTM_ATOM3_CH5_SOMI	.equ	0xf01e9a84	; ATOM3 Channel 5 Control Register in SOMI Mode
GTM_ATOM3_CH5_SOMP	.equ	0xf01e9a84	; ATOM3 Channel 5 Control Register in SOMP Mode
GTM_ATOM3_CH5_SOMS	.equ	0xf01e9a84	; ATOM3 Channel 5 Control Register in SOMS Mode
GTM_ATOM3_CH5_SR0	.equ	0xf01e9a88	; ATOM3 channel 5 CCU0 compare shadow register
GTM_ATOM3_CH5_SR1	.equ	0xf01e9a8c	; ATOM3 channel 5 CCU1 compare shadow register
GTM_ATOM3_CH5_STAT	.equ	0xf01e9a9c	; ATOM3 channel 5 status register
GTM_ATOM3_CH6_CM0	.equ	0xf01e9b10	; ATOM3 channel 6 CCU0 compare register
GTM_ATOM3_CH6_CM1	.equ	0xf01e9b14	; ATOM3 channel 6 CCU1 compare register
GTM_ATOM3_CH6_CN0	.equ	0xf01e9b18	; ATOM3 channel 6 CCU0 counter register
GTM_ATOM3_CH6_CTRL	.equ	0xf01e9b04	; ATOM3 channel 6 control register
GTM_ATOM3_CH6_IRQ_EN	.equ	0xf01e9b24	; ATOM3 channel 6 interrupt enable register
GTM_ATOM3_CH6_IRQ_FORCINT	.equ	0xf01e9b28	; ATOM3 channel 6 software interrupt generation
GTM_ATOM3_CH6_IRQ_MODE	.equ	0xf01e9b2c	; ATOM3 channel 6 interrupt mode configuration register
GTM_ATOM3_CH6_IRQ_NOTIFY	.equ	0xf01e9b20	; ATOM3 channel 6 interrupt notification register
GTM_ATOM3_CH6_RDADDR	.equ	0xf01e9b00	; ATOM3 channel 6 ARU read address register
GTM_ATOM3_CH6_SOMB	.equ	0xf01e9b04	; ATOM3 Channel 6 Control Register in SOMB Mode
GTM_ATOM3_CH6_SOMC	.equ	0xf01e9b04	; ATOM3 Channel 6 Control Register in SOMC Mode
GTM_ATOM3_CH6_SOMI	.equ	0xf01e9b04	; ATOM3 Channel 6 Control Register in SOMI Mode
GTM_ATOM3_CH6_SOMP	.equ	0xf01e9b04	; ATOM3 Channel 6 Control Register in SOMP Mode
GTM_ATOM3_CH6_SOMS	.equ	0xf01e9b04	; ATOM3 Channel 6 Control Register in SOMS Mode
GTM_ATOM3_CH6_SR0	.equ	0xf01e9b08	; ATOM3 channel 6 CCU0 compare shadow register
GTM_ATOM3_CH6_SR1	.equ	0xf01e9b0c	; ATOM3 channel 6 CCU1 compare shadow register
GTM_ATOM3_CH6_STAT	.equ	0xf01e9b1c	; ATOM3 channel 6 status register
GTM_ATOM3_CH7_CM0	.equ	0xf01e9b90	; ATOM3 channel 7 CCU0 compare register
GTM_ATOM3_CH7_CM1	.equ	0xf01e9b94	; ATOM3 channel 7 CCU1 compare register
GTM_ATOM3_CH7_CN0	.equ	0xf01e9b98	; ATOM3 channel 7 CCU0 counter register
GTM_ATOM3_CH7_CTRL	.equ	0xf01e9b84	; ATOM3 channel 7 control register
GTM_ATOM3_CH7_IRQ_EN	.equ	0xf01e9ba4	; ATOM3 channel 7 interrupt enable register
GTM_ATOM3_CH7_IRQ_FORCINT	.equ	0xf01e9ba8	; ATOM3 channel 7 software interrupt generation
GTM_ATOM3_CH7_IRQ_MODE	.equ	0xf01e9bac	; ATOM3 channel 7 interrupt mode configuration register
GTM_ATOM3_CH7_IRQ_NOTIFY	.equ	0xf01e9ba0	; ATOM3 channel 7 interrupt notification register
GTM_ATOM3_CH7_RDADDR	.equ	0xf01e9b80	; ATOM3 channel 7 ARU read address register
GTM_ATOM3_CH7_SOMB	.equ	0xf01e9b84	; ATOM3 Channel 7 Control Register in SOMB Mode
GTM_ATOM3_CH7_SOMC	.equ	0xf01e9b84	; ATOM3 Channel 7 Control Register in SOMC Mode
GTM_ATOM3_CH7_SOMI	.equ	0xf01e9b84	; ATOM3 Channel 7 Control Register in SOMI Mode
GTM_ATOM3_CH7_SOMP	.equ	0xf01e9b84	; ATOM3 Channel 7 Control Register in SOMP Mode
GTM_ATOM3_CH7_SOMS	.equ	0xf01e9b84	; ATOM3 Channel 7 Control Register in SOMS Mode
GTM_ATOM3_CH7_SR0	.equ	0xf01e9b88	; ATOM3 channel 7 CCU0 compare shadow register
GTM_ATOM3_CH7_SR1	.equ	0xf01e9b8c	; ATOM3 channel 7 CCU1 compare shadow register
GTM_ATOM3_CH7_STAT	.equ	0xf01e9b9c	; ATOM3 channel 7 status register
GTM_ATOM4_AGC_ACT_TB	.equ	0xf01ea04c	; ATOM4 AGC action time base register
GTM_ATOM4_AGC_ENDIS_CTRL	.equ	0xf01ea044	; ATOM4 AGC enable/disable control register
GTM_ATOM4_AGC_ENDIS_STAT	.equ	0xf01ea048	; ATOM4 AGC enable/disable status register
GTM_ATOM4_AGC_FUPD_CTRL	.equ	0xf01ea058	; ATOM4 AGC force update control register
GTM_ATOM4_AGC_GLB_CTRL	.equ	0xf01ea040	; ATOM4 AGC global control register
GTM_ATOM4_AGC_INT_TRIG	.equ	0xf01ea05c	; ATOM4 AGC internal trigger control register
GTM_ATOM4_AGC_OUTEN_CTRL	.equ	0xf01ea050	; ATOM4 AGC output enable control register
GTM_ATOM4_AGC_OUTEN_STAT	.equ	0xf01ea054	; ATOM4 AGC output enable status register
GTM_ATOM4_CH0_CM0	.equ	0xf01ea010	; ATOM4 channel 0 CCU0 compare register
GTM_ATOM4_CH0_CM1	.equ	0xf01ea014	; ATOM4 channel 0 CCU1 compare register
GTM_ATOM4_CH0_CN0	.equ	0xf01ea018	; ATOM4 channel 0 CCU0 counter register
GTM_ATOM4_CH0_CTRL	.equ	0xf01ea004	; ATOM4 channel 0 control register
GTM_ATOM4_CH0_IRQ_EN	.equ	0xf01ea024	; ATOM4 channel 0 interrupt enable register
GTM_ATOM4_CH0_IRQ_FORCINT	.equ	0xf01ea028	; ATOM4 channel 0 software interrupt generation
GTM_ATOM4_CH0_IRQ_MODE	.equ	0xf01ea02c	; ATOM4 channel 0 interrupt mode configuration register
GTM_ATOM4_CH0_IRQ_NOTIFY	.equ	0xf01ea020	; ATOM4 channel 0 interrupt notification register
GTM_ATOM4_CH0_RDADDR	.equ	0xf01ea000	; ATOM4 channel 0 ARU read address register
GTM_ATOM4_CH0_SOMB	.equ	0xf01ea004	; ATOM4 Channel 0 Control Register in SOMB Mode
GTM_ATOM4_CH0_SOMC	.equ	0xf01ea004	; ATOM4 Channel 0 Control Register in SOMC Mode
GTM_ATOM4_CH0_SOMI	.equ	0xf01ea004	; ATOM4 Channel 0 Control Register in SOMI Mode
GTM_ATOM4_CH0_SOMP	.equ	0xf01ea004	; ATOM4 Channel 0 Control Register in SOMP Mode
GTM_ATOM4_CH0_SOMS	.equ	0xf01ea004	; ATOM4 Channel 0 Control Register in SOMS Mode
GTM_ATOM4_CH0_SR0	.equ	0xf01ea008	; ATOM4 channel 0 CCU0 compare shadow register
GTM_ATOM4_CH0_SR1	.equ	0xf01ea00c	; ATOM4 channel 0 CCU1 compare shadow register
GTM_ATOM4_CH0_STAT	.equ	0xf01ea01c	; ATOM4 channel 0 status register
GTM_ATOM4_CH1_CM0	.equ	0xf01ea090	; ATOM4 channel 1 CCU0 compare register
GTM_ATOM4_CH1_CM1	.equ	0xf01ea094	; ATOM4 channel 1 CCU1 compare register
GTM_ATOM4_CH1_CN0	.equ	0xf01ea098	; ATOM4 channel 1 CCU0 counter register
GTM_ATOM4_CH1_CTRL	.equ	0xf01ea084	; ATOM4 channel 1 control register
GTM_ATOM4_CH1_IRQ_EN	.equ	0xf01ea0a4	; ATOM4 channel 1 interrupt enable register
GTM_ATOM4_CH1_IRQ_FORCINT	.equ	0xf01ea0a8	; ATOM4 channel 1 software interrupt generation
GTM_ATOM4_CH1_IRQ_MODE	.equ	0xf01ea0ac	; ATOM4 channel 1 interrupt mode configuration register
GTM_ATOM4_CH1_IRQ_NOTIFY	.equ	0xf01ea0a0	; ATOM4 channel 1 interrupt notification register
GTM_ATOM4_CH1_RDADDR	.equ	0xf01ea080	; ATOM4 channel 1 ARU read address register
GTM_ATOM4_CH1_SOMB	.equ	0xf01ea084	; ATOM4 Channel 1 Control Register in SOMB Mode
GTM_ATOM4_CH1_SOMC	.equ	0xf01ea084	; ATOM4 Channel 1 Control Register in SOMC Mode
GTM_ATOM4_CH1_SOMI	.equ	0xf01ea084	; ATOM4 Channel 1 Control Register in SOMI Mode
GTM_ATOM4_CH1_SOMP	.equ	0xf01ea084	; ATOM4 Channel 1 Control Register in SOMP Mode
GTM_ATOM4_CH1_SOMS	.equ	0xf01ea084	; ATOM4 Channel 1 Control Register in SOMS Mode
GTM_ATOM4_CH1_SR0	.equ	0xf01ea088	; ATOM4 channel 1 CCU0 compare shadow register
GTM_ATOM4_CH1_SR1	.equ	0xf01ea08c	; ATOM4 channel 1 CCU1 compare shadow register
GTM_ATOM4_CH1_STAT	.equ	0xf01ea09c	; ATOM4 channel 1 status register
GTM_ATOM4_CH2_CM0	.equ	0xf01ea110	; ATOM4 channel 2 CCU0 compare register
GTM_ATOM4_CH2_CM1	.equ	0xf01ea114	; ATOM4 channel 2 CCU1 compare register
GTM_ATOM4_CH2_CN0	.equ	0xf01ea118	; ATOM4 channel 2 CCU0 counter register
GTM_ATOM4_CH2_CTRL	.equ	0xf01ea104	; ATOM4 channel 2 control register
GTM_ATOM4_CH2_IRQ_EN	.equ	0xf01ea124	; ATOM4 channel 2 interrupt enable register
GTM_ATOM4_CH2_IRQ_FORCINT	.equ	0xf01ea128	; ATOM4 channel 2 software interrupt generation
GTM_ATOM4_CH2_IRQ_MODE	.equ	0xf01ea12c	; ATOM4 channel 2 interrupt mode configuration register
GTM_ATOM4_CH2_IRQ_NOTIFY	.equ	0xf01ea120	; ATOM4 channel 2 interrupt notification register
GTM_ATOM4_CH2_RDADDR	.equ	0xf01ea100	; ATOM4 channel 2 ARU read address register
GTM_ATOM4_CH2_SOMB	.equ	0xf01ea104	; ATOM4 Channel 2 Control Register in SOMB Mode
GTM_ATOM4_CH2_SOMC	.equ	0xf01ea104	; ATOM4 Channel 2 Control Register in SOMC Mode
GTM_ATOM4_CH2_SOMI	.equ	0xf01ea104	; ATOM4 Channel 2 Control Register in SOMI Mode
GTM_ATOM4_CH2_SOMP	.equ	0xf01ea104	; ATOM4 Channel 2 Control Register in SOMP Mode
GTM_ATOM4_CH2_SOMS	.equ	0xf01ea104	; ATOM4 Channel 2 Control Register in SOMS Mode
GTM_ATOM4_CH2_SR0	.equ	0xf01ea108	; ATOM4 channel 2 CCU0 compare shadow register
GTM_ATOM4_CH2_SR1	.equ	0xf01ea10c	; ATOM4 channel 2 CCU1 compare shadow register
GTM_ATOM4_CH2_STAT	.equ	0xf01ea11c	; ATOM4 channel 2 status register
GTM_ATOM4_CH3_CM0	.equ	0xf01ea190	; ATOM4 channel 3 CCU0 compare register
GTM_ATOM4_CH3_CM1	.equ	0xf01ea194	; ATOM4 channel 3 CCU1 compare register
GTM_ATOM4_CH3_CN0	.equ	0xf01ea198	; ATOM4 channel 3 CCU0 counter register
GTM_ATOM4_CH3_CTRL	.equ	0xf01ea184	; ATOM4 channel 3 control register
GTM_ATOM4_CH3_IRQ_EN	.equ	0xf01ea1a4	; ATOM4 channel 3 interrupt enable register
GTM_ATOM4_CH3_IRQ_FORCINT	.equ	0xf01ea1a8	; ATOM4 channel 3 software interrupt generation
GTM_ATOM4_CH3_IRQ_MODE	.equ	0xf01ea1ac	; ATOM4 channel 3 interrupt mode configuration register
GTM_ATOM4_CH3_IRQ_NOTIFY	.equ	0xf01ea1a0	; ATOM4 channel 3 interrupt notification register
GTM_ATOM4_CH3_RDADDR	.equ	0xf01ea180	; ATOM4 channel 3 ARU read address register
GTM_ATOM4_CH3_SOMB	.equ	0xf01ea184	; ATOM4 Channel 3 Control Register in SOMB Mode
GTM_ATOM4_CH3_SOMC	.equ	0xf01ea184	; ATOM4 Channel 3 Control Register in SOMC Mode
GTM_ATOM4_CH3_SOMI	.equ	0xf01ea184	; ATOM4 Channel 3 Control Register in SOMI Mode
GTM_ATOM4_CH3_SOMP	.equ	0xf01ea184	; ATOM4 Channel 3 Control Register in SOMP Mode
GTM_ATOM4_CH3_SOMS	.equ	0xf01ea184	; ATOM4 Channel 3 Control Register in SOMS Mode
GTM_ATOM4_CH3_SR0	.equ	0xf01ea188	; ATOM4 channel 3 CCU0 compare shadow register
GTM_ATOM4_CH3_SR1	.equ	0xf01ea18c	; ATOM4 channel 3 CCU1 compare shadow register
GTM_ATOM4_CH3_STAT	.equ	0xf01ea19c	; ATOM4 channel 3 status register
GTM_ATOM4_CH4_CM0	.equ	0xf01ea210	; ATOM4 channel 4 CCU0 compare register
GTM_ATOM4_CH4_CM1	.equ	0xf01ea214	; ATOM4 channel 4 CCU1 compare register
GTM_ATOM4_CH4_CN0	.equ	0xf01ea218	; ATOM4 channel 4 CCU0 counter register
GTM_ATOM4_CH4_CTRL	.equ	0xf01ea204	; ATOM4 channel 4 control register
GTM_ATOM4_CH4_IRQ_EN	.equ	0xf01ea224	; ATOM4 channel 4 interrupt enable register
GTM_ATOM4_CH4_IRQ_FORCINT	.equ	0xf01ea228	; ATOM4 channel 4 software interrupt generation
GTM_ATOM4_CH4_IRQ_MODE	.equ	0xf01ea22c	; ATOM4 channel 4 interrupt mode configuration register
GTM_ATOM4_CH4_IRQ_NOTIFY	.equ	0xf01ea220	; ATOM4 channel 4 interrupt notification register
GTM_ATOM4_CH4_RDADDR	.equ	0xf01ea200	; ATOM4 channel 4 ARU read address register
GTM_ATOM4_CH4_SOMB	.equ	0xf01ea204	; ATOM4 Channel 4 Control Register in SOMB Mode
GTM_ATOM4_CH4_SOMC	.equ	0xf01ea204	; ATOM4 Channel 4 Control Register in SOMC Mode
GTM_ATOM4_CH4_SOMI	.equ	0xf01ea204	; ATOM4 Channel 4 Control Register in SOMI Mode
GTM_ATOM4_CH4_SOMP	.equ	0xf01ea204	; ATOM4 Channel 4 Control Register in SOMP Mode
GTM_ATOM4_CH4_SOMS	.equ	0xf01ea204	; ATOM4 Channel 4 Control Register in SOMS Mode
GTM_ATOM4_CH4_SR0	.equ	0xf01ea208	; ATOM4 channel 4 CCU0 compare shadow register
GTM_ATOM4_CH4_SR1	.equ	0xf01ea20c	; ATOM4 channel 4 CCU1 compare shadow register
GTM_ATOM4_CH4_STAT	.equ	0xf01ea21c	; ATOM4 channel 4 status register
GTM_ATOM4_CH5_CM0	.equ	0xf01ea290	; ATOM4 channel 5 CCU0 compare register
GTM_ATOM4_CH5_CM1	.equ	0xf01ea294	; ATOM4 channel 5 CCU1 compare register
GTM_ATOM4_CH5_CN0	.equ	0xf01ea298	; ATOM4 channel 5 CCU0 counter register
GTM_ATOM4_CH5_CTRL	.equ	0xf01ea284	; ATOM4 channel 5 control register
GTM_ATOM4_CH5_IRQ_EN	.equ	0xf01ea2a4	; ATOM4 channel 5 interrupt enable register
GTM_ATOM4_CH5_IRQ_FORCINT	.equ	0xf01ea2a8	; ATOM4 channel 5 software interrupt generation
GTM_ATOM4_CH5_IRQ_MODE	.equ	0xf01ea2ac	; ATOM4 channel 5 interrupt mode configuration register
GTM_ATOM4_CH5_IRQ_NOTIFY	.equ	0xf01ea2a0	; ATOM4 channel 5 interrupt notification register
GTM_ATOM4_CH5_RDADDR	.equ	0xf01ea280	; ATOM4 channel 5 ARU read address register
GTM_ATOM4_CH5_SOMB	.equ	0xf01ea284	; ATOM4 Channel 5 Control Register in SOMB Mode
GTM_ATOM4_CH5_SOMC	.equ	0xf01ea284	; ATOM4 Channel 5 Control Register in SOMC Mode
GTM_ATOM4_CH5_SOMI	.equ	0xf01ea284	; ATOM4 Channel 5 Control Register in SOMI Mode
GTM_ATOM4_CH5_SOMP	.equ	0xf01ea284	; ATOM4 Channel 5 Control Register in SOMP Mode
GTM_ATOM4_CH5_SOMS	.equ	0xf01ea284	; ATOM4 Channel 5 Control Register in SOMS Mode
GTM_ATOM4_CH5_SR0	.equ	0xf01ea288	; ATOM4 channel 5 CCU0 compare shadow register
GTM_ATOM4_CH5_SR1	.equ	0xf01ea28c	; ATOM4 channel 5 CCU1 compare shadow register
GTM_ATOM4_CH5_STAT	.equ	0xf01ea29c	; ATOM4 channel 5 status register
GTM_ATOM4_CH6_CM0	.equ	0xf01ea310	; ATOM4 channel 6 CCU0 compare register
GTM_ATOM4_CH6_CM1	.equ	0xf01ea314	; ATOM4 channel 6 CCU1 compare register
GTM_ATOM4_CH6_CN0	.equ	0xf01ea318	; ATOM4 channel 6 CCU0 counter register
GTM_ATOM4_CH6_CTRL	.equ	0xf01ea304	; ATOM4 channel 6 control register
GTM_ATOM4_CH6_IRQ_EN	.equ	0xf01ea324	; ATOM4 channel 6 interrupt enable register
GTM_ATOM4_CH6_IRQ_FORCINT	.equ	0xf01ea328	; ATOM4 channel 6 software interrupt generation
GTM_ATOM4_CH6_IRQ_MODE	.equ	0xf01ea32c	; ATOM4 channel 6 interrupt mode configuration register
GTM_ATOM4_CH6_IRQ_NOTIFY	.equ	0xf01ea320	; ATOM4 channel 6 interrupt notification register
GTM_ATOM4_CH6_RDADDR	.equ	0xf01ea300	; ATOM4 channel 6 ARU read address register
GTM_ATOM4_CH6_SOMB	.equ	0xf01ea304	; ATOM4 Channel 6 Control Register in SOMB Mode
GTM_ATOM4_CH6_SOMC	.equ	0xf01ea304	; ATOM4 Channel 6 Control Register in SOMC Mode
GTM_ATOM4_CH6_SOMI	.equ	0xf01ea304	; ATOM4 Channel 6 Control Register in SOMI Mode
GTM_ATOM4_CH6_SOMP	.equ	0xf01ea304	; ATOM4 Channel 6 Control Register in SOMP Mode
GTM_ATOM4_CH6_SOMS	.equ	0xf01ea304	; ATOM4 Channel 6 Control Register in SOMS Mode
GTM_ATOM4_CH6_SR0	.equ	0xf01ea308	; ATOM4 channel 6 CCU0 compare shadow register
GTM_ATOM4_CH6_SR1	.equ	0xf01ea30c	; ATOM4 channel 6 CCU1 compare shadow register
GTM_ATOM4_CH6_STAT	.equ	0xf01ea31c	; ATOM4 channel 6 status register
GTM_ATOM4_CH7_CM0	.equ	0xf01ea390	; ATOM4 channel 7 CCU0 compare register
GTM_ATOM4_CH7_CM1	.equ	0xf01ea394	; ATOM4 channel 7 CCU1 compare register
GTM_ATOM4_CH7_CN0	.equ	0xf01ea398	; ATOM4 channel 7 CCU0 counter register
GTM_ATOM4_CH7_CTRL	.equ	0xf01ea384	; ATOM4 channel 7 control register
GTM_ATOM4_CH7_IRQ_EN	.equ	0xf01ea3a4	; ATOM4 channel 7 interrupt enable register
GTM_ATOM4_CH7_IRQ_FORCINT	.equ	0xf01ea3a8	; ATOM4 channel 7 software interrupt generation
GTM_ATOM4_CH7_IRQ_MODE	.equ	0xf01ea3ac	; ATOM4 channel 7 interrupt mode configuration register
GTM_ATOM4_CH7_IRQ_NOTIFY	.equ	0xf01ea3a0	; ATOM4 channel 7 interrupt notification register
GTM_ATOM4_CH7_RDADDR	.equ	0xf01ea380	; ATOM4 channel 7 ARU read address register
GTM_ATOM4_CH7_SOMB	.equ	0xf01ea384	; ATOM4 Channel 7 Control Register in SOMB Mode
GTM_ATOM4_CH7_SOMC	.equ	0xf01ea384	; ATOM4 Channel 7 Control Register in SOMC Mode
GTM_ATOM4_CH7_SOMI	.equ	0xf01ea384	; ATOM4 Channel 7 Control Register in SOMI Mode
GTM_ATOM4_CH7_SOMP	.equ	0xf01ea384	; ATOM4 Channel 7 Control Register in SOMP Mode
GTM_ATOM4_CH7_SOMS	.equ	0xf01ea384	; ATOM4 Channel 7 Control Register in SOMS Mode
GTM_ATOM4_CH7_SR0	.equ	0xf01ea388	; ATOM4 channel 7 CCU0 compare shadow register
GTM_ATOM4_CH7_SR1	.equ	0xf01ea38c	; ATOM4 channel 7 CCU1 compare shadow register
GTM_ATOM4_CH7_STAT	.equ	0xf01ea39c	; ATOM4 channel 7 status register
GTM_ATOM4_OUT  	.equ	0xf01000a0	; GTM ATOM 4 Output Level
GTM_ATOM5_AGC_ACT_TB	.equ	0xf01ea84c	; ATOM5 AGC action time base register
GTM_ATOM5_AGC_ENDIS_CTRL	.equ	0xf01ea844	; ATOM5 AGC enable/disable control register
GTM_ATOM5_AGC_ENDIS_STAT	.equ	0xf01ea848	; ATOM5 AGC enable/disable status register
GTM_ATOM5_AGC_FUPD_CTRL	.equ	0xf01ea858	; ATOM5 AGC force update control register
GTM_ATOM5_AGC_GLB_CTRL	.equ	0xf01ea840	; ATOM5 AGC global control register
GTM_ATOM5_AGC_INT_TRIG	.equ	0xf01ea85c	; ATOM5 AGC internal trigger control register
GTM_ATOM5_AGC_OUTEN_CTRL	.equ	0xf01ea850	; ATOM5 AGC output enable control register
GTM_ATOM5_AGC_OUTEN_STAT	.equ	0xf01ea854	; ATOM5 AGC output enable status register
GTM_ATOM5_CH0_CM0	.equ	0xf01ea810	; ATOM5 channel 0 CCU0 compare register
GTM_ATOM5_CH0_CM1	.equ	0xf01ea814	; ATOM5 channel 0 CCU1 compare register
GTM_ATOM5_CH0_CN0	.equ	0xf01ea818	; ATOM5 channel 0 CCU0 counter register
GTM_ATOM5_CH0_CTRL	.equ	0xf01ea804	; ATOM5 channel 0 control register
GTM_ATOM5_CH0_IRQ_EN	.equ	0xf01ea824	; ATOM5 channel 0 interrupt enable register
GTM_ATOM5_CH0_IRQ_FORCINT	.equ	0xf01ea828	; ATOM5 channel 0 software interrupt generation
GTM_ATOM5_CH0_IRQ_MODE	.equ	0xf01ea82c	; ATOM5 channel 0 interrupt mode configuration register
GTM_ATOM5_CH0_IRQ_NOTIFY	.equ	0xf01ea820	; ATOM5 channel 0 interrupt notification register
GTM_ATOM5_CH0_RDADDR	.equ	0xf01ea800	; ATOM5 channel 0 ARU read address register
GTM_ATOM5_CH0_SOMB	.equ	0xf01ea804	; ATOM5 Channel 0 Control Register in SOMB Mode
GTM_ATOM5_CH0_SOMC	.equ	0xf01ea804	; ATOM5 Channel 0 Control Register in SOMC Mode
GTM_ATOM5_CH0_SOMI	.equ	0xf01ea804	; ATOM5 Channel 0 Control Register in SOMI Mode
GTM_ATOM5_CH0_SOMP	.equ	0xf01ea804	; ATOM5 Channel 0 Control Register in SOMP Mode
GTM_ATOM5_CH0_SOMS	.equ	0xf01ea804	; ATOM5 Channel 0 Control Register in SOMS Mode
GTM_ATOM5_CH0_SR0	.equ	0xf01ea808	; ATOM5 channel 0 CCU0 compare shadow register
GTM_ATOM5_CH0_SR1	.equ	0xf01ea80c	; ATOM5 channel 0 CCU1 compare shadow register
GTM_ATOM5_CH0_STAT	.equ	0xf01ea81c	; ATOM5 channel 0 status register
GTM_ATOM5_CH1_CM0	.equ	0xf01ea890	; ATOM5 channel 1 CCU0 compare register
GTM_ATOM5_CH1_CM1	.equ	0xf01ea894	; ATOM5 channel 1 CCU1 compare register
GTM_ATOM5_CH1_CN0	.equ	0xf01ea898	; ATOM5 channel 1 CCU0 counter register
GTM_ATOM5_CH1_CTRL	.equ	0xf01ea884	; ATOM5 channel 1 control register
GTM_ATOM5_CH1_IRQ_EN	.equ	0xf01ea8a4	; ATOM5 channel 1 interrupt enable register
GTM_ATOM5_CH1_IRQ_FORCINT	.equ	0xf01ea8a8	; ATOM5 channel 1 software interrupt generation
GTM_ATOM5_CH1_IRQ_MODE	.equ	0xf01ea8ac	; ATOM5 channel 1 interrupt mode configuration register
GTM_ATOM5_CH1_IRQ_NOTIFY	.equ	0xf01ea8a0	; ATOM5 channel 1 interrupt notification register
GTM_ATOM5_CH1_RDADDR	.equ	0xf01ea880	; ATOM5 channel 1 ARU read address register
GTM_ATOM5_CH1_SOMB	.equ	0xf01ea884	; ATOM5 Channel 1 Control Register in SOMB Mode
GTM_ATOM5_CH1_SOMC	.equ	0xf01ea884	; ATOM5 Channel 1 Control Register in SOMC Mode
GTM_ATOM5_CH1_SOMI	.equ	0xf01ea884	; ATOM5 Channel 1 Control Register in SOMI Mode
GTM_ATOM5_CH1_SOMP	.equ	0xf01ea884	; ATOM5 Channel 1 Control Register in SOMP Mode
GTM_ATOM5_CH1_SOMS	.equ	0xf01ea884	; ATOM5 Channel 1 Control Register in SOMS Mode
GTM_ATOM5_CH1_SR0	.equ	0xf01ea888	; ATOM5 channel 1 CCU0 compare shadow register
GTM_ATOM5_CH1_SR1	.equ	0xf01ea88c	; ATOM5 channel 1 CCU1 compare shadow register
GTM_ATOM5_CH1_STAT	.equ	0xf01ea89c	; ATOM5 channel 1 status register
GTM_ATOM5_CH2_CM0	.equ	0xf01ea910	; ATOM5 channel 2 CCU0 compare register
GTM_ATOM5_CH2_CM1	.equ	0xf01ea914	; ATOM5 channel 2 CCU1 compare register
GTM_ATOM5_CH2_CN0	.equ	0xf01ea918	; ATOM5 channel 2 CCU0 counter register
GTM_ATOM5_CH2_CTRL	.equ	0xf01ea904	; ATOM5 channel 2 control register
GTM_ATOM5_CH2_IRQ_EN	.equ	0xf01ea924	; ATOM5 channel 2 interrupt enable register
GTM_ATOM5_CH2_IRQ_FORCINT	.equ	0xf01ea928	; ATOM5 channel 2 software interrupt generation
GTM_ATOM5_CH2_IRQ_MODE	.equ	0xf01ea92c	; ATOM5 channel 2 interrupt mode configuration register
GTM_ATOM5_CH2_IRQ_NOTIFY	.equ	0xf01ea920	; ATOM5 channel 2 interrupt notification register
GTM_ATOM5_CH2_RDADDR	.equ	0xf01ea900	; ATOM5 channel 2 ARU read address register
GTM_ATOM5_CH2_SOMB	.equ	0xf01ea904	; ATOM5 Channel 2 Control Register in SOMB Mode
GTM_ATOM5_CH2_SOMC	.equ	0xf01ea904	; ATOM5 Channel 2 Control Register in SOMC Mode
GTM_ATOM5_CH2_SOMI	.equ	0xf01ea904	; ATOM5 Channel 2 Control Register in SOMI Mode
GTM_ATOM5_CH2_SOMP	.equ	0xf01ea904	; ATOM5 Channel 2 Control Register in SOMP Mode
GTM_ATOM5_CH2_SOMS	.equ	0xf01ea904	; ATOM5 Channel 2 Control Register in SOMS Mode
GTM_ATOM5_CH2_SR0	.equ	0xf01ea908	; ATOM5 channel 2 CCU0 compare shadow register
GTM_ATOM5_CH2_SR1	.equ	0xf01ea90c	; ATOM5 channel 2 CCU1 compare shadow register
GTM_ATOM5_CH2_STAT	.equ	0xf01ea91c	; ATOM5 channel 2 status register
GTM_ATOM5_CH3_CM0	.equ	0xf01ea990	; ATOM5 channel 3 CCU0 compare register
GTM_ATOM5_CH3_CM1	.equ	0xf01ea994	; ATOM5 channel 3 CCU1 compare register
GTM_ATOM5_CH3_CN0	.equ	0xf01ea998	; ATOM5 channel 3 CCU0 counter register
GTM_ATOM5_CH3_CTRL	.equ	0xf01ea984	; ATOM5 channel 3 control register
GTM_ATOM5_CH3_IRQ_EN	.equ	0xf01ea9a4	; ATOM5 channel 3 interrupt enable register
GTM_ATOM5_CH3_IRQ_FORCINT	.equ	0xf01ea9a8	; ATOM5 channel 3 software interrupt generation
GTM_ATOM5_CH3_IRQ_MODE	.equ	0xf01ea9ac	; ATOM5 channel 3 interrupt mode configuration register
GTM_ATOM5_CH3_IRQ_NOTIFY	.equ	0xf01ea9a0	; ATOM5 channel 3 interrupt notification register
GTM_ATOM5_CH3_RDADDR	.equ	0xf01ea980	; ATOM5 channel 3 ARU read address register
GTM_ATOM5_CH3_SOMB	.equ	0xf01ea984	; ATOM5 Channel 3 Control Register in SOMB Mode
GTM_ATOM5_CH3_SOMC	.equ	0xf01ea984	; ATOM5 Channel 3 Control Register in SOMC Mode
GTM_ATOM5_CH3_SOMI	.equ	0xf01ea984	; ATOM5 Channel 3 Control Register in SOMI Mode
GTM_ATOM5_CH3_SOMP	.equ	0xf01ea984	; ATOM5 Channel 3 Control Register in SOMP Mode
GTM_ATOM5_CH3_SOMS	.equ	0xf01ea984	; ATOM5 Channel 3 Control Register in SOMS Mode
GTM_ATOM5_CH3_SR0	.equ	0xf01ea988	; ATOM5 channel 3 CCU0 compare shadow register
GTM_ATOM5_CH3_SR1	.equ	0xf01ea98c	; ATOM5 channel 3 CCU1 compare shadow register
GTM_ATOM5_CH3_STAT	.equ	0xf01ea99c	; ATOM5 channel 3 status register
GTM_ATOM5_CH4_CM0	.equ	0xf01eaa10	; ATOM5 channel 4 CCU0 compare register
GTM_ATOM5_CH4_CM1	.equ	0xf01eaa14	; ATOM5 channel 4 CCU1 compare register
GTM_ATOM5_CH4_CN0	.equ	0xf01eaa18	; ATOM5 channel 4 CCU0 counter register
GTM_ATOM5_CH4_CTRL	.equ	0xf01eaa04	; ATOM5 channel 4 control register
GTM_ATOM5_CH4_IRQ_EN	.equ	0xf01eaa24	; ATOM5 channel 4 interrupt enable register
GTM_ATOM5_CH4_IRQ_FORCINT	.equ	0xf01eaa28	; ATOM5 channel 4 software interrupt generation
GTM_ATOM5_CH4_IRQ_MODE	.equ	0xf01eaa2c	; ATOM5 channel 4 interrupt mode configuration register
GTM_ATOM5_CH4_IRQ_NOTIFY	.equ	0xf01eaa20	; ATOM5 channel 4 interrupt notification register
GTM_ATOM5_CH4_RDADDR	.equ	0xf01eaa00	; ATOM5 channel 4 ARU read address register
GTM_ATOM5_CH4_SOMB	.equ	0xf01eaa04	; ATOM5 Channel 4 Control Register in SOMB Mode
GTM_ATOM5_CH4_SOMC	.equ	0xf01eaa04	; ATOM5 Channel 4 Control Register in SOMC Mode
GTM_ATOM5_CH4_SOMI	.equ	0xf01eaa04	; ATOM5 Channel 4 Control Register in SOMI Mode
GTM_ATOM5_CH4_SOMP	.equ	0xf01eaa04	; ATOM5 Channel 4 Control Register in SOMP Mode
GTM_ATOM5_CH4_SOMS	.equ	0xf01eaa04	; ATOM5 Channel 4 Control Register in SOMS Mode
GTM_ATOM5_CH4_SR0	.equ	0xf01eaa08	; ATOM5 channel 4 CCU0 compare shadow register
GTM_ATOM5_CH4_SR1	.equ	0xf01eaa0c	; ATOM5 channel 4 CCU1 compare shadow register
GTM_ATOM5_CH4_STAT	.equ	0xf01eaa1c	; ATOM5 channel 4 status register
GTM_ATOM5_CH5_CM0	.equ	0xf01eaa90	; ATOM5 channel 5 CCU0 compare register
GTM_ATOM5_CH5_CM1	.equ	0xf01eaa94	; ATOM5 channel 5 CCU1 compare register
GTM_ATOM5_CH5_CN0	.equ	0xf01eaa98	; ATOM5 channel 5 CCU0 counter register
GTM_ATOM5_CH5_CTRL	.equ	0xf01eaa84	; ATOM5 channel 5 control register
GTM_ATOM5_CH5_IRQ_EN	.equ	0xf01eaaa4	; ATOM5 channel 5 interrupt enable register
GTM_ATOM5_CH5_IRQ_FORCINT	.equ	0xf01eaaa8	; ATOM5 channel 5 software interrupt generation
GTM_ATOM5_CH5_IRQ_MODE	.equ	0xf01eaaac	; ATOM5 channel 5 interrupt mode configuration register
GTM_ATOM5_CH5_IRQ_NOTIFY	.equ	0xf01eaaa0	; ATOM5 channel 5 interrupt notification register
GTM_ATOM5_CH5_RDADDR	.equ	0xf01eaa80	; ATOM5 channel 5 ARU read address register
GTM_ATOM5_CH5_SOMB	.equ	0xf01eaa84	; ATOM5 Channel 5 Control Register in SOMB Mode
GTM_ATOM5_CH5_SOMC	.equ	0xf01eaa84	; ATOM5 Channel 5 Control Register in SOMC Mode
GTM_ATOM5_CH5_SOMI	.equ	0xf01eaa84	; ATOM5 Channel 5 Control Register in SOMI Mode
GTM_ATOM5_CH5_SOMP	.equ	0xf01eaa84	; ATOM5 Channel 5 Control Register in SOMP Mode
GTM_ATOM5_CH5_SOMS	.equ	0xf01eaa84	; ATOM5 Channel 5 Control Register in SOMS Mode
GTM_ATOM5_CH5_SR0	.equ	0xf01eaa88	; ATOM5 channel 5 CCU0 compare shadow register
GTM_ATOM5_CH5_SR1	.equ	0xf01eaa8c	; ATOM5 channel 5 CCU1 compare shadow register
GTM_ATOM5_CH5_STAT	.equ	0xf01eaa9c	; ATOM5 channel 5 status register
GTM_ATOM5_CH6_CM0	.equ	0xf01eab10	; ATOM5 channel 6 CCU0 compare register
GTM_ATOM5_CH6_CM1	.equ	0xf01eab14	; ATOM5 channel 6 CCU1 compare register
GTM_ATOM5_CH6_CN0	.equ	0xf01eab18	; ATOM5 channel 6 CCU0 counter register
GTM_ATOM5_CH6_CTRL	.equ	0xf01eab04	; ATOM5 channel 6 control register
GTM_ATOM5_CH6_IRQ_EN	.equ	0xf01eab24	; ATOM5 channel 6 interrupt enable register
GTM_ATOM5_CH6_IRQ_FORCINT	.equ	0xf01eab28	; ATOM5 channel 6 software interrupt generation
GTM_ATOM5_CH6_IRQ_MODE	.equ	0xf01eab2c	; ATOM5 channel 6 interrupt mode configuration register
GTM_ATOM5_CH6_IRQ_NOTIFY	.equ	0xf01eab20	; ATOM5 channel 6 interrupt notification register
GTM_ATOM5_CH6_RDADDR	.equ	0xf01eab00	; ATOM5 channel 6 ARU read address register
GTM_ATOM5_CH6_SOMB	.equ	0xf01eab04	; ATOM5 Channel 6 Control Register in SOMB Mode
GTM_ATOM5_CH6_SOMC	.equ	0xf01eab04	; ATOM5 Channel 6 Control Register in SOMC Mode
GTM_ATOM5_CH6_SOMI	.equ	0xf01eab04	; ATOM5 Channel 6 Control Register in SOMI Mode
GTM_ATOM5_CH6_SOMP	.equ	0xf01eab04	; ATOM5 Channel 6 Control Register in SOMP Mode
GTM_ATOM5_CH6_SOMS	.equ	0xf01eab04	; ATOM5 Channel 6 Control Register in SOMS Mode
GTM_ATOM5_CH6_SR0	.equ	0xf01eab08	; ATOM5 channel 6 CCU0 compare shadow register
GTM_ATOM5_CH6_SR1	.equ	0xf01eab0c	; ATOM5 channel 6 CCU1 compare shadow register
GTM_ATOM5_CH6_STAT	.equ	0xf01eab1c	; ATOM5 channel 6 status register
GTM_ATOM5_CH7_CM0	.equ	0xf01eab90	; ATOM5 channel 7 CCU0 compare register
GTM_ATOM5_CH7_CM1	.equ	0xf01eab94	; ATOM5 channel 7 CCU1 compare register
GTM_ATOM5_CH7_CN0	.equ	0xf01eab98	; ATOM5 channel 7 CCU0 counter register
GTM_ATOM5_CH7_CTRL	.equ	0xf01eab84	; ATOM5 channel 7 control register
GTM_ATOM5_CH7_IRQ_EN	.equ	0xf01eaba4	; ATOM5 channel 7 interrupt enable register
GTM_ATOM5_CH7_IRQ_FORCINT	.equ	0xf01eaba8	; ATOM5 channel 7 software interrupt generation
GTM_ATOM5_CH7_IRQ_MODE	.equ	0xf01eabac	; ATOM5 channel 7 interrupt mode configuration register
GTM_ATOM5_CH7_IRQ_NOTIFY	.equ	0xf01eaba0	; ATOM5 channel 7 interrupt notification register
GTM_ATOM5_CH7_RDADDR	.equ	0xf01eab80	; ATOM5 channel 7 ARU read address register
GTM_ATOM5_CH7_SOMB	.equ	0xf01eab84	; ATOM5 Channel 7 Control Register in SOMB Mode
GTM_ATOM5_CH7_SOMC	.equ	0xf01eab84	; ATOM5 Channel 7 Control Register in SOMC Mode
GTM_ATOM5_CH7_SOMI	.equ	0xf01eab84	; ATOM5 Channel 7 Control Register in SOMI Mode
GTM_ATOM5_CH7_SOMP	.equ	0xf01eab84	; ATOM5 Channel 7 Control Register in SOMP Mode
GTM_ATOM5_CH7_SOMS	.equ	0xf01eab84	; ATOM5 Channel 7 Control Register in SOMS Mode
GTM_ATOM5_CH7_SR0	.equ	0xf01eab88	; ATOM5 channel 7 CCU0 compare shadow register
GTM_ATOM5_CH7_SR1	.equ	0xf01eab8c	; ATOM5 channel 7 CCU1 compare shadow register
GTM_ATOM5_CH7_STAT	.equ	0xf01eab9c	; ATOM5 channel 7 status register
GTM_ATOM6_AGC_ACT_TB	.equ	0xf01eb04c	; ATOM6 AGC action time base register
GTM_ATOM6_AGC_ENDIS_CTRL	.equ	0xf01eb044	; ATOM6 AGC enable/disable control register
GTM_ATOM6_AGC_ENDIS_STAT	.equ	0xf01eb048	; ATOM6 AGC enable/disable status register
GTM_ATOM6_AGC_FUPD_CTRL	.equ	0xf01eb058	; ATOM6 AGC force update control register
GTM_ATOM6_AGC_GLB_CTRL	.equ	0xf01eb040	; ATOM6 AGC global control register
GTM_ATOM6_AGC_INT_TRIG	.equ	0xf01eb05c	; ATOM6 AGC internal trigger control register
GTM_ATOM6_AGC_OUTEN_CTRL	.equ	0xf01eb050	; ATOM6 AGC output enable control register
GTM_ATOM6_AGC_OUTEN_STAT	.equ	0xf01eb054	; ATOM6 AGC output enable status register
GTM_ATOM6_CH0_CM0	.equ	0xf01eb010	; ATOM6 channel 0 CCU0 compare register
GTM_ATOM6_CH0_CM1	.equ	0xf01eb014	; ATOM6 channel 0 CCU1 compare register
GTM_ATOM6_CH0_CN0	.equ	0xf01eb018	; ATOM6 channel 0 CCU0 counter register
GTM_ATOM6_CH0_CTRL	.equ	0xf01eb004	; ATOM6 channel 0 control register
GTM_ATOM6_CH0_IRQ_EN	.equ	0xf01eb024	; ATOM6 channel 0 interrupt enable register
GTM_ATOM6_CH0_IRQ_FORCINT	.equ	0xf01eb028	; ATOM6 channel 0 software interrupt generation
GTM_ATOM6_CH0_IRQ_MODE	.equ	0xf01eb02c	; ATOM6 channel 0 interrupt mode configuration register
GTM_ATOM6_CH0_IRQ_NOTIFY	.equ	0xf01eb020	; ATOM6 channel 0 interrupt notification register
GTM_ATOM6_CH0_RDADDR	.equ	0xf01eb000	; ATOM6 channel 0 ARU read address register
GTM_ATOM6_CH0_SOMB	.equ	0xf01eb004	; ATOM6 Channel 0 Control Register in SOMB Mode
GTM_ATOM6_CH0_SOMC	.equ	0xf01eb004	; ATOM6 Channel 0 Control Register in SOMC Mode
GTM_ATOM6_CH0_SOMI	.equ	0xf01eb004	; ATOM6 Channel 0 Control Register in SOMI Mode
GTM_ATOM6_CH0_SOMP	.equ	0xf01eb004	; ATOM6 Channel 0 Control Register in SOMP Mode
GTM_ATOM6_CH0_SOMS	.equ	0xf01eb004	; ATOM6 Channel 0 Control Register in SOMS Mode
GTM_ATOM6_CH0_SR0	.equ	0xf01eb008	; ATOM6 channel 0 CCU0 compare shadow register
GTM_ATOM6_CH0_SR1	.equ	0xf01eb00c	; ATOM6 channel 0 CCU1 compare shadow register
GTM_ATOM6_CH0_STAT	.equ	0xf01eb01c	; ATOM6 channel 0 status register
GTM_ATOM6_CH1_CM0	.equ	0xf01eb090	; ATOM6 channel 1 CCU0 compare register
GTM_ATOM6_CH1_CM1	.equ	0xf01eb094	; ATOM6 channel 1 CCU1 compare register
GTM_ATOM6_CH1_CN0	.equ	0xf01eb098	; ATOM6 channel 1 CCU0 counter register
GTM_ATOM6_CH1_CTRL	.equ	0xf01eb084	; ATOM6 channel 1 control register
GTM_ATOM6_CH1_IRQ_EN	.equ	0xf01eb0a4	; ATOM6 channel 1 interrupt enable register
GTM_ATOM6_CH1_IRQ_FORCINT	.equ	0xf01eb0a8	; ATOM6 channel 1 software interrupt generation
GTM_ATOM6_CH1_IRQ_MODE	.equ	0xf01eb0ac	; ATOM6 channel 1 interrupt mode configuration register
GTM_ATOM6_CH1_IRQ_NOTIFY	.equ	0xf01eb0a0	; ATOM6 channel 1 interrupt notification register
GTM_ATOM6_CH1_RDADDR	.equ	0xf01eb080	; ATOM6 channel 1 ARU read address register
GTM_ATOM6_CH1_SOMB	.equ	0xf01eb084	; ATOM6 Channel 1 Control Register in SOMB Mode
GTM_ATOM6_CH1_SOMC	.equ	0xf01eb084	; ATOM6 Channel 1 Control Register in SOMC Mode
GTM_ATOM6_CH1_SOMI	.equ	0xf01eb084	; ATOM6 Channel 1 Control Register in SOMI Mode
GTM_ATOM6_CH1_SOMP	.equ	0xf01eb084	; ATOM6 Channel 1 Control Register in SOMP Mode
GTM_ATOM6_CH1_SOMS	.equ	0xf01eb084	; ATOM6 Channel 1 Control Register in SOMS Mode
GTM_ATOM6_CH1_SR0	.equ	0xf01eb088	; ATOM6 channel 1 CCU0 compare shadow register
GTM_ATOM6_CH1_SR1	.equ	0xf01eb08c	; ATOM6 channel 1 CCU1 compare shadow register
GTM_ATOM6_CH1_STAT	.equ	0xf01eb09c	; ATOM6 channel 1 status register
GTM_ATOM6_CH2_CM0	.equ	0xf01eb110	; ATOM6 channel 2 CCU0 compare register
GTM_ATOM6_CH2_CM1	.equ	0xf01eb114	; ATOM6 channel 2 CCU1 compare register
GTM_ATOM6_CH2_CN0	.equ	0xf01eb118	; ATOM6 channel 2 CCU0 counter register
GTM_ATOM6_CH2_CTRL	.equ	0xf01eb104	; ATOM6 channel 2 control register
GTM_ATOM6_CH2_IRQ_EN	.equ	0xf01eb124	; ATOM6 channel 2 interrupt enable register
GTM_ATOM6_CH2_IRQ_FORCINT	.equ	0xf01eb128	; ATOM6 channel 2 software interrupt generation
GTM_ATOM6_CH2_IRQ_MODE	.equ	0xf01eb12c	; ATOM6 channel 2 interrupt mode configuration register
GTM_ATOM6_CH2_IRQ_NOTIFY	.equ	0xf01eb120	; ATOM6 channel 2 interrupt notification register
GTM_ATOM6_CH2_RDADDR	.equ	0xf01eb100	; ATOM6 channel 2 ARU read address register
GTM_ATOM6_CH2_SOMB	.equ	0xf01eb104	; ATOM6 Channel 2 Control Register in SOMB Mode
GTM_ATOM6_CH2_SOMC	.equ	0xf01eb104	; ATOM6 Channel 2 Control Register in SOMC Mode
GTM_ATOM6_CH2_SOMI	.equ	0xf01eb104	; ATOM6 Channel 2 Control Register in SOMI Mode
GTM_ATOM6_CH2_SOMP	.equ	0xf01eb104	; ATOM6 Channel 2 Control Register in SOMP Mode
GTM_ATOM6_CH2_SOMS	.equ	0xf01eb104	; ATOM6 Channel 2 Control Register in SOMS Mode
GTM_ATOM6_CH2_SR0	.equ	0xf01eb108	; ATOM6 channel 2 CCU0 compare shadow register
GTM_ATOM6_CH2_SR1	.equ	0xf01eb10c	; ATOM6 channel 2 CCU1 compare shadow register
GTM_ATOM6_CH2_STAT	.equ	0xf01eb11c	; ATOM6 channel 2 status register
GTM_ATOM6_CH3_CM0	.equ	0xf01eb190	; ATOM6 channel 3 CCU0 compare register
GTM_ATOM6_CH3_CM1	.equ	0xf01eb194	; ATOM6 channel 3 CCU1 compare register
GTM_ATOM6_CH3_CN0	.equ	0xf01eb198	; ATOM6 channel 3 CCU0 counter register
GTM_ATOM6_CH3_CTRL	.equ	0xf01eb184	; ATOM6 channel 3 control register
GTM_ATOM6_CH3_IRQ_EN	.equ	0xf01eb1a4	; ATOM6 channel 3 interrupt enable register
GTM_ATOM6_CH3_IRQ_FORCINT	.equ	0xf01eb1a8	; ATOM6 channel 3 software interrupt generation
GTM_ATOM6_CH3_IRQ_MODE	.equ	0xf01eb1ac	; ATOM6 channel 3 interrupt mode configuration register
GTM_ATOM6_CH3_IRQ_NOTIFY	.equ	0xf01eb1a0	; ATOM6 channel 3 interrupt notification register
GTM_ATOM6_CH3_RDADDR	.equ	0xf01eb180	; ATOM6 channel 3 ARU read address register
GTM_ATOM6_CH3_SOMB	.equ	0xf01eb184	; ATOM6 Channel 3 Control Register in SOMB Mode
GTM_ATOM6_CH3_SOMC	.equ	0xf01eb184	; ATOM6 Channel 3 Control Register in SOMC Mode
GTM_ATOM6_CH3_SOMI	.equ	0xf01eb184	; ATOM6 Channel 3 Control Register in SOMI Mode
GTM_ATOM6_CH3_SOMP	.equ	0xf01eb184	; ATOM6 Channel 3 Control Register in SOMP Mode
GTM_ATOM6_CH3_SOMS	.equ	0xf01eb184	; ATOM6 Channel 3 Control Register in SOMS Mode
GTM_ATOM6_CH3_SR0	.equ	0xf01eb188	; ATOM6 channel 3 CCU0 compare shadow register
GTM_ATOM6_CH3_SR1	.equ	0xf01eb18c	; ATOM6 channel 3 CCU1 compare shadow register
GTM_ATOM6_CH3_STAT	.equ	0xf01eb19c	; ATOM6 channel 3 status register
GTM_ATOM6_CH4_CM0	.equ	0xf01eb210	; ATOM6 channel 4 CCU0 compare register
GTM_ATOM6_CH4_CM1	.equ	0xf01eb214	; ATOM6 channel 4 CCU1 compare register
GTM_ATOM6_CH4_CN0	.equ	0xf01eb218	; ATOM6 channel 4 CCU0 counter register
GTM_ATOM6_CH4_CTRL	.equ	0xf01eb204	; ATOM6 channel 4 control register
GTM_ATOM6_CH4_IRQ_EN	.equ	0xf01eb224	; ATOM6 channel 4 interrupt enable register
GTM_ATOM6_CH4_IRQ_FORCINT	.equ	0xf01eb228	; ATOM6 channel 4 software interrupt generation
GTM_ATOM6_CH4_IRQ_MODE	.equ	0xf01eb22c	; ATOM6 channel 4 interrupt mode configuration register
GTM_ATOM6_CH4_IRQ_NOTIFY	.equ	0xf01eb220	; ATOM6 channel 4 interrupt notification register
GTM_ATOM6_CH4_RDADDR	.equ	0xf01eb200	; ATOM6 channel 4 ARU read address register
GTM_ATOM6_CH4_SOMB	.equ	0xf01eb204	; ATOM6 Channel 4 Control Register in SOMB Mode
GTM_ATOM6_CH4_SOMC	.equ	0xf01eb204	; ATOM6 Channel 4 Control Register in SOMC Mode
GTM_ATOM6_CH4_SOMI	.equ	0xf01eb204	; ATOM6 Channel 4 Control Register in SOMI Mode
GTM_ATOM6_CH4_SOMP	.equ	0xf01eb204	; ATOM6 Channel 4 Control Register in SOMP Mode
GTM_ATOM6_CH4_SOMS	.equ	0xf01eb204	; ATOM6 Channel 4 Control Register in SOMS Mode
GTM_ATOM6_CH4_SR0	.equ	0xf01eb208	; ATOM6 channel 4 CCU0 compare shadow register
GTM_ATOM6_CH4_SR1	.equ	0xf01eb20c	; ATOM6 channel 4 CCU1 compare shadow register
GTM_ATOM6_CH4_STAT	.equ	0xf01eb21c	; ATOM6 channel 4 status register
GTM_ATOM6_CH5_CM0	.equ	0xf01eb290	; ATOM6 channel 5 CCU0 compare register
GTM_ATOM6_CH5_CM1	.equ	0xf01eb294	; ATOM6 channel 5 CCU1 compare register
GTM_ATOM6_CH5_CN0	.equ	0xf01eb298	; ATOM6 channel 5 CCU0 counter register
GTM_ATOM6_CH5_CTRL	.equ	0xf01eb284	; ATOM6 channel 5 control register
GTM_ATOM6_CH5_IRQ_EN	.equ	0xf01eb2a4	; ATOM6 channel 5 interrupt enable register
GTM_ATOM6_CH5_IRQ_FORCINT	.equ	0xf01eb2a8	; ATOM6 channel 5 software interrupt generation
GTM_ATOM6_CH5_IRQ_MODE	.equ	0xf01eb2ac	; ATOM6 channel 5 interrupt mode configuration register
GTM_ATOM6_CH5_IRQ_NOTIFY	.equ	0xf01eb2a0	; ATOM6 channel 5 interrupt notification register
GTM_ATOM6_CH5_RDADDR	.equ	0xf01eb280	; ATOM6 channel 5 ARU read address register
GTM_ATOM6_CH5_SOMB	.equ	0xf01eb284	; ATOM6 Channel 5 Control Register in SOMB Mode
GTM_ATOM6_CH5_SOMC	.equ	0xf01eb284	; ATOM6 Channel 5 Control Register in SOMC Mode
GTM_ATOM6_CH5_SOMI	.equ	0xf01eb284	; ATOM6 Channel 5 Control Register in SOMI Mode
GTM_ATOM6_CH5_SOMP	.equ	0xf01eb284	; ATOM6 Channel 5 Control Register in SOMP Mode
GTM_ATOM6_CH5_SOMS	.equ	0xf01eb284	; ATOM6 Channel 5 Control Register in SOMS Mode
GTM_ATOM6_CH5_SR0	.equ	0xf01eb288	; ATOM6 channel 5 CCU0 compare shadow register
GTM_ATOM6_CH5_SR1	.equ	0xf01eb28c	; ATOM6 channel 5 CCU1 compare shadow register
GTM_ATOM6_CH5_STAT	.equ	0xf01eb29c	; ATOM6 channel 5 status register
GTM_ATOM6_CH6_CM0	.equ	0xf01eb310	; ATOM6 channel 6 CCU0 compare register
GTM_ATOM6_CH6_CM1	.equ	0xf01eb314	; ATOM6 channel 6 CCU1 compare register
GTM_ATOM6_CH6_CN0	.equ	0xf01eb318	; ATOM6 channel 6 CCU0 counter register
GTM_ATOM6_CH6_CTRL	.equ	0xf01eb304	; ATOM6 channel 6 control register
GTM_ATOM6_CH6_IRQ_EN	.equ	0xf01eb324	; ATOM6 channel 6 interrupt enable register
GTM_ATOM6_CH6_IRQ_FORCINT	.equ	0xf01eb328	; ATOM6 channel 6 software interrupt generation
GTM_ATOM6_CH6_IRQ_MODE	.equ	0xf01eb32c	; ATOM6 channel 6 interrupt mode configuration register
GTM_ATOM6_CH6_IRQ_NOTIFY	.equ	0xf01eb320	; ATOM6 channel 6 interrupt notification register
GTM_ATOM6_CH6_RDADDR	.equ	0xf01eb300	; ATOM6 channel 6 ARU read address register
GTM_ATOM6_CH6_SOMB	.equ	0xf01eb304	; ATOM6 Channel 6 Control Register in SOMB Mode
GTM_ATOM6_CH6_SOMC	.equ	0xf01eb304	; ATOM6 Channel 6 Control Register in SOMC Mode
GTM_ATOM6_CH6_SOMI	.equ	0xf01eb304	; ATOM6 Channel 6 Control Register in SOMI Mode
GTM_ATOM6_CH6_SOMP	.equ	0xf01eb304	; ATOM6 Channel 6 Control Register in SOMP Mode
GTM_ATOM6_CH6_SOMS	.equ	0xf01eb304	; ATOM6 Channel 6 Control Register in SOMS Mode
GTM_ATOM6_CH6_SR0	.equ	0xf01eb308	; ATOM6 channel 6 CCU0 compare shadow register
GTM_ATOM6_CH6_SR1	.equ	0xf01eb30c	; ATOM6 channel 6 CCU1 compare shadow register
GTM_ATOM6_CH6_STAT	.equ	0xf01eb31c	; ATOM6 channel 6 status register
GTM_ATOM6_CH7_CM0	.equ	0xf01eb390	; ATOM6 channel 7 CCU0 compare register
GTM_ATOM6_CH7_CM1	.equ	0xf01eb394	; ATOM6 channel 7 CCU1 compare register
GTM_ATOM6_CH7_CN0	.equ	0xf01eb398	; ATOM6 channel 7 CCU0 counter register
GTM_ATOM6_CH7_CTRL	.equ	0xf01eb384	; ATOM6 channel 7 control register
GTM_ATOM6_CH7_IRQ_EN	.equ	0xf01eb3a4	; ATOM6 channel 7 interrupt enable register
GTM_ATOM6_CH7_IRQ_FORCINT	.equ	0xf01eb3a8	; ATOM6 channel 7 software interrupt generation
GTM_ATOM6_CH7_IRQ_MODE	.equ	0xf01eb3ac	; ATOM6 channel 7 interrupt mode configuration register
GTM_ATOM6_CH7_IRQ_NOTIFY	.equ	0xf01eb3a0	; ATOM6 channel 7 interrupt notification register
GTM_ATOM6_CH7_RDADDR	.equ	0xf01eb380	; ATOM6 channel 7 ARU read address register
GTM_ATOM6_CH7_SOMB	.equ	0xf01eb384	; ATOM6 Channel 7 Control Register in SOMB Mode
GTM_ATOM6_CH7_SOMC	.equ	0xf01eb384	; ATOM6 Channel 7 Control Register in SOMC Mode
GTM_ATOM6_CH7_SOMI	.equ	0xf01eb384	; ATOM6 Channel 7 Control Register in SOMI Mode
GTM_ATOM6_CH7_SOMP	.equ	0xf01eb384	; ATOM6 Channel 7 Control Register in SOMP Mode
GTM_ATOM6_CH7_SOMS	.equ	0xf01eb384	; ATOM6 Channel 7 Control Register in SOMS Mode
GTM_ATOM6_CH7_SR0	.equ	0xf01eb388	; ATOM6 channel 7 CCU0 compare shadow register
GTM_ATOM6_CH7_SR1	.equ	0xf01eb38c	; ATOM6 channel 7 CCU1 compare shadow register
GTM_ATOM6_CH7_STAT	.equ	0xf01eb39c	; ATOM6 channel 7 status register
GTM_ATOM6_OUT  	.equ	0xf01000a4	; GTM ATOM 6 Output Level
GTM_ATOM7_AGC_ACT_TB	.equ	0xf01eb84c	; ATOM7 AGC action time base register
GTM_ATOM7_AGC_ENDIS_CTRL	.equ	0xf01eb844	; ATOM7 AGC enable/disable control register
GTM_ATOM7_AGC_ENDIS_STAT	.equ	0xf01eb848	; ATOM7 AGC enable/disable status register
GTM_ATOM7_AGC_FUPD_CTRL	.equ	0xf01eb858	; ATOM7 AGC force update control register
GTM_ATOM7_AGC_GLB_CTRL	.equ	0xf01eb840	; ATOM7 AGC global control register
GTM_ATOM7_AGC_INT_TRIG	.equ	0xf01eb85c	; ATOM7 AGC internal trigger control register
GTM_ATOM7_AGC_OUTEN_CTRL	.equ	0xf01eb850	; ATOM7 AGC output enable control register
GTM_ATOM7_AGC_OUTEN_STAT	.equ	0xf01eb854	; ATOM7 AGC output enable status register
GTM_ATOM7_CH0_CM0	.equ	0xf01eb810	; ATOM7 channel 0 CCU0 compare register
GTM_ATOM7_CH0_CM1	.equ	0xf01eb814	; ATOM7 channel 0 CCU1 compare register
GTM_ATOM7_CH0_CN0	.equ	0xf01eb818	; ATOM7 channel 0 CCU0 counter register
GTM_ATOM7_CH0_CTRL	.equ	0xf01eb804	; ATOM7 channel 0 control register
GTM_ATOM7_CH0_IRQ_EN	.equ	0xf01eb824	; ATOM7 channel 0 interrupt enable register
GTM_ATOM7_CH0_IRQ_FORCINT	.equ	0xf01eb828	; ATOM7 channel 0 software interrupt generation
GTM_ATOM7_CH0_IRQ_MODE	.equ	0xf01eb82c	; ATOM7 channel 0 interrupt mode configuration register
GTM_ATOM7_CH0_IRQ_NOTIFY	.equ	0xf01eb820	; ATOM7 channel 0 interrupt notification register
GTM_ATOM7_CH0_RDADDR	.equ	0xf01eb800	; ATOM7 channel 0 ARU read address register
GTM_ATOM7_CH0_SOMB	.equ	0xf01eb804	; ATOM7 Channel 0 Control Register in SOMB Mode
GTM_ATOM7_CH0_SOMC	.equ	0xf01eb804	; ATOM7 Channel 0 Control Register in SOMC Mode
GTM_ATOM7_CH0_SOMI	.equ	0xf01eb804	; ATOM7 Channel 0 Control Register in SOMI Mode
GTM_ATOM7_CH0_SOMP	.equ	0xf01eb804	; ATOM7 Channel 0 Control Register in SOMP Mode
GTM_ATOM7_CH0_SOMS	.equ	0xf01eb804	; ATOM7 Channel 0 Control Register in SOMS Mode
GTM_ATOM7_CH0_SR0	.equ	0xf01eb808	; ATOM7 channel 0 CCU0 compare shadow register
GTM_ATOM7_CH0_SR1	.equ	0xf01eb80c	; ATOM7 channel 0 CCU1 compare shadow register
GTM_ATOM7_CH0_STAT	.equ	0xf01eb81c	; ATOM7 channel 0 status register
GTM_ATOM7_CH1_CM0	.equ	0xf01eb890	; ATOM7 channel 1 CCU0 compare register
GTM_ATOM7_CH1_CM1	.equ	0xf01eb894	; ATOM7 channel 1 CCU1 compare register
GTM_ATOM7_CH1_CN0	.equ	0xf01eb898	; ATOM7 channel 1 CCU0 counter register
GTM_ATOM7_CH1_CTRL	.equ	0xf01eb884	; ATOM7 channel 1 control register
GTM_ATOM7_CH1_IRQ_EN	.equ	0xf01eb8a4	; ATOM7 channel 1 interrupt enable register
GTM_ATOM7_CH1_IRQ_FORCINT	.equ	0xf01eb8a8	; ATOM7 channel 1 software interrupt generation
GTM_ATOM7_CH1_IRQ_MODE	.equ	0xf01eb8ac	; ATOM7 channel 1 interrupt mode configuration register
GTM_ATOM7_CH1_IRQ_NOTIFY	.equ	0xf01eb8a0	; ATOM7 channel 1 interrupt notification register
GTM_ATOM7_CH1_RDADDR	.equ	0xf01eb880	; ATOM7 channel 1 ARU read address register
GTM_ATOM7_CH1_SOMB	.equ	0xf01eb884	; ATOM7 Channel 1 Control Register in SOMB Mode
GTM_ATOM7_CH1_SOMC	.equ	0xf01eb884	; ATOM7 Channel 1 Control Register in SOMC Mode
GTM_ATOM7_CH1_SOMI	.equ	0xf01eb884	; ATOM7 Channel 1 Control Register in SOMI Mode
GTM_ATOM7_CH1_SOMP	.equ	0xf01eb884	; ATOM7 Channel 1 Control Register in SOMP Mode
GTM_ATOM7_CH1_SOMS	.equ	0xf01eb884	; ATOM7 Channel 1 Control Register in SOMS Mode
GTM_ATOM7_CH1_SR0	.equ	0xf01eb888	; ATOM7 channel 1 CCU0 compare shadow register
GTM_ATOM7_CH1_SR1	.equ	0xf01eb88c	; ATOM7 channel 1 CCU1 compare shadow register
GTM_ATOM7_CH1_STAT	.equ	0xf01eb89c	; ATOM7 channel 1 status register
GTM_ATOM7_CH2_CM0	.equ	0xf01eb910	; ATOM7 channel 2 CCU0 compare register
GTM_ATOM7_CH2_CM1	.equ	0xf01eb914	; ATOM7 channel 2 CCU1 compare register
GTM_ATOM7_CH2_CN0	.equ	0xf01eb918	; ATOM7 channel 2 CCU0 counter register
GTM_ATOM7_CH2_CTRL	.equ	0xf01eb904	; ATOM7 channel 2 control register
GTM_ATOM7_CH2_IRQ_EN	.equ	0xf01eb924	; ATOM7 channel 2 interrupt enable register
GTM_ATOM7_CH2_IRQ_FORCINT	.equ	0xf01eb928	; ATOM7 channel 2 software interrupt generation
GTM_ATOM7_CH2_IRQ_MODE	.equ	0xf01eb92c	; ATOM7 channel 2 interrupt mode configuration register
GTM_ATOM7_CH2_IRQ_NOTIFY	.equ	0xf01eb920	; ATOM7 channel 2 interrupt notification register
GTM_ATOM7_CH2_RDADDR	.equ	0xf01eb900	; ATOM7 channel 2 ARU read address register
GTM_ATOM7_CH2_SOMB	.equ	0xf01eb904	; ATOM7 Channel 2 Control Register in SOMB Mode
GTM_ATOM7_CH2_SOMC	.equ	0xf01eb904	; ATOM7 Channel 2 Control Register in SOMC Mode
GTM_ATOM7_CH2_SOMI	.equ	0xf01eb904	; ATOM7 Channel 2 Control Register in SOMI Mode
GTM_ATOM7_CH2_SOMP	.equ	0xf01eb904	; ATOM7 Channel 2 Control Register in SOMP Mode
GTM_ATOM7_CH2_SOMS	.equ	0xf01eb904	; ATOM7 Channel 2 Control Register in SOMS Mode
GTM_ATOM7_CH2_SR0	.equ	0xf01eb908	; ATOM7 channel 2 CCU0 compare shadow register
GTM_ATOM7_CH2_SR1	.equ	0xf01eb90c	; ATOM7 channel 2 CCU1 compare shadow register
GTM_ATOM7_CH2_STAT	.equ	0xf01eb91c	; ATOM7 channel 2 status register
GTM_ATOM7_CH3_CM0	.equ	0xf01eb990	; ATOM7 channel 3 CCU0 compare register
GTM_ATOM7_CH3_CM1	.equ	0xf01eb994	; ATOM7 channel 3 CCU1 compare register
GTM_ATOM7_CH3_CN0	.equ	0xf01eb998	; ATOM7 channel 3 CCU0 counter register
GTM_ATOM7_CH3_CTRL	.equ	0xf01eb984	; ATOM7 channel 3 control register
GTM_ATOM7_CH3_IRQ_EN	.equ	0xf01eb9a4	; ATOM7 channel 3 interrupt enable register
GTM_ATOM7_CH3_IRQ_FORCINT	.equ	0xf01eb9a8	; ATOM7 channel 3 software interrupt generation
GTM_ATOM7_CH3_IRQ_MODE	.equ	0xf01eb9ac	; ATOM7 channel 3 interrupt mode configuration register
GTM_ATOM7_CH3_IRQ_NOTIFY	.equ	0xf01eb9a0	; ATOM7 channel 3 interrupt notification register
GTM_ATOM7_CH3_RDADDR	.equ	0xf01eb980	; ATOM7 channel 3 ARU read address register
GTM_ATOM7_CH3_SOMB	.equ	0xf01eb984	; ATOM7 Channel 3 Control Register in SOMB Mode
GTM_ATOM7_CH3_SOMC	.equ	0xf01eb984	; ATOM7 Channel 3 Control Register in SOMC Mode
GTM_ATOM7_CH3_SOMI	.equ	0xf01eb984	; ATOM7 Channel 3 Control Register in SOMI Mode
GTM_ATOM7_CH3_SOMP	.equ	0xf01eb984	; ATOM7 Channel 3 Control Register in SOMP Mode
GTM_ATOM7_CH3_SOMS	.equ	0xf01eb984	; ATOM7 Channel 3 Control Register in SOMS Mode
GTM_ATOM7_CH3_SR0	.equ	0xf01eb988	; ATOM7 channel 3 CCU0 compare shadow register
GTM_ATOM7_CH3_SR1	.equ	0xf01eb98c	; ATOM7 channel 3 CCU1 compare shadow register
GTM_ATOM7_CH3_STAT	.equ	0xf01eb99c	; ATOM7 channel 3 status register
GTM_ATOM7_CH4_CM0	.equ	0xf01eba10	; ATOM7 channel 4 CCU0 compare register
GTM_ATOM7_CH4_CM1	.equ	0xf01eba14	; ATOM7 channel 4 CCU1 compare register
GTM_ATOM7_CH4_CN0	.equ	0xf01eba18	; ATOM7 channel 4 CCU0 counter register
GTM_ATOM7_CH4_CTRL	.equ	0xf01eba04	; ATOM7 channel 4 control register
GTM_ATOM7_CH4_IRQ_EN	.equ	0xf01eba24	; ATOM7 channel 4 interrupt enable register
GTM_ATOM7_CH4_IRQ_FORCINT	.equ	0xf01eba28	; ATOM7 channel 4 software interrupt generation
GTM_ATOM7_CH4_IRQ_MODE	.equ	0xf01eba2c	; ATOM7 channel 4 interrupt mode configuration register
GTM_ATOM7_CH4_IRQ_NOTIFY	.equ	0xf01eba20	; ATOM7 channel 4 interrupt notification register
GTM_ATOM7_CH4_RDADDR	.equ	0xf01eba00	; ATOM7 channel 4 ARU read address register
GTM_ATOM7_CH4_SOMB	.equ	0xf01eba04	; ATOM7 Channel 4 Control Register in SOMB Mode
GTM_ATOM7_CH4_SOMC	.equ	0xf01eba04	; ATOM7 Channel 4 Control Register in SOMC Mode
GTM_ATOM7_CH4_SOMI	.equ	0xf01eba04	; ATOM7 Channel 4 Control Register in SOMI Mode
GTM_ATOM7_CH4_SOMP	.equ	0xf01eba04	; ATOM7 Channel 4 Control Register in SOMP Mode
GTM_ATOM7_CH4_SOMS	.equ	0xf01eba04	; ATOM7 Channel 4 Control Register in SOMS Mode
GTM_ATOM7_CH4_SR0	.equ	0xf01eba08	; ATOM7 channel 4 CCU0 compare shadow register
GTM_ATOM7_CH4_SR1	.equ	0xf01eba0c	; ATOM7 channel 4 CCU1 compare shadow register
GTM_ATOM7_CH4_STAT	.equ	0xf01eba1c	; ATOM7 channel 4 status register
GTM_ATOM7_CH5_CM0	.equ	0xf01eba90	; ATOM7 channel 5 CCU0 compare register
GTM_ATOM7_CH5_CM1	.equ	0xf01eba94	; ATOM7 channel 5 CCU1 compare register
GTM_ATOM7_CH5_CN0	.equ	0xf01eba98	; ATOM7 channel 5 CCU0 counter register
GTM_ATOM7_CH5_CTRL	.equ	0xf01eba84	; ATOM7 channel 5 control register
GTM_ATOM7_CH5_IRQ_EN	.equ	0xf01ebaa4	; ATOM7 channel 5 interrupt enable register
GTM_ATOM7_CH5_IRQ_FORCINT	.equ	0xf01ebaa8	; ATOM7 channel 5 software interrupt generation
GTM_ATOM7_CH5_IRQ_MODE	.equ	0xf01ebaac	; ATOM7 channel 5 interrupt mode configuration register
GTM_ATOM7_CH5_IRQ_NOTIFY	.equ	0xf01ebaa0	; ATOM7 channel 5 interrupt notification register
GTM_ATOM7_CH5_RDADDR	.equ	0xf01eba80	; ATOM7 channel 5 ARU read address register
GTM_ATOM7_CH5_SOMB	.equ	0xf01eba84	; ATOM7 Channel 5 Control Register in SOMB Mode
GTM_ATOM7_CH5_SOMC	.equ	0xf01eba84	; ATOM7 Channel 5 Control Register in SOMC Mode
GTM_ATOM7_CH5_SOMI	.equ	0xf01eba84	; ATOM7 Channel 5 Control Register in SOMI Mode
GTM_ATOM7_CH5_SOMP	.equ	0xf01eba84	; ATOM7 Channel 5 Control Register in SOMP Mode
GTM_ATOM7_CH5_SOMS	.equ	0xf01eba84	; ATOM7 Channel 5 Control Register in SOMS Mode
GTM_ATOM7_CH5_SR0	.equ	0xf01eba88	; ATOM7 channel 5 CCU0 compare shadow register
GTM_ATOM7_CH5_SR1	.equ	0xf01eba8c	; ATOM7 channel 5 CCU1 compare shadow register
GTM_ATOM7_CH5_STAT	.equ	0xf01eba9c	; ATOM7 channel 5 status register
GTM_ATOM7_CH6_CM0	.equ	0xf01ebb10	; ATOM7 channel 6 CCU0 compare register
GTM_ATOM7_CH6_CM1	.equ	0xf01ebb14	; ATOM7 channel 6 CCU1 compare register
GTM_ATOM7_CH6_CN0	.equ	0xf01ebb18	; ATOM7 channel 6 CCU0 counter register
GTM_ATOM7_CH6_CTRL	.equ	0xf01ebb04	; ATOM7 channel 6 control register
GTM_ATOM7_CH6_IRQ_EN	.equ	0xf01ebb24	; ATOM7 channel 6 interrupt enable register
GTM_ATOM7_CH6_IRQ_FORCINT	.equ	0xf01ebb28	; ATOM7 channel 6 software interrupt generation
GTM_ATOM7_CH6_IRQ_MODE	.equ	0xf01ebb2c	; ATOM7 channel 6 interrupt mode configuration register
GTM_ATOM7_CH6_IRQ_NOTIFY	.equ	0xf01ebb20	; ATOM7 channel 6 interrupt notification register
GTM_ATOM7_CH6_RDADDR	.equ	0xf01ebb00	; ATOM7 channel 6 ARU read address register
GTM_ATOM7_CH6_SOMB	.equ	0xf01ebb04	; ATOM7 Channel 6 Control Register in SOMB Mode
GTM_ATOM7_CH6_SOMC	.equ	0xf01ebb04	; ATOM7 Channel 6 Control Register in SOMC Mode
GTM_ATOM7_CH6_SOMI	.equ	0xf01ebb04	; ATOM7 Channel 6 Control Register in SOMI Mode
GTM_ATOM7_CH6_SOMP	.equ	0xf01ebb04	; ATOM7 Channel 6 Control Register in SOMP Mode
GTM_ATOM7_CH6_SOMS	.equ	0xf01ebb04	; ATOM7 Channel 6 Control Register in SOMS Mode
GTM_ATOM7_CH6_SR0	.equ	0xf01ebb08	; ATOM7 channel 6 CCU0 compare shadow register
GTM_ATOM7_CH6_SR1	.equ	0xf01ebb0c	; ATOM7 channel 6 CCU1 compare shadow register
GTM_ATOM7_CH6_STAT	.equ	0xf01ebb1c	; ATOM7 channel 6 status register
GTM_ATOM7_CH7_CM0	.equ	0xf01ebb90	; ATOM7 channel 7 CCU0 compare register
GTM_ATOM7_CH7_CM1	.equ	0xf01ebb94	; ATOM7 channel 7 CCU1 compare register
GTM_ATOM7_CH7_CN0	.equ	0xf01ebb98	; ATOM7 channel 7 CCU0 counter register
GTM_ATOM7_CH7_CTRL	.equ	0xf01ebb84	; ATOM7 channel 7 control register
GTM_ATOM7_CH7_IRQ_EN	.equ	0xf01ebba4	; ATOM7 channel 7 interrupt enable register
GTM_ATOM7_CH7_IRQ_FORCINT	.equ	0xf01ebba8	; ATOM7 channel 7 software interrupt generation
GTM_ATOM7_CH7_IRQ_MODE	.equ	0xf01ebbac	; ATOM7 channel 7 interrupt mode configuration register
GTM_ATOM7_CH7_IRQ_NOTIFY	.equ	0xf01ebba0	; ATOM7 channel 7 interrupt notification register
GTM_ATOM7_CH7_RDADDR	.equ	0xf01ebb80	; ATOM7 channel 7 ARU read address register
GTM_ATOM7_CH7_SOMB	.equ	0xf01ebb84	; ATOM7 Channel 7 Control Register in SOMB Mode
GTM_ATOM7_CH7_SOMC	.equ	0xf01ebb84	; ATOM7 Channel 7 Control Register in SOMC Mode
GTM_ATOM7_CH7_SOMI	.equ	0xf01ebb84	; ATOM7 Channel 7 Control Register in SOMI Mode
GTM_ATOM7_CH7_SOMP	.equ	0xf01ebb84	; ATOM7 Channel 7 Control Register in SOMP Mode
GTM_ATOM7_CH7_SOMS	.equ	0xf01ebb84	; ATOM7 Channel 7 Control Register in SOMS Mode
GTM_ATOM7_CH7_SR0	.equ	0xf01ebb88	; ATOM7 channel 7 CCU0 compare shadow register
GTM_ATOM7_CH7_SR1	.equ	0xf01ebb8c	; ATOM7 channel 7 CCU1 compare shadow register
GTM_ATOM7_CH7_STAT	.equ	0xf01ebb9c	; ATOM7 channel 7 status register
GTM_ATOM8_AGC_ACT_TB	.equ	0xf01ec04c	; ATOM8 AGC action time base register
GTM_ATOM8_AGC_ENDIS_CTRL	.equ	0xf01ec044	; ATOM8 AGC enable/disable control register
GTM_ATOM8_AGC_ENDIS_STAT	.equ	0xf01ec048	; ATOM8 AGC enable/disable status register
GTM_ATOM8_AGC_FUPD_CTRL	.equ	0xf01ec058	; ATOM8 AGC force update control register
GTM_ATOM8_AGC_GLB_CTRL	.equ	0xf01ec040	; ATOM8 AGC global control register
GTM_ATOM8_AGC_INT_TRIG	.equ	0xf01ec05c	; ATOM8 AGC internal trigger control register
GTM_ATOM8_AGC_OUTEN_CTRL	.equ	0xf01ec050	; ATOM8 AGC output enable control register
GTM_ATOM8_AGC_OUTEN_STAT	.equ	0xf01ec054	; ATOM8 AGC output enable status register
GTM_ATOM8_CH0_CM0	.equ	0xf01ec010	; ATOM8 channel 0 CCU0 compare register
GTM_ATOM8_CH0_CM1	.equ	0xf01ec014	; ATOM8 channel 0 CCU1 compare register
GTM_ATOM8_CH0_CN0	.equ	0xf01ec018	; ATOM8 channel 0 CCU0 counter register
GTM_ATOM8_CH0_CTRL	.equ	0xf01ec004	; ATOM8 channel 0 control register
GTM_ATOM8_CH0_IRQ_EN	.equ	0xf01ec024	; ATOM8 channel 0 interrupt enable register
GTM_ATOM8_CH0_IRQ_FORCINT	.equ	0xf01ec028	; ATOM8 channel 0 software interrupt generation
GTM_ATOM8_CH0_IRQ_MODE	.equ	0xf01ec02c	; ATOM8 channel 0 interrupt mode configuration register
GTM_ATOM8_CH0_IRQ_NOTIFY	.equ	0xf01ec020	; ATOM8 channel 0 interrupt notification register
GTM_ATOM8_CH0_RDADDR	.equ	0xf01ec000	; ATOM8 channel 0 ARU read address register
GTM_ATOM8_CH0_SOMB	.equ	0xf01ec004	; ATOM8 Channel 0 Control Register in SOMB Mode
GTM_ATOM8_CH0_SOMC	.equ	0xf01ec004	; ATOM8 Channel 0 Control Register in SOMC Mode
GTM_ATOM8_CH0_SOMI	.equ	0xf01ec004	; ATOM8 Channel 0 Control Register in SOMI Mode
GTM_ATOM8_CH0_SOMP	.equ	0xf01ec004	; ATOM8 Channel 0 Control Register in SOMP Mode
GTM_ATOM8_CH0_SOMS	.equ	0xf01ec004	; ATOM8 Channel 0 Control Register in SOMS Mode
GTM_ATOM8_CH0_SR0	.equ	0xf01ec008	; ATOM8 channel 0 CCU0 compare shadow register
GTM_ATOM8_CH0_SR1	.equ	0xf01ec00c	; ATOM8 channel 0 CCU1 compare shadow register
GTM_ATOM8_CH0_STAT	.equ	0xf01ec01c	; ATOM8 channel 0 status register
GTM_ATOM8_CH1_CM0	.equ	0xf01ec090	; ATOM8 channel 1 CCU0 compare register
GTM_ATOM8_CH1_CM1	.equ	0xf01ec094	; ATOM8 channel 1 CCU1 compare register
GTM_ATOM8_CH1_CN0	.equ	0xf01ec098	; ATOM8 channel 1 CCU0 counter register
GTM_ATOM8_CH1_CTRL	.equ	0xf01ec084	; ATOM8 channel 1 control register
GTM_ATOM8_CH1_IRQ_EN	.equ	0xf01ec0a4	; ATOM8 channel 1 interrupt enable register
GTM_ATOM8_CH1_IRQ_FORCINT	.equ	0xf01ec0a8	; ATOM8 channel 1 software interrupt generation
GTM_ATOM8_CH1_IRQ_MODE	.equ	0xf01ec0ac	; ATOM8 channel 1 interrupt mode configuration register
GTM_ATOM8_CH1_IRQ_NOTIFY	.equ	0xf01ec0a0	; ATOM8 channel 1 interrupt notification register
GTM_ATOM8_CH1_RDADDR	.equ	0xf01ec080	; ATOM8 channel 1 ARU read address register
GTM_ATOM8_CH1_SOMB	.equ	0xf01ec084	; ATOM8 Channel 1 Control Register in SOMB Mode
GTM_ATOM8_CH1_SOMC	.equ	0xf01ec084	; ATOM8 Channel 1 Control Register in SOMC Mode
GTM_ATOM8_CH1_SOMI	.equ	0xf01ec084	; ATOM8 Channel 1 Control Register in SOMI Mode
GTM_ATOM8_CH1_SOMP	.equ	0xf01ec084	; ATOM8 Channel 1 Control Register in SOMP Mode
GTM_ATOM8_CH1_SOMS	.equ	0xf01ec084	; ATOM8 Channel 1 Control Register in SOMS Mode
GTM_ATOM8_CH1_SR0	.equ	0xf01ec088	; ATOM8 channel 1 CCU0 compare shadow register
GTM_ATOM8_CH1_SR1	.equ	0xf01ec08c	; ATOM8 channel 1 CCU1 compare shadow register
GTM_ATOM8_CH1_STAT	.equ	0xf01ec09c	; ATOM8 channel 1 status register
GTM_ATOM8_CH2_CM0	.equ	0xf01ec110	; ATOM8 channel 2 CCU0 compare register
GTM_ATOM8_CH2_CM1	.equ	0xf01ec114	; ATOM8 channel 2 CCU1 compare register
GTM_ATOM8_CH2_CN0	.equ	0xf01ec118	; ATOM8 channel 2 CCU0 counter register
GTM_ATOM8_CH2_CTRL	.equ	0xf01ec104	; ATOM8 channel 2 control register
GTM_ATOM8_CH2_IRQ_EN	.equ	0xf01ec124	; ATOM8 channel 2 interrupt enable register
GTM_ATOM8_CH2_IRQ_FORCINT	.equ	0xf01ec128	; ATOM8 channel 2 software interrupt generation
GTM_ATOM8_CH2_IRQ_MODE	.equ	0xf01ec12c	; ATOM8 channel 2 interrupt mode configuration register
GTM_ATOM8_CH2_IRQ_NOTIFY	.equ	0xf01ec120	; ATOM8 channel 2 interrupt notification register
GTM_ATOM8_CH2_RDADDR	.equ	0xf01ec100	; ATOM8 channel 2 ARU read address register
GTM_ATOM8_CH2_SOMB	.equ	0xf01ec104	; ATOM8 Channel 2 Control Register in SOMB Mode
GTM_ATOM8_CH2_SOMC	.equ	0xf01ec104	; ATOM8 Channel 2 Control Register in SOMC Mode
GTM_ATOM8_CH2_SOMI	.equ	0xf01ec104	; ATOM8 Channel 2 Control Register in SOMI Mode
GTM_ATOM8_CH2_SOMP	.equ	0xf01ec104	; ATOM8 Channel 2 Control Register in SOMP Mode
GTM_ATOM8_CH2_SOMS	.equ	0xf01ec104	; ATOM8 Channel 2 Control Register in SOMS Mode
GTM_ATOM8_CH2_SR0	.equ	0xf01ec108	; ATOM8 channel 2 CCU0 compare shadow register
GTM_ATOM8_CH2_SR1	.equ	0xf01ec10c	; ATOM8 channel 2 CCU1 compare shadow register
GTM_ATOM8_CH2_STAT	.equ	0xf01ec11c	; ATOM8 channel 2 status register
GTM_ATOM8_CH3_CM0	.equ	0xf01ec190	; ATOM8 channel 3 CCU0 compare register
GTM_ATOM8_CH3_CM1	.equ	0xf01ec194	; ATOM8 channel 3 CCU1 compare register
GTM_ATOM8_CH3_CN0	.equ	0xf01ec198	; ATOM8 channel 3 CCU0 counter register
GTM_ATOM8_CH3_CTRL	.equ	0xf01ec184	; ATOM8 channel 3 control register
GTM_ATOM8_CH3_IRQ_EN	.equ	0xf01ec1a4	; ATOM8 channel 3 interrupt enable register
GTM_ATOM8_CH3_IRQ_FORCINT	.equ	0xf01ec1a8	; ATOM8 channel 3 software interrupt generation
GTM_ATOM8_CH3_IRQ_MODE	.equ	0xf01ec1ac	; ATOM8 channel 3 interrupt mode configuration register
GTM_ATOM8_CH3_IRQ_NOTIFY	.equ	0xf01ec1a0	; ATOM8 channel 3 interrupt notification register
GTM_ATOM8_CH3_RDADDR	.equ	0xf01ec180	; ATOM8 channel 3 ARU read address register
GTM_ATOM8_CH3_SOMB	.equ	0xf01ec184	; ATOM8 Channel 3 Control Register in SOMB Mode
GTM_ATOM8_CH3_SOMC	.equ	0xf01ec184	; ATOM8 Channel 3 Control Register in SOMC Mode
GTM_ATOM8_CH3_SOMI	.equ	0xf01ec184	; ATOM8 Channel 3 Control Register in SOMI Mode
GTM_ATOM8_CH3_SOMP	.equ	0xf01ec184	; ATOM8 Channel 3 Control Register in SOMP Mode
GTM_ATOM8_CH3_SOMS	.equ	0xf01ec184	; ATOM8 Channel 3 Control Register in SOMS Mode
GTM_ATOM8_CH3_SR0	.equ	0xf01ec188	; ATOM8 channel 3 CCU0 compare shadow register
GTM_ATOM8_CH3_SR1	.equ	0xf01ec18c	; ATOM8 channel 3 CCU1 compare shadow register
GTM_ATOM8_CH3_STAT	.equ	0xf01ec19c	; ATOM8 channel 3 status register
GTM_ATOM8_CH4_CM0	.equ	0xf01ec210	; ATOM8 channel 4 CCU0 compare register
GTM_ATOM8_CH4_CM1	.equ	0xf01ec214	; ATOM8 channel 4 CCU1 compare register
GTM_ATOM8_CH4_CN0	.equ	0xf01ec218	; ATOM8 channel 4 CCU0 counter register
GTM_ATOM8_CH4_CTRL	.equ	0xf01ec204	; ATOM8 channel 4 control register
GTM_ATOM8_CH4_IRQ_EN	.equ	0xf01ec224	; ATOM8 channel 4 interrupt enable register
GTM_ATOM8_CH4_IRQ_FORCINT	.equ	0xf01ec228	; ATOM8 channel 4 software interrupt generation
GTM_ATOM8_CH4_IRQ_MODE	.equ	0xf01ec22c	; ATOM8 channel 4 interrupt mode configuration register
GTM_ATOM8_CH4_IRQ_NOTIFY	.equ	0xf01ec220	; ATOM8 channel 4 interrupt notification register
GTM_ATOM8_CH4_RDADDR	.equ	0xf01ec200	; ATOM8 channel 4 ARU read address register
GTM_ATOM8_CH4_SOMB	.equ	0xf01ec204	; ATOM8 Channel 4 Control Register in SOMB Mode
GTM_ATOM8_CH4_SOMC	.equ	0xf01ec204	; ATOM8 Channel 4 Control Register in SOMC Mode
GTM_ATOM8_CH4_SOMI	.equ	0xf01ec204	; ATOM8 Channel 4 Control Register in SOMI Mode
GTM_ATOM8_CH4_SOMP	.equ	0xf01ec204	; ATOM8 Channel 4 Control Register in SOMP Mode
GTM_ATOM8_CH4_SOMS	.equ	0xf01ec204	; ATOM8 Channel 4 Control Register in SOMS Mode
GTM_ATOM8_CH4_SR0	.equ	0xf01ec208	; ATOM8 channel 4 CCU0 compare shadow register
GTM_ATOM8_CH4_SR1	.equ	0xf01ec20c	; ATOM8 channel 4 CCU1 compare shadow register
GTM_ATOM8_CH4_STAT	.equ	0xf01ec21c	; ATOM8 channel 4 status register
GTM_ATOM8_CH5_CM0	.equ	0xf01ec290	; ATOM8 channel 5 CCU0 compare register
GTM_ATOM8_CH5_CM1	.equ	0xf01ec294	; ATOM8 channel 5 CCU1 compare register
GTM_ATOM8_CH5_CN0	.equ	0xf01ec298	; ATOM8 channel 5 CCU0 counter register
GTM_ATOM8_CH5_CTRL	.equ	0xf01ec284	; ATOM8 channel 5 control register
GTM_ATOM8_CH5_IRQ_EN	.equ	0xf01ec2a4	; ATOM8 channel 5 interrupt enable register
GTM_ATOM8_CH5_IRQ_FORCINT	.equ	0xf01ec2a8	; ATOM8 channel 5 software interrupt generation
GTM_ATOM8_CH5_IRQ_MODE	.equ	0xf01ec2ac	; ATOM8 channel 5 interrupt mode configuration register
GTM_ATOM8_CH5_IRQ_NOTIFY	.equ	0xf01ec2a0	; ATOM8 channel 5 interrupt notification register
GTM_ATOM8_CH5_RDADDR	.equ	0xf01ec280	; ATOM8 channel 5 ARU read address register
GTM_ATOM8_CH5_SOMB	.equ	0xf01ec284	; ATOM8 Channel 5 Control Register in SOMB Mode
GTM_ATOM8_CH5_SOMC	.equ	0xf01ec284	; ATOM8 Channel 5 Control Register in SOMC Mode
GTM_ATOM8_CH5_SOMI	.equ	0xf01ec284	; ATOM8 Channel 5 Control Register in SOMI Mode
GTM_ATOM8_CH5_SOMP	.equ	0xf01ec284	; ATOM8 Channel 5 Control Register in SOMP Mode
GTM_ATOM8_CH5_SOMS	.equ	0xf01ec284	; ATOM8 Channel 5 Control Register in SOMS Mode
GTM_ATOM8_CH5_SR0	.equ	0xf01ec288	; ATOM8 channel 5 CCU0 compare shadow register
GTM_ATOM8_CH5_SR1	.equ	0xf01ec28c	; ATOM8 channel 5 CCU1 compare shadow register
GTM_ATOM8_CH5_STAT	.equ	0xf01ec29c	; ATOM8 channel 5 status register
GTM_ATOM8_CH6_CM0	.equ	0xf01ec310	; ATOM8 channel 6 CCU0 compare register
GTM_ATOM8_CH6_CM1	.equ	0xf01ec314	; ATOM8 channel 6 CCU1 compare register
GTM_ATOM8_CH6_CN0	.equ	0xf01ec318	; ATOM8 channel 6 CCU0 counter register
GTM_ATOM8_CH6_CTRL	.equ	0xf01ec304	; ATOM8 channel 6 control register
GTM_ATOM8_CH6_IRQ_EN	.equ	0xf01ec324	; ATOM8 channel 6 interrupt enable register
GTM_ATOM8_CH6_IRQ_FORCINT	.equ	0xf01ec328	; ATOM8 channel 6 software interrupt generation
GTM_ATOM8_CH6_IRQ_MODE	.equ	0xf01ec32c	; ATOM8 channel 6 interrupt mode configuration register
GTM_ATOM8_CH6_IRQ_NOTIFY	.equ	0xf01ec320	; ATOM8 channel 6 interrupt notification register
GTM_ATOM8_CH6_RDADDR	.equ	0xf01ec300	; ATOM8 channel 6 ARU read address register
GTM_ATOM8_CH6_SOMB	.equ	0xf01ec304	; ATOM8 Channel 6 Control Register in SOMB Mode
GTM_ATOM8_CH6_SOMC	.equ	0xf01ec304	; ATOM8 Channel 6 Control Register in SOMC Mode
GTM_ATOM8_CH6_SOMI	.equ	0xf01ec304	; ATOM8 Channel 6 Control Register in SOMI Mode
GTM_ATOM8_CH6_SOMP	.equ	0xf01ec304	; ATOM8 Channel 6 Control Register in SOMP Mode
GTM_ATOM8_CH6_SOMS	.equ	0xf01ec304	; ATOM8 Channel 6 Control Register in SOMS Mode
GTM_ATOM8_CH6_SR0	.equ	0xf01ec308	; ATOM8 channel 6 CCU0 compare shadow register
GTM_ATOM8_CH6_SR1	.equ	0xf01ec30c	; ATOM8 channel 6 CCU1 compare shadow register
GTM_ATOM8_CH6_STAT	.equ	0xf01ec31c	; ATOM8 channel 6 status register
GTM_ATOM8_CH7_CM0	.equ	0xf01ec390	; ATOM8 channel 7 CCU0 compare register
GTM_ATOM8_CH7_CM1	.equ	0xf01ec394	; ATOM8 channel 7 CCU1 compare register
GTM_ATOM8_CH7_CN0	.equ	0xf01ec398	; ATOM8 channel 7 CCU0 counter register
GTM_ATOM8_CH7_CTRL	.equ	0xf01ec384	; ATOM8 channel 7 control register
GTM_ATOM8_CH7_IRQ_EN	.equ	0xf01ec3a4	; ATOM8 channel 7 interrupt enable register
GTM_ATOM8_CH7_IRQ_FORCINT	.equ	0xf01ec3a8	; ATOM8 channel 7 software interrupt generation
GTM_ATOM8_CH7_IRQ_MODE	.equ	0xf01ec3ac	; ATOM8 channel 7 interrupt mode configuration register
GTM_ATOM8_CH7_IRQ_NOTIFY	.equ	0xf01ec3a0	; ATOM8 channel 7 interrupt notification register
GTM_ATOM8_CH7_RDADDR	.equ	0xf01ec380	; ATOM8 channel 7 ARU read address register
GTM_ATOM8_CH7_SOMB	.equ	0xf01ec384	; ATOM8 Channel 7 Control Register in SOMB Mode
GTM_ATOM8_CH7_SOMC	.equ	0xf01ec384	; ATOM8 Channel 7 Control Register in SOMC Mode
GTM_ATOM8_CH7_SOMI	.equ	0xf01ec384	; ATOM8 Channel 7 Control Register in SOMI Mode
GTM_ATOM8_CH7_SOMP	.equ	0xf01ec384	; ATOM8 Channel 7 Control Register in SOMP Mode
GTM_ATOM8_CH7_SOMS	.equ	0xf01ec384	; ATOM8 Channel 7 Control Register in SOMS Mode
GTM_ATOM8_CH7_SR0	.equ	0xf01ec388	; ATOM8 channel 7 CCU0 compare shadow register
GTM_ATOM8_CH7_SR1	.equ	0xf01ec38c	; ATOM8 channel 7 CCU1 compare shadow register
GTM_ATOM8_CH7_STAT	.equ	0xf01ec39c	; ATOM8 channel 7 status register
GTM_ATOM8_OUT  	.equ	0xf01000a8	; GTM ATOM 8 Output Level
GTM_ATOM9_AGC_ACT_TB	.equ	0xf01ec84c	; ATOM9 AGC action time base register
GTM_ATOM9_AGC_ENDIS_CTRL	.equ	0xf01ec844	; ATOM9 AGC enable/disable control register
GTM_ATOM9_AGC_ENDIS_STAT	.equ	0xf01ec848	; ATOM9 AGC enable/disable status register
GTM_ATOM9_AGC_FUPD_CTRL	.equ	0xf01ec858	; ATOM9 AGC force update control register
GTM_ATOM9_AGC_GLB_CTRL	.equ	0xf01ec840	; ATOM9 AGC global control register
GTM_ATOM9_AGC_INT_TRIG	.equ	0xf01ec85c	; ATOM9 AGC internal trigger control register
GTM_ATOM9_AGC_OUTEN_CTRL	.equ	0xf01ec850	; ATOM9 AGC output enable control register
GTM_ATOM9_AGC_OUTEN_STAT	.equ	0xf01ec854	; ATOM9 AGC output enable status register
GTM_ATOM9_CH0_CM0	.equ	0xf01ec810	; ATOM9 channel 0 CCU0 compare register
GTM_ATOM9_CH0_CM1	.equ	0xf01ec814	; ATOM9 channel 0 CCU1 compare register
GTM_ATOM9_CH0_CN0	.equ	0xf01ec818	; ATOM9 channel 0 CCU0 counter register
GTM_ATOM9_CH0_CTRL	.equ	0xf01ec804	; ATOM9 channel 0 control register
GTM_ATOM9_CH0_IRQ_EN	.equ	0xf01ec824	; ATOM9 channel 0 interrupt enable register
GTM_ATOM9_CH0_IRQ_FORCINT	.equ	0xf01ec828	; ATOM9 channel 0 software interrupt generation
GTM_ATOM9_CH0_IRQ_MODE	.equ	0xf01ec82c	; ATOM9 channel 0 interrupt mode configuration register
GTM_ATOM9_CH0_IRQ_NOTIFY	.equ	0xf01ec820	; ATOM9 channel 0 interrupt notification register
GTM_ATOM9_CH0_RDADDR	.equ	0xf01ec800	; ATOM9 channel 0 ARU read address register
GTM_ATOM9_CH0_SOMB	.equ	0xf01ec804	; ATOM9 Channel 0 Control Register in SOMB Mode
GTM_ATOM9_CH0_SOMC	.equ	0xf01ec804	; ATOM9 Channel 0 Control Register in SOMC Mode
GTM_ATOM9_CH0_SOMI	.equ	0xf01ec804	; ATOM9 Channel 0 Control Register in SOMI Mode
GTM_ATOM9_CH0_SOMP	.equ	0xf01ec804	; ATOM9 Channel 0 Control Register in SOMP Mode
GTM_ATOM9_CH0_SOMS	.equ	0xf01ec804	; ATOM9 Channel 0 Control Register in SOMS Mode
GTM_ATOM9_CH0_SR0	.equ	0xf01ec808	; ATOM9 channel 0 CCU0 compare shadow register
GTM_ATOM9_CH0_SR1	.equ	0xf01ec80c	; ATOM9 channel 0 CCU1 compare shadow register
GTM_ATOM9_CH0_STAT	.equ	0xf01ec81c	; ATOM9 channel 0 status register
GTM_ATOM9_CH1_CM0	.equ	0xf01ec890	; ATOM9 channel 1 CCU0 compare register
GTM_ATOM9_CH1_CM1	.equ	0xf01ec894	; ATOM9 channel 1 CCU1 compare register
GTM_ATOM9_CH1_CN0	.equ	0xf01ec898	; ATOM9 channel 1 CCU0 counter register
GTM_ATOM9_CH1_CTRL	.equ	0xf01ec884	; ATOM9 channel 1 control register
GTM_ATOM9_CH1_IRQ_EN	.equ	0xf01ec8a4	; ATOM9 channel 1 interrupt enable register
GTM_ATOM9_CH1_IRQ_FORCINT	.equ	0xf01ec8a8	; ATOM9 channel 1 software interrupt generation
GTM_ATOM9_CH1_IRQ_MODE	.equ	0xf01ec8ac	; ATOM9 channel 1 interrupt mode configuration register
GTM_ATOM9_CH1_IRQ_NOTIFY	.equ	0xf01ec8a0	; ATOM9 channel 1 interrupt notification register
GTM_ATOM9_CH1_RDADDR	.equ	0xf01ec880	; ATOM9 channel 1 ARU read address register
GTM_ATOM9_CH1_SOMB	.equ	0xf01ec884	; ATOM9 Channel 1 Control Register in SOMB Mode
GTM_ATOM9_CH1_SOMC	.equ	0xf01ec884	; ATOM9 Channel 1 Control Register in SOMC Mode
GTM_ATOM9_CH1_SOMI	.equ	0xf01ec884	; ATOM9 Channel 1 Control Register in SOMI Mode
GTM_ATOM9_CH1_SOMP	.equ	0xf01ec884	; ATOM9 Channel 1 Control Register in SOMP Mode
GTM_ATOM9_CH1_SOMS	.equ	0xf01ec884	; ATOM9 Channel 1 Control Register in SOMS Mode
GTM_ATOM9_CH1_SR0	.equ	0xf01ec888	; ATOM9 channel 1 CCU0 compare shadow register
GTM_ATOM9_CH1_SR1	.equ	0xf01ec88c	; ATOM9 channel 1 CCU1 compare shadow register
GTM_ATOM9_CH1_STAT	.equ	0xf01ec89c	; ATOM9 channel 1 status register
GTM_ATOM9_CH2_CM0	.equ	0xf01ec910	; ATOM9 channel 2 CCU0 compare register
GTM_ATOM9_CH2_CM1	.equ	0xf01ec914	; ATOM9 channel 2 CCU1 compare register
GTM_ATOM9_CH2_CN0	.equ	0xf01ec918	; ATOM9 channel 2 CCU0 counter register
GTM_ATOM9_CH2_CTRL	.equ	0xf01ec904	; ATOM9 channel 2 control register
GTM_ATOM9_CH2_IRQ_EN	.equ	0xf01ec924	; ATOM9 channel 2 interrupt enable register
GTM_ATOM9_CH2_IRQ_FORCINT	.equ	0xf01ec928	; ATOM9 channel 2 software interrupt generation
GTM_ATOM9_CH2_IRQ_MODE	.equ	0xf01ec92c	; ATOM9 channel 2 interrupt mode configuration register
GTM_ATOM9_CH2_IRQ_NOTIFY	.equ	0xf01ec920	; ATOM9 channel 2 interrupt notification register
GTM_ATOM9_CH2_RDADDR	.equ	0xf01ec900	; ATOM9 channel 2 ARU read address register
GTM_ATOM9_CH2_SOMB	.equ	0xf01ec904	; ATOM9 Channel 2 Control Register in SOMB Mode
GTM_ATOM9_CH2_SOMC	.equ	0xf01ec904	; ATOM9 Channel 2 Control Register in SOMC Mode
GTM_ATOM9_CH2_SOMI	.equ	0xf01ec904	; ATOM9 Channel 2 Control Register in SOMI Mode
GTM_ATOM9_CH2_SOMP	.equ	0xf01ec904	; ATOM9 Channel 2 Control Register in SOMP Mode
GTM_ATOM9_CH2_SOMS	.equ	0xf01ec904	; ATOM9 Channel 2 Control Register in SOMS Mode
GTM_ATOM9_CH2_SR0	.equ	0xf01ec908	; ATOM9 channel 2 CCU0 compare shadow register
GTM_ATOM9_CH2_SR1	.equ	0xf01ec90c	; ATOM9 channel 2 CCU1 compare shadow register
GTM_ATOM9_CH2_STAT	.equ	0xf01ec91c	; ATOM9 channel 2 status register
GTM_ATOM9_CH3_CM0	.equ	0xf01ec990	; ATOM9 channel 3 CCU0 compare register
GTM_ATOM9_CH3_CM1	.equ	0xf01ec994	; ATOM9 channel 3 CCU1 compare register
GTM_ATOM9_CH3_CN0	.equ	0xf01ec998	; ATOM9 channel 3 CCU0 counter register
GTM_ATOM9_CH3_CTRL	.equ	0xf01ec984	; ATOM9 channel 3 control register
GTM_ATOM9_CH3_IRQ_EN	.equ	0xf01ec9a4	; ATOM9 channel 3 interrupt enable register
GTM_ATOM9_CH3_IRQ_FORCINT	.equ	0xf01ec9a8	; ATOM9 channel 3 software interrupt generation
GTM_ATOM9_CH3_IRQ_MODE	.equ	0xf01ec9ac	; ATOM9 channel 3 interrupt mode configuration register
GTM_ATOM9_CH3_IRQ_NOTIFY	.equ	0xf01ec9a0	; ATOM9 channel 3 interrupt notification register
GTM_ATOM9_CH3_RDADDR	.equ	0xf01ec980	; ATOM9 channel 3 ARU read address register
GTM_ATOM9_CH3_SOMB	.equ	0xf01ec984	; ATOM9 Channel 3 Control Register in SOMB Mode
GTM_ATOM9_CH3_SOMC	.equ	0xf01ec984	; ATOM9 Channel 3 Control Register in SOMC Mode
GTM_ATOM9_CH3_SOMI	.equ	0xf01ec984	; ATOM9 Channel 3 Control Register in SOMI Mode
GTM_ATOM9_CH3_SOMP	.equ	0xf01ec984	; ATOM9 Channel 3 Control Register in SOMP Mode
GTM_ATOM9_CH3_SOMS	.equ	0xf01ec984	; ATOM9 Channel 3 Control Register in SOMS Mode
GTM_ATOM9_CH3_SR0	.equ	0xf01ec988	; ATOM9 channel 3 CCU0 compare shadow register
GTM_ATOM9_CH3_SR1	.equ	0xf01ec98c	; ATOM9 channel 3 CCU1 compare shadow register
GTM_ATOM9_CH3_STAT	.equ	0xf01ec99c	; ATOM9 channel 3 status register
GTM_ATOM9_CH4_CM0	.equ	0xf01eca10	; ATOM9 channel 4 CCU0 compare register
GTM_ATOM9_CH4_CM1	.equ	0xf01eca14	; ATOM9 channel 4 CCU1 compare register
GTM_ATOM9_CH4_CN0	.equ	0xf01eca18	; ATOM9 channel 4 CCU0 counter register
GTM_ATOM9_CH4_CTRL	.equ	0xf01eca04	; ATOM9 channel 4 control register
GTM_ATOM9_CH4_IRQ_EN	.equ	0xf01eca24	; ATOM9 channel 4 interrupt enable register
GTM_ATOM9_CH4_IRQ_FORCINT	.equ	0xf01eca28	; ATOM9 channel 4 software interrupt generation
GTM_ATOM9_CH4_IRQ_MODE	.equ	0xf01eca2c	; ATOM9 channel 4 interrupt mode configuration register
GTM_ATOM9_CH4_IRQ_NOTIFY	.equ	0xf01eca20	; ATOM9 channel 4 interrupt notification register
GTM_ATOM9_CH4_RDADDR	.equ	0xf01eca00	; ATOM9 channel 4 ARU read address register
GTM_ATOM9_CH4_SOMB	.equ	0xf01eca04	; ATOM9 Channel 4 Control Register in SOMB Mode
GTM_ATOM9_CH4_SOMC	.equ	0xf01eca04	; ATOM9 Channel 4 Control Register in SOMC Mode
GTM_ATOM9_CH4_SOMI	.equ	0xf01eca04	; ATOM9 Channel 4 Control Register in SOMI Mode
GTM_ATOM9_CH4_SOMP	.equ	0xf01eca04	; ATOM9 Channel 4 Control Register in SOMP Mode
GTM_ATOM9_CH4_SOMS	.equ	0xf01eca04	; ATOM9 Channel 4 Control Register in SOMS Mode
GTM_ATOM9_CH4_SR0	.equ	0xf01eca08	; ATOM9 channel 4 CCU0 compare shadow register
GTM_ATOM9_CH4_SR1	.equ	0xf01eca0c	; ATOM9 channel 4 CCU1 compare shadow register
GTM_ATOM9_CH4_STAT	.equ	0xf01eca1c	; ATOM9 channel 4 status register
GTM_ATOM9_CH5_CM0	.equ	0xf01eca90	; ATOM9 channel 5 CCU0 compare register
GTM_ATOM9_CH5_CM1	.equ	0xf01eca94	; ATOM9 channel 5 CCU1 compare register
GTM_ATOM9_CH5_CN0	.equ	0xf01eca98	; ATOM9 channel 5 CCU0 counter register
GTM_ATOM9_CH5_CTRL	.equ	0xf01eca84	; ATOM9 channel 5 control register
GTM_ATOM9_CH5_IRQ_EN	.equ	0xf01ecaa4	; ATOM9 channel 5 interrupt enable register
GTM_ATOM9_CH5_IRQ_FORCINT	.equ	0xf01ecaa8	; ATOM9 channel 5 software interrupt generation
GTM_ATOM9_CH5_IRQ_MODE	.equ	0xf01ecaac	; ATOM9 channel 5 interrupt mode configuration register
GTM_ATOM9_CH5_IRQ_NOTIFY	.equ	0xf01ecaa0	; ATOM9 channel 5 interrupt notification register
GTM_ATOM9_CH5_RDADDR	.equ	0xf01eca80	; ATOM9 channel 5 ARU read address register
GTM_ATOM9_CH5_SOMB	.equ	0xf01eca84	; ATOM9 Channel 5 Control Register in SOMB Mode
GTM_ATOM9_CH5_SOMC	.equ	0xf01eca84	; ATOM9 Channel 5 Control Register in SOMC Mode
GTM_ATOM9_CH5_SOMI	.equ	0xf01eca84	; ATOM9 Channel 5 Control Register in SOMI Mode
GTM_ATOM9_CH5_SOMP	.equ	0xf01eca84	; ATOM9 Channel 5 Control Register in SOMP Mode
GTM_ATOM9_CH5_SOMS	.equ	0xf01eca84	; ATOM9 Channel 5 Control Register in SOMS Mode
GTM_ATOM9_CH5_SR0	.equ	0xf01eca88	; ATOM9 channel 5 CCU0 compare shadow register
GTM_ATOM9_CH5_SR1	.equ	0xf01eca8c	; ATOM9 channel 5 CCU1 compare shadow register
GTM_ATOM9_CH5_STAT	.equ	0xf01eca9c	; ATOM9 channel 5 status register
GTM_ATOM9_CH6_CM0	.equ	0xf01ecb10	; ATOM9 channel 6 CCU0 compare register
GTM_ATOM9_CH6_CM1	.equ	0xf01ecb14	; ATOM9 channel 6 CCU1 compare register
GTM_ATOM9_CH6_CN0	.equ	0xf01ecb18	; ATOM9 channel 6 CCU0 counter register
GTM_ATOM9_CH6_CTRL	.equ	0xf01ecb04	; ATOM9 channel 6 control register
GTM_ATOM9_CH6_IRQ_EN	.equ	0xf01ecb24	; ATOM9 channel 6 interrupt enable register
GTM_ATOM9_CH6_IRQ_FORCINT	.equ	0xf01ecb28	; ATOM9 channel 6 software interrupt generation
GTM_ATOM9_CH6_IRQ_MODE	.equ	0xf01ecb2c	; ATOM9 channel 6 interrupt mode configuration register
GTM_ATOM9_CH6_IRQ_NOTIFY	.equ	0xf01ecb20	; ATOM9 channel 6 interrupt notification register
GTM_ATOM9_CH6_RDADDR	.equ	0xf01ecb00	; ATOM9 channel 6 ARU read address register
GTM_ATOM9_CH6_SOMB	.equ	0xf01ecb04	; ATOM9 Channel 6 Control Register in SOMB Mode
GTM_ATOM9_CH6_SOMC	.equ	0xf01ecb04	; ATOM9 Channel 6 Control Register in SOMC Mode
GTM_ATOM9_CH6_SOMI	.equ	0xf01ecb04	; ATOM9 Channel 6 Control Register in SOMI Mode
GTM_ATOM9_CH6_SOMP	.equ	0xf01ecb04	; ATOM9 Channel 6 Control Register in SOMP Mode
GTM_ATOM9_CH6_SOMS	.equ	0xf01ecb04	; ATOM9 Channel 6 Control Register in SOMS Mode
GTM_ATOM9_CH6_SR0	.equ	0xf01ecb08	; ATOM9 channel 6 CCU0 compare shadow register
GTM_ATOM9_CH6_SR1	.equ	0xf01ecb0c	; ATOM9 channel 6 CCU1 compare shadow register
GTM_ATOM9_CH6_STAT	.equ	0xf01ecb1c	; ATOM9 channel 6 status register
GTM_ATOM9_CH7_CM0	.equ	0xf01ecb90	; ATOM9 channel 7 CCU0 compare register
GTM_ATOM9_CH7_CM1	.equ	0xf01ecb94	; ATOM9 channel 7 CCU1 compare register
GTM_ATOM9_CH7_CN0	.equ	0xf01ecb98	; ATOM9 channel 7 CCU0 counter register
GTM_ATOM9_CH7_CTRL	.equ	0xf01ecb84	; ATOM9 channel 7 control register
GTM_ATOM9_CH7_IRQ_EN	.equ	0xf01ecba4	; ATOM9 channel 7 interrupt enable register
GTM_ATOM9_CH7_IRQ_FORCINT	.equ	0xf01ecba8	; ATOM9 channel 7 software interrupt generation
GTM_ATOM9_CH7_IRQ_MODE	.equ	0xf01ecbac	; ATOM9 channel 7 interrupt mode configuration register
GTM_ATOM9_CH7_IRQ_NOTIFY	.equ	0xf01ecba0	; ATOM9 channel 7 interrupt notification register
GTM_ATOM9_CH7_RDADDR	.equ	0xf01ecb80	; ATOM9 channel 7 ARU read address register
GTM_ATOM9_CH7_SOMB	.equ	0xf01ecb84	; ATOM9 Channel 7 Control Register in SOMB Mode
GTM_ATOM9_CH7_SOMC	.equ	0xf01ecb84	; ATOM9 Channel 7 Control Register in SOMC Mode
GTM_ATOM9_CH7_SOMI	.equ	0xf01ecb84	; ATOM9 Channel 7 Control Register in SOMI Mode
GTM_ATOM9_CH7_SOMP	.equ	0xf01ecb84	; ATOM9 Channel 7 Control Register in SOMP Mode
GTM_ATOM9_CH7_SOMS	.equ	0xf01ecb84	; ATOM9 Channel 7 Control Register in SOMS Mode
GTM_ATOM9_CH7_SR0	.equ	0xf01ecb88	; ATOM9 channel 7 CCU0 compare shadow register
GTM_ATOM9_CH7_SR1	.equ	0xf01ecb8c	; ATOM9 channel 7 CCU1 compare shadow register
GTM_ATOM9_CH7_STAT	.equ	0xf01ecb9c	; ATOM9 channel 7 status register
GTM_BRC_EIRQ_EN	.equ	0xf0100474	; BRC error interrupt enable register
GTM_BRC_IRQ_EN 	.equ	0xf0100464	; BRC interrupt enable register
GTM_BRC_IRQ_FORCINT	.equ	0xf0100468	; BRC force interrupt register
GTM_BRC_IRQ_MODE	.equ	0xf010046c	; BRC interrupt mode configuration register
GTM_BRC_IRQ_NOTIFY	.equ	0xf0100460	; BRC interrupt notification register
GTM_BRC_RST    	.equ	0xf0100470	; BRC software reset register
GTM_BRC_SRC_0_ADDR	.equ	0xf0100400	; BRC read address for input channel 0
GTM_BRC_SRC_0_DEST	.equ	0xf0100404	; BRC destination channels for input channel 0
GTM_BRC_SRC_10_ADDR	.equ	0xf0100450	; BRC read address for input channel 10
GTM_BRC_SRC_10_DEST	.equ	0xf0100454	; BRC destination channels for input channel 10
GTM_BRC_SRC_11_ADDR	.equ	0xf0100458	; BRC read address for input channel 11
GTM_BRC_SRC_11_DEST	.equ	0xf010045c	; BRC destination channels for input channel 11
GTM_BRC_SRC_1_ADDR	.equ	0xf0100408	; BRC read address for input channel 1
GTM_BRC_SRC_1_DEST	.equ	0xf010040c	; BRC destination channels for input channel 1
GTM_BRC_SRC_2_ADDR	.equ	0xf0100410	; BRC read address for input channel 2
GTM_BRC_SRC_2_DEST	.equ	0xf0100414	; BRC destination channels for input channel 2
GTM_BRC_SRC_3_ADDR	.equ	0xf0100418	; BRC read address for input channel 3
GTM_BRC_SRC_3_DEST	.equ	0xf010041c	; BRC destination channels for input channel 3
GTM_BRC_SRC_4_ADDR	.equ	0xf0100420	; BRC read address for input channel 4
GTM_BRC_SRC_4_DEST	.equ	0xf0100424	; BRC destination channels for input channel 4
GTM_BRC_SRC_5_ADDR	.equ	0xf0100428	; BRC read address for input channel 5
GTM_BRC_SRC_5_DEST	.equ	0xf010042c	; BRC destination channels for input channel 5
GTM_BRC_SRC_6_ADDR	.equ	0xf0100430	; BRC read address for input channel 6
GTM_BRC_SRC_6_DEST	.equ	0xf0100434	; BRC destination channels for input channel 6
GTM_BRC_SRC_7_ADDR	.equ	0xf0100438	; BRC read address for input channel 7
GTM_BRC_SRC_7_DEST	.equ	0xf010043c	; BRC destination channels for input channel 7
GTM_BRC_SRC_8_ADDR	.equ	0xf0100440	; BRC read address for input channel 8
GTM_BRC_SRC_8_DEST	.equ	0xf0100444	; BRC destination channels for input channel 8
GTM_BRC_SRC_9_ADDR	.equ	0xf0100448	; BRC read address for input channel 9
GTM_BRC_SRC_9_DEST	.equ	0xf010044c	; BRC destination channels for input channel 9
GTM_BRIDGE_MODE	.equ	0xf0100030	; GTM AEI bridge mode register
GTM_BRIDGE_PTR1	.equ	0xf0100034	; GTM AEI bridge pointer 1 register
GTM_BRIDGE_PTR2	.equ	0xf0100038	; GTM AEI bridge pointer 2 register
GTM_CANOUTSEL  	.equ	0xf019fe10	; CAN Output Select Register
GTM_CCM0_AEIM_STA	.equ	0xf01e21d8	; CCM0 MCS Bus Master Status Register
GTM_CCM0_ARP0_CTRL	.equ	0xf01e2000	; CCM0 Address Range Protector 0 Control Register
GTM_CCM0_ARP0_PROT	.equ	0xf01e2004	; CCM0 Address Range Protector 0 Protection Register
GTM_CCM0_ARP1_CTRL	.equ	0xf01e2008	; CCM0 Address Range Protector 1 Control Register
GTM_CCM0_ARP1_PROT	.equ	0xf01e200c	; CCM0 Address Range Protector 1 Protection Register
GTM_CCM0_ARP2_CTRL	.equ	0xf01e2010	; CCM0 Address Range Protector 2 Control Register
GTM_CCM0_ARP2_PROT	.equ	0xf01e2014	; CCM0 Address Range Protector 2 Protection Register
GTM_CCM0_ARP3_CTRL	.equ	0xf01e2018	; CCM0 Address Range Protector 3 Control Register
GTM_CCM0_ARP3_PROT	.equ	0xf01e201c	; CCM0 Address Range Protector 3 Protection Register
GTM_CCM0_ARP4_CTRL	.equ	0xf01e2020	; CCM0 Address Range Protector 4 Control Register
GTM_CCM0_ARP4_PROT	.equ	0xf01e2024	; CCM0 Address Range Protector 4 Protection Register
GTM_CCM0_ARP5_CTRL	.equ	0xf01e2028	; CCM0 Address Range Protector 5 Control Register
GTM_CCM0_ARP5_PROT	.equ	0xf01e202c	; CCM0 Address Range Protector 5 Protection Register
GTM_CCM0_ARP6_CTRL	.equ	0xf01e2030	; CCM0 Address Range Protector 6 Control Register
GTM_CCM0_ARP6_PROT	.equ	0xf01e2034	; CCM0 Address Range Protector 6 Protection Register
GTM_CCM0_ARP7_CTRL	.equ	0xf01e2038	; CCM0 Address Range Protector 7 Control Register
GTM_CCM0_ARP7_PROT	.equ	0xf01e203c	; CCM0 Address Range Protector 7 Protection Register
GTM_CCM0_ARP8_CTRL	.equ	0xf01e2040	; CCM0 Address Range Protector 8 Control Register
GTM_CCM0_ARP8_PROT	.equ	0xf01e2044	; CCM0 Address Range Protector 8 Protection Register
GTM_CCM0_ARP9_CTRL	.equ	0xf01e2048	; CCM0 Address Range Protector 9 Control Register
GTM_CCM0_ARP9_PROT	.equ	0xf01e204c	; CCM0 Address Range Protector 9 Protection Register
GTM_CCM0_ATOM_OUT	.equ	0xf01e21ec	; GTM CCM0 ATOM Output Level
GTM_CCM0_CFG   	.equ	0xf01e21f8	; CCM0 Configuration Register
GTM_CCM0_CMU_CLK_CFG	.equ	0xf01e21f0	; CCM0 CMU Clock Configuration Register
GTM_CCM0_CMU_FXCLK_CFG	.equ	0xf01e21f4	; CCM0 CMU Fixed Clock Configuration Register
GTM_CCM0_EXT_CAP_EN	.equ	0xf01e21e4	; CCM0 external capture trigger enable
GTM_CCM0_HW_CONF	.equ	0xf01e21dc	; CCM0 Hardware Configuration
GTM_CCM0_PROT  	.equ	0xf01e21fc	; CCM0 Protection Register
GTM_CCM0_TIM_AUX_IN_SRC	.equ	0xf01e21e0	; CCM0 TIM module AUX_IN source selection register
GTM_CCM0_TOM_OUT	.equ	0xf01e21e8	; GTM CCM0 TOM output level
GTM_CCM10_ATOM_OUT	.equ	0xf01e35ec	; GTM CCM10 ATOM Output Level
GTM_CCM10_CFG  	.equ	0xf01e35f8	; CCM10 Configuration Register
GTM_CCM10_CMU_CLK_CFG	.equ	0xf01e35f0	; CCM10 CMU Clock Configuration Register
GTM_CCM10_CMU_FXCLK_CFG	.equ	0xf01e35f4	; CCM10 CMU Fixed Clock Configuration Register
GTM_CCM10_HW_CONF	.equ	0xf01e35dc	; CCM10 Hardware Configuration
GTM_CCM10_PROT 	.equ	0xf01e35fc	; CCM10 Protection Register
GTM_CCM11_ATOM_OUT	.equ	0xf01e37ec	; GTM CCM11 ATOM Output Level
GTM_CCM11_CFG  	.equ	0xf01e37f8	; CCM11 Configuration Register
GTM_CCM11_CMU_CLK_CFG	.equ	0xf01e37f0	; CCM11 CMU Clock Configuration Register
GTM_CCM11_CMU_FXCLK_CFG	.equ	0xf01e37f4	; CCM11 CMU Fixed Clock Configuration Register
GTM_CCM11_HW_CONF	.equ	0xf01e37dc	; CCM11 Hardware Configuration
GTM_CCM11_PROT 	.equ	0xf01e37fc	; CCM11 Protection Register
GTM_CCM1_AEIM_STA	.equ	0xf01e23d8	; CCM1 MCS Bus Master Status Register
GTM_CCM1_ARP0_CTRL	.equ	0xf01e2200	; CCM1 Address Range Protector 0 Control Register
GTM_CCM1_ARP0_PROT	.equ	0xf01e2204	; CCM1 Address Range Protector 0 Protection Register
GTM_CCM1_ARP1_CTRL	.equ	0xf01e2208	; CCM1 Address Range Protector 1 Control Register
GTM_CCM1_ARP1_PROT	.equ	0xf01e220c	; CCM1 Address Range Protector 1 Protection Register
GTM_CCM1_ARP2_CTRL	.equ	0xf01e2210	; CCM1 Address Range Protector 2 Control Register
GTM_CCM1_ARP2_PROT	.equ	0xf01e2214	; CCM1 Address Range Protector 2 Protection Register
GTM_CCM1_ARP3_CTRL	.equ	0xf01e2218	; CCM1 Address Range Protector 3 Control Register
GTM_CCM1_ARP3_PROT	.equ	0xf01e221c	; CCM1 Address Range Protector 3 Protection Register
GTM_CCM1_ARP4_CTRL	.equ	0xf01e2220	; CCM1 Address Range Protector 4 Control Register
GTM_CCM1_ARP4_PROT	.equ	0xf01e2224	; CCM1 Address Range Protector 4 Protection Register
GTM_CCM1_ARP5_CTRL	.equ	0xf01e2228	; CCM1 Address Range Protector 5 Control Register
GTM_CCM1_ARP5_PROT	.equ	0xf01e222c	; CCM1 Address Range Protector 5 Protection Register
GTM_CCM1_ARP6_CTRL	.equ	0xf01e2230	; CCM1 Address Range Protector 6 Control Register
GTM_CCM1_ARP6_PROT	.equ	0xf01e2234	; CCM1 Address Range Protector 6 Protection Register
GTM_CCM1_ARP7_CTRL	.equ	0xf01e2238	; CCM1 Address Range Protector 7 Control Register
GTM_CCM1_ARP7_PROT	.equ	0xf01e223c	; CCM1 Address Range Protector 7 Protection Register
GTM_CCM1_ARP8_CTRL	.equ	0xf01e2240	; CCM1 Address Range Protector 8 Control Register
GTM_CCM1_ARP8_PROT	.equ	0xf01e2244	; CCM1 Address Range Protector 8 Protection Register
GTM_CCM1_ARP9_CTRL	.equ	0xf01e2248	; CCM1 Address Range Protector 9 Control Register
GTM_CCM1_ARP9_PROT	.equ	0xf01e224c	; CCM1 Address Range Protector 9 Protection Register
GTM_CCM1_ATOM_OUT	.equ	0xf01e23ec	; GTM CCM1 ATOM Output Level
GTM_CCM1_CFG   	.equ	0xf01e23f8	; CCM1 Configuration Register
GTM_CCM1_CMU_CLK_CFG	.equ	0xf01e23f0	; CCM1 CMU Clock Configuration Register
GTM_CCM1_CMU_FXCLK_CFG	.equ	0xf01e23f4	; CCM1 CMU Fixed Clock Configuration Register
GTM_CCM1_EXT_CAP_EN	.equ	0xf01e23e4	; CCM1 external capture trigger enable
GTM_CCM1_HW_CONF	.equ	0xf01e23dc	; CCM1 Hardware Configuration
GTM_CCM1_PROT  	.equ	0xf01e23fc	; CCM1 Protection Register
GTM_CCM1_TIM_AUX_IN_SRC	.equ	0xf01e23e0	; CCM1 TIM module AUX_IN source selection register
GTM_CCM1_TOM_OUT	.equ	0xf01e23e8	; GTM CCM1 TOM output level
GTM_CCM2_AEIM_STA	.equ	0xf01e25d8	; CCM2 MCS Bus Master Status Register
GTM_CCM2_ARP0_CTRL	.equ	0xf01e2400	; CCM2 Address Range Protector 0 Control Register
GTM_CCM2_ARP0_PROT	.equ	0xf01e2404	; CCM2 Address Range Protector 0 Protection Register
GTM_CCM2_ARP1_CTRL	.equ	0xf01e2408	; CCM2 Address Range Protector 1 Control Register
GTM_CCM2_ARP1_PROT	.equ	0xf01e240c	; CCM2 Address Range Protector 1 Protection Register
GTM_CCM2_ARP2_CTRL	.equ	0xf01e2410	; CCM2 Address Range Protector 2 Control Register
GTM_CCM2_ARP2_PROT	.equ	0xf01e2414	; CCM2 Address Range Protector 2 Protection Register
GTM_CCM2_ARP3_CTRL	.equ	0xf01e2418	; CCM2 Address Range Protector 3 Control Register
GTM_CCM2_ARP3_PROT	.equ	0xf01e241c	; CCM2 Address Range Protector 3 Protection Register
GTM_CCM2_ARP4_CTRL	.equ	0xf01e2420	; CCM2 Address Range Protector 4 Control Register
GTM_CCM2_ARP4_PROT	.equ	0xf01e2424	; CCM2 Address Range Protector 4 Protection Register
GTM_CCM2_ARP5_CTRL	.equ	0xf01e2428	; CCM2 Address Range Protector 5 Control Register
GTM_CCM2_ARP5_PROT	.equ	0xf01e242c	; CCM2 Address Range Protector 5 Protection Register
GTM_CCM2_ARP6_CTRL	.equ	0xf01e2430	; CCM2 Address Range Protector 6 Control Register
GTM_CCM2_ARP6_PROT	.equ	0xf01e2434	; CCM2 Address Range Protector 6 Protection Register
GTM_CCM2_ARP7_CTRL	.equ	0xf01e2438	; CCM2 Address Range Protector 7 Control Register
GTM_CCM2_ARP7_PROT	.equ	0xf01e243c	; CCM2 Address Range Protector 7 Protection Register
GTM_CCM2_ARP8_CTRL	.equ	0xf01e2440	; CCM2 Address Range Protector 8 Control Register
GTM_CCM2_ARP8_PROT	.equ	0xf01e2444	; CCM2 Address Range Protector 8 Protection Register
GTM_CCM2_ARP9_CTRL	.equ	0xf01e2448	; CCM2 Address Range Protector 9 Control Register
GTM_CCM2_ARP9_PROT	.equ	0xf01e244c	; CCM2 Address Range Protector 9 Protection Register
GTM_CCM2_ATOM_OUT	.equ	0xf01e25ec	; GTM CCM2 ATOM Output Level
GTM_CCM2_CFG   	.equ	0xf01e25f8	; CCM2 Configuration Register
GTM_CCM2_CMU_CLK_CFG	.equ	0xf01e25f0	; CCM2 CMU Clock Configuration Register
GTM_CCM2_CMU_FXCLK_CFG	.equ	0xf01e25f4	; CCM2 CMU Fixed Clock Configuration Register
GTM_CCM2_EXT_CAP_EN	.equ	0xf01e25e4	; CCM2 external capture trigger enable
GTM_CCM2_HW_CONF	.equ	0xf01e25dc	; CCM2 Hardware Configuration
GTM_CCM2_PROT  	.equ	0xf01e25fc	; CCM2 Protection Register
GTM_CCM2_TIM_AUX_IN_SRC	.equ	0xf01e25e0	; CCM2 TIM module AUX_IN source selection register
GTM_CCM2_TOM_OUT	.equ	0xf01e25e8	; GTM CCM2 TOM output level
GTM_CCM3_AEIM_STA	.equ	0xf01e27d8	; CCM3 MCS Bus Master Status Register
GTM_CCM3_ARP0_CTRL	.equ	0xf01e2600	; CCM3 Address Range Protector 0 Control Register
GTM_CCM3_ARP0_PROT	.equ	0xf01e2604	; CCM3 Address Range Protector 0 Protection Register
GTM_CCM3_ARP1_CTRL	.equ	0xf01e2608	; CCM3 Address Range Protector 1 Control Register
GTM_CCM3_ARP1_PROT	.equ	0xf01e260c	; CCM3 Address Range Protector 1 Protection Register
GTM_CCM3_ARP2_CTRL	.equ	0xf01e2610	; CCM3 Address Range Protector 2 Control Register
GTM_CCM3_ARP2_PROT	.equ	0xf01e2614	; CCM3 Address Range Protector 2 Protection Register
GTM_CCM3_ARP3_CTRL	.equ	0xf01e2618	; CCM3 Address Range Protector 3 Control Register
GTM_CCM3_ARP3_PROT	.equ	0xf01e261c	; CCM3 Address Range Protector 3 Protection Register
GTM_CCM3_ARP4_CTRL	.equ	0xf01e2620	; CCM3 Address Range Protector 4 Control Register
GTM_CCM3_ARP4_PROT	.equ	0xf01e2624	; CCM3 Address Range Protector 4 Protection Register
GTM_CCM3_ARP5_CTRL	.equ	0xf01e2628	; CCM3 Address Range Protector 5 Control Register
GTM_CCM3_ARP5_PROT	.equ	0xf01e262c	; CCM3 Address Range Protector 5 Protection Register
GTM_CCM3_ARP6_CTRL	.equ	0xf01e2630	; CCM3 Address Range Protector 6 Control Register
GTM_CCM3_ARP6_PROT	.equ	0xf01e2634	; CCM3 Address Range Protector 6 Protection Register
GTM_CCM3_ARP7_CTRL	.equ	0xf01e2638	; CCM3 Address Range Protector 7 Control Register
GTM_CCM3_ARP7_PROT	.equ	0xf01e263c	; CCM3 Address Range Protector 7 Protection Register
GTM_CCM3_ARP8_CTRL	.equ	0xf01e2640	; CCM3 Address Range Protector 8 Control Register
GTM_CCM3_ARP8_PROT	.equ	0xf01e2644	; CCM3 Address Range Protector 8 Protection Register
GTM_CCM3_ARP9_CTRL	.equ	0xf01e2648	; CCM3 Address Range Protector 9 Control Register
GTM_CCM3_ARP9_PROT	.equ	0xf01e264c	; CCM3 Address Range Protector 9 Protection Register
GTM_CCM3_ATOM_OUT	.equ	0xf01e27ec	; GTM CCM3 ATOM Output Level
GTM_CCM3_CFG   	.equ	0xf01e27f8	; CCM3 Configuration Register
GTM_CCM3_CMU_CLK_CFG	.equ	0xf01e27f0	; CCM3 CMU Clock Configuration Register
GTM_CCM3_CMU_FXCLK_CFG	.equ	0xf01e27f4	; CCM3 CMU Fixed Clock Configuration Register
GTM_CCM3_EXT_CAP_EN	.equ	0xf01e27e4	; CCM3 external capture trigger enable
GTM_CCM3_HW_CONF	.equ	0xf01e27dc	; CCM3 Hardware Configuration
GTM_CCM3_PROT  	.equ	0xf01e27fc	; CCM3 Protection Register
GTM_CCM3_TIM_AUX_IN_SRC	.equ	0xf01e27e0	; CCM3 TIM module AUX_IN source selection register
GTM_CCM3_TOM_OUT	.equ	0xf01e27e8	; GTM CCM3 TOM output level
GTM_CCM4_AEIM_STA	.equ	0xf01e29d8	; CCM4 MCS Bus Master Status Register
GTM_CCM4_ARP0_CTRL	.equ	0xf01e2800	; CCM4 Address Range Protector 0 Control Register
GTM_CCM4_ARP0_PROT	.equ	0xf01e2804	; CCM4 Address Range Protector 0 Protection Register
GTM_CCM4_ARP1_CTRL	.equ	0xf01e2808	; CCM4 Address Range Protector 1 Control Register
GTM_CCM4_ARP1_PROT	.equ	0xf01e280c	; CCM4 Address Range Protector 1 Protection Register
GTM_CCM4_ARP2_CTRL	.equ	0xf01e2810	; CCM4 Address Range Protector 2 Control Register
GTM_CCM4_ARP2_PROT	.equ	0xf01e2814	; CCM4 Address Range Protector 2 Protection Register
GTM_CCM4_ARP3_CTRL	.equ	0xf01e2818	; CCM4 Address Range Protector 3 Control Register
GTM_CCM4_ARP3_PROT	.equ	0xf01e281c	; CCM4 Address Range Protector 3 Protection Register
GTM_CCM4_ARP4_CTRL	.equ	0xf01e2820	; CCM4 Address Range Protector 4 Control Register
GTM_CCM4_ARP4_PROT	.equ	0xf01e2824	; CCM4 Address Range Protector 4 Protection Register
GTM_CCM4_ARP5_CTRL	.equ	0xf01e2828	; CCM4 Address Range Protector 5 Control Register
GTM_CCM4_ARP5_PROT	.equ	0xf01e282c	; CCM4 Address Range Protector 5 Protection Register
GTM_CCM4_ARP6_CTRL	.equ	0xf01e2830	; CCM4 Address Range Protector 6 Control Register
GTM_CCM4_ARP6_PROT	.equ	0xf01e2834	; CCM4 Address Range Protector 6 Protection Register
GTM_CCM4_ARP7_CTRL	.equ	0xf01e2838	; CCM4 Address Range Protector 7 Control Register
GTM_CCM4_ARP7_PROT	.equ	0xf01e283c	; CCM4 Address Range Protector 7 Protection Register
GTM_CCM4_ARP8_CTRL	.equ	0xf01e2840	; CCM4 Address Range Protector 8 Control Register
GTM_CCM4_ARP8_PROT	.equ	0xf01e2844	; CCM4 Address Range Protector 8 Protection Register
GTM_CCM4_ARP9_CTRL	.equ	0xf01e2848	; CCM4 Address Range Protector 9 Control Register
GTM_CCM4_ARP9_PROT	.equ	0xf01e284c	; CCM4 Address Range Protector 9 Protection Register
GTM_CCM4_ATOM_OUT	.equ	0xf01e29ec	; GTM CCM4 ATOM Output Level
GTM_CCM4_CFG   	.equ	0xf01e29f8	; CCM4 Configuration Register
GTM_CCM4_CMU_CLK_CFG	.equ	0xf01e29f0	; CCM4 CMU Clock Configuration Register
GTM_CCM4_CMU_FXCLK_CFG	.equ	0xf01e29f4	; CCM4 CMU Fixed Clock Configuration Register
GTM_CCM4_EXT_CAP_EN	.equ	0xf01e29e4	; CCM4 external capture trigger enable
GTM_CCM4_HW_CONF	.equ	0xf01e29dc	; CCM4 Hardware Configuration
GTM_CCM4_PROT  	.equ	0xf01e29fc	; CCM4 Protection Register
GTM_CCM4_TIM_AUX_IN_SRC	.equ	0xf01e29e0	; CCM4 TIM module AUX_IN source selection register
GTM_CCM4_TOM_OUT	.equ	0xf01e29e8	; GTM CCM4 TOM output level
GTM_CCM5_AEIM_STA	.equ	0xf01e2bd8	; CCM5 MCS Bus Master Status Register
GTM_CCM5_ARP0_CTRL	.equ	0xf01e2a00	; CCM5 Address Range Protector 0 Control Register
GTM_CCM5_ARP0_PROT	.equ	0xf01e2a04	; CCM5 Address Range Protector 0 Protection Register
GTM_CCM5_ARP1_CTRL	.equ	0xf01e2a08	; CCM5 Address Range Protector 1 Control Register
GTM_CCM5_ARP1_PROT	.equ	0xf01e2a0c	; CCM5 Address Range Protector 1 Protection Register
GTM_CCM5_ARP2_CTRL	.equ	0xf01e2a10	; CCM5 Address Range Protector 2 Control Register
GTM_CCM5_ARP2_PROT	.equ	0xf01e2a14	; CCM5 Address Range Protector 2 Protection Register
GTM_CCM5_ARP3_CTRL	.equ	0xf01e2a18	; CCM5 Address Range Protector 3 Control Register
GTM_CCM5_ARP3_PROT	.equ	0xf01e2a1c	; CCM5 Address Range Protector 3 Protection Register
GTM_CCM5_ARP4_CTRL	.equ	0xf01e2a20	; CCM5 Address Range Protector 4 Control Register
GTM_CCM5_ARP4_PROT	.equ	0xf01e2a24	; CCM5 Address Range Protector 4 Protection Register
GTM_CCM5_ARP5_CTRL	.equ	0xf01e2a28	; CCM5 Address Range Protector 5 Control Register
GTM_CCM5_ARP5_PROT	.equ	0xf01e2a2c	; CCM5 Address Range Protector 5 Protection Register
GTM_CCM5_ARP6_CTRL	.equ	0xf01e2a30	; CCM5 Address Range Protector 6 Control Register
GTM_CCM5_ARP6_PROT	.equ	0xf01e2a34	; CCM5 Address Range Protector 6 Protection Register
GTM_CCM5_ARP7_CTRL	.equ	0xf01e2a38	; CCM5 Address Range Protector 7 Control Register
GTM_CCM5_ARP7_PROT	.equ	0xf01e2a3c	; CCM5 Address Range Protector 7 Protection Register
GTM_CCM5_ARP8_CTRL	.equ	0xf01e2a40	; CCM5 Address Range Protector 8 Control Register
GTM_CCM5_ARP8_PROT	.equ	0xf01e2a44	; CCM5 Address Range Protector 8 Protection Register
GTM_CCM5_ARP9_CTRL	.equ	0xf01e2a48	; CCM5 Address Range Protector 9 Control Register
GTM_CCM5_ARP9_PROT	.equ	0xf01e2a4c	; CCM5 Address Range Protector 9 Protection Register
GTM_CCM5_ATOM_OUT	.equ	0xf01e2bec	; GTM CCM5 ATOM Output Level
GTM_CCM5_CFG   	.equ	0xf01e2bf8	; CCM5 Configuration Register
GTM_CCM5_CMU_CLK_CFG	.equ	0xf01e2bf0	; CCM5 CMU Clock Configuration Register
GTM_CCM5_CMU_FXCLK_CFG	.equ	0xf01e2bf4	; CCM5 CMU Fixed Clock Configuration Register
GTM_CCM5_EXT_CAP_EN	.equ	0xf01e2be4	; CCM5 external capture trigger enable
GTM_CCM5_HW_CONF	.equ	0xf01e2bdc	; CCM5 Hardware Configuration
GTM_CCM5_PROT  	.equ	0xf01e2bfc	; CCM5 Protection Register
GTM_CCM5_TIM_AUX_IN_SRC	.equ	0xf01e2be0	; CCM5 TIM module AUX_IN source selection register
GTM_CCM5_TOM_OUT	.equ	0xf01e2be8	; GTM CCM5 TOM output level
GTM_CCM6_AEIM_STA	.equ	0xf01e2dd8	; CCM6 MCS Bus Master Status Register
GTM_CCM6_ARP0_CTRL	.equ	0xf01e2c00	; CCM6 Address Range Protector 0 Control Register
GTM_CCM6_ARP0_PROT	.equ	0xf01e2c04	; CCM6 Address Range Protector 0 Protection Register
GTM_CCM6_ARP1_CTRL	.equ	0xf01e2c08	; CCM6 Address Range Protector 1 Control Register
GTM_CCM6_ARP1_PROT	.equ	0xf01e2c0c	; CCM6 Address Range Protector 1 Protection Register
GTM_CCM6_ARP2_CTRL	.equ	0xf01e2c10	; CCM6 Address Range Protector 2 Control Register
GTM_CCM6_ARP2_PROT	.equ	0xf01e2c14	; CCM6 Address Range Protector 2 Protection Register
GTM_CCM6_ARP3_CTRL	.equ	0xf01e2c18	; CCM6 Address Range Protector 3 Control Register
GTM_CCM6_ARP3_PROT	.equ	0xf01e2c1c	; CCM6 Address Range Protector 3 Protection Register
GTM_CCM6_ARP4_CTRL	.equ	0xf01e2c20	; CCM6 Address Range Protector 4 Control Register
GTM_CCM6_ARP4_PROT	.equ	0xf01e2c24	; CCM6 Address Range Protector 4 Protection Register
GTM_CCM6_ARP5_CTRL	.equ	0xf01e2c28	; CCM6 Address Range Protector 5 Control Register
GTM_CCM6_ARP5_PROT	.equ	0xf01e2c2c	; CCM6 Address Range Protector 5 Protection Register
GTM_CCM6_ARP6_CTRL	.equ	0xf01e2c30	; CCM6 Address Range Protector 6 Control Register
GTM_CCM6_ARP6_PROT	.equ	0xf01e2c34	; CCM6 Address Range Protector 6 Protection Register
GTM_CCM6_ARP7_CTRL	.equ	0xf01e2c38	; CCM6 Address Range Protector 7 Control Register
GTM_CCM6_ARP7_PROT	.equ	0xf01e2c3c	; CCM6 Address Range Protector 7 Protection Register
GTM_CCM6_ARP8_CTRL	.equ	0xf01e2c40	; CCM6 Address Range Protector 8 Control Register
GTM_CCM6_ARP8_PROT	.equ	0xf01e2c44	; CCM6 Address Range Protector 8 Protection Register
GTM_CCM6_ARP9_CTRL	.equ	0xf01e2c48	; CCM6 Address Range Protector 9 Control Register
GTM_CCM6_ARP9_PROT	.equ	0xf01e2c4c	; CCM6 Address Range Protector 9 Protection Register
GTM_CCM6_ATOM_OUT	.equ	0xf01e2dec	; GTM CCM6 ATOM Output Level
GTM_CCM6_CFG   	.equ	0xf01e2df8	; CCM6 Configuration Register
GTM_CCM6_CMU_CLK_CFG	.equ	0xf01e2df0	; CCM6 CMU Clock Configuration Register
GTM_CCM6_CMU_FXCLK_CFG	.equ	0xf01e2df4	; CCM6 CMU Fixed Clock Configuration Register
GTM_CCM6_EXT_CAP_EN	.equ	0xf01e2de4	; CCM6 external capture trigger enable
GTM_CCM6_HW_CONF	.equ	0xf01e2ddc	; CCM6 Hardware Configuration
GTM_CCM6_PROT  	.equ	0xf01e2dfc	; CCM6 Protection Register
GTM_CCM6_TIM_AUX_IN_SRC	.equ	0xf01e2de0	; CCM6 TIM module AUX_IN source selection register
GTM_CCM7_AEIM_STA	.equ	0xf01e2fd8	; CCM7 MCS Bus Master Status Register
GTM_CCM7_ARP0_CTRL	.equ	0xf01e2e00	; CCM7 Address Range Protector 0 Control Register
GTM_CCM7_ARP0_PROT	.equ	0xf01e2e04	; CCM7 Address Range Protector 0 Protection Register
GTM_CCM7_ARP1_CTRL	.equ	0xf01e2e08	; CCM7 Address Range Protector 1 Control Register
GTM_CCM7_ARP1_PROT	.equ	0xf01e2e0c	; CCM7 Address Range Protector 1 Protection Register
GTM_CCM7_ARP2_CTRL	.equ	0xf01e2e10	; CCM7 Address Range Protector 2 Control Register
GTM_CCM7_ARP2_PROT	.equ	0xf01e2e14	; CCM7 Address Range Protector 2 Protection Register
GTM_CCM7_ARP3_CTRL	.equ	0xf01e2e18	; CCM7 Address Range Protector 3 Control Register
GTM_CCM7_ARP3_PROT	.equ	0xf01e2e1c	; CCM7 Address Range Protector 3 Protection Register
GTM_CCM7_ARP4_CTRL	.equ	0xf01e2e20	; CCM7 Address Range Protector 4 Control Register
GTM_CCM7_ARP4_PROT	.equ	0xf01e2e24	; CCM7 Address Range Protector 4 Protection Register
GTM_CCM7_ARP5_CTRL	.equ	0xf01e2e28	; CCM7 Address Range Protector 5 Control Register
GTM_CCM7_ARP5_PROT	.equ	0xf01e2e2c	; CCM7 Address Range Protector 5 Protection Register
GTM_CCM7_ARP6_CTRL	.equ	0xf01e2e30	; CCM7 Address Range Protector 6 Control Register
GTM_CCM7_ARP6_PROT	.equ	0xf01e2e34	; CCM7 Address Range Protector 6 Protection Register
GTM_CCM7_ARP7_CTRL	.equ	0xf01e2e38	; CCM7 Address Range Protector 7 Control Register
GTM_CCM7_ARP7_PROT	.equ	0xf01e2e3c	; CCM7 Address Range Protector 7 Protection Register
GTM_CCM7_ARP8_CTRL	.equ	0xf01e2e40	; CCM7 Address Range Protector 8 Control Register
GTM_CCM7_ARP8_PROT	.equ	0xf01e2e44	; CCM7 Address Range Protector 8 Protection Register
GTM_CCM7_ARP9_CTRL	.equ	0xf01e2e48	; CCM7 Address Range Protector 9 Control Register
GTM_CCM7_ARP9_PROT	.equ	0xf01e2e4c	; CCM7 Address Range Protector 9 Protection Register
GTM_CCM7_ATOM_OUT	.equ	0xf01e2fec	; GTM CCM7 ATOM Output Level
GTM_CCM7_CFG   	.equ	0xf01e2ff8	; CCM7 Configuration Register
GTM_CCM7_CMU_CLK_CFG	.equ	0xf01e2ff0	; CCM7 CMU Clock Configuration Register
GTM_CCM7_CMU_FXCLK_CFG	.equ	0xf01e2ff4	; CCM7 CMU Fixed Clock Configuration Register
GTM_CCM7_EXT_CAP_EN	.equ	0xf01e2fe4	; CCM7 external capture trigger enable
GTM_CCM7_HW_CONF	.equ	0xf01e2fdc	; CCM7 Hardware Configuration
GTM_CCM7_PROT  	.equ	0xf01e2ffc	; CCM7 Protection Register
GTM_CCM7_TIM_AUX_IN_SRC	.equ	0xf01e2fe0	; CCM7 TIM module AUX_IN source selection register
GTM_CCM8_AEIM_STA	.equ	0xf01e31d8	; CCM8 MCS Bus Master Status Register
GTM_CCM8_ARP0_CTRL	.equ	0xf01e3000	; CCM8 Address Range Protector 0 Control Register
GTM_CCM8_ARP0_PROT	.equ	0xf01e3004	; CCM8 Address Range Protector 0 Protection Register
GTM_CCM8_ARP1_CTRL	.equ	0xf01e3008	; CCM8 Address Range Protector 1 Control Register
GTM_CCM8_ARP1_PROT	.equ	0xf01e300c	; CCM8 Address Range Protector 1 Protection Register
GTM_CCM8_ARP2_CTRL	.equ	0xf01e3010	; CCM8 Address Range Protector 2 Control Register
GTM_CCM8_ARP2_PROT	.equ	0xf01e3014	; CCM8 Address Range Protector 2 Protection Register
GTM_CCM8_ARP3_CTRL	.equ	0xf01e3018	; CCM8 Address Range Protector 3 Control Register
GTM_CCM8_ARP3_PROT	.equ	0xf01e301c	; CCM8 Address Range Protector 3 Protection Register
GTM_CCM8_ARP4_CTRL	.equ	0xf01e3020	; CCM8 Address Range Protector 4 Control Register
GTM_CCM8_ARP4_PROT	.equ	0xf01e3024	; CCM8 Address Range Protector 4 Protection Register
GTM_CCM8_ARP5_CTRL	.equ	0xf01e3028	; CCM8 Address Range Protector 5 Control Register
GTM_CCM8_ARP5_PROT	.equ	0xf01e302c	; CCM8 Address Range Protector 5 Protection Register
GTM_CCM8_ARP6_CTRL	.equ	0xf01e3030	; CCM8 Address Range Protector 6 Control Register
GTM_CCM8_ARP6_PROT	.equ	0xf01e3034	; CCM8 Address Range Protector 6 Protection Register
GTM_CCM8_ARP7_CTRL	.equ	0xf01e3038	; CCM8 Address Range Protector 7 Control Register
GTM_CCM8_ARP7_PROT	.equ	0xf01e303c	; CCM8 Address Range Protector 7 Protection Register
GTM_CCM8_ARP8_CTRL	.equ	0xf01e3040	; CCM8 Address Range Protector 8 Control Register
GTM_CCM8_ARP8_PROT	.equ	0xf01e3044	; CCM8 Address Range Protector 8 Protection Register
GTM_CCM8_ARP9_CTRL	.equ	0xf01e3048	; CCM8 Address Range Protector 9 Control Register
GTM_CCM8_ARP9_PROT	.equ	0xf01e304c	; CCM8 Address Range Protector 9 Protection Register
GTM_CCM8_ATOM_OUT	.equ	0xf01e31ec	; GTM CCM8 ATOM Output Level
GTM_CCM8_CFG   	.equ	0xf01e31f8	; CCM8 Configuration Register
GTM_CCM8_CMU_CLK_CFG	.equ	0xf01e31f0	; CCM8 CMU Clock Configuration Register
GTM_CCM8_CMU_FXCLK_CFG	.equ	0xf01e31f4	; CCM8 CMU Fixed Clock Configuration Register
GTM_CCM8_HW_CONF	.equ	0xf01e31dc	; CCM8 Hardware Configuration
GTM_CCM8_PROT  	.equ	0xf01e31fc	; CCM8 Protection Register
GTM_CCM9_AEIM_STA	.equ	0xf01e33d8	; CCM9 MCS Bus Master Status Register
GTM_CCM9_ARP0_CTRL	.equ	0xf01e3200	; CCM9 Address Range Protector 0 Control Register
GTM_CCM9_ARP0_PROT	.equ	0xf01e3204	; CCM9 Address Range Protector 0 Protection Register
GTM_CCM9_ARP1_CTRL	.equ	0xf01e3208	; CCM9 Address Range Protector 1 Control Register
GTM_CCM9_ARP1_PROT	.equ	0xf01e320c	; CCM9 Address Range Protector 1 Protection Register
GTM_CCM9_ARP2_CTRL	.equ	0xf01e3210	; CCM9 Address Range Protector 2 Control Register
GTM_CCM9_ARP2_PROT	.equ	0xf01e3214	; CCM9 Address Range Protector 2 Protection Register
GTM_CCM9_ARP3_CTRL	.equ	0xf01e3218	; CCM9 Address Range Protector 3 Control Register
GTM_CCM9_ARP3_PROT	.equ	0xf01e321c	; CCM9 Address Range Protector 3 Protection Register
GTM_CCM9_ARP4_CTRL	.equ	0xf01e3220	; CCM9 Address Range Protector 4 Control Register
GTM_CCM9_ARP4_PROT	.equ	0xf01e3224	; CCM9 Address Range Protector 4 Protection Register
GTM_CCM9_ARP5_CTRL	.equ	0xf01e3228	; CCM9 Address Range Protector 5 Control Register
GTM_CCM9_ARP5_PROT	.equ	0xf01e322c	; CCM9 Address Range Protector 5 Protection Register
GTM_CCM9_ARP6_CTRL	.equ	0xf01e3230	; CCM9 Address Range Protector 6 Control Register
GTM_CCM9_ARP6_PROT	.equ	0xf01e3234	; CCM9 Address Range Protector 6 Protection Register
GTM_CCM9_ARP7_CTRL	.equ	0xf01e3238	; CCM9 Address Range Protector 7 Control Register
GTM_CCM9_ARP7_PROT	.equ	0xf01e323c	; CCM9 Address Range Protector 7 Protection Register
GTM_CCM9_ARP8_CTRL	.equ	0xf01e3240	; CCM9 Address Range Protector 8 Control Register
GTM_CCM9_ARP8_PROT	.equ	0xf01e3244	; CCM9 Address Range Protector 8 Protection Register
GTM_CCM9_ARP9_CTRL	.equ	0xf01e3248	; CCM9 Address Range Protector 9 Control Register
GTM_CCM9_ARP9_PROT	.equ	0xf01e324c	; CCM9 Address Range Protector 9 Protection Register
GTM_CCM9_ATOM_OUT	.equ	0xf01e33ec	; GTM CCM9 ATOM Output Level
GTM_CCM9_CFG   	.equ	0xf01e33f8	; CCM9 Configuration Register
GTM_CCM9_CMU_CLK_CFG	.equ	0xf01e33f0	; CCM9 CMU Clock Configuration Register
GTM_CCM9_CMU_FXCLK_CFG	.equ	0xf01e33f4	; CCM9 CMU Fixed Clock Configuration Register
GTM_CCM9_HW_CONF	.equ	0xf01e33dc	; CCM9 Hardware Configuration
GTM_CCM9_PROT  	.equ	0xf01e33fc	; CCM9 Protection Register
GTM_CDTM0_DTM0_CH0_DTV	.equ	0xf01e4014	; CDTM0 DTM0 channel 0 dead time reload values
GTM_CDTM0_DTM0_CH1_DTV	.equ	0xf01e4018	; CDTM0 DTM0 channel 1 dead time reload values
GTM_CDTM0_DTM0_CH2_DTV	.equ	0xf01e401c	; CDTM0 DTM0 channel 2 dead time reload values
GTM_CDTM0_DTM0_CH3_DTV	.equ	0xf01e4020	; CDTM0 DTM0 channel 3 dead time reload values
GTM_CDTM0_DTM0_CH_CTRL1	.equ	0xf01e4004	; CDTM0 DTM0 channel control register 1
GTM_CDTM0_DTM0_CH_CTRL2	.equ	0xf01e4008	; CDTM0 DTM0 channel control register 2
GTM_CDTM0_DTM0_CH_CTRL2_SR	.equ	0xf01e400c	; CDTM0 DTM0 channel control register 2 shadow
GTM_CDTM0_DTM0_CH_CTRL3	.equ	0xf01e4028	; CDTM0 DTM0 channel control register 3
GTM_CDTM0_DTM0_CH_SR	.equ	0xf01e4024	; CDTM DTM0 channel shadow reg0ster
GTM_CDTM0_DTM0_CTRL	.equ	0xf01e4000	; CDTM0 DTM0 global configuration and control register
GTM_CDTM0_DTM0_PS_CTRL	.equ	0xf01e4010	; CDTM0 DTM0 phase shift unit configuration and control register
GTM_CDTM0_DTM1_CH0_DTV	.equ	0xf01e4054	; CDTM0 DTM1 channel 0 dead time reload values
GTM_CDTM0_DTM1_CH1_DTV	.equ	0xf01e4058	; CDTM0 DTM1 channel 1 dead time reload values
GTM_CDTM0_DTM1_CH2_DTV	.equ	0xf01e405c	; CDTM0 DTM1 channel 2 dead time reload values
GTM_CDTM0_DTM1_CH3_DTV	.equ	0xf01e4060	; CDTM0 DTM1 channel 3 dead time reload values
GTM_CDTM0_DTM1_CH_CTRL1	.equ	0xf01e4044	; CDTM0 DTM1 channel control register 1
GTM_CDTM0_DTM1_CH_CTRL2	.equ	0xf01e4048	; CDTM0 DTM1 channel control register 2
GTM_CDTM0_DTM1_CH_CTRL2_SR	.equ	0xf01e404c	; CDTM0 DTM1 channel control register 2 shadow
GTM_CDTM0_DTM1_CH_CTRL3	.equ	0xf01e4068	; CDTM0 DTM1 channel control register 3
GTM_CDTM0_DTM1_CH_SR	.equ	0xf01e4064	; CDTM DTM1 channel shadow reg0ster
GTM_CDTM0_DTM1_CTRL	.equ	0xf01e4040	; CDTM0 DTM1 global configuration and control register
GTM_CDTM0_DTM1_PS_CTRL	.equ	0xf01e4050	; CDTM0 DTM1 phase shift unit configuration and control register
GTM_CDTM0_DTM4_CH0_DTV	.equ	0xf01e4114	; CDTM0 DTM4 channel 0 dead time reload values
GTM_CDTM0_DTM4_CH1_DTV	.equ	0xf01e4118	; CDTM0 DTM4 channel 1 dead time reload values
GTM_CDTM0_DTM4_CH2_DTV	.equ	0xf01e411c	; CDTM0 DTM4 channel 2 dead time reload values
GTM_CDTM0_DTM4_CH3_DTV	.equ	0xf01e4120	; CDTM0 DTM4 channel 3 dead time reload values
GTM_CDTM0_DTM4_CH_CTRL1	.equ	0xf01e4104	; CDTM0 DTM4 channel control register 1
GTM_CDTM0_DTM4_CH_CTRL2	.equ	0xf01e4108	; CDTM0 DTM4 channel control register 2
GTM_CDTM0_DTM4_CH_CTRL2_SR	.equ	0xf01e410c	; CDTM0 DTM4 channel control register 2 shadow
GTM_CDTM0_DTM4_CH_CTRL3	.equ	0xf01e4128	; CDTM0 DTM4 channel control register 3
GTM_CDTM0_DTM4_CH_SR	.equ	0xf01e4124	; CDTM DTM4 channel shadow reg0ster
GTM_CDTM0_DTM4_CTRL	.equ	0xf01e4100	; CDTM0 DTM4 global configuration and control register
GTM_CDTM0_DTM4_PS_CTRL	.equ	0xf01e4110	; CDTM0 DTM4 phase shift unit configuration and control register
GTM_CDTM0_DTM5_CH0_DTV	.equ	0xf01e4154	; CDTM0 DTM5 channel 0 dead time reload values
GTM_CDTM0_DTM5_CH1_DTV	.equ	0xf01e4158	; CDTM0 DTM5 channel 1 dead time reload values
GTM_CDTM0_DTM5_CH2_DTV	.equ	0xf01e415c	; CDTM0 DTM5 channel 2 dead time reload values
GTM_CDTM0_DTM5_CH3_DTV	.equ	0xf01e4160	; CDTM0 DTM5 channel 3 dead time reload values
GTM_CDTM0_DTM5_CH_CTRL1	.equ	0xf01e4144	; CDTM0 DTM5 channel control register 1
GTM_CDTM0_DTM5_CH_CTRL2	.equ	0xf01e4148	; CDTM0 DTM5 channel control register 2
GTM_CDTM0_DTM5_CH_CTRL2_SR	.equ	0xf01e414c	; CDTM0 DTM5 channel control register 2 shadow
GTM_CDTM0_DTM5_CH_CTRL3	.equ	0xf01e4168	; CDTM0 DTM5 channel control register 3
GTM_CDTM0_DTM5_CH_SR	.equ	0xf01e4164	; CDTM DTM5 channel shadow reg0ster
GTM_CDTM0_DTM5_CTRL	.equ	0xf01e4140	; CDTM0 DTM5 global configuration and control register
GTM_CDTM0_DTM5_PS_CTRL	.equ	0xf01e4150	; CDTM0 DTM5 phase shift unit configuration and control register
GTM_CDTM1_DTM0_CH0_DTV	.equ	0xf01e4414	; CDTM1 DTM0 channel 0 dead time reload values
GTM_CDTM1_DTM0_CH1_DTV	.equ	0xf01e4418	; CDTM1 DTM0 channel 1 dead time reload values
GTM_CDTM1_DTM0_CH2_DTV	.equ	0xf01e441c	; CDTM1 DTM0 channel 2 dead time reload values
GTM_CDTM1_DTM0_CH3_DTV	.equ	0xf01e4420	; CDTM1 DTM0 channel 3 dead time reload values
GTM_CDTM1_DTM0_CH_CTRL1	.equ	0xf01e4404	; CDTM1 DTM0 channel control register 1
GTM_CDTM1_DTM0_CH_CTRL2	.equ	0xf01e4408	; CDTM1 DTM0 channel control register 2
GTM_CDTM1_DTM0_CH_CTRL2_SR	.equ	0xf01e440c	; CDTM1 DTM0 channel control register 2 shadow
GTM_CDTM1_DTM0_CH_CTRL3	.equ	0xf01e4428	; CDTM1 DTM0 channel control register 3
GTM_CDTM1_DTM0_CH_SR	.equ	0xf01e4424	; CDTM DTM0 channel shadow reg1ster
GTM_CDTM1_DTM0_CTRL	.equ	0xf01e4400	; CDTM1 DTM0 global configuration and control register
GTM_CDTM1_DTM0_PS_CTRL	.equ	0xf01e4410	; CDTM1 DTM0 phase shift unit configuration and control register
GTM_CDTM1_DTM1_CH0_DTV	.equ	0xf01e4454	; CDTM1 DTM1 channel 0 dead time reload values
GTM_CDTM1_DTM1_CH1_DTV	.equ	0xf01e4458	; CDTM1 DTM1 channel 1 dead time reload values
GTM_CDTM1_DTM1_CH2_DTV	.equ	0xf01e445c	; CDTM1 DTM1 channel 2 dead time reload values
GTM_CDTM1_DTM1_CH3_DTV	.equ	0xf01e4460	; CDTM1 DTM1 channel 3 dead time reload values
GTM_CDTM1_DTM1_CH_CTRL1	.equ	0xf01e4444	; CDTM1 DTM1 channel control register 1
GTM_CDTM1_DTM1_CH_CTRL2	.equ	0xf01e4448	; CDTM1 DTM1 channel control register 2
GTM_CDTM1_DTM1_CH_CTRL2_SR	.equ	0xf01e444c	; CDTM1 DTM1 channel control register 2 shadow
GTM_CDTM1_DTM1_CH_CTRL3	.equ	0xf01e4468	; CDTM1 DTM1 channel control register 3
GTM_CDTM1_DTM1_CH_SR	.equ	0xf01e4464	; CDTM DTM1 channel shadow reg1ster
GTM_CDTM1_DTM1_CTRL	.equ	0xf01e4440	; CDTM1 DTM1 global configuration and control register
GTM_CDTM1_DTM1_PS_CTRL	.equ	0xf01e4450	; CDTM1 DTM1 phase shift unit configuration and control register
GTM_CDTM1_DTM4_CH0_DTV	.equ	0xf01e4514	; CDTM1 DTM4 channel 0 dead time reload values
GTM_CDTM1_DTM4_CH1_DTV	.equ	0xf01e4518	; CDTM1 DTM4 channel 1 dead time reload values
GTM_CDTM1_DTM4_CH2_DTV	.equ	0xf01e451c	; CDTM1 DTM4 channel 2 dead time reload values
GTM_CDTM1_DTM4_CH3_DTV	.equ	0xf01e4520	; CDTM1 DTM4 channel 3 dead time reload values
GTM_CDTM1_DTM4_CH_CTRL1	.equ	0xf01e4504	; CDTM1 DTM4 channel control register 1
GTM_CDTM1_DTM4_CH_CTRL2	.equ	0xf01e4508	; CDTM1 DTM4 channel control register 2
GTM_CDTM1_DTM4_CH_CTRL2_SR	.equ	0xf01e450c	; CDTM1 DTM4 channel control register 2 shadow
GTM_CDTM1_DTM4_CH_CTRL3	.equ	0xf01e4528	; CDTM1 DTM4 channel control register 3
GTM_CDTM1_DTM4_CH_SR	.equ	0xf01e4524	; CDTM DTM4 channel shadow reg1ster
GTM_CDTM1_DTM4_CTRL	.equ	0xf01e4500	; CDTM1 DTM4 global configuration and control register
GTM_CDTM1_DTM4_PS_CTRL	.equ	0xf01e4510	; CDTM1 DTM4 phase shift unit configuration and control register
GTM_CDTM1_DTM5_CH0_DTV	.equ	0xf01e4554	; CDTM1 DTM5 channel 0 dead time reload values
GTM_CDTM1_DTM5_CH1_DTV	.equ	0xf01e4558	; CDTM1 DTM5 channel 1 dead time reload values
GTM_CDTM1_DTM5_CH2_DTV	.equ	0xf01e455c	; CDTM1 DTM5 channel 2 dead time reload values
GTM_CDTM1_DTM5_CH3_DTV	.equ	0xf01e4560	; CDTM1 DTM5 channel 3 dead time reload values
GTM_CDTM1_DTM5_CH_CTRL1	.equ	0xf01e4544	; CDTM1 DTM5 channel control register 1
GTM_CDTM1_DTM5_CH_CTRL2	.equ	0xf01e4548	; CDTM1 DTM5 channel control register 2
GTM_CDTM1_DTM5_CH_CTRL2_SR	.equ	0xf01e454c	; CDTM1 DTM5 channel control register 2 shadow
GTM_CDTM1_DTM5_CH_CTRL3	.equ	0xf01e4568	; CDTM1 DTM5 channel control register 3
GTM_CDTM1_DTM5_CH_SR	.equ	0xf01e4564	; CDTM DTM5 channel shadow reg1ster
GTM_CDTM1_DTM5_CTRL	.equ	0xf01e4540	; CDTM1 DTM5 global configuration and control register
GTM_CDTM1_DTM5_PS_CTRL	.equ	0xf01e4550	; CDTM1 DTM5 phase shift unit configuration and control register
GTM_CDTM2_DTM0_CH0_DTV	.equ	0xf01e4814	; CDTM2 DTM0 channel 0 dead time reload values
GTM_CDTM2_DTM0_CH1_DTV	.equ	0xf01e4818	; CDTM2 DTM0 channel 1 dead time reload values
GTM_CDTM2_DTM0_CH2_DTV	.equ	0xf01e481c	; CDTM2 DTM0 channel 2 dead time reload values
GTM_CDTM2_DTM0_CH3_DTV	.equ	0xf01e4820	; CDTM2 DTM0 channel 3 dead time reload values
GTM_CDTM2_DTM0_CH_CTRL1	.equ	0xf01e4804	; CDTM2 DTM0 channel control register 1
GTM_CDTM2_DTM0_CH_CTRL2	.equ	0xf01e4808	; CDTM2 DTM0 channel control register 2
GTM_CDTM2_DTM0_CH_CTRL2_SR	.equ	0xf01e480c	; CDTM2 DTM0 channel control register 2 shadow
GTM_CDTM2_DTM0_CH_CTRL3	.equ	0xf01e4828	; CDTM2 DTM0 channel control register 3
GTM_CDTM2_DTM0_CH_SR	.equ	0xf01e4824	; CDTM DTM0 channel shadow reg2ster
GTM_CDTM2_DTM0_CTRL	.equ	0xf01e4800	; CDTM2 DTM0 global configuration and control register
GTM_CDTM2_DTM0_PS_CTRL	.equ	0xf01e4810	; CDTM2 DTM0 phase shift unit configuration and control register
GTM_CDTM2_DTM1_CH0_DTV	.equ	0xf01e4854	; CDTM2 DTM1 channel 0 dead time reload values
GTM_CDTM2_DTM1_CH1_DTV	.equ	0xf01e4858	; CDTM2 DTM1 channel 1 dead time reload values
GTM_CDTM2_DTM1_CH2_DTV	.equ	0xf01e485c	; CDTM2 DTM1 channel 2 dead time reload values
GTM_CDTM2_DTM1_CH3_DTV	.equ	0xf01e4860	; CDTM2 DTM1 channel 3 dead time reload values
GTM_CDTM2_DTM1_CH_CTRL1	.equ	0xf01e4844	; CDTM2 DTM1 channel control register 1
GTM_CDTM2_DTM1_CH_CTRL2	.equ	0xf01e4848	; CDTM2 DTM1 channel control register 2
GTM_CDTM2_DTM1_CH_CTRL2_SR	.equ	0xf01e484c	; CDTM2 DTM1 channel control register 2 shadow
GTM_CDTM2_DTM1_CH_CTRL3	.equ	0xf01e4868	; CDTM2 DTM1 channel control register 3
GTM_CDTM2_DTM1_CH_SR	.equ	0xf01e4864	; CDTM DTM1 channel shadow reg2ster
GTM_CDTM2_DTM1_CTRL	.equ	0xf01e4840	; CDTM2 DTM1 global configuration and control register
GTM_CDTM2_DTM1_PS_CTRL	.equ	0xf01e4850	; CDTM2 DTM1 phase shift unit configuration and control register
GTM_CDTM2_DTM4_CH0_DTV	.equ	0xf01e4914	; CDTM2 DTM4 channel 0 dead time reload values
GTM_CDTM2_DTM4_CH1_DTV	.equ	0xf01e4918	; CDTM2 DTM4 channel 1 dead time reload values
GTM_CDTM2_DTM4_CH2_DTV	.equ	0xf01e491c	; CDTM2 DTM4 channel 2 dead time reload values
GTM_CDTM2_DTM4_CH3_DTV	.equ	0xf01e4920	; CDTM2 DTM4 channel 3 dead time reload values
GTM_CDTM2_DTM4_CH_CTRL1	.equ	0xf01e4904	; CDTM2 DTM4 channel control register 1
GTM_CDTM2_DTM4_CH_CTRL2	.equ	0xf01e4908	; CDTM2 DTM4 channel control register 2
GTM_CDTM2_DTM4_CH_CTRL2_SR	.equ	0xf01e490c	; CDTM2 DTM4 channel control register 2 shadow
GTM_CDTM2_DTM4_CH_CTRL3	.equ	0xf01e4928	; CDTM2 DTM4 channel control register 3
GTM_CDTM2_DTM4_CH_SR	.equ	0xf01e4924	; CDTM DTM4 channel shadow reg2ster
GTM_CDTM2_DTM4_CTRL	.equ	0xf01e4900	; CDTM2 DTM4 global configuration and control register
GTM_CDTM2_DTM4_PS_CTRL	.equ	0xf01e4910	; CDTM2 DTM4 phase shift unit configuration and control register
GTM_CDTM2_DTM5_CH0_DTV	.equ	0xf01e4954	; CDTM2 DTM5 channel 0 dead time reload values
GTM_CDTM2_DTM5_CH1_DTV	.equ	0xf01e4958	; CDTM2 DTM5 channel 1 dead time reload values
GTM_CDTM2_DTM5_CH2_DTV	.equ	0xf01e495c	; CDTM2 DTM5 channel 2 dead time reload values
GTM_CDTM2_DTM5_CH3_DTV	.equ	0xf01e4960	; CDTM2 DTM5 channel 3 dead time reload values
GTM_CDTM2_DTM5_CH_CTRL1	.equ	0xf01e4944	; CDTM2 DTM5 channel control register 1
GTM_CDTM2_DTM5_CH_CTRL2	.equ	0xf01e4948	; CDTM2 DTM5 channel control register 2
GTM_CDTM2_DTM5_CH_CTRL2_SR	.equ	0xf01e494c	; CDTM2 DTM5 channel control register 2 shadow
GTM_CDTM2_DTM5_CH_CTRL3	.equ	0xf01e4968	; CDTM2 DTM5 channel control register 3
GTM_CDTM2_DTM5_CH_SR	.equ	0xf01e4964	; CDTM DTM5 channel shadow reg2ster
GTM_CDTM2_DTM5_CTRL	.equ	0xf01e4940	; CDTM2 DTM5 global configuration and control register
GTM_CDTM2_DTM5_PS_CTRL	.equ	0xf01e4950	; CDTM2 DTM5 phase shift unit configuration and control register
GTM_CDTM3_DTM0_CH0_DTV	.equ	0xf01e4c14	; CDTM3 DTM0 channel 0 dead time reload values
GTM_CDTM3_DTM0_CH1_DTV	.equ	0xf01e4c18	; CDTM3 DTM0 channel 1 dead time reload values
GTM_CDTM3_DTM0_CH2_DTV	.equ	0xf01e4c1c	; CDTM3 DTM0 channel 2 dead time reload values
GTM_CDTM3_DTM0_CH3_DTV	.equ	0xf01e4c20	; CDTM3 DTM0 channel 3 dead time reload values
GTM_CDTM3_DTM0_CH_CTRL1	.equ	0xf01e4c04	; CDTM3 DTM0 channel control register 1
GTM_CDTM3_DTM0_CH_CTRL2	.equ	0xf01e4c08	; CDTM3 DTM0 channel control register 2
GTM_CDTM3_DTM0_CH_CTRL2_SR	.equ	0xf01e4c0c	; CDTM3 DTM0 channel control register 2 shadow
GTM_CDTM3_DTM0_CH_CTRL3	.equ	0xf01e4c28	; CDTM3 DTM0 channel control register 3
GTM_CDTM3_DTM0_CH_SR	.equ	0xf01e4c24	; CDTM DTM0 channel shadow reg3ster
GTM_CDTM3_DTM0_CTRL	.equ	0xf01e4c00	; CDTM3 DTM0 global configuration and control register
GTM_CDTM3_DTM0_PS_CTRL	.equ	0xf01e4c10	; CDTM3 DTM0 phase shift unit configuration and control register
GTM_CDTM3_DTM1_CH0_DTV	.equ	0xf01e4c54	; CDTM3 DTM1 channel 0 dead time reload values
GTM_CDTM3_DTM1_CH1_DTV	.equ	0xf01e4c58	; CDTM3 DTM1 channel 1 dead time reload values
GTM_CDTM3_DTM1_CH2_DTV	.equ	0xf01e4c5c	; CDTM3 DTM1 channel 2 dead time reload values
GTM_CDTM3_DTM1_CH3_DTV	.equ	0xf01e4c60	; CDTM3 DTM1 channel 3 dead time reload values
GTM_CDTM3_DTM1_CH_CTRL1	.equ	0xf01e4c44	; CDTM3 DTM1 channel control register 1
GTM_CDTM3_DTM1_CH_CTRL2	.equ	0xf01e4c48	; CDTM3 DTM1 channel control register 2
GTM_CDTM3_DTM1_CH_CTRL2_SR	.equ	0xf01e4c4c	; CDTM3 DTM1 channel control register 2 shadow
GTM_CDTM3_DTM1_CH_CTRL3	.equ	0xf01e4c68	; CDTM3 DTM1 channel control register 3
GTM_CDTM3_DTM1_CH_SR	.equ	0xf01e4c64	; CDTM DTM1 channel shadow reg3ster
GTM_CDTM3_DTM1_CTRL	.equ	0xf01e4c40	; CDTM3 DTM1 global configuration and control register
GTM_CDTM3_DTM1_PS_CTRL	.equ	0xf01e4c50	; CDTM3 DTM1 phase shift unit configuration and control register
GTM_CDTM3_DTM4_CH0_DTV	.equ	0xf01e4d14	; CDTM3 DTM4 channel 0 dead time reload values
GTM_CDTM3_DTM4_CH1_DTV	.equ	0xf01e4d18	; CDTM3 DTM4 channel 1 dead time reload values
GTM_CDTM3_DTM4_CH2_DTV	.equ	0xf01e4d1c	; CDTM3 DTM4 channel 2 dead time reload values
GTM_CDTM3_DTM4_CH3_DTV	.equ	0xf01e4d20	; CDTM3 DTM4 channel 3 dead time reload values
GTM_CDTM3_DTM4_CH_CTRL1	.equ	0xf01e4d04	; CDTM3 DTM4 channel control register 1
GTM_CDTM3_DTM4_CH_CTRL2	.equ	0xf01e4d08	; CDTM3 DTM4 channel control register 2
GTM_CDTM3_DTM4_CH_CTRL2_SR	.equ	0xf01e4d0c	; CDTM3 DTM4 channel control register 2 shadow
GTM_CDTM3_DTM4_CH_CTRL3	.equ	0xf01e4d28	; CDTM3 DTM4 channel control register 3
GTM_CDTM3_DTM4_CH_SR	.equ	0xf01e4d24	; CDTM DTM4 channel shadow reg3ster
GTM_CDTM3_DTM4_CTRL	.equ	0xf01e4d00	; CDTM3 DTM4 global configuration and control register
GTM_CDTM3_DTM4_PS_CTRL	.equ	0xf01e4d10	; CDTM3 DTM4 phase shift unit configuration and control register
GTM_CDTM3_DTM5_CH0_DTV	.equ	0xf01e4d54	; CDTM3 DTM5 channel 0 dead time reload values
GTM_CDTM3_DTM5_CH1_DTV	.equ	0xf01e4d58	; CDTM3 DTM5 channel 1 dead time reload values
GTM_CDTM3_DTM5_CH2_DTV	.equ	0xf01e4d5c	; CDTM3 DTM5 channel 2 dead time reload values
GTM_CDTM3_DTM5_CH3_DTV	.equ	0xf01e4d60	; CDTM3 DTM5 channel 3 dead time reload values
GTM_CDTM3_DTM5_CH_CTRL1	.equ	0xf01e4d44	; CDTM3 DTM5 channel control register 1
GTM_CDTM3_DTM5_CH_CTRL2	.equ	0xf01e4d48	; CDTM3 DTM5 channel control register 2
GTM_CDTM3_DTM5_CH_CTRL2_SR	.equ	0xf01e4d4c	; CDTM3 DTM5 channel control register 2 shadow
GTM_CDTM3_DTM5_CH_CTRL3	.equ	0xf01e4d68	; CDTM3 DTM5 channel control register 3
GTM_CDTM3_DTM5_CH_SR	.equ	0xf01e4d64	; CDTM DTM5 channel shadow reg3ster
GTM_CDTM3_DTM5_CTRL	.equ	0xf01e4d40	; CDTM3 DTM5 global configuration and control register
GTM_CDTM3_DTM5_PS_CTRL	.equ	0xf01e4d50	; CDTM3 DTM5 phase shift unit configuration and control register
GTM_CDTM4_DTM0_CH0_DTV	.equ	0xf01e5014	; CDTM4 DTM0 channel 0 dead time reload values
GTM_CDTM4_DTM0_CH1_DTV	.equ	0xf01e5018	; CDTM4 DTM0 channel 1 dead time reload values
GTM_CDTM4_DTM0_CH2_DTV	.equ	0xf01e501c	; CDTM4 DTM0 channel 2 dead time reload values
GTM_CDTM4_DTM0_CH3_DTV	.equ	0xf01e5020	; CDTM4 DTM0 channel 3 dead time reload values
GTM_CDTM4_DTM0_CH_CTRL1	.equ	0xf01e5004	; CDTM4 DTM0 channel control register 1
GTM_CDTM4_DTM0_CH_CTRL2	.equ	0xf01e5008	; CDTM4 DTM0 channel control register 2
GTM_CDTM4_DTM0_CH_CTRL2_SR	.equ	0xf01e500c	; CDTM4 DTM0 channel control register 2 shadow
GTM_CDTM4_DTM0_CH_CTRL3	.equ	0xf01e5028	; CDTM4 DTM0 channel control register 3
GTM_CDTM4_DTM0_CH_SR	.equ	0xf01e5024	; CDTM DTM0 channel shadow reg4ster
GTM_CDTM4_DTM0_CTRL	.equ	0xf01e5000	; CDTM4 DTM0 global configuration and control register
GTM_CDTM4_DTM0_PS_CTRL	.equ	0xf01e5010	; CDTM4 DTM0 phase shift unit configuration and control register
GTM_CDTM4_DTM1_CH0_DTV	.equ	0xf01e5054	; CDTM4 DTM1 channel 0 dead time reload values
GTM_CDTM4_DTM1_CH1_DTV	.equ	0xf01e5058	; CDTM4 DTM1 channel 1 dead time reload values
GTM_CDTM4_DTM1_CH2_DTV	.equ	0xf01e505c	; CDTM4 DTM1 channel 2 dead time reload values
GTM_CDTM4_DTM1_CH3_DTV	.equ	0xf01e5060	; CDTM4 DTM1 channel 3 dead time reload values
GTM_CDTM4_DTM1_CH_CTRL1	.equ	0xf01e5044	; CDTM4 DTM1 channel control register 1
GTM_CDTM4_DTM1_CH_CTRL2	.equ	0xf01e5048	; CDTM4 DTM1 channel control register 2
GTM_CDTM4_DTM1_CH_CTRL2_SR	.equ	0xf01e504c	; CDTM4 DTM1 channel control register 2 shadow
GTM_CDTM4_DTM1_CH_CTRL3	.equ	0xf01e5068	; CDTM4 DTM1 channel control register 3
GTM_CDTM4_DTM1_CH_SR	.equ	0xf01e5064	; CDTM DTM1 channel shadow reg4ster
GTM_CDTM4_DTM1_CTRL	.equ	0xf01e5040	; CDTM4 DTM1 global configuration and control register
GTM_CDTM4_DTM1_PS_CTRL	.equ	0xf01e5050	; CDTM4 DTM1 phase shift unit configuration and control register
GTM_CDTM4_DTM4_CH0_DTV	.equ	0xf01e5114	; CDTM4 DTM4 channel 0 dead time reload values
GTM_CDTM4_DTM4_CH1_DTV	.equ	0xf01e5118	; CDTM4 DTM4 channel 1 dead time reload values
GTM_CDTM4_DTM4_CH2_DTV	.equ	0xf01e511c	; CDTM4 DTM4 channel 2 dead time reload values
GTM_CDTM4_DTM4_CH3_DTV	.equ	0xf01e5120	; CDTM4 DTM4 channel 3 dead time reload values
GTM_CDTM4_DTM4_CH_CTRL1	.equ	0xf01e5104	; CDTM4 DTM4 channel control register 1
GTM_CDTM4_DTM4_CH_CTRL2	.equ	0xf01e5108	; CDTM4 DTM4 channel control register 2
GTM_CDTM4_DTM4_CH_CTRL2_SR	.equ	0xf01e510c	; CDTM4 DTM4 channel control register 2 shadow
GTM_CDTM4_DTM4_CH_CTRL3	.equ	0xf01e5128	; CDTM4 DTM4 channel control register 3
GTM_CDTM4_DTM4_CH_SR	.equ	0xf01e5124	; CDTM DTM4 channel shadow reg4ster
GTM_CDTM4_DTM4_CTRL	.equ	0xf01e5100	; CDTM4 DTM4 global configuration and control register
GTM_CDTM4_DTM4_PS_CTRL	.equ	0xf01e5110	; CDTM4 DTM4 phase shift unit configuration and control register
GTM_CDTM4_DTM5_CH0_DTV	.equ	0xf01e5154	; CDTM4 DTM5 channel 0 dead time reload values
GTM_CDTM4_DTM5_CH1_DTV	.equ	0xf01e5158	; CDTM4 DTM5 channel 1 dead time reload values
GTM_CDTM4_DTM5_CH2_DTV	.equ	0xf01e515c	; CDTM4 DTM5 channel 2 dead time reload values
GTM_CDTM4_DTM5_CH3_DTV	.equ	0xf01e5160	; CDTM4 DTM5 channel 3 dead time reload values
GTM_CDTM4_DTM5_CH_CTRL1	.equ	0xf01e5144	; CDTM4 DTM5 channel control register 1
GTM_CDTM4_DTM5_CH_CTRL2	.equ	0xf01e5148	; CDTM4 DTM5 channel control register 2
GTM_CDTM4_DTM5_CH_CTRL2_SR	.equ	0xf01e514c	; CDTM4 DTM5 channel control register 2 shadow
GTM_CDTM4_DTM5_CH_CTRL3	.equ	0xf01e5168	; CDTM4 DTM5 channel control register 3
GTM_CDTM4_DTM5_CH_SR	.equ	0xf01e5164	; CDTM DTM5 channel shadow reg4ster
GTM_CDTM4_DTM5_CTRL	.equ	0xf01e5140	; CDTM4 DTM5 global configuration and control register
GTM_CDTM4_DTM5_PS_CTRL	.equ	0xf01e5150	; CDTM4 DTM5 phase shift unit configuration and control register
GTM_CDTM5_DTM4_CH0_DTV	.equ	0xf01e5514	; CDTM5 DTM4 channel 0 dead time reload values
GTM_CDTM5_DTM4_CH1_DTV	.equ	0xf01e5518	; CDTM5 DTM4 channel 1 dead time reload values
GTM_CDTM5_DTM4_CH2_DTV	.equ	0xf01e551c	; CDTM5 DTM4 channel 2 dead time reload values
GTM_CDTM5_DTM4_CH3_DTV	.equ	0xf01e5520	; CDTM5 DTM4 channel 3 dead time reload values
GTM_CDTM5_DTM4_CH_CTRL1	.equ	0xf01e5504	; CDTM5 DTM4 channel control register 1
GTM_CDTM5_DTM4_CH_CTRL2	.equ	0xf01e5508	; CDTM5 DTM4 channel control register 2
GTM_CDTM5_DTM4_CH_CTRL2_SR	.equ	0xf01e550c	; CDTM5 DTM4 channel control register 2 shadow
GTM_CDTM5_DTM4_CH_CTRL3	.equ	0xf01e5528	; CDTM5 DTM4 channel control register 3
GTM_CDTM5_DTM4_CH_SR	.equ	0xf01e5524	; CDTM5 DTM4 channel shadow register
GTM_CDTM5_DTM4_CTRL	.equ	0xf01e5500	; CDTM5 DTM4 global configuration and control register
GTM_CDTM5_DTM4_PS_CTRL	.equ	0xf01e5510	; CDTM5 DTM4 phase shift unit configuration and control register
GTM_CDTM5_DTM5_CH0_DTV	.equ	0xf01e5554	; CDTM5 DTM5 channel 0 dead time reload values
GTM_CDTM5_DTM5_CH1_DTV	.equ	0xf01e5558	; CDTM5 DTM5 channel 1 dead time reload values
GTM_CDTM5_DTM5_CH2_DTV	.equ	0xf01e555c	; CDTM5 DTM5 channel 2 dead time reload values
GTM_CDTM5_DTM5_CH3_DTV	.equ	0xf01e5560	; CDTM5 DTM5 channel 3 dead time reload values
GTM_CDTM5_DTM5_CH_CTRL1	.equ	0xf01e5544	; CDTM5 DTM5 channel control register 1
GTM_CDTM5_DTM5_CH_CTRL2	.equ	0xf01e5548	; CDTM5 DTM5 channel control register 2
GTM_CDTM5_DTM5_CH_CTRL2_SR	.equ	0xf01e554c	; CDTM5 DTM5 channel control register 2 shadow
GTM_CDTM5_DTM5_CH_CTRL3	.equ	0xf01e5568	; CDTM5 DTM5 channel control register 3
GTM_CDTM5_DTM5_CH_SR	.equ	0xf01e5564	; CDTM5 DTM5 channel shadow register
GTM_CDTM5_DTM5_CTRL	.equ	0xf01e5540	; CDTM5 DTM5 global configuration and control register
GTM_CDTM5_DTM5_PS_CTRL	.equ	0xf01e5550	; CDTM5 DTM5 phase shift unit configuration and control register
GTM_CDTM6_DTM4_CH0_DTV	.equ	0xf01e5914	; CDTM6 DTM4 channel 0 dead time reload values
GTM_CDTM6_DTM4_CH1_DTV	.equ	0xf01e5918	; CDTM6 DTM4 channel 1 dead time reload values
GTM_CDTM6_DTM4_CH2_DTV	.equ	0xf01e591c	; CDTM6 DTM4 channel 2 dead time reload values
GTM_CDTM6_DTM4_CH3_DTV	.equ	0xf01e5920	; CDTM6 DTM4 channel 3 dead time reload values
GTM_CDTM6_DTM4_CH_CTRL1	.equ	0xf01e5904	; CDTM6 DTM4 channel control register 1
GTM_CDTM6_DTM4_CH_CTRL2	.equ	0xf01e5908	; CDTM6 DTM4 channel control register 2
GTM_CDTM6_DTM4_CH_CTRL2_SR	.equ	0xf01e590c	; CDTM6 DTM4 channel control register 2 shadow
GTM_CDTM6_DTM4_CH_CTRL3	.equ	0xf01e5928	; CDTM6 DTM4 channel control register 3
GTM_CDTM6_DTM4_CH_SR	.equ	0xf01e5924	; CDTM6 DTM4 channel shadow register
GTM_CDTM6_DTM4_CTRL	.equ	0xf01e5900	; CDTM6 DTM4 global configuration and control register
GTM_CDTM6_DTM4_PS_CTRL	.equ	0xf01e5910	; CDTM6 DTM4 phase shift unit configuration and control register
GTM_CDTM6_DTM5_CH0_DTV	.equ	0xf01e5954	; CDTM6 DTM5 channel 0 dead time reload values
GTM_CDTM6_DTM5_CH1_DTV	.equ	0xf01e5958	; CDTM6 DTM5 channel 1 dead time reload values
GTM_CDTM6_DTM5_CH2_DTV	.equ	0xf01e595c	; CDTM6 DTM5 channel 2 dead time reload values
GTM_CDTM6_DTM5_CH3_DTV	.equ	0xf01e5960	; CDTM6 DTM5 channel 3 dead time reload values
GTM_CDTM6_DTM5_CH_CTRL1	.equ	0xf01e5944	; CDTM6 DTM5 channel control register 1
GTM_CDTM6_DTM5_CH_CTRL2	.equ	0xf01e5948	; CDTM6 DTM5 channel control register 2
GTM_CDTM6_DTM5_CH_CTRL2_SR	.equ	0xf01e594c	; CDTM6 DTM5 channel control register 2 shadow
GTM_CDTM6_DTM5_CH_CTRL3	.equ	0xf01e5968	; CDTM6 DTM5 channel control register 3
GTM_CDTM6_DTM5_CH_SR	.equ	0xf01e5964	; CDTM6 DTM5 channel shadow register
GTM_CDTM6_DTM5_CTRL	.equ	0xf01e5940	; CDTM6 DTM5 global configuration and control register
GTM_CDTM6_DTM5_PS_CTRL	.equ	0xf01e5950	; CDTM6 DTM5 phase shift unit configuration and control register
GTM_CFG        	.equ	0xf0100028	; GTM Configuration register
GTM_CLC        	.equ	0xf019fd00	; Clock Control Register
GTM_CLS_CLK_CFG	.equ	0xf01000b0	; GTM Cluster Clock Configuration
GTM_CMP_EIRQ_EN	.equ	0xf0100214	; CMP error interrupt enable register
GTM_CMP_EN     	.equ	0xf0100200	; CMP comparator enable register
GTM_CMP_IRQ_EN 	.equ	0xf0100208	; CMP interrupt enable register
GTM_CMP_IRQ_FORCINT	.equ	0xf010020c	; CMP interrupt force register
GTM_CMP_IRQ_MODE	.equ	0xf0100210	; CMP interrupt mode configuration register
GTM_CMP_IRQ_NOTIFY	.equ	0xf0100204	; CMP event notification register
GTM_CMU_CLK_0_CTRL	.equ	0xf010030c	; CMU control for clock source 0
GTM_CMU_CLK_1_CTRL	.equ	0xf0100310	; CMU control for clock source 1
GTM_CMU_CLK_2_CTRL	.equ	0xf0100314	; CMU control for clock source 2
GTM_CMU_CLK_3_CTRL	.equ	0xf0100318	; CMU control for clock source 3
GTM_CMU_CLK_4_CTRL	.equ	0xf010031c	; CMU control for clock source 4
GTM_CMU_CLK_5_CTRL	.equ	0xf0100320	; CMU control for clock source 5
GTM_CMU_CLK_6_CTRL	.equ	0xf0100324	; CMU control for clock source 6
GTM_CMU_CLK_7_CTRL	.equ	0xf0100328	; CMU control for clock source 7
GTM_CMU_CLK_CTRL	.equ	0xf010034c	; CMU control for clock source selection
GTM_CMU_CLK_EN 	.equ	0xf0100300	; CMU clock enable
GTM_CMU_ECLK_0_DEN	.equ	0xf0100330	; CMU external clock 0 control denominator
GTM_CMU_ECLK_0_NUM	.equ	0xf010032c	; CMU external clock 0 control numerator
GTM_CMU_ECLK_1_DEN	.equ	0xf0100338	; CMU external clock 1 control denominator
GTM_CMU_ECLK_1_NUM	.equ	0xf0100334	; CMU external clock 1 control numerator
GTM_CMU_ECLK_2_DEN	.equ	0xf0100340	; CMU external clock 2 control denominator
GTM_CMU_ECLK_2_NUM	.equ	0xf010033c	; CMU external clock 2 control numerator
GTM_CMU_FXCLK_CTRL	.equ	0xf0100344	; CMU control FXCLK sub-unit input clock
GTM_CMU_GCLK_DEN	.equ	0xf0100308	; CMU global clock control denominator
GTM_CMU_GCLK_NUM	.equ	0xf0100304	; CMU global clock control numerator
GTM_CMU_GLB_CTRL	.equ	0xf0100348	; CMU synchronizing ARU and clock source
GTM_CTRL       	.equ	0xf0100008	; GTM Global control register
GTM_DATAIN0    	.equ	0xf019feac	; Data Input 0 Register
GTM_DATAIN1    	.equ	0xf019feb0	; Data Input 1 Register
GTM_DATAIN2    	.equ	0xf019feb4	; Data Input 2 Register
GTM_DATAIN3    	.equ	0xf019feb8	; Data Input 3 Register
GTM_DATAIN4    	.equ	0xf019febc	; Data Input 4 Register
GTM_DATAIN5    	.equ	0xf019fec0	; Data Input 5 Register
GTM_DATAIN6    	.equ	0xf019fec4	; Data Input 6 Register
GTM_DATAIN7    	.equ	0xf019fec8	; Data Input 7 Register
GTM_DATAIN8    	.equ	0xf019fecc	; Data Input 8 Register
GTM_DATAIN9    	.equ	0xf019fed0	; Data Input 9 Register
GTM_DPLL_ACB_0 	.equ	0xf0128f00	; DPLL Control Bits Register 0 for up to 32 Actions
GTM_DPLL_ACB_1 	.equ	0xf0128f04	; DPLL Control Bits Register 1 for up to 32 Actions
GTM_DPLL_ACB_2 	.equ	0xf0128f08	; DPLL Control Bits Register 2 for up to 32 Actions
GTM_DPLL_ACB_3 	.equ	0xf0128f0c	; DPLL Control Bits Register 3 for up to 32 Actions
GTM_DPLL_ACB_4 	.equ	0xf0128f10	; DPLL Control Bits Register 4 for up to 32 Actions
GTM_DPLL_ACB_5 	.equ	0xf0128f14	; DPLL Control Bits Register 5 for up to 32 Actions
GTM_DPLL_ACB_6 	.equ	0xf0128f18	; DPLL Control Bits Register 6 for up to 32 Actions
GTM_DPLL_ACB_7 	.equ	0xf0128f1c	; DPLL Control Bits Register 7 for up to 32 Actions
GTM_DPLL_ACT_STA	.equ	0xf0128018	; DPLL ACTION Status Register with connected shadow register
GTM_DPLL_ADD_IN_CAL1	.equ	0xf0128438	; DPLL Calculated ADD_IN Value for SUB_INC1 Generation
GTM_DPLL_ADD_IN_CAL2	.equ	0xf012843c	; DPLL Calculated ADD_IN Value for SUB_INC2 Generation
GTM_DPLL_ADD_IN_LD1	.equ	0xf01280c8	; DPLL Direct Load Input Value for SUB_INC1
GTM_DPLL_ADD_IN_LD2	.equ	0xf01280cc	; DPLL Direct Load Input Value for SUB_INC2
GTM_DPLL_ADT_S0	.equ	0xf0128800	; DPLL Adapt and Profile Values of the STATE 0 Increments in FULL_SCALE
GTM_DPLL_ADT_S1	.equ	0xf0128804	; DPLL Adapt and Profile Values of the STATE 1 Increments in FULL_SCALE
GTM_DPLL_ADT_S10	.equ	0xf0128828	; DPLL Adapt and Profile Values of the STATE 10 Increments in FULL_SCALE
GTM_DPLL_ADT_S11	.equ	0xf012882c	; DPLL Adapt and Profile Values of the STATE 11 Increments in FULL_SCALE
GTM_DPLL_ADT_S12	.equ	0xf0128830	; DPLL Adapt and Profile Values of the STATE 12 Increments in FULL_SCALE
GTM_DPLL_ADT_S13	.equ	0xf0128834	; DPLL Adapt and Profile Values of the STATE 13 Increments in FULL_SCALE
GTM_DPLL_ADT_S14	.equ	0xf0128838	; DPLL Adapt and Profile Values of the STATE 14 Increments in FULL_SCALE
GTM_DPLL_ADT_S15	.equ	0xf012883c	; DPLL Adapt and Profile Values of the STATE 15 Increments in FULL_SCALE
GTM_DPLL_ADT_S16	.equ	0xf0128840	; DPLL Adapt and Profile Values of the STATE 16 Increments in FULL_SCALE
GTM_DPLL_ADT_S17	.equ	0xf0128844	; DPLL Adapt and Profile Values of the STATE 17 Increments in FULL_SCALE
GTM_DPLL_ADT_S18	.equ	0xf0128848	; DPLL Adapt and Profile Values of the STATE 18 Increments in FULL_SCALE
GTM_DPLL_ADT_S19	.equ	0xf012884c	; DPLL Adapt and Profile Values of the STATE 19 Increments in FULL_SCALE
GTM_DPLL_ADT_S2	.equ	0xf0128808	; DPLL Adapt and Profile Values of the STATE 2 Increments in FULL_SCALE
GTM_DPLL_ADT_S20	.equ	0xf0128850	; DPLL Adapt and Profile Values of the STATE 20 Increments in FULL_SCALE
GTM_DPLL_ADT_S21	.equ	0xf0128854	; DPLL Adapt and Profile Values of the STATE 21 Increments in FULL_SCALE
GTM_DPLL_ADT_S22	.equ	0xf0128858	; DPLL Adapt and Profile Values of the STATE 22 Increments in FULL_SCALE
GTM_DPLL_ADT_S23	.equ	0xf012885c	; DPLL Adapt and Profile Values of the STATE 23 Increments in FULL_SCALE
GTM_DPLL_ADT_S24	.equ	0xf0128860	; DPLL Adapt and Profile Values of the STATE 24 Increments in FULL_SCALE
GTM_DPLL_ADT_S25	.equ	0xf0128864	; DPLL Adapt and Profile Values of the STATE 25 Increments in FULL_SCALE
GTM_DPLL_ADT_S26	.equ	0xf0128868	; DPLL Adapt and Profile Values of the STATE 26 Increments in FULL_SCALE
GTM_DPLL_ADT_S27	.equ	0xf012886c	; DPLL Adapt and Profile Values of the STATE 27 Increments in FULL_SCALE
GTM_DPLL_ADT_S28	.equ	0xf0128870	; DPLL Adapt and Profile Values of the STATE 28 Increments in FULL_SCALE
GTM_DPLL_ADT_S29	.equ	0xf0128874	; DPLL Adapt and Profile Values of the STATE 29 Increments in FULL_SCALE
GTM_DPLL_ADT_S3	.equ	0xf012880c	; DPLL Adapt and Profile Values of the STATE 3 Increments in FULL_SCALE
GTM_DPLL_ADT_S30	.equ	0xf0128878	; DPLL Adapt and Profile Values of the STATE 30 Increments in FULL_SCALE
GTM_DPLL_ADT_S31	.equ	0xf012887c	; DPLL Adapt and Profile Values of the STATE 31 Increments in FULL_SCALE
GTM_DPLL_ADT_S32	.equ	0xf0128880	; DPLL Adapt and Profile Values of the STATE 32 Increments in FULL_SCALE
GTM_DPLL_ADT_S33	.equ	0xf0128884	; DPLL Adapt and Profile Values of the STATE 33 Increments in FULL_SCALE
GTM_DPLL_ADT_S34	.equ	0xf0128888	; DPLL Adapt and Profile Values of the STATE 34 Increments in FULL_SCALE
GTM_DPLL_ADT_S35	.equ	0xf012888c	; DPLL Adapt and Profile Values of the STATE 35 Increments in FULL_SCALE
GTM_DPLL_ADT_S36	.equ	0xf0128890	; DPLL Adapt and Profile Values of the STATE 36 Increments in FULL_SCALE
GTM_DPLL_ADT_S37	.equ	0xf0128894	; DPLL Adapt and Profile Values of the STATE 37 Increments in FULL_SCALE
GTM_DPLL_ADT_S38	.equ	0xf0128898	; DPLL Adapt and Profile Values of the STATE 38 Increments in FULL_SCALE
GTM_DPLL_ADT_S39	.equ	0xf012889c	; DPLL Adapt and Profile Values of the STATE 39 Increments in FULL_SCALE
GTM_DPLL_ADT_S4	.equ	0xf0128810	; DPLL Adapt and Profile Values of the STATE 4 Increments in FULL_SCALE
GTM_DPLL_ADT_S40	.equ	0xf01288a0	; DPLL Adapt and Profile Values of the STATE 40 Increments in FULL_SCALE
GTM_DPLL_ADT_S41	.equ	0xf01288a4	; DPLL Adapt and Profile Values of the STATE 41 Increments in FULL_SCALE
GTM_DPLL_ADT_S42	.equ	0xf01288a8	; DPLL Adapt and Profile Values of the STATE 42 Increments in FULL_SCALE
GTM_DPLL_ADT_S43	.equ	0xf01288ac	; DPLL Adapt and Profile Values of the STATE 43 Increments in FULL_SCALE
GTM_DPLL_ADT_S44	.equ	0xf01288b0	; DPLL Adapt and Profile Values of the STATE 44 Increments in FULL_SCALE
GTM_DPLL_ADT_S45	.equ	0xf01288b4	; DPLL Adapt and Profile Values of the STATE 45 Increments in FULL_SCALE
GTM_DPLL_ADT_S46	.equ	0xf01288b8	; DPLL Adapt and Profile Values of the STATE 46 Increments in FULL_SCALE
GTM_DPLL_ADT_S47	.equ	0xf01288bc	; DPLL Adapt and Profile Values of the STATE 47 Increments in FULL_SCALE
GTM_DPLL_ADT_S48	.equ	0xf01288c0	; DPLL Adapt and Profile Values of the STATE 48 Increments in FULL_SCALE
GTM_DPLL_ADT_S49	.equ	0xf01288c4	; DPLL Adapt and Profile Values of the STATE 49 Increments in FULL_SCALE
GTM_DPLL_ADT_S5	.equ	0xf0128814	; DPLL Adapt and Profile Values of the STATE 5 Increments in FULL_SCALE
GTM_DPLL_ADT_S50	.equ	0xf01288c8	; DPLL Adapt and Profile Values of the STATE 50 Increments in FULL_SCALE
GTM_DPLL_ADT_S51	.equ	0xf01288cc	; DPLL Adapt and Profile Values of the STATE 51 Increments in FULL_SCALE
GTM_DPLL_ADT_S52	.equ	0xf01288d0	; DPLL Adapt and Profile Values of the STATE 52 Increments in FULL_SCALE
GTM_DPLL_ADT_S53	.equ	0xf01288d4	; DPLL Adapt and Profile Values of the STATE 53 Increments in FULL_SCALE
GTM_DPLL_ADT_S54	.equ	0xf01288d8	; DPLL Adapt and Profile Values of the STATE 54 Increments in FULL_SCALE
GTM_DPLL_ADT_S55	.equ	0xf01288dc	; DPLL Adapt and Profile Values of the STATE 55 Increments in FULL_SCALE
GTM_DPLL_ADT_S56	.equ	0xf01288e0	; DPLL Adapt and Profile Values of the STATE 56 Increments in FULL_SCALE
GTM_DPLL_ADT_S57	.equ	0xf01288e4	; DPLL Adapt and Profile Values of the STATE 57 Increments in FULL_SCALE
GTM_DPLL_ADT_S58	.equ	0xf01288e8	; DPLL Adapt and Profile Values of the STATE 58 Increments in FULL_SCALE
GTM_DPLL_ADT_S59	.equ	0xf01288ec	; DPLL Adapt and Profile Values of the STATE 59 Increments in FULL_SCALE
GTM_DPLL_ADT_S6	.equ	0xf0128818	; DPLL Adapt and Profile Values of the STATE 6 Increments in FULL_SCALE
GTM_DPLL_ADT_S60	.equ	0xf01288f0	; DPLL Adapt and Profile Values of the STATE 60 Increments in FULL_SCALE
GTM_DPLL_ADT_S61	.equ	0xf01288f4	; DPLL Adapt and Profile Values of the STATE 61 Increments in FULL_SCALE
GTM_DPLL_ADT_S62	.equ	0xf01288f8	; DPLL Adapt and Profile Values of the STATE 62 Increments in FULL_SCALE
GTM_DPLL_ADT_S63	.equ	0xf01288fc	; DPLL Adapt and Profile Values of the STATE 63 Increments in FULL_SCALE
GTM_DPLL_ADT_S7	.equ	0xf012881c	; DPLL Adapt and Profile Values of the STATE 7 Increments in FULL_SCALE
GTM_DPLL_ADT_S8	.equ	0xf0128820	; DPLL Adapt and Profile Values of the STATE 8 Increments in FULL_SCALE
GTM_DPLL_ADT_S9	.equ	0xf0128824	; DPLL Adapt and Profile Values of the STATE 9 Increments in FULL_SCALE
GTM_DPLL_AOSV_2	.equ	0xf0128020	; DPLL Address Offset Register of RAM 2 Regions
GTM_DPLL_APS   	.equ	0xf0128028	; DPLL Actual RAM Pointer Address for STATE
GTM_DPLL_APS_1C3	.equ	0xf0128030	; DPLL Actual RAM Pointer for RAM Region 1C3
GTM_DPLL_APS_1C3_EXT	.equ	0xf0128f3c	; DPLL Extension register for DPLL_APS_1C3)
GTM_DPLL_APS_EXT	.equ	0xf0128f38	; DPLL Extension register for DPLL_APS 4)
GTM_DPLL_APS_SYNC	.equ	0xf01280bc	; DPLL Old RAM Pointer and Offset Value for STATE
GTM_DPLL_APS_SYNC_EXT	.equ	0xf0128f30	; DPLL Extension register for DPLL_APS_SYNC)
GTM_DPLL_APT   	.equ	0xf0128024	; DPLL Actual RAM Pointer Address for TRIGGER
GTM_DPLL_APT_2C	.equ	0xf012802c	; DPLL Actual RAM Pointer for Region 2C
GTM_DPLL_APT_SYNC	.equ	0xf01280b8	; DPLL Old RAM Pointer and Offset Value for TRIGGER
GTM_DPLL_CDT_SX	.equ	0xf0128494	; DPLL Prediction of the Actual STATE Increment Duration
GTM_DPLL_CDT_SX_NOM	.equ	0xf012849c	; DPLL Prediction of the Nominal STATE Increment Duration
GTM_DPLL_CDT_TX	.equ	0xf0128490	; DPLL Prediction of the Actual TRIGGER Increment Duration
GTM_DPLL_CDT_TX_NOM	.equ	0xf0128498	; DPLL Prediction of the Nominal TRIGGER Increment Duration
GTM_DPLL_CNT_NUM_1	.equ	0xf01285c8	; DPLL Number of Sub-Pulses of SUB_INC1 in Continuous Mode
GTM_DPLL_CNT_NUM_2	.equ	0xf01285cc	; DPLL Number of Sub-Pulses of SUB_INC2 in Continuous Mode
GTM_DPLL_CSN_MAX	.equ	0xf0128f78	; DPLL Maximum CDT_S Nominal Value Register
GTM_DPLL_CSN_MIN	.equ	0xf0128f74	; DPLL Minimum CDT_S Nominal Value Register
GTM_DPLL_CTN_MAX	.equ	0xf0128f70	; DPLL Maximum CDT_T Nominal Value Register
GTM_DPLL_CTN_MIN	.equ	0xf0128f6c	; DPLL Minimum CDT_T Nominal Value Register
GTM_DPLL_CTRL_0	.equ	0xf0128000	; DPLL Control Register 0
GTM_DPLL_CTRL_0_SHADOW_STATE	.equ	0xf01281e4	; DPLL Control 0 Shadow STATE Register
GTM_DPLL_CTRL_0_SHADOW_TRIGGER	.equ	0xf01281e0	; DPLL Control 0 Shadow Trigger Register
GTM_DPLL_CTRL_1	.equ	0xf0128004	; DPLL Control Register 1
GTM_DPLL_CTRL_11	.equ	0xf0128f20	; DPLL Control Register 11
GTM_DPLL_CTRL_1_SHADOW_STATE	.equ	0xf01281ec	; DPLL Control 1 Shadow STATE Register
GTM_DPLL_CTRL_1_SHADOW_TRIGGER	.equ	0xf01281e8	; DPLL Control 1 Shadow TRIGGER Register
GTM_DPLL_CTRL_2	.equ	0xf0128008	; DPLL Control Register 2
GTM_DPLL_CTRL_3	.equ	0xf012800c	; DPLL Control Register 3
GTM_DPLL_CTRL_4	.equ	0xf0128010	; DPLL Control Register 4
GTM_DPLL_CTRL_5	.equ	0xf0128014	; DPLL Control Register 5
GTM_DPLL_CTRL_EXT	.equ	0xf0128f34	; DPLL Extension register for DPLL_CTRL)
GTM_DPLL_DLA0  	.equ	0xf0128280	; DPLL ACTION_z Time To React Before PSA0
GTM_DPLL_DLA1  	.equ	0xf0128284	; DPLL ACTION_z Time To React Before PSA1
GTM_DPLL_DLA10 	.equ	0xf01282a8	; DPLL ACTION_z Time To React Before PSA10
GTM_DPLL_DLA11 	.equ	0xf01282ac	; DPLL ACTION_z Time To React Before PSA11
GTM_DPLL_DLA12 	.equ	0xf01282b0	; DPLL ACTION_z Time To React Before PSA12
GTM_DPLL_DLA13 	.equ	0xf01282b4	; DPLL ACTION_z Time To React Before PSA13
GTM_DPLL_DLA14 	.equ	0xf01282b8	; DPLL ACTION_z Time To React Before PSA14
GTM_DPLL_DLA15 	.equ	0xf01282bc	; DPLL ACTION_z Time To React Before PSA15
GTM_DPLL_DLA16 	.equ	0xf01282c0	; DPLL ACTION_z Time To React Before PSA16
GTM_DPLL_DLA17 	.equ	0xf01282c4	; DPLL ACTION_z Time To React Before PSA17
GTM_DPLL_DLA18 	.equ	0xf01282c8	; DPLL ACTION_z Time To React Before PSA18
GTM_DPLL_DLA19 	.equ	0xf01282cc	; DPLL ACTION_z Time To React Before PSA19
GTM_DPLL_DLA2  	.equ	0xf0128288	; DPLL ACTION_z Time To React Before PSA2
GTM_DPLL_DLA20 	.equ	0xf01282d0	; DPLL ACTION_z Time To React Before PSA20
GTM_DPLL_DLA21 	.equ	0xf01282d4	; DPLL ACTION_z Time To React Before PSA21
GTM_DPLL_DLA22 	.equ	0xf01282d8	; DPLL ACTION_z Time To React Before PSA22
GTM_DPLL_DLA23 	.equ	0xf01282dc	; DPLL ACTION_z Time To React Before PSA23
GTM_DPLL_DLA24 	.equ	0xf01282e0	; DPLL ACTION_z Time To React Before PSA24
GTM_DPLL_DLA25 	.equ	0xf01282e4	; DPLL ACTION_z Time To React Before PSA25
GTM_DPLL_DLA26 	.equ	0xf01282e8	; DPLL ACTION_z Time To React Before PSA26
GTM_DPLL_DLA27 	.equ	0xf01282ec	; DPLL ACTION_z Time To React Before PSA27
GTM_DPLL_DLA28 	.equ	0xf01282f0	; DPLL ACTION_z Time To React Before PSA28
GTM_DPLL_DLA29 	.equ	0xf01282f4	; DPLL ACTION_z Time To React Before PSA29
GTM_DPLL_DLA3  	.equ	0xf012828c	; DPLL ACTION_z Time To React Before PSA3
GTM_DPLL_DLA30 	.equ	0xf01282f8	; DPLL ACTION_z Time To React Before PSA30
GTM_DPLL_DLA31 	.equ	0xf01282fc	; DPLL ACTION_z Time To React Before PSA31
GTM_DPLL_DLA4  	.equ	0xf0128290	; DPLL ACTION_z Time To React Before PSA4
GTM_DPLL_DLA5  	.equ	0xf0128294	; DPLL ACTION_z Time To React Before PSA5
GTM_DPLL_DLA6  	.equ	0xf0128298	; DPLL ACTION_z Time To React Before PSA6
GTM_DPLL_DLA7  	.equ	0xf012829c	; DPLL ACTION_z Time To React Before PSA7
GTM_DPLL_DLA8  	.equ	0xf01282a0	; DPLL ACTION_z Time To React Before PSA8
GTM_DPLL_DLA9  	.equ	0xf01282a4	; DPLL ACTION_z Time To React Before PSA9
GTM_DPLL_DTA0  	.equ	0xf0128380	; DPLL Calculated Relative TIME To ACTION_0
GTM_DPLL_DTA1  	.equ	0xf0128384	; DPLL Calculated Relative TIME To ACTION_1
GTM_DPLL_DTA10 	.equ	0xf01283a8	; DPLL Calculated Relative TIME To ACTION_10
GTM_DPLL_DTA11 	.equ	0xf01283ac	; DPLL Calculated Relative TIME To ACTION_11
GTM_DPLL_DTA12 	.equ	0xf01283b0	; DPLL Calculated Relative TIME To ACTION_12
GTM_DPLL_DTA13 	.equ	0xf01283b4	; DPLL Calculated Relative TIME To ACTION_13
GTM_DPLL_DTA14 	.equ	0xf01283b8	; DPLL Calculated Relative TIME To ACTION_14
GTM_DPLL_DTA15 	.equ	0xf01283bc	; DPLL Calculated Relative TIME To ACTION_15
GTM_DPLL_DTA16 	.equ	0xf01283c0	; DPLL Calculated Relative TIME To ACTION_16
GTM_DPLL_DTA17 	.equ	0xf01283c4	; DPLL Calculated Relative TIME To ACTION_17
GTM_DPLL_DTA18 	.equ	0xf01283c8	; DPLL Calculated Relative TIME To ACTION_18
GTM_DPLL_DTA19 	.equ	0xf01283cc	; DPLL Calculated Relative TIME To ACTION_19
GTM_DPLL_DTA2  	.equ	0xf0128388	; DPLL Calculated Relative TIME To ACTION_2
GTM_DPLL_DTA20 	.equ	0xf01283d0	; DPLL Calculated Relative TIME To ACTION_20
GTM_DPLL_DTA21 	.equ	0xf01283d4	; DPLL Calculated Relative TIME To ACTION_21
GTM_DPLL_DTA22 	.equ	0xf01283d8	; DPLL Calculated Relative TIME To ACTION_22
GTM_DPLL_DTA23 	.equ	0xf01283dc	; DPLL Calculated Relative TIME To ACTION_23
GTM_DPLL_DTA24 	.equ	0xf01283e0	; DPLL Calculated Relative TIME To ACTION_24
GTM_DPLL_DTA25 	.equ	0xf01283e4	; DPLL Calculated Relative TIME To ACTION_25
GTM_DPLL_DTA26 	.equ	0xf01283e8	; DPLL Calculated Relative TIME To ACTION_26
GTM_DPLL_DTA27 	.equ	0xf01283ec	; DPLL Calculated Relative TIME To ACTION_27
GTM_DPLL_DTA28 	.equ	0xf01283f0	; DPLL Calculated Relative TIME To ACTION_28
GTM_DPLL_DTA29 	.equ	0xf01283f4	; DPLL Calculated Relative TIME To ACTION_29
GTM_DPLL_DTA3  	.equ	0xf012838c	; DPLL Calculated Relative TIME To ACTION_3
GTM_DPLL_DTA30 	.equ	0xf01283f8	; DPLL Calculated Relative TIME To ACTION_30
GTM_DPLL_DTA31 	.equ	0xf01283fc	; DPLL Calculated Relative TIME To ACTION_31
GTM_DPLL_DTA4  	.equ	0xf0128390	; DPLL Calculated Relative TIME To ACTION_4
GTM_DPLL_DTA5  	.equ	0xf0128394	; DPLL Calculated Relative TIME To ACTION_5
GTM_DPLL_DTA6  	.equ	0xf0128398	; DPLL Calculated Relative TIME To ACTION_6
GTM_DPLL_DTA7  	.equ	0xf012839c	; DPLL Calculated Relative TIME To ACTION_7
GTM_DPLL_DTA8  	.equ	0xf01283a0	; DPLL Calculated Relative TIME To ACTION_8
GTM_DPLL_DTA9  	.equ	0xf01283a4	; DPLL Calculated Relative TIME To ACTION_9
GTM_DPLL_DT_S0 	.equ	0xf0128900	; DPLL Nominal STATE 0 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S1 	.equ	0xf0128904	; DPLL Nominal STATE 1 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S10	.equ	0xf0128928	; DPLL Nominal STATE 10 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S11	.equ	0xf012892c	; DPLL Nominal STATE 11 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S12	.equ	0xf0128930	; DPLL Nominal STATE 12 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S13	.equ	0xf0128934	; DPLL Nominal STATE 13 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S14	.equ	0xf0128938	; DPLL Nominal STATE 14 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S15	.equ	0xf012893c	; DPLL Nominal STATE 15 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S16	.equ	0xf0128940	; DPLL Nominal STATE 16 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S17	.equ	0xf0128944	; DPLL Nominal STATE 17 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S18	.equ	0xf0128948	; DPLL Nominal STATE 18 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S19	.equ	0xf012894c	; DPLL Nominal STATE 19 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S2 	.equ	0xf0128908	; DPLL Nominal STATE 2 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S20	.equ	0xf0128950	; DPLL Nominal STATE 20 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S21	.equ	0xf0128954	; DPLL Nominal STATE 21 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S22	.equ	0xf0128958	; DPLL Nominal STATE 22 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S23	.equ	0xf012895c	; DPLL Nominal STATE 23 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S24	.equ	0xf0128960	; DPLL Nominal STATE 24 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S25	.equ	0xf0128964	; DPLL Nominal STATE 25 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S26	.equ	0xf0128968	; DPLL Nominal STATE 26 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S27	.equ	0xf012896c	; DPLL Nominal STATE 27 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S28	.equ	0xf0128970	; DPLL Nominal STATE 28 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S29	.equ	0xf0128974	; DPLL Nominal STATE 29 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S3 	.equ	0xf012890c	; DPLL Nominal STATE 3 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S30	.equ	0xf0128978	; DPLL Nominal STATE 30 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S31	.equ	0xf012897c	; DPLL Nominal STATE 31 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S32	.equ	0xf0128980	; DPLL Nominal STATE 32 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S33	.equ	0xf0128984	; DPLL Nominal STATE 33 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S34	.equ	0xf0128988	; DPLL Nominal STATE 34 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S35	.equ	0xf012898c	; DPLL Nominal STATE 35 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S36	.equ	0xf0128990	; DPLL Nominal STATE 36 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S37	.equ	0xf0128994	; DPLL Nominal STATE 37 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S38	.equ	0xf0128998	; DPLL Nominal STATE 38 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S39	.equ	0xf012899c	; DPLL Nominal STATE 39 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S4 	.equ	0xf0128910	; DPLL Nominal STATE 4 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S40	.equ	0xf01289a0	; DPLL Nominal STATE 40 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S41	.equ	0xf01289a4	; DPLL Nominal STATE 41 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S42	.equ	0xf01289a8	; DPLL Nominal STATE 42 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S43	.equ	0xf01289ac	; DPLL Nominal STATE 43 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S44	.equ	0xf01289b0	; DPLL Nominal STATE 44 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S45	.equ	0xf01289b4	; DPLL Nominal STATE 45 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S46	.equ	0xf01289b8	; DPLL Nominal STATE 46 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S47	.equ	0xf01289bc	; DPLL Nominal STATE 47 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S48	.equ	0xf01289c0	; DPLL Nominal STATE 48 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S49	.equ	0xf01289c4	; DPLL Nominal STATE 49 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S5 	.equ	0xf0128914	; DPLL Nominal STATE 5 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S50	.equ	0xf01289c8	; DPLL Nominal STATE 50 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S51	.equ	0xf01289cc	; DPLL Nominal STATE 51 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S52	.equ	0xf01289d0	; DPLL Nominal STATE 52 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S53	.equ	0xf01289d4	; DPLL Nominal STATE 53 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S54	.equ	0xf01289d8	; DPLL Nominal STATE 54 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S55	.equ	0xf01289dc	; DPLL Nominal STATE 55 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S56	.equ	0xf01289e0	; DPLL Nominal STATE 56 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S57	.equ	0xf01289e4	; DPLL Nominal STATE 57 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S58	.equ	0xf01289e8	; DPLL Nominal STATE 58 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S59	.equ	0xf01289ec	; DPLL Nominal STATE 59 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S6 	.equ	0xf0128918	; DPLL Nominal STATE 6 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S60	.equ	0xf01289f0	; DPLL Nominal STATE 60 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S61	.equ	0xf01289f4	; DPLL Nominal STATE 61 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S62	.equ	0xf01289f8	; DPLL Nominal STATE 62 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S63	.equ	0xf01289fc	; DPLL Nominal STATE 63 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S7 	.equ	0xf012891c	; DPLL Nominal STATE 7 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S8 	.equ	0xf0128920	; DPLL Nominal STATE 8 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S9 	.equ	0xf0128924	; DPLL Nominal STATE 9 Increment Duration in FULL_SCALE
GTM_DPLL_DT_S_ACT	.equ	0xf012847c	; DPLL Duration of the Last STATE Increment
GTM_DPLL_DT_S_START	.equ	0xf0128f50	; DPLL Start Value of DPLL_DT_S_ACT for the first Increment after SIP2 is set to 1
GTM_DPLL_DT_T_ACT	.equ	0xf0128478	; DPLL Duration of the Last TRIGGER Increment
GTM_DPLL_DT_T_START	.equ	0xf0128f4c	; DPLL Start Value of DPLL_DT_T_ACT for the first Increment after SIP1 is set to 1
GTM_DPLL_EDT_S 	.equ	0xf0128488	; DPLL Difference of Prediction to Actual Value of the Last STATE Increment
GTM_DPLL_EDT_T 	.equ	0xf0128480	; DPLL Difference of Prediction to Actual Value of the Last TRIGGER Increment
GTM_DPLL_EIRQ_EN	.equ	0xf0128050	; DPLL Error Interrupt Enable Register
GTM_DPLL_FTV_S 	.equ	0xf0128418	; DPLL Actual STATE Filter Value
GTM_DPLL_FTV_T 	.equ	0xf0128408	; DPLL Actual TRIGGER Filter Value
GTM_DPLL_ID_PMTR_0	.equ	0xf0128100	; DPLL ID Information For Input Signal PMT 0 Register
GTM_DPLL_ID_PMTR_1	.equ	0xf0128104	; DPLL ID Information For Input Signal PMT 1 Register
GTM_DPLL_ID_PMTR_10	.equ	0xf0128128	; DPLL ID Information For Input Signal PMT 10 Register
GTM_DPLL_ID_PMTR_11	.equ	0xf012812c	; DPLL ID Information For Input Signal PMT 11 Register
GTM_DPLL_ID_PMTR_12	.equ	0xf0128130	; DPLL ID Information For Input Signal PMT 12 Register
GTM_DPLL_ID_PMTR_13	.equ	0xf0128134	; DPLL ID Information For Input Signal PMT 13 Register
GTM_DPLL_ID_PMTR_14	.equ	0xf0128138	; DPLL ID Information For Input Signal PMT 14 Register
GTM_DPLL_ID_PMTR_15	.equ	0xf012813c	; DPLL ID Information For Input Signal PMT 15 Register
GTM_DPLL_ID_PMTR_16	.equ	0xf0128140	; DPLL ID Information For Input Signal PMT 16 Register
GTM_DPLL_ID_PMTR_17	.equ	0xf0128144	; DPLL ID Information For Input Signal PMT 17 Register
GTM_DPLL_ID_PMTR_18	.equ	0xf0128148	; DPLL ID Information For Input Signal PMT 18 Register
GTM_DPLL_ID_PMTR_19	.equ	0xf012814c	; DPLL ID Information For Input Signal PMT 19 Register
GTM_DPLL_ID_PMTR_2	.equ	0xf0128108	; DPLL ID Information For Input Signal PMT 2 Register
GTM_DPLL_ID_PMTR_20	.equ	0xf0128150	; DPLL ID Information For Input Signal PMT 20 Register
GTM_DPLL_ID_PMTR_21	.equ	0xf0128154	; DPLL ID Information For Input Signal PMT 21 Register
GTM_DPLL_ID_PMTR_22	.equ	0xf0128158	; DPLL ID Information For Input Signal PMT 22 Register
GTM_DPLL_ID_PMTR_23	.equ	0xf012815c	; DPLL ID Information For Input Signal PMT 23 Register
GTM_DPLL_ID_PMTR_24	.equ	0xf0128160	; DPLL ID Information For Input Signal PMT 24 Register
GTM_DPLL_ID_PMTR_25	.equ	0xf0128164	; DPLL ID Information For Input Signal PMT 25 Register
GTM_DPLL_ID_PMTR_26	.equ	0xf0128168	; DPLL ID Information For Input Signal PMT 26 Register
GTM_DPLL_ID_PMTR_27	.equ	0xf012816c	; DPLL ID Information For Input Signal PMT 27 Register
GTM_DPLL_ID_PMTR_28	.equ	0xf0128170	; DPLL ID Information For Input Signal PMT 28 Register
GTM_DPLL_ID_PMTR_29	.equ	0xf0128174	; DPLL ID Information For Input Signal PMT 29 Register
GTM_DPLL_ID_PMTR_3	.equ	0xf012810c	; DPLL ID Information For Input Signal PMT 3 Register
GTM_DPLL_ID_PMTR_30	.equ	0xf0128178	; DPLL ID Information For Input Signal PMT 30 Register
GTM_DPLL_ID_PMTR_31	.equ	0xf012817c	; DPLL ID Information For Input Signal PMT 31 Register
GTM_DPLL_ID_PMTR_4	.equ	0xf0128110	; DPLL ID Information For Input Signal PMT 4 Register
GTM_DPLL_ID_PMTR_5	.equ	0xf0128114	; DPLL ID Information For Input Signal PMT 5 Register
GTM_DPLL_ID_PMTR_6	.equ	0xf0128118	; DPLL ID Information For Input Signal PMT 6 Register
GTM_DPLL_ID_PMTR_7	.equ	0xf012811c	; DPLL ID Information For Input Signal PMT 7 Register
GTM_DPLL_ID_PMTR_8	.equ	0xf0128120	; DPLL ID Information For Input Signal PMT 8 Register
GTM_DPLL_ID_PMTR_9	.equ	0xf0128124	; DPLL ID Information For Input Signal PMT 9 Register
GTM_DPLL_INCF1_OFFSET	.equ	0xf0128f44	; DPLL Start Value of the ADD_IN_ADDER1 Register
GTM_DPLL_INCF2_OFFSET	.equ	0xf0128f48	; DPLL Start Value of the ADD_IN_ADDER2 Register
GTM_DPLL_INC_CNT1	.equ	0xf01280b0	; DPLL Counter for Pulses for TBU_CH1_BASE to be sent in Automatic End Mode
GTM_DPLL_INC_CNT1_MASK	.equ	0xf0128f5c	; DPLL INC_CNT1 Trigger Mask
GTM_DPLL_INC_CNT2	.equ	0xf01280b4	; DPLL Counter for Pulses for TBU_TS2 to be sent in Automatic End Mode
GTM_DPLL_INC_CNT2_MASK	.equ	0xf0128f60	; DPLL INC_CNT2 Trigger Mask
GTM_DPLL_IRQ_EN	.equ	0xf0128044	; DPLL Interrupt Enable Register
GTM_DPLL_IRQ_FORCINT	.equ	0xf0128048	; DPLL Interrupt Force Register
GTM_DPLL_IRQ_MODE	.equ	0xf012804c	; DPLL Interrupt Mode Register
GTM_DPLL_IRQ_NOTIFY	.equ	0xf0128040	; DPLL Interrupt Notification Register
GTM_DPLL_MEDT_S	.equ	0xf012848c	; DPLL Weighted Difference of Prediction Errors of STATE
GTM_DPLL_MEDT_T	.equ	0xf0128484	; DPLL Weighted Difference of Prediction Errors of TRIGGER
GTM_DPLL_MLS1  	.equ	0xf01285c0	; DPLL Calculated Number of Sub-Pulses between two nominal STATE Events for SMC=0
GTM_DPLL_MLS2  	.equ	0xf01285c4	; DPLL Calculated Number of Sub-Pulses between two nominal STATE Events for SMC=1 and RMO=1
GTM_DPLL_MPVAL1	.equ	0xf0128440	; DPLL Missing Pulses to be Added or Subtracted Directly 1
GTM_DPLL_MPVAL2	.equ	0xf0128444	; DPLL Missing Pulses to be Added or Subtracted Directly 2
GTM_DPLL_NA0   	.equ	0xf0128300	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_0
GTM_DPLL_NA1   	.equ	0xf0128304	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_1
GTM_DPLL_NA10  	.equ	0xf0128328	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_10
GTM_DPLL_NA11  	.equ	0xf012832c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_11
GTM_DPLL_NA12  	.equ	0xf0128330	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_12
GTM_DPLL_NA13  	.equ	0xf0128334	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_13
GTM_DPLL_NA14  	.equ	0xf0128338	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_14
GTM_DPLL_NA15  	.equ	0xf012833c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_15
GTM_DPLL_NA16  	.equ	0xf0128340	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_16
GTM_DPLL_NA17  	.equ	0xf0128344	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_17
GTM_DPLL_NA18  	.equ	0xf0128348	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_18
GTM_DPLL_NA19  	.equ	0xf012834c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_19
GTM_DPLL_NA2   	.equ	0xf0128308	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_2
GTM_DPLL_NA20  	.equ	0xf0128350	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_20
GTM_DPLL_NA21  	.equ	0xf0128354	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_21
GTM_DPLL_NA22  	.equ	0xf0128358	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_22
GTM_DPLL_NA23  	.equ	0xf012835c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_23
GTM_DPLL_NA24  	.equ	0xf0128360	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_24
GTM_DPLL_NA25  	.equ	0xf0128364	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_25
GTM_DPLL_NA26  	.equ	0xf0128368	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_26
GTM_DPLL_NA27  	.equ	0xf012836c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_27
GTM_DPLL_NA28  	.equ	0xf0128370	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_28
GTM_DPLL_NA29  	.equ	0xf0128374	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_29
GTM_DPLL_NA3   	.equ	0xf012830c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_3
GTM_DPLL_NA30  	.equ	0xf0128378	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_30
GTM_DPLL_NA31  	.equ	0xf012837c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_31
GTM_DPLL_NA4   	.equ	0xf0128310	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_4
GTM_DPLL_NA5   	.equ	0xf0128314	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_5
GTM_DPLL_NA6   	.equ	0xf0128318	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_6
GTM_DPLL_NA7   	.equ	0xf012831c	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_7
GTM_DPLL_NA8   	.equ	0xf0128320	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_8
GTM_DPLL_NA9   	.equ	0xf0128324	; DPLL Calculated Number Of TRIGGER/STATE Increments To ACTION_9
GTM_DPLL_NMB_S 	.equ	0xf01285fc	; DPLL Number of Pulses to be Sent in Emergency Mode
GTM_DPLL_NMB_S_TAR	.equ	0xf0128450	; DPLL Target Number of Pulses to be Sent in Emergency Mode
GTM_DPLL_NMB_S_TAR_OLD	.equ	0xf0128454	; DPLL Last but one Target Number of Pulses to be Sent in Emergency Mode
GTM_DPLL_NMB_T 	.equ	0xf01285f8	; DPLL Number of Pulses to be Sent in Normal Mode
GTM_DPLL_NMB_T_TAR	.equ	0xf0128448	; DPLL Target Number of Pulses to be Sent in Normal Mode
GTM_DPLL_NMB_T_TAR_OLD	.equ	0xf012844c	; DPLL Last but one Target Number of Pulses to be Sent in Normal Mode
GTM_DPLL_NTI_CNT	.equ	0xf012803c	; DPLL Number of Active TRIGGER Events to Interrupt
GTM_DPLL_NUSC  	.equ	0xf0128038	; DPLL Number of Recent STATE Events Used for Calculations
GTM_DPLL_NUSC_EXT1	.equ	0xf0128f64	; DPLL Extension register number 1 for DPLL_NUSC 4
GTM_DPLL_NUSC_EXT2	.equ	0xf0128f68	; DPLL Extension register number 2 for DPLL_NUSC 4
GTM_DPLL_NUTC  	.equ	0xf0128034	; DPLL Number of Recent TRIGGER Events Used for Calculations
GTM_DPLL_OSW   	.equ	0xf012801c	; DPLL Offset And Switch Old/New Address Register
GTM_DPLL_PDT_0 	.equ	0xf0128500	; DPLL Projected Increment Sum Relations for Action 0
GTM_DPLL_PDT_1 	.equ	0xf0128504	; DPLL Projected Increment Sum Relations for Action 1
GTM_DPLL_PDT_10	.equ	0xf0128528	; DPLL Projected Increment Sum Relations for Action 10
GTM_DPLL_PDT_11	.equ	0xf012852c	; DPLL Projected Increment Sum Relations for Action 11
GTM_DPLL_PDT_12	.equ	0xf0128530	; DPLL Projected Increment Sum Relations for Action 12
GTM_DPLL_PDT_13	.equ	0xf0128534	; DPLL Projected Increment Sum Relations for Action 13
GTM_DPLL_PDT_14	.equ	0xf0128538	; DPLL Projected Increment Sum Relations for Action 14
GTM_DPLL_PDT_15	.equ	0xf012853c	; DPLL Projected Increment Sum Relations for Action 15
GTM_DPLL_PDT_16	.equ	0xf0128540	; DPLL Projected Increment Sum Relations for Action 16
GTM_DPLL_PDT_17	.equ	0xf0128544	; DPLL Projected Increment Sum Relations for Action 17
GTM_DPLL_PDT_18	.equ	0xf0128548	; DPLL Projected Increment Sum Relations for Action 18
GTM_DPLL_PDT_19	.equ	0xf012854c	; DPLL Projected Increment Sum Relations for Action 19
GTM_DPLL_PDT_2 	.equ	0xf0128508	; DPLL Projected Increment Sum Relations for Action 2
GTM_DPLL_PDT_20	.equ	0xf0128550	; DPLL Projected Increment Sum Relations for Action 20
GTM_DPLL_PDT_21	.equ	0xf0128554	; DPLL Projected Increment Sum Relations for Action 21
GTM_DPLL_PDT_22	.equ	0xf0128558	; DPLL Projected Increment Sum Relations for Action 22
GTM_DPLL_PDT_23	.equ	0xf012855c	; DPLL Projected Increment Sum Relations for Action 23
GTM_DPLL_PDT_24	.equ	0xf0128560	; DPLL Projected Increment Sum Relations for Action 24
GTM_DPLL_PDT_25	.equ	0xf0128564	; DPLL Projected Increment Sum Relations for Action 25
GTM_DPLL_PDT_26	.equ	0xf0128568	; DPLL Projected Increment Sum Relations for Action 26
GTM_DPLL_PDT_27	.equ	0xf012856c	; DPLL Projected Increment Sum Relations for Action 27
GTM_DPLL_PDT_28	.equ	0xf0128570	; DPLL Projected Increment Sum Relations for Action 28
GTM_DPLL_PDT_29	.equ	0xf0128574	; DPLL Projected Increment Sum Relations for Action 29
GTM_DPLL_PDT_3 	.equ	0xf012850c	; DPLL Projected Increment Sum Relations for Action 3
GTM_DPLL_PDT_30	.equ	0xf0128578	; DPLL Projected Increment Sum Relations for Action 30
GTM_DPLL_PDT_31	.equ	0xf012857c	; DPLL Projected Increment Sum Relations for Action 31
GTM_DPLL_PDT_4 	.equ	0xf0128510	; DPLL Projected Increment Sum Relations for Action 4
GTM_DPLL_PDT_5 	.equ	0xf0128514	; DPLL Projected Increment Sum Relations for Action 5
GTM_DPLL_PDT_6 	.equ	0xf0128518	; DPLL Projected Increment Sum Relations for Action 6
GTM_DPLL_PDT_7 	.equ	0xf012851c	; DPLL Projected Increment Sum Relations for Action 7
GTM_DPLL_PDT_8 	.equ	0xf0128520	; DPLL Projected Increment Sum Relations for Action 8
GTM_DPLL_PDT_9 	.equ	0xf0128524	; DPLL Projected Increment Sum Relations for Action 9
GTM_DPLL_PSA0  	.equ	0xf0128200	; DPLL ACTION_0 Position/Value Request
GTM_DPLL_PSA1  	.equ	0xf0128204	; DPLL ACTION_1 Position/Value Request
GTM_DPLL_PSA10 	.equ	0xf0128228	; DPLL ACTION_10 Position/Value Request
GTM_DPLL_PSA11 	.equ	0xf012822c	; DPLL ACTION_11 Position/Value Request
GTM_DPLL_PSA12 	.equ	0xf0128230	; DPLL ACTION_12 Position/Value Request
GTM_DPLL_PSA13 	.equ	0xf0128234	; DPLL ACTION_13 Position/Value Request
GTM_DPLL_PSA14 	.equ	0xf0128238	; DPLL ACTION_14 Position/Value Request
GTM_DPLL_PSA15 	.equ	0xf012823c	; DPLL ACTION_15 Position/Value Request
GTM_DPLL_PSA16 	.equ	0xf0128240	; DPLL ACTION_16 Position/Value Request
GTM_DPLL_PSA17 	.equ	0xf0128244	; DPLL ACTION_17 Position/Value Request
GTM_DPLL_PSA18 	.equ	0xf0128248	; DPLL ACTION_18 Position/Value Request
GTM_DPLL_PSA19 	.equ	0xf012824c	; DPLL ACTION_19 Position/Value Request
GTM_DPLL_PSA2  	.equ	0xf0128208	; DPLL ACTION_2 Position/Value Request
GTM_DPLL_PSA20 	.equ	0xf0128250	; DPLL ACTION_20 Position/Value Request
GTM_DPLL_PSA21 	.equ	0xf0128254	; DPLL ACTION_21 Position/Value Request
GTM_DPLL_PSA22 	.equ	0xf0128258	; DPLL ACTION_22 Position/Value Request
GTM_DPLL_PSA23 	.equ	0xf012825c	; DPLL ACTION_23 Position/Value Request
GTM_DPLL_PSA24 	.equ	0xf0128260	; DPLL ACTION_24 Position/Value Request
GTM_DPLL_PSA25 	.equ	0xf0128264	; DPLL ACTION_25 Position/Value Request
GTM_DPLL_PSA26 	.equ	0xf0128268	; DPLL ACTION_26 Position/Value Request
GTM_DPLL_PSA27 	.equ	0xf012826c	; DPLL ACTION_27 Position/Value Request
GTM_DPLL_PSA28 	.equ	0xf0128270	; DPLL ACTION_28 Position/Value Request
GTM_DPLL_PSA29 	.equ	0xf0128274	; DPLL ACTION_29 Position/Value Request
GTM_DPLL_PSA3  	.equ	0xf012820c	; DPLL ACTION_3 Position/Value Request
GTM_DPLL_PSA30 	.equ	0xf0128278	; DPLL ACTION_30 Position/Value Request
GTM_DPLL_PSA31 	.equ	0xf012827c	; DPLL ACTION_31 Position/Value Request
GTM_DPLL_PSA4  	.equ	0xf0128210	; DPLL ACTION_4 Position/Value Request
GTM_DPLL_PSA5  	.equ	0xf0128214	; DPLL ACTION_5 Position/Value Request
GTM_DPLL_PSA6  	.equ	0xf0128218	; DPLL ACTION_6 Position/Value Request
GTM_DPLL_PSA7  	.equ	0xf012821c	; DPLL ACTION_7 Position/Value Request
GTM_DPLL_PSA8  	.equ	0xf0128220	; DPLL ACTION_8 Position/Value Request
GTM_DPLL_PSA9  	.equ	0xf0128224	; DPLL ACTION_9 Position/Value Request
GTM_DPLL_PSAC0 	.equ	0xf0128e80	; DPLL ACTION Position/Value Action 0 Request Register
GTM_DPLL_PSAC1 	.equ	0xf0128e84	; DPLL ACTION Position/Value Action 1 Request Register
GTM_DPLL_PSAC10	.equ	0xf0128ea8	; DPLL ACTION Position/Value Action 10 Request Register
GTM_DPLL_PSAC11	.equ	0xf0128eac	; DPLL ACTION Position/Value Action 11 Request Register
GTM_DPLL_PSAC12	.equ	0xf0128eb0	; DPLL ACTION Position/Value Action 12 Request Register
GTM_DPLL_PSAC13	.equ	0xf0128eb4	; DPLL ACTION Position/Value Action 13 Request Register
GTM_DPLL_PSAC14	.equ	0xf0128eb8	; DPLL ACTION Position/Value Action 14 Request Register
GTM_DPLL_PSAC15	.equ	0xf0128ebc	; DPLL ACTION Position/Value Action 15 Request Register
GTM_DPLL_PSAC16	.equ	0xf0128ec0	; DPLL ACTION Position/Value Action 16 Request Register
GTM_DPLL_PSAC17	.equ	0xf0128ec4	; DPLL ACTION Position/Value Action 17 Request Register
GTM_DPLL_PSAC18	.equ	0xf0128ec8	; DPLL ACTION Position/Value Action 18 Request Register
GTM_DPLL_PSAC19	.equ	0xf0128ecc	; DPLL ACTION Position/Value Action 19 Request Register
GTM_DPLL_PSAC2 	.equ	0xf0128e88	; DPLL ACTION Position/Value Action 2 Request Register
GTM_DPLL_PSAC20	.equ	0xf0128ed0	; DPLL ACTION Position/Value Action 20 Request Register
GTM_DPLL_PSAC21	.equ	0xf0128ed4	; DPLL ACTION Position/Value Action 21 Request Register
GTM_DPLL_PSAC22	.equ	0xf0128ed8	; DPLL ACTION Position/Value Action 22 Request Register
GTM_DPLL_PSAC23	.equ	0xf0128edc	; DPLL ACTION Position/Value Action 23 Request Register
GTM_DPLL_PSAC24	.equ	0xf0128ee0	; DPLL ACTION Position/Value Action 24 Request Register
GTM_DPLL_PSAC25	.equ	0xf0128ee4	; DPLL ACTION Position/Value Action 25 Request Register
GTM_DPLL_PSAC26	.equ	0xf0128ee8	; DPLL ACTION Position/Value Action 26 Request Register
GTM_DPLL_PSAC27	.equ	0xf0128eec	; DPLL ACTION Position/Value Action 27 Request Register
GTM_DPLL_PSAC28	.equ	0xf0128ef0	; DPLL ACTION Position/Value Action 28 Request Register
GTM_DPLL_PSAC29	.equ	0xf0128ef4	; DPLL ACTION Position/Value Action 29 Request Register
GTM_DPLL_PSAC3 	.equ	0xf0128e8c	; DPLL ACTION Position/Value Action 3 Request Register
GTM_DPLL_PSAC30	.equ	0xf0128ef8	; DPLL ACTION Position/Value Action 30 Request Register
GTM_DPLL_PSAC31	.equ	0xf0128efc	; DPLL ACTION Position/Value Action 31 Request Register
GTM_DPLL_PSAC4 	.equ	0xf0128e90	; DPLL ACTION Position/Value Action 4 Request Register
GTM_DPLL_PSAC5 	.equ	0xf0128e94	; DPLL ACTION Position/Value Action 5 Request Register
GTM_DPLL_PSAC6 	.equ	0xf0128e98	; DPLL ACTION Position/Value Action 6 Request Register
GTM_DPLL_PSAC7 	.equ	0xf0128e9c	; DPLL ACTION Position/Value Action 7 Request Register
GTM_DPLL_PSAC8 	.equ	0xf0128ea0	; DPLL ACTION Position/Value Action 8 Request Register
GTM_DPLL_PSAC9 	.equ	0xf0128ea4	; DPLL ACTION Position/Value Action 9 Request Register
GTM_DPLL_PSSC  	.equ	0xf01285e4	; DPLL Actual Calculated Position Stamp of STATE
GTM_DPLL_PSSM  	.equ	0xf01285f0	; DPLL Measured Position Stamp at Last STATE Input
GTM_DPLL_PSSM_OLD	.equ	0xf01285f4	; DPLL Measured Position Stamp at Last but one STATE Input
GTM_DPLL_PSTC  	.equ	0xf01285e0	; DPLL Actual Calculated Position Stamp of TRIGGER
GTM_DPLL_PSTM  	.equ	0xf01285e8	; DPLL Measured Position Stamp at Last TRIGGER Input
GTM_DPLL_PSTM_OLD	.equ	0xf01285ec	; DPLL Measured Position Stamp at Last but one TRIGGER Input
GTM_DPLL_PVT   	.equ	0xf01285d0	; DPLL Plausibility Value of Next TRIGGER Slope
GTM_DPLL_RAM_INI	.equ	0xf01281fc	; DPLL RAM Initialization Register
GTM_DPLL_RCDT_SX	.equ	0xf0128464	; DPLL Reciprocal Value of the Expected Increment Duration of STATE
GTM_DPLL_RCDT_SX_NOM	.equ	0xf012846c	; DPLL Reciprocal Value of the Expected Nominal Increment Duration of STATE
GTM_DPLL_RCDT_TX	.equ	0xf0128460	; DPLL Reciprocal Value of the Expected Increment Duration of TRIGGER
GTM_DPLL_RCDT_TX_NOM	.equ	0xf0128468	; DPLL Reciprocal Value of the Expected Nominal Increment Duration of TRIGGER
GTM_DPLL_RDT_S0	.equ	0xf0128600	; DPLL Reciprocal Values of the Nominal STATE 0 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S1	.equ	0xf0128604	; DPLL Reciprocal Values of the Nominal STATE 1 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S10	.equ	0xf0128628	; DPLL Reciprocal Values of the Nominal STATE 10 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S11	.equ	0xf012862c	; DPLL Reciprocal Values of the Nominal STATE 11 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S12	.equ	0xf0128630	; DPLL Reciprocal Values of the Nominal STATE 12 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S13	.equ	0xf0128634	; DPLL Reciprocal Values of the Nominal STATE 13 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S14	.equ	0xf0128638	; DPLL Reciprocal Values of the Nominal STATE 14 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S15	.equ	0xf012863c	; DPLL Reciprocal Values of the Nominal STATE 15 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S16	.equ	0xf0128640	; DPLL Reciprocal Values of the Nominal STATE 16 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S17	.equ	0xf0128644	; DPLL Reciprocal Values of the Nominal STATE 17 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S18	.equ	0xf0128648	; DPLL Reciprocal Values of the Nominal STATE 18 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S19	.equ	0xf012864c	; DPLL Reciprocal Values of the Nominal STATE 19 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S2	.equ	0xf0128608	; DPLL Reciprocal Values of the Nominal STATE 2 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S20	.equ	0xf0128650	; DPLL Reciprocal Values of the Nominal STATE 20 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S21	.equ	0xf0128654	; DPLL Reciprocal Values of the Nominal STATE 21 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S22	.equ	0xf0128658	; DPLL Reciprocal Values of the Nominal STATE 22 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S23	.equ	0xf012865c	; DPLL Reciprocal Values of the Nominal STATE 23 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S24	.equ	0xf0128660	; DPLL Reciprocal Values of the Nominal STATE 24 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S25	.equ	0xf0128664	; DPLL Reciprocal Values of the Nominal STATE 25 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S26	.equ	0xf0128668	; DPLL Reciprocal Values of the Nominal STATE 26 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S27	.equ	0xf012866c	; DPLL Reciprocal Values of the Nominal STATE 27 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S28	.equ	0xf0128670	; DPLL Reciprocal Values of the Nominal STATE 28 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S29	.equ	0xf0128674	; DPLL Reciprocal Values of the Nominal STATE 29 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S3	.equ	0xf012860c	; DPLL Reciprocal Values of the Nominal STATE 3 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S30	.equ	0xf0128678	; DPLL Reciprocal Values of the Nominal STATE 30 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S31	.equ	0xf012867c	; DPLL Reciprocal Values of the Nominal STATE 31 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S32	.equ	0xf0128680	; DPLL Reciprocal Values of the Nominal STATE 32 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S33	.equ	0xf0128684	; DPLL Reciprocal Values of the Nominal STATE 33 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S34	.equ	0xf0128688	; DPLL Reciprocal Values of the Nominal STATE 34 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S35	.equ	0xf012868c	; DPLL Reciprocal Values of the Nominal STATE 35 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S36	.equ	0xf0128690	; DPLL Reciprocal Values of the Nominal STATE 36 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S37	.equ	0xf0128694	; DPLL Reciprocal Values of the Nominal STATE 37 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S38	.equ	0xf0128698	; DPLL Reciprocal Values of the Nominal STATE 38 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S39	.equ	0xf012869c	; DPLL Reciprocal Values of the Nominal STATE 39 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S4	.equ	0xf0128610	; DPLL Reciprocal Values of the Nominal STATE 4 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S40	.equ	0xf01286a0	; DPLL Reciprocal Values of the Nominal STATE 40 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S41	.equ	0xf01286a4	; DPLL Reciprocal Values of the Nominal STATE 41 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S42	.equ	0xf01286a8	; DPLL Reciprocal Values of the Nominal STATE 42 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S43	.equ	0xf01286ac	; DPLL Reciprocal Values of the Nominal STATE 43 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S44	.equ	0xf01286b0	; DPLL Reciprocal Values of the Nominal STATE 44 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S45	.equ	0xf01286b4	; DPLL Reciprocal Values of the Nominal STATE 45 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S46	.equ	0xf01286b8	; DPLL Reciprocal Values of the Nominal STATE 46 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S47	.equ	0xf01286bc	; DPLL Reciprocal Values of the Nominal STATE 47 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S48	.equ	0xf01286c0	; DPLL Reciprocal Values of the Nominal STATE 48 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S49	.equ	0xf01286c4	; DPLL Reciprocal Values of the Nominal STATE 49 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S5	.equ	0xf0128614	; DPLL Reciprocal Values of the Nominal STATE 5 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S50	.equ	0xf01286c8	; DPLL Reciprocal Values of the Nominal STATE 50 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S51	.equ	0xf01286cc	; DPLL Reciprocal Values of the Nominal STATE 51 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S52	.equ	0xf01286d0	; DPLL Reciprocal Values of the Nominal STATE 52 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S53	.equ	0xf01286d4	; DPLL Reciprocal Values of the Nominal STATE 53 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S54	.equ	0xf01286d8	; DPLL Reciprocal Values of the Nominal STATE 54 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S55	.equ	0xf01286dc	; DPLL Reciprocal Values of the Nominal STATE 55 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S56	.equ	0xf01286e0	; DPLL Reciprocal Values of the Nominal STATE 56 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S57	.equ	0xf01286e4	; DPLL Reciprocal Values of the Nominal STATE 57 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S58	.equ	0xf01286e8	; DPLL Reciprocal Values of the Nominal STATE 58 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S59	.equ	0xf01286ec	; DPLL Reciprocal Values of the Nominal STATE 59 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S6	.equ	0xf0128618	; DPLL Reciprocal Values of the Nominal STATE 6 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S60	.equ	0xf01286f0	; DPLL Reciprocal Values of the Nominal STATE 60 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S61	.equ	0xf01286f4	; DPLL Reciprocal Values of the Nominal STATE 61 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S62	.equ	0xf01286f8	; DPLL Reciprocal Values of the Nominal STATE 62 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S63	.equ	0xf01286fc	; DPLL Reciprocal Values of the Nominal STATE 63 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S7	.equ	0xf012861c	; DPLL Reciprocal Values of the Nominal STATE 7 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S8	.equ	0xf0128620	; DPLL Reciprocal Values of the Nominal STATE 8 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S9	.equ	0xf0128624	; DPLL Reciprocal Values of the Nominal STATE 9 Increment Duration in FULL_SCALE
GTM_DPLL_RDT_S_ACT	.equ	0xf0128474	; DPLL Reciprocal Value of the Last Increment of STATE
GTM_DPLL_RDT_T_ACT	.equ	0xf0128470	; DPLL Reciprocal Value of the Last Increment of TRIGGER
GTM_DPLL_SIDEL 	.equ	0xf0128f2c	; DPLL Additional STATE Input Delay Register
GTM_DPLL_SLR   	.equ	0xf01284a4	; DPLL STATE Locking Range
GTM_DPLL_STA   	.equ	0xf0128f40	; DPLL Status of the State Machine States Register
GTM_DPLL_STATUS	.equ	0xf01280fc	; DPLL Status Register
GTM_DPLL_STA_FLAG	.equ	0xf0128f58	; DPLL STA Flag Register
GTM_DPLL_STA_MASK	.equ	0xf0128f54	; DPLL Trigger Masks for Signals DPLL_STA_T and DPLL_STA_S
GTM_DPLL_TBU_TS0_S	.equ	0xf01280c4	; DPLL TBU_TS0 Value at last STATE Event
GTM_DPLL_TBU_TS0_T	.equ	0xf01280c0	; DPLL TBU_TS0 Value at last TRIGGER Event
GTM_DPLL_THMA  	.equ	0xf0128424	; DPLL TRIGGER Hold Time Maximum Value
GTM_DPLL_THMI  	.equ	0xf0128420	; DPLL TRIGGER Hold Time Minimum Value
GTM_DPLL_THVAL 	.equ	0xf0128428	; DPLL Measured TRIGGER Hold Time Value
GTM_DPLL_THVAL2	.equ	0xf0128f24	; DPLL Immediate THVAL Value Register
GTM_DPLL_TIDEL 	.equ	0xf0128f28	; DPLL Additional TRIGGER Input Register
GTM_DPLL_TLR   	.equ	0xf01284a0	; DPLL TRIGGER Locking Range
GTM_DPLL_TOV   	.equ	0xf0128430	; DPLL Time Out Value of Active TRIGGER Slope
GTM_DPLL_TOV_S 	.equ	0xf0128434	; DPLL Time Out Value of active STATE Slope
GTM_DPLL_TSAC0 	.equ	0xf0128e00	; DPLL Calculated Time Value to start Action 0 Register
GTM_DPLL_TSAC1 	.equ	0xf0128e04	; DPLL Calculated Time Value to start Action 1 Register
GTM_DPLL_TSAC10	.equ	0xf0128e28	; DPLL Calculated Time Value to start Action 10 Register
GTM_DPLL_TSAC11	.equ	0xf0128e2c	; DPLL Calculated Time Value to start Action 11 Register
GTM_DPLL_TSAC12	.equ	0xf0128e30	; DPLL Calculated Time Value to start Action 12 Register
GTM_DPLL_TSAC13	.equ	0xf0128e34	; DPLL Calculated Time Value to start Action 13 Register
GTM_DPLL_TSAC14	.equ	0xf0128e38	; DPLL Calculated Time Value to start Action 14 Register
GTM_DPLL_TSAC15	.equ	0xf0128e3c	; DPLL Calculated Time Value to start Action 15 Register
GTM_DPLL_TSAC16	.equ	0xf0128e40	; DPLL Calculated Time Value to start Action 16 Register
GTM_DPLL_TSAC17	.equ	0xf0128e44	; DPLL Calculated Time Value to start Action 17 Register
GTM_DPLL_TSAC18	.equ	0xf0128e48	; DPLL Calculated Time Value to start Action 18 Register
GTM_DPLL_TSAC19	.equ	0xf0128e4c	; DPLL Calculated Time Value to start Action 19 Register
GTM_DPLL_TSAC2 	.equ	0xf0128e08	; DPLL Calculated Time Value to start Action 2 Register
GTM_DPLL_TSAC20	.equ	0xf0128e50	; DPLL Calculated Time Value to start Action 20 Register
GTM_DPLL_TSAC21	.equ	0xf0128e54	; DPLL Calculated Time Value to start Action 21 Register
GTM_DPLL_TSAC22	.equ	0xf0128e58	; DPLL Calculated Time Value to start Action 22 Register
GTM_DPLL_TSAC23	.equ	0xf0128e5c	; DPLL Calculated Time Value to start Action 23 Register
GTM_DPLL_TSAC24	.equ	0xf0128e60	; DPLL Calculated Time Value to start Action 24 Register
GTM_DPLL_TSAC25	.equ	0xf0128e64	; DPLL Calculated Time Value to start Action 25 Register
GTM_DPLL_TSAC26	.equ	0xf0128e68	; DPLL Calculated Time Value to start Action 26 Register
GTM_DPLL_TSAC27	.equ	0xf0128e6c	; DPLL Calculated Time Value to start Action 27 Register
GTM_DPLL_TSAC28	.equ	0xf0128e70	; DPLL Calculated Time Value to start Action 28 Register
GTM_DPLL_TSAC29	.equ	0xf0128e74	; DPLL Calculated Time Value to start Action 29 Register
GTM_DPLL_TSAC3 	.equ	0xf0128e0c	; DPLL Calculated Time Value to start Action 3 Register
GTM_DPLL_TSAC30	.equ	0xf0128e78	; DPLL Calculated Time Value to start Action 30 Register
GTM_DPLL_TSAC31	.equ	0xf0128e7c	; DPLL Calculated Time Value to start Action 31 Register
GTM_DPLL_TSAC4 	.equ	0xf0128e10	; DPLL Calculated Time Value to start Action 4 Register
GTM_DPLL_TSAC5 	.equ	0xf0128e14	; DPLL Calculated Time Value to start Action 5 Register
GTM_DPLL_TSAC6 	.equ	0xf0128e18	; DPLL Calculated Time Value to start Action 6 Register
GTM_DPLL_TSAC7 	.equ	0xf0128e1c	; DPLL Calculated Time Value to start Action 7 Register
GTM_DPLL_TSAC8 	.equ	0xf0128e20	; DPLL Calculated Time Value to start Action 8 Register
GTM_DPLL_TSAC9 	.equ	0xf0128e24	; DPLL Calculated Time Value to start Action 9 Register
GTM_DPLL_TSF_S0	.equ	0xf0128700	; DPLL Time Stamp Values of the Nominal STATE 0 Events in FULL_SCALE
GTM_DPLL_TSF_S1	.equ	0xf0128704	; DPLL Time Stamp Values of the Nominal STATE 1 Events in FULL_SCALE
GTM_DPLL_TSF_S10	.equ	0xf0128728	; DPLL Time Stamp Values of the Nominal STATE 10 Events in FULL_SCALE
GTM_DPLL_TSF_S11	.equ	0xf012872c	; DPLL Time Stamp Values of the Nominal STATE 11 Events in FULL_SCALE
GTM_DPLL_TSF_S12	.equ	0xf0128730	; DPLL Time Stamp Values of the Nominal STATE 12 Events in FULL_SCALE
GTM_DPLL_TSF_S13	.equ	0xf0128734	; DPLL Time Stamp Values of the Nominal STATE 13 Events in FULL_SCALE
GTM_DPLL_TSF_S14	.equ	0xf0128738	; DPLL Time Stamp Values of the Nominal STATE 14 Events in FULL_SCALE
GTM_DPLL_TSF_S15	.equ	0xf012873c	; DPLL Time Stamp Values of the Nominal STATE 15 Events in FULL_SCALE
GTM_DPLL_TSF_S16	.equ	0xf0128740	; DPLL Time Stamp Values of the Nominal STATE 16 Events in FULL_SCALE
GTM_DPLL_TSF_S17	.equ	0xf0128744	; DPLL Time Stamp Values of the Nominal STATE 17 Events in FULL_SCALE
GTM_DPLL_TSF_S18	.equ	0xf0128748	; DPLL Time Stamp Values of the Nominal STATE 18 Events in FULL_SCALE
GTM_DPLL_TSF_S19	.equ	0xf012874c	; DPLL Time Stamp Values of the Nominal STATE 19 Events in FULL_SCALE
GTM_DPLL_TSF_S2	.equ	0xf0128708	; DPLL Time Stamp Values of the Nominal STATE 2 Events in FULL_SCALE
GTM_DPLL_TSF_S20	.equ	0xf0128750	; DPLL Time Stamp Values of the Nominal STATE 20 Events in FULL_SCALE
GTM_DPLL_TSF_S21	.equ	0xf0128754	; DPLL Time Stamp Values of the Nominal STATE 21 Events in FULL_SCALE
GTM_DPLL_TSF_S22	.equ	0xf0128758	; DPLL Time Stamp Values of the Nominal STATE 22 Events in FULL_SCALE
GTM_DPLL_TSF_S23	.equ	0xf012875c	; DPLL Time Stamp Values of the Nominal STATE 23 Events in FULL_SCALE
GTM_DPLL_TSF_S24	.equ	0xf0128760	; DPLL Time Stamp Values of the Nominal STATE 24 Events in FULL_SCALE
GTM_DPLL_TSF_S25	.equ	0xf0128764	; DPLL Time Stamp Values of the Nominal STATE 25 Events in FULL_SCALE
GTM_DPLL_TSF_S26	.equ	0xf0128768	; DPLL Time Stamp Values of the Nominal STATE 26 Events in FULL_SCALE
GTM_DPLL_TSF_S27	.equ	0xf012876c	; DPLL Time Stamp Values of the Nominal STATE 27 Events in FULL_SCALE
GTM_DPLL_TSF_S28	.equ	0xf0128770	; DPLL Time Stamp Values of the Nominal STATE 28 Events in FULL_SCALE
GTM_DPLL_TSF_S29	.equ	0xf0128774	; DPLL Time Stamp Values of the Nominal STATE 29 Events in FULL_SCALE
GTM_DPLL_TSF_S3	.equ	0xf012870c	; DPLL Time Stamp Values of the Nominal STATE 3 Events in FULL_SCALE
GTM_DPLL_TSF_S30	.equ	0xf0128778	; DPLL Time Stamp Values of the Nominal STATE 30 Events in FULL_SCALE
GTM_DPLL_TSF_S31	.equ	0xf012877c	; DPLL Time Stamp Values of the Nominal STATE 31 Events in FULL_SCALE
GTM_DPLL_TSF_S32	.equ	0xf0128780	; DPLL Time Stamp Values of the Nominal STATE 32 Events in FULL_SCALE
GTM_DPLL_TSF_S33	.equ	0xf0128784	; DPLL Time Stamp Values of the Nominal STATE 33 Events in FULL_SCALE
GTM_DPLL_TSF_S34	.equ	0xf0128788	; DPLL Time Stamp Values of the Nominal STATE 34 Events in FULL_SCALE
GTM_DPLL_TSF_S35	.equ	0xf012878c	; DPLL Time Stamp Values of the Nominal STATE 35 Events in FULL_SCALE
GTM_DPLL_TSF_S36	.equ	0xf0128790	; DPLL Time Stamp Values of the Nominal STATE 36 Events in FULL_SCALE
GTM_DPLL_TSF_S37	.equ	0xf0128794	; DPLL Time Stamp Values of the Nominal STATE 37 Events in FULL_SCALE
GTM_DPLL_TSF_S38	.equ	0xf0128798	; DPLL Time Stamp Values of the Nominal STATE 38 Events in FULL_SCALE
GTM_DPLL_TSF_S39	.equ	0xf012879c	; DPLL Time Stamp Values of the Nominal STATE 39 Events in FULL_SCALE
GTM_DPLL_TSF_S4	.equ	0xf0128710	; DPLL Time Stamp Values of the Nominal STATE 4 Events in FULL_SCALE
GTM_DPLL_TSF_S40	.equ	0xf01287a0	; DPLL Time Stamp Values of the Nominal STATE 40 Events in FULL_SCALE
GTM_DPLL_TSF_S41	.equ	0xf01287a4	; DPLL Time Stamp Values of the Nominal STATE 41 Events in FULL_SCALE
GTM_DPLL_TSF_S42	.equ	0xf01287a8	; DPLL Time Stamp Values of the Nominal STATE 42 Events in FULL_SCALE
GTM_DPLL_TSF_S43	.equ	0xf01287ac	; DPLL Time Stamp Values of the Nominal STATE 43 Events in FULL_SCALE
GTM_DPLL_TSF_S44	.equ	0xf01287b0	; DPLL Time Stamp Values of the Nominal STATE 44 Events in FULL_SCALE
GTM_DPLL_TSF_S45	.equ	0xf01287b4	; DPLL Time Stamp Values of the Nominal STATE 45 Events in FULL_SCALE
GTM_DPLL_TSF_S46	.equ	0xf01287b8	; DPLL Time Stamp Values of the Nominal STATE 46 Events in FULL_SCALE
GTM_DPLL_TSF_S47	.equ	0xf01287bc	; DPLL Time Stamp Values of the Nominal STATE 47 Events in FULL_SCALE
GTM_DPLL_TSF_S48	.equ	0xf01287c0	; DPLL Time Stamp Values of the Nominal STATE 48 Events in FULL_SCALE
GTM_DPLL_TSF_S49	.equ	0xf01287c4	; DPLL Time Stamp Values of the Nominal STATE 49 Events in FULL_SCALE
GTM_DPLL_TSF_S5	.equ	0xf0128714	; DPLL Time Stamp Values of the Nominal STATE 5 Events in FULL_SCALE
GTM_DPLL_TSF_S50	.equ	0xf01287c8	; DPLL Time Stamp Values of the Nominal STATE 50 Events in FULL_SCALE
GTM_DPLL_TSF_S51	.equ	0xf01287cc	; DPLL Time Stamp Values of the Nominal STATE 51 Events in FULL_SCALE
GTM_DPLL_TSF_S52	.equ	0xf01287d0	; DPLL Time Stamp Values of the Nominal STATE 52 Events in FULL_SCALE
GTM_DPLL_TSF_S53	.equ	0xf01287d4	; DPLL Time Stamp Values of the Nominal STATE 53 Events in FULL_SCALE
GTM_DPLL_TSF_S54	.equ	0xf01287d8	; DPLL Time Stamp Values of the Nominal STATE 54 Events in FULL_SCALE
GTM_DPLL_TSF_S55	.equ	0xf01287dc	; DPLL Time Stamp Values of the Nominal STATE 55 Events in FULL_SCALE
GTM_DPLL_TSF_S56	.equ	0xf01287e0	; DPLL Time Stamp Values of the Nominal STATE 56 Events in FULL_SCALE
GTM_DPLL_TSF_S57	.equ	0xf01287e4	; DPLL Time Stamp Values of the Nominal STATE 57 Events in FULL_SCALE
GTM_DPLL_TSF_S58	.equ	0xf01287e8	; DPLL Time Stamp Values of the Nominal STATE 58 Events in FULL_SCALE
GTM_DPLL_TSF_S59	.equ	0xf01287ec	; DPLL Time Stamp Values of the Nominal STATE 59 Events in FULL_SCALE
GTM_DPLL_TSF_S6	.equ	0xf0128718	; DPLL Time Stamp Values of the Nominal STATE 6 Events in FULL_SCALE
GTM_DPLL_TSF_S60	.equ	0xf01287f0	; DPLL Time Stamp Values of the Nominal STATE 60 Events in FULL_SCALE
GTM_DPLL_TSF_S61	.equ	0xf01287f4	; DPLL Time Stamp Values of the Nominal STATE 61 Events in FULL_SCALE
GTM_DPLL_TSF_S62	.equ	0xf01287f8	; DPLL Time Stamp Values of the Nominal STATE 62 Events in FULL_SCALE
GTM_DPLL_TSF_S63	.equ	0xf01287fc	; DPLL Time Stamp Values of the Nominal STATE 63 Events in FULL_SCALE
GTM_DPLL_TSF_S7	.equ	0xf012871c	; DPLL Time Stamp Values of the Nominal STATE 7 Events in FULL_SCALE
GTM_DPLL_TSF_S8	.equ	0xf0128720	; DPLL Time Stamp Values of the Nominal STATE 8 Events in FULL_SCALE
GTM_DPLL_TSF_S9	.equ	0xf0128724	; DPLL Time Stamp Values of the Nominal STATE 9 Events in FULL_SCALE
GTM_DPLL_TS_S  	.equ	0xf0128410	; DPLL Actual STATE Time Stamp
GTM_DPLL_TS_S_OLD	.equ	0xf0128414	; DPLL Previous STATE Time Stamp
GTM_DPLL_TS_T  	.equ	0xf0128400	; DPLL Actual TRIGGER Time Stamp Value
GTM_DPLL_TS_T_OLD	.equ	0xf0128404	; DPLL Previous TRIGGER Time Stamp Value
GTM_DSADCINSEL0	.equ	0xf019fdb8	; DSADC Input Select 0 Register
GTM_DSADCINSEL1	.equ	0xf019fdbc	; DSADC Input Select 1 Register
GTM_DSADCINSEL2	.equ	0xf019fdc0	; DSADC Input Select 2 Register
GTM_DSADCINSEL3	.equ	0xf019fdc4	; DSADC Input Select 3 Register
GTM_DSADCINSEL4	.equ	0xf019fdc8	; DSADC Input Select 4 Register
GTM_DSADCINSEL5	.equ	0xf019fdcc	; DSADC Input Select 4 Register
GTM_DSADCOUTSEL00	.equ	0xf019fdd0	; DSADC Output Select 00 Register
GTM_DSADCOUTSEL01	.equ	0xf019fdd4	; DSADC Output Select 01 Register
GTM_DSADCOUTSEL10	.equ	0xf019fdd8	; DSADC Output Select 10 Register
GTM_DSADCOUTSEL11	.equ	0xf019fddc	; DSADC Output Select 11 Register
GTM_DSADCOUTSEL20	.equ	0xf019fde0	; DSADC Output Select 20 Register
GTM_DSADCOUTSEL21	.equ	0xf019fde4	; DSADC Output Select 21 Register
GTM_DSADCOUTSEL30	.equ	0xf019fde8	; DSADC Output Select 30 Register
GTM_DSADCOUTSEL31	.equ	0xf019fdec	; DSADC Output Select 31 Register
GTM_DTMAUXINSEL	.equ	0xf019ffac	; DTM_AUX Input Selection Register
GTM_DXINCON    	.equ	0xf019fea8	; Data Exchange Input Control Register
GTM_DXOUTCON   	.equ	0xf019fe48	; Data Exchange Output Control Register
GTM_EIRQ_EN    	.equ	0xf0100020	; GTM Error interrupt enable register
GTM_EXT_CAP_EN_0	.equ	0xf010005c	; GTM external capture trigger enable 0
GTM_EXT_CAP_EN_1	.equ	0xf0100060	; GTM external capture trigger enable 1
GTM_EXT_CAP_EN_2	.equ	0xf0100064	; GTM external capture trigger enable 2
GTM_EXT_CAP_EN_3	.equ	0xf0100068	; GTM external capture trigger enable 3
GTM_EXT_CAP_EN_4	.equ	0xf010006c	; GTM external capture trigger enable 4
GTM_EXT_CAP_EN_5	.equ	0xf0100070	; GTM external capture trigger enable 5
GTM_EXT_CAP_EN_6	.equ	0xf0100074	; GTM external capture trigger enable 6
GTM_EXT_CAP_EN_7	.equ	0xf0100078	; GTM external capture trigger enable 7
GTM_F2A0_CH0_ARU_RD_FIFO	.equ	0xf0118000	; F2A0 stream 0 read address register
GTM_F2A0_CH0_STR_CFG	.equ	0xf0118020	; F2A0 stream 0 configuration register
GTM_F2A0_CH1_ARU_RD_FIFO	.equ	0xf0118004	; F2A0 stream 1 read address register
GTM_F2A0_CH1_STR_CFG	.equ	0xf0118024	; F2A0 stream 1 configuration register
GTM_F2A0_CH2_ARU_RD_FIFO	.equ	0xf0118008	; F2A0 stream 2 read address register
GTM_F2A0_CH2_STR_CFG	.equ	0xf0118028	; F2A0 stream 2 configuration register
GTM_F2A0_CH3_ARU_RD_FIFO	.equ	0xf011800c	; F2A0 stream 3 read address register
GTM_F2A0_CH3_STR_CFG	.equ	0xf011802c	; F2A0 stream 3 configuration register
GTM_F2A0_CH4_ARU_RD_FIFO	.equ	0xf0118010	; F2A0 stream 4 read address register
GTM_F2A0_CH4_STR_CFG	.equ	0xf0118030	; F2A0 stream 4 configuration register
GTM_F2A0_CH5_ARU_RD_FIFO	.equ	0xf0118014	; F2A0 stream 5 read address register
GTM_F2A0_CH5_STR_CFG	.equ	0xf0118034	; F2A0 stream 5 configuration register
GTM_F2A0_CH6_ARU_RD_FIFO	.equ	0xf0118018	; F2A0 stream 6 read address register
GTM_F2A0_CH6_STR_CFG	.equ	0xf0118038	; F2A0 stream 6 configuration register
GTM_F2A0_CH7_ARU_RD_FIFO	.equ	0xf011801c	; F2A0 stream 7 read address register
GTM_F2A0_CH7_STR_CFG	.equ	0xf011803c	; F2A0 stream 7 configuration register
GTM_F2A0_CTRL  	.equ	0xf0118044	; F2A0 stream control register
GTM_F2A0_ENABLE	.equ	0xf0118040	; F2A0 stream activation register
GTM_F2A1_CH0_ARU_RD_FIFO	.equ	0xf011c000	; F2A1 stream 0 read address register
GTM_F2A1_CH0_STR_CFG	.equ	0xf011c020	; F2A1 stream 0 configuration register
GTM_F2A1_CH1_ARU_RD_FIFO	.equ	0xf011c004	; F2A1 stream 1 read address register
GTM_F2A1_CH1_STR_CFG	.equ	0xf011c024	; F2A1 stream 1 configuration register
GTM_F2A1_CH2_ARU_RD_FIFO	.equ	0xf011c008	; F2A1 stream 2 read address register
GTM_F2A1_CH2_STR_CFG	.equ	0xf011c028	; F2A1 stream 2 configuration register
GTM_F2A1_CH3_ARU_RD_FIFO	.equ	0xf011c00c	; F2A1 stream 3 read address register
GTM_F2A1_CH3_STR_CFG	.equ	0xf011c02c	; F2A1 stream 3 configuration register
GTM_F2A1_CH4_ARU_RD_FIFO	.equ	0xf011c010	; F2A1 stream 4 read address register
GTM_F2A1_CH4_STR_CFG	.equ	0xf011c030	; F2A1 stream 4 configuration register
GTM_F2A1_CH5_ARU_RD_FIFO	.equ	0xf011c014	; F2A1 stream 5 read address register
GTM_F2A1_CH5_STR_CFG	.equ	0xf011c034	; F2A1 stream 5 configuration register
GTM_F2A1_CH6_ARU_RD_FIFO	.equ	0xf011c018	; F2A1 stream 6 read address register
GTM_F2A1_CH6_STR_CFG	.equ	0xf011c038	; F2A1 stream 6 configuration register
GTM_F2A1_CH7_ARU_RD_FIFO	.equ	0xf011c01c	; F2A1 stream 7 read address register
GTM_F2A1_CH7_STR_CFG	.equ	0xf011c03c	; F2A1 stream 7 configuration register
GTM_F2A1_CTRL  	.equ	0xf011c044	; F2A1 stream control register
GTM_F2A1_ENABLE	.equ	0xf011c040	; F2A1 stream activation register
GTM_F2A2_CH0_ARU_RD_FIFO	.equ	0xf0120000	; F2A2 stream 0 read address register
GTM_F2A2_CH0_STR_CFG	.equ	0xf0120020	; F2A2 stream 0 configuration register
GTM_F2A2_CH1_ARU_RD_FIFO	.equ	0xf0120004	; F2A2 stream 1 read address register
GTM_F2A2_CH1_STR_CFG	.equ	0xf0120024	; F2A2 stream 1 configuration register
GTM_F2A2_CH2_ARU_RD_FIFO	.equ	0xf0120008	; F2A2 stream 2 read address register
GTM_F2A2_CH2_STR_CFG	.equ	0xf0120028	; F2A2 stream 2 configuration register
GTM_F2A2_CH3_ARU_RD_FIFO	.equ	0xf012000c	; F2A2 stream 3 read address register
GTM_F2A2_CH3_STR_CFG	.equ	0xf012002c	; F2A2 stream 3 configuration register
GTM_F2A2_CH4_ARU_RD_FIFO	.equ	0xf0120010	; F2A2 stream 4 read address register
GTM_F2A2_CH4_STR_CFG	.equ	0xf0120030	; F2A2 stream 4 configuration register
GTM_F2A2_CH5_ARU_RD_FIFO	.equ	0xf0120014	; F2A2 stream 5 read address register
GTM_F2A2_CH5_STR_CFG	.equ	0xf0120034	; F2A2 stream 5 configuration register
GTM_F2A2_CH6_ARU_RD_FIFO	.equ	0xf0120018	; F2A2 stream 6 read address register
GTM_F2A2_CH6_STR_CFG	.equ	0xf0120038	; F2A2 stream 6 configuration register
GTM_F2A2_CH7_ARU_RD_FIFO	.equ	0xf012001c	; F2A2 stream 7 read address register
GTM_F2A2_CH7_STR_CFG	.equ	0xf012003c	; F2A2 stream 7 configuration register
GTM_F2A2_CTRL  	.equ	0xf0120044	; F2A2 stream control register
GTM_F2A2_ENABLE	.equ	0xf0120040	; F2A2 stream activation register
GTM_FIFO0_CH0_CTRL	.equ	0xf0118400	; FIFO0 channel 0 control register
GTM_FIFO0_CH0_EIRQ_EN	.equ	0xf0118434	; FIFO0 channel 0 error interrupt enable register
GTM_FIFO0_CH0_END_ADDR	.equ	0xf0118404	; FIFO0 channel 0 end address register
GTM_FIFO0_CH0_FILL_LEVEL	.equ	0xf0118418	; FIFO0 channel 0 fill level register
GTM_FIFO0_CH0_IRQ_EN	.equ	0xf0118428	; FIFO0 channel 0 interrupt enable register
GTM_FIFO0_CH0_IRQ_FORCINT	.equ	0xf011842c	; FIFO0 channel 0 force interrupt register
GTM_FIFO0_CH0_IRQ_MODE	.equ	0xf0118430	; FIFO0 channel 0 interrupt mode control register
GTM_FIFO0_CH0_IRQ_NOTIFY	.equ	0xf0118424	; FIFO0 channel 0 interrupt notification register
GTM_FIFO0_CH0_LOWER_WM	.equ	0xf0118410	; FIFO0 channel 0 lower watermark register
GTM_FIFO0_CH0_RD_PTR	.equ	0xf0118420	; FIFO0 channel 0 read pointer register
GTM_FIFO0_CH0_START_ADDR	.equ	0xf0118408	; FIFO0 channel 0 start address register
GTM_FIFO0_CH0_STATUS	.equ	0xf0118414	; FIFO0 channel 0 status register
GTM_FIFO0_CH0_UPPER_WM	.equ	0xf011840c	; FIFO0 channel 0 upper watermark register
GTM_FIFO0_CH0_WR_PTR	.equ	0xf011841c	; FIFO0 channel 0 write pointer register
GTM_FIFO0_CH1_CTRL	.equ	0xf0118440	; FIFO0 channel 1 control register
GTM_FIFO0_CH1_EIRQ_EN	.equ	0xf0118474	; FIFO0 channel 1 error interrupt enable register
GTM_FIFO0_CH1_END_ADDR	.equ	0xf0118444	; FIFO0 channel 1 end address register
GTM_FIFO0_CH1_FILL_LEVEL	.equ	0xf0118458	; FIFO0 channel 1 fill level register
GTM_FIFO0_CH1_IRQ_EN	.equ	0xf0118468	; FIFO0 channel 1 interrupt enable register
GTM_FIFO0_CH1_IRQ_FORCINT	.equ	0xf011846c	; FIFO0 channel 1 force interrupt register
GTM_FIFO0_CH1_IRQ_MODE	.equ	0xf0118470	; FIFO0 channel 1 interrupt mode control register
GTM_FIFO0_CH1_IRQ_NOTIFY	.equ	0xf0118464	; FIFO0 channel 1 interrupt notification register
GTM_FIFO0_CH1_LOWER_WM	.equ	0xf0118450	; FIFO0 channel 1 lower watermark register
GTM_FIFO0_CH1_RD_PTR	.equ	0xf0118460	; FIFO0 channel 1 read pointer register
GTM_FIFO0_CH1_START_ADDR	.equ	0xf0118448	; FIFO0 channel 1 start address register
GTM_FIFO0_CH1_STATUS	.equ	0xf0118454	; FIFO0 channel 1 status register
GTM_FIFO0_CH1_UPPER_WM	.equ	0xf011844c	; FIFO0 channel 1 upper watermark register
GTM_FIFO0_CH1_WR_PTR	.equ	0xf011845c	; FIFO0 channel 1 write pointer register
GTM_FIFO0_CH2_CTRL	.equ	0xf0118480	; FIFO0 channel 2 control register
GTM_FIFO0_CH2_EIRQ_EN	.equ	0xf01184b4	; FIFO0 channel 2 error interrupt enable register
GTM_FIFO0_CH2_END_ADDR	.equ	0xf0118484	; FIFO0 channel 2 end address register
GTM_FIFO0_CH2_FILL_LEVEL	.equ	0xf0118498	; FIFO0 channel 2 fill level register
GTM_FIFO0_CH2_IRQ_EN	.equ	0xf01184a8	; FIFO0 channel 2 interrupt enable register
GTM_FIFO0_CH2_IRQ_FORCINT	.equ	0xf01184ac	; FIFO0 channel 2 force interrupt register
GTM_FIFO0_CH2_IRQ_MODE	.equ	0xf01184b0	; FIFO0 channel 2 interrupt mode control register
GTM_FIFO0_CH2_IRQ_NOTIFY	.equ	0xf01184a4	; FIFO0 channel 2 interrupt notification register
GTM_FIFO0_CH2_LOWER_WM	.equ	0xf0118490	; FIFO0 channel 2 lower watermark register
GTM_FIFO0_CH2_RD_PTR	.equ	0xf01184a0	; FIFO0 channel 2 read pointer register
GTM_FIFO0_CH2_START_ADDR	.equ	0xf0118488	; FIFO0 channel 2 start address register
GTM_FIFO0_CH2_STATUS	.equ	0xf0118494	; FIFO0 channel 2 status register
GTM_FIFO0_CH2_UPPER_WM	.equ	0xf011848c	; FIFO0 channel 2 upper watermark register
GTM_FIFO0_CH2_WR_PTR	.equ	0xf011849c	; FIFO0 channel 2 write pointer register
GTM_FIFO0_CH3_CTRL	.equ	0xf01184c0	; FIFO0 channel 3 control register
GTM_FIFO0_CH3_EIRQ_EN	.equ	0xf01184f4	; FIFO0 channel 3 error interrupt enable register
GTM_FIFO0_CH3_END_ADDR	.equ	0xf01184c4	; FIFO0 channel 3 end address register
GTM_FIFO0_CH3_FILL_LEVEL	.equ	0xf01184d8	; FIFO0 channel 3 fill level register
GTM_FIFO0_CH3_IRQ_EN	.equ	0xf01184e8	; FIFO0 channel 3 interrupt enable register
GTM_FIFO0_CH3_IRQ_FORCINT	.equ	0xf01184ec	; FIFO0 channel 3 force interrupt register
GTM_FIFO0_CH3_IRQ_MODE	.equ	0xf01184f0	; FIFO0 channel 3 interrupt mode control register
GTM_FIFO0_CH3_IRQ_NOTIFY	.equ	0xf01184e4	; FIFO0 channel 3 interrupt notification register
GTM_FIFO0_CH3_LOWER_WM	.equ	0xf01184d0	; FIFO0 channel 3 lower watermark register
GTM_FIFO0_CH3_RD_PTR	.equ	0xf01184e0	; FIFO0 channel 3 read pointer register
GTM_FIFO0_CH3_START_ADDR	.equ	0xf01184c8	; FIFO0 channel 3 start address register
GTM_FIFO0_CH3_STATUS	.equ	0xf01184d4	; FIFO0 channel 3 status register
GTM_FIFO0_CH3_UPPER_WM	.equ	0xf01184cc	; FIFO0 channel 3 upper watermark register
GTM_FIFO0_CH3_WR_PTR	.equ	0xf01184dc	; FIFO0 channel 3 write pointer register
GTM_FIFO0_CH4_CTRL	.equ	0xf0118500	; FIFO0 channel 4 control register
GTM_FIFO0_CH4_EIRQ_EN	.equ	0xf0118534	; FIFO0 channel 4 error interrupt enable register
GTM_FIFO0_CH4_END_ADDR	.equ	0xf0118504	; FIFO0 channel 4 end address register
GTM_FIFO0_CH4_FILL_LEVEL	.equ	0xf0118518	; FIFO0 channel 4 fill level register
GTM_FIFO0_CH4_IRQ_EN	.equ	0xf0118528	; FIFO0 channel 4 interrupt enable register
GTM_FIFO0_CH4_IRQ_FORCINT	.equ	0xf011852c	; FIFO0 channel 4 force interrupt register
GTM_FIFO0_CH4_IRQ_MODE	.equ	0xf0118530	; FIFO0 channel 4 interrupt mode control register
GTM_FIFO0_CH4_IRQ_NOTIFY	.equ	0xf0118524	; FIFO0 channel 4 interrupt notification register
GTM_FIFO0_CH4_LOWER_WM	.equ	0xf0118510	; FIFO0 channel 4 lower watermark register
GTM_FIFO0_CH4_RD_PTR	.equ	0xf0118520	; FIFO0 channel 4 read pointer register
GTM_FIFO0_CH4_START_ADDR	.equ	0xf0118508	; FIFO0 channel 4 start address register
GTM_FIFO0_CH4_STATUS	.equ	0xf0118514	; FIFO0 channel 4 status register
GTM_FIFO0_CH4_UPPER_WM	.equ	0xf011850c	; FIFO0 channel 4 upper watermark register
GTM_FIFO0_CH4_WR_PTR	.equ	0xf011851c	; FIFO0 channel 4 write pointer register
GTM_FIFO0_CH5_CTRL	.equ	0xf0118540	; FIFO0 channel 5 control register
GTM_FIFO0_CH5_EIRQ_EN	.equ	0xf0118574	; FIFO0 channel 5 error interrupt enable register
GTM_FIFO0_CH5_END_ADDR	.equ	0xf0118544	; FIFO0 channel 5 end address register
GTM_FIFO0_CH5_FILL_LEVEL	.equ	0xf0118558	; FIFO0 channel 5 fill level register
GTM_FIFO0_CH5_IRQ_EN	.equ	0xf0118568	; FIFO0 channel 5 interrupt enable register
GTM_FIFO0_CH5_IRQ_FORCINT	.equ	0xf011856c	; FIFO0 channel 5 force interrupt register
GTM_FIFO0_CH5_IRQ_MODE	.equ	0xf0118570	; FIFO0 channel 5 interrupt mode control register
GTM_FIFO0_CH5_IRQ_NOTIFY	.equ	0xf0118564	; FIFO0 channel 5 interrupt notification register
GTM_FIFO0_CH5_LOWER_WM	.equ	0xf0118550	; FIFO0 channel 5 lower watermark register
GTM_FIFO0_CH5_RD_PTR	.equ	0xf0118560	; FIFO0 channel 5 read pointer register
GTM_FIFO0_CH5_START_ADDR	.equ	0xf0118548	; FIFO0 channel 5 start address register
GTM_FIFO0_CH5_STATUS	.equ	0xf0118554	; FIFO0 channel 5 status register
GTM_FIFO0_CH5_UPPER_WM	.equ	0xf011854c	; FIFO0 channel 5 upper watermark register
GTM_FIFO0_CH5_WR_PTR	.equ	0xf011855c	; FIFO0 channel 5 write pointer register
GTM_FIFO0_CH6_CTRL	.equ	0xf0118580	; FIFO0 channel 6 control register
GTM_FIFO0_CH6_EIRQ_EN	.equ	0xf01185b4	; FIFO0 channel 6 error interrupt enable register
GTM_FIFO0_CH6_END_ADDR	.equ	0xf0118584	; FIFO0 channel 6 end address register
GTM_FIFO0_CH6_FILL_LEVEL	.equ	0xf0118598	; FIFO0 channel 6 fill level register
GTM_FIFO0_CH6_IRQ_EN	.equ	0xf01185a8	; FIFO0 channel 6 interrupt enable register
GTM_FIFO0_CH6_IRQ_FORCINT	.equ	0xf01185ac	; FIFO0 channel 6 force interrupt register
GTM_FIFO0_CH6_IRQ_MODE	.equ	0xf01185b0	; FIFO0 channel 6 interrupt mode control register
GTM_FIFO0_CH6_IRQ_NOTIFY	.equ	0xf01185a4	; FIFO0 channel 6 interrupt notification register
GTM_FIFO0_CH6_LOWER_WM	.equ	0xf0118590	; FIFO0 channel 6 lower watermark register
GTM_FIFO0_CH6_RD_PTR	.equ	0xf01185a0	; FIFO0 channel 6 read pointer register
GTM_FIFO0_CH6_START_ADDR	.equ	0xf0118588	; FIFO0 channel 6 start address register
GTM_FIFO0_CH6_STATUS	.equ	0xf0118594	; FIFO0 channel 6 status register
GTM_FIFO0_CH6_UPPER_WM	.equ	0xf011858c	; FIFO0 channel 6 upper watermark register
GTM_FIFO0_CH6_WR_PTR	.equ	0xf011859c	; FIFO0 channel 6 write pointer register
GTM_FIFO0_CH7_CTRL	.equ	0xf01185c0	; FIFO0 channel 7 control register
GTM_FIFO0_CH7_EIRQ_EN	.equ	0xf01185f4	; FIFO0 channel 7 error interrupt enable register
GTM_FIFO0_CH7_END_ADDR	.equ	0xf01185c4	; FIFO0 channel 7 end address register
GTM_FIFO0_CH7_FILL_LEVEL	.equ	0xf01185d8	; FIFO0 channel 7 fill level register
GTM_FIFO0_CH7_IRQ_EN	.equ	0xf01185e8	; FIFO0 channel 7 interrupt enable register
GTM_FIFO0_CH7_IRQ_FORCINT	.equ	0xf01185ec	; FIFO0 channel 7 force interrupt register
GTM_FIFO0_CH7_IRQ_MODE	.equ	0xf01185f0	; FIFO0 channel 7 interrupt mode control register
GTM_FIFO0_CH7_IRQ_NOTIFY	.equ	0xf01185e4	; FIFO0 channel 7 interrupt notification register
GTM_FIFO0_CH7_LOWER_WM	.equ	0xf01185d0	; FIFO0 channel 7 lower watermark register
GTM_FIFO0_CH7_RD_PTR	.equ	0xf01185e0	; FIFO0 channel 7 read pointer register
GTM_FIFO0_CH7_START_ADDR	.equ	0xf01185c8	; FIFO0 channel 7 start address register
GTM_FIFO0_CH7_STATUS	.equ	0xf01185d4	; FIFO0 channel 7 status register
GTM_FIFO0_CH7_UPPER_WM	.equ	0xf01185cc	; FIFO0 channel 7 upper watermark register
GTM_FIFO0_CH7_WR_PTR	.equ	0xf01185dc	; FIFO0 channel 7 write pointer register
GTM_FIFO1_CH0_CTRL	.equ	0xf011c400	; FIFO1 channel 0 control register
GTM_FIFO1_CH0_EIRQ_EN	.equ	0xf011c434	; FIFO1 channel 0 error interrupt enable register
GTM_FIFO1_CH0_END_ADDR	.equ	0xf011c404	; FIFO1 channel 0 end address register
GTM_FIFO1_CH0_FILL_LEVEL	.equ	0xf011c418	; FIFO1 channel 0 fill level register
GTM_FIFO1_CH0_IRQ_EN	.equ	0xf011c428	; FIFO1 channel 0 interrupt enable register
GTM_FIFO1_CH0_IRQ_FORCINT	.equ	0xf011c42c	; FIFO1 channel 0 force interrupt register
GTM_FIFO1_CH0_IRQ_MODE	.equ	0xf011c430	; FIFO1 channel 0 interrupt mode control register
GTM_FIFO1_CH0_IRQ_NOTIFY	.equ	0xf011c424	; FIFO1 channel 0 interrupt notification register
GTM_FIFO1_CH0_LOWER_WM	.equ	0xf011c410	; FIFO1 channel 0 lower watermark register
GTM_FIFO1_CH0_RD_PTR	.equ	0xf011c420	; FIFO1 channel 0 read pointer register
GTM_FIFO1_CH0_START_ADDR	.equ	0xf011c408	; FIFO1 channel 0 start address register
GTM_FIFO1_CH0_STATUS	.equ	0xf011c414	; FIFO1 channel 0 status register
GTM_FIFO1_CH0_UPPER_WM	.equ	0xf011c40c	; FIFO1 channel 0 upper watermark register
GTM_FIFO1_CH0_WR_PTR	.equ	0xf011c41c	; FIFO1 channel 0 write pointer register
GTM_FIFO1_CH1_CTRL	.equ	0xf011c440	; FIFO1 channel 1 control register
GTM_FIFO1_CH1_EIRQ_EN	.equ	0xf011c474	; FIFO1 channel 1 error interrupt enable register
GTM_FIFO1_CH1_END_ADDR	.equ	0xf011c444	; FIFO1 channel 1 end address register
GTM_FIFO1_CH1_FILL_LEVEL	.equ	0xf011c458	; FIFO1 channel 1 fill level register
GTM_FIFO1_CH1_IRQ_EN	.equ	0xf011c468	; FIFO1 channel 1 interrupt enable register
GTM_FIFO1_CH1_IRQ_FORCINT	.equ	0xf011c46c	; FIFO1 channel 1 force interrupt register
GTM_FIFO1_CH1_IRQ_MODE	.equ	0xf011c470	; FIFO1 channel 1 interrupt mode control register
GTM_FIFO1_CH1_IRQ_NOTIFY	.equ	0xf011c464	; FIFO1 channel 1 interrupt notification register
GTM_FIFO1_CH1_LOWER_WM	.equ	0xf011c450	; FIFO1 channel 1 lower watermark register
GTM_FIFO1_CH1_RD_PTR	.equ	0xf011c460	; FIFO1 channel 1 read pointer register
GTM_FIFO1_CH1_START_ADDR	.equ	0xf011c448	; FIFO1 channel 1 start address register
GTM_FIFO1_CH1_STATUS	.equ	0xf011c454	; FIFO1 channel 1 status register
GTM_FIFO1_CH1_UPPER_WM	.equ	0xf011c44c	; FIFO1 channel 1 upper watermark register
GTM_FIFO1_CH1_WR_PTR	.equ	0xf011c45c	; FIFO1 channel 1 write pointer register
GTM_FIFO1_CH2_CTRL	.equ	0xf011c480	; FIFO1 channel 2 control register
GTM_FIFO1_CH2_EIRQ_EN	.equ	0xf011c4b4	; FIFO1 channel 2 error interrupt enable register
GTM_FIFO1_CH2_END_ADDR	.equ	0xf011c484	; FIFO1 channel 2 end address register
GTM_FIFO1_CH2_FILL_LEVEL	.equ	0xf011c498	; FIFO1 channel 2 fill level register
GTM_FIFO1_CH2_IRQ_EN	.equ	0xf011c4a8	; FIFO1 channel 2 interrupt enable register
GTM_FIFO1_CH2_IRQ_FORCINT	.equ	0xf011c4ac	; FIFO1 channel 2 force interrupt register
GTM_FIFO1_CH2_IRQ_MODE	.equ	0xf011c4b0	; FIFO1 channel 2 interrupt mode control register
GTM_FIFO1_CH2_IRQ_NOTIFY	.equ	0xf011c4a4	; FIFO1 channel 2 interrupt notification register
GTM_FIFO1_CH2_LOWER_WM	.equ	0xf011c490	; FIFO1 channel 2 lower watermark register
GTM_FIFO1_CH2_RD_PTR	.equ	0xf011c4a0	; FIFO1 channel 2 read pointer register
GTM_FIFO1_CH2_START_ADDR	.equ	0xf011c488	; FIFO1 channel 2 start address register
GTM_FIFO1_CH2_STATUS	.equ	0xf011c494	; FIFO1 channel 2 status register
GTM_FIFO1_CH2_UPPER_WM	.equ	0xf011c48c	; FIFO1 channel 2 upper watermark register
GTM_FIFO1_CH2_WR_PTR	.equ	0xf011c49c	; FIFO1 channel 2 write pointer register
GTM_FIFO1_CH3_CTRL	.equ	0xf011c4c0	; FIFO1 channel 3 control register
GTM_FIFO1_CH3_EIRQ_EN	.equ	0xf011c4f4	; FIFO1 channel 3 error interrupt enable register
GTM_FIFO1_CH3_END_ADDR	.equ	0xf011c4c4	; FIFO1 channel 3 end address register
GTM_FIFO1_CH3_FILL_LEVEL	.equ	0xf011c4d8	; FIFO1 channel 3 fill level register
GTM_FIFO1_CH3_IRQ_EN	.equ	0xf011c4e8	; FIFO1 channel 3 interrupt enable register
GTM_FIFO1_CH3_IRQ_FORCINT	.equ	0xf011c4ec	; FIFO1 channel 3 force interrupt register
GTM_FIFO1_CH3_IRQ_MODE	.equ	0xf011c4f0	; FIFO1 channel 3 interrupt mode control register
GTM_FIFO1_CH3_IRQ_NOTIFY	.equ	0xf011c4e4	; FIFO1 channel 3 interrupt notification register
GTM_FIFO1_CH3_LOWER_WM	.equ	0xf011c4d0	; FIFO1 channel 3 lower watermark register
GTM_FIFO1_CH3_RD_PTR	.equ	0xf011c4e0	; FIFO1 channel 3 read pointer register
GTM_FIFO1_CH3_START_ADDR	.equ	0xf011c4c8	; FIFO1 channel 3 start address register
GTM_FIFO1_CH3_STATUS	.equ	0xf011c4d4	; FIFO1 channel 3 status register
GTM_FIFO1_CH3_UPPER_WM	.equ	0xf011c4cc	; FIFO1 channel 3 upper watermark register
GTM_FIFO1_CH3_WR_PTR	.equ	0xf011c4dc	; FIFO1 channel 3 write pointer register
GTM_FIFO1_CH4_CTRL	.equ	0xf011c500	; FIFO1 channel 4 control register
GTM_FIFO1_CH4_EIRQ_EN	.equ	0xf011c534	; FIFO1 channel 4 error interrupt enable register
GTM_FIFO1_CH4_END_ADDR	.equ	0xf011c504	; FIFO1 channel 4 end address register
GTM_FIFO1_CH4_FILL_LEVEL	.equ	0xf011c518	; FIFO1 channel 4 fill level register
GTM_FIFO1_CH4_IRQ_EN	.equ	0xf011c528	; FIFO1 channel 4 interrupt enable register
GTM_FIFO1_CH4_IRQ_FORCINT	.equ	0xf011c52c	; FIFO1 channel 4 force interrupt register
GTM_FIFO1_CH4_IRQ_MODE	.equ	0xf011c530	; FIFO1 channel 4 interrupt mode control register
GTM_FIFO1_CH4_IRQ_NOTIFY	.equ	0xf011c524	; FIFO1 channel 4 interrupt notification register
GTM_FIFO1_CH4_LOWER_WM	.equ	0xf011c510	; FIFO1 channel 4 lower watermark register
GTM_FIFO1_CH4_RD_PTR	.equ	0xf011c520	; FIFO1 channel 4 read pointer register
GTM_FIFO1_CH4_START_ADDR	.equ	0xf011c508	; FIFO1 channel 4 start address register
GTM_FIFO1_CH4_STATUS	.equ	0xf011c514	; FIFO1 channel 4 status register
GTM_FIFO1_CH4_UPPER_WM	.equ	0xf011c50c	; FIFO1 channel 4 upper watermark register
GTM_FIFO1_CH4_WR_PTR	.equ	0xf011c51c	; FIFO1 channel 4 write pointer register
GTM_FIFO1_CH5_CTRL	.equ	0xf011c540	; FIFO1 channel 5 control register
GTM_FIFO1_CH5_EIRQ_EN	.equ	0xf011c574	; FIFO1 channel 5 error interrupt enable register
GTM_FIFO1_CH5_END_ADDR	.equ	0xf011c544	; FIFO1 channel 5 end address register
GTM_FIFO1_CH5_FILL_LEVEL	.equ	0xf011c558	; FIFO1 channel 5 fill level register
GTM_FIFO1_CH5_IRQ_EN	.equ	0xf011c568	; FIFO1 channel 5 interrupt enable register
GTM_FIFO1_CH5_IRQ_FORCINT	.equ	0xf011c56c	; FIFO1 channel 5 force interrupt register
GTM_FIFO1_CH5_IRQ_MODE	.equ	0xf011c570	; FIFO1 channel 5 interrupt mode control register
GTM_FIFO1_CH5_IRQ_NOTIFY	.equ	0xf011c564	; FIFO1 channel 5 interrupt notification register
GTM_FIFO1_CH5_LOWER_WM	.equ	0xf011c550	; FIFO1 channel 5 lower watermark register
GTM_FIFO1_CH5_RD_PTR	.equ	0xf011c560	; FIFO1 channel 5 read pointer register
GTM_FIFO1_CH5_START_ADDR	.equ	0xf011c548	; FIFO1 channel 5 start address register
GTM_FIFO1_CH5_STATUS	.equ	0xf011c554	; FIFO1 channel 5 status register
GTM_FIFO1_CH5_UPPER_WM	.equ	0xf011c54c	; FIFO1 channel 5 upper watermark register
GTM_FIFO1_CH5_WR_PTR	.equ	0xf011c55c	; FIFO1 channel 5 write pointer register
GTM_FIFO1_CH6_CTRL	.equ	0xf011c580	; FIFO1 channel 6 control register
GTM_FIFO1_CH6_EIRQ_EN	.equ	0xf011c5b4	; FIFO1 channel 6 error interrupt enable register
GTM_FIFO1_CH6_END_ADDR	.equ	0xf011c584	; FIFO1 channel 6 end address register
GTM_FIFO1_CH6_FILL_LEVEL	.equ	0xf011c598	; FIFO1 channel 6 fill level register
GTM_FIFO1_CH6_IRQ_EN	.equ	0xf011c5a8	; FIFO1 channel 6 interrupt enable register
GTM_FIFO1_CH6_IRQ_FORCINT	.equ	0xf011c5ac	; FIFO1 channel 6 force interrupt register
GTM_FIFO1_CH6_IRQ_MODE	.equ	0xf011c5b0	; FIFO1 channel 6 interrupt mode control register
GTM_FIFO1_CH6_IRQ_NOTIFY	.equ	0xf011c5a4	; FIFO1 channel 6 interrupt notification register
GTM_FIFO1_CH6_LOWER_WM	.equ	0xf011c590	; FIFO1 channel 6 lower watermark register
GTM_FIFO1_CH6_RD_PTR	.equ	0xf011c5a0	; FIFO1 channel 6 read pointer register
GTM_FIFO1_CH6_START_ADDR	.equ	0xf011c588	; FIFO1 channel 6 start address register
GTM_FIFO1_CH6_STATUS	.equ	0xf011c594	; FIFO1 channel 6 status register
GTM_FIFO1_CH6_UPPER_WM	.equ	0xf011c58c	; FIFO1 channel 6 upper watermark register
GTM_FIFO1_CH6_WR_PTR	.equ	0xf011c59c	; FIFO1 channel 6 write pointer register
GTM_FIFO1_CH7_CTRL	.equ	0xf011c5c0	; FIFO1 channel 7 control register
GTM_FIFO1_CH7_EIRQ_EN	.equ	0xf011c5f4	; FIFO1 channel 7 error interrupt enable register
GTM_FIFO1_CH7_END_ADDR	.equ	0xf011c5c4	; FIFO1 channel 7 end address register
GTM_FIFO1_CH7_FILL_LEVEL	.equ	0xf011c5d8	; FIFO1 channel 7 fill level register
GTM_FIFO1_CH7_IRQ_EN	.equ	0xf011c5e8	; FIFO1 channel 7 interrupt enable register
GTM_FIFO1_CH7_IRQ_FORCINT	.equ	0xf011c5ec	; FIFO1 channel 7 force interrupt register
GTM_FIFO1_CH7_IRQ_MODE	.equ	0xf011c5f0	; FIFO1 channel 7 interrupt mode control register
GTM_FIFO1_CH7_IRQ_NOTIFY	.equ	0xf011c5e4	; FIFO1 channel 7 interrupt notification register
GTM_FIFO1_CH7_LOWER_WM	.equ	0xf011c5d0	; FIFO1 channel 7 lower watermark register
GTM_FIFO1_CH7_RD_PTR	.equ	0xf011c5e0	; FIFO1 channel 7 read pointer register
GTM_FIFO1_CH7_START_ADDR	.equ	0xf011c5c8	; FIFO1 channel 7 start address register
GTM_FIFO1_CH7_STATUS	.equ	0xf011c5d4	; FIFO1 channel 7 status register
GTM_FIFO1_CH7_UPPER_WM	.equ	0xf011c5cc	; FIFO1 channel 7 upper watermark register
GTM_FIFO1_CH7_WR_PTR	.equ	0xf011c5dc	; FIFO1 channel 7 write pointer register
GTM_FIFO2_CH0_CTRL	.equ	0xf0120400	; FIFO2 channel 0 control register
GTM_FIFO2_CH0_EIRQ_EN	.equ	0xf0120434	; FIFO2 channel 0 error interrupt enable register
GTM_FIFO2_CH0_END_ADDR	.equ	0xf0120404	; FIFO2 channel 0 end address register
GTM_FIFO2_CH0_FILL_LEVEL	.equ	0xf0120418	; FIFO2 channel 0 fill level register
GTM_FIFO2_CH0_IRQ_EN	.equ	0xf0120428	; FIFO2 channel 0 interrupt enable register
GTM_FIFO2_CH0_IRQ_FORCINT	.equ	0xf012042c	; FIFO2 channel 0 force interrupt register
GTM_FIFO2_CH0_IRQ_MODE	.equ	0xf0120430	; FIFO2 channel 0 interrupt mode control register
GTM_FIFO2_CH0_IRQ_NOTIFY	.equ	0xf0120424	; FIFO2 channel 0 interrupt notification register
GTM_FIFO2_CH0_LOWER_WM	.equ	0xf0120410	; FIFO2 channel 0 lower watermark register
GTM_FIFO2_CH0_RD_PTR	.equ	0xf0120420	; FIFO2 channel 0 read pointer register
GTM_FIFO2_CH0_START_ADDR	.equ	0xf0120408	; FIFO2 channel 0 start address register
GTM_FIFO2_CH0_STATUS	.equ	0xf0120414	; FIFO2 channel 0 status register
GTM_FIFO2_CH0_UPPER_WM	.equ	0xf012040c	; FIFO2 channel 0 upper watermark register
GTM_FIFO2_CH0_WR_PTR	.equ	0xf012041c	; FIFO2 channel 0 write pointer register
GTM_FIFO2_CH1_CTRL	.equ	0xf0120440	; FIFO2 channel 1 control register
GTM_FIFO2_CH1_EIRQ_EN	.equ	0xf0120474	; FIFO2 channel 1 error interrupt enable register
GTM_FIFO2_CH1_END_ADDR	.equ	0xf0120444	; FIFO2 channel 1 end address register
GTM_FIFO2_CH1_FILL_LEVEL	.equ	0xf0120458	; FIFO2 channel 1 fill level register
GTM_FIFO2_CH1_IRQ_EN	.equ	0xf0120468	; FIFO2 channel 1 interrupt enable register
GTM_FIFO2_CH1_IRQ_FORCINT	.equ	0xf012046c	; FIFO2 channel 1 force interrupt register
GTM_FIFO2_CH1_IRQ_MODE	.equ	0xf0120470	; FIFO2 channel 1 interrupt mode control register
GTM_FIFO2_CH1_IRQ_NOTIFY	.equ	0xf0120464	; FIFO2 channel 1 interrupt notification register
GTM_FIFO2_CH1_LOWER_WM	.equ	0xf0120450	; FIFO2 channel 1 lower watermark register
GTM_FIFO2_CH1_RD_PTR	.equ	0xf0120460	; FIFO2 channel 1 read pointer register
GTM_FIFO2_CH1_START_ADDR	.equ	0xf0120448	; FIFO2 channel 1 start address register
GTM_FIFO2_CH1_STATUS	.equ	0xf0120454	; FIFO2 channel 1 status register
GTM_FIFO2_CH1_UPPER_WM	.equ	0xf012044c	; FIFO2 channel 1 upper watermark register
GTM_FIFO2_CH1_WR_PTR	.equ	0xf012045c	; FIFO2 channel 1 write pointer register
GTM_FIFO2_CH2_CTRL	.equ	0xf0120480	; FIFO2 channel 2 control register
GTM_FIFO2_CH2_EIRQ_EN	.equ	0xf01204b4	; FIFO2 channel 2 error interrupt enable register
GTM_FIFO2_CH2_END_ADDR	.equ	0xf0120484	; FIFO2 channel 2 end address register
GTM_FIFO2_CH2_FILL_LEVEL	.equ	0xf0120498	; FIFO2 channel 2 fill level register
GTM_FIFO2_CH2_IRQ_EN	.equ	0xf01204a8	; FIFO2 channel 2 interrupt enable register
GTM_FIFO2_CH2_IRQ_FORCINT	.equ	0xf01204ac	; FIFO2 channel 2 force interrupt register
GTM_FIFO2_CH2_IRQ_MODE	.equ	0xf01204b0	; FIFO2 channel 2 interrupt mode control register
GTM_FIFO2_CH2_IRQ_NOTIFY	.equ	0xf01204a4	; FIFO2 channel 2 interrupt notification register
GTM_FIFO2_CH2_LOWER_WM	.equ	0xf0120490	; FIFO2 channel 2 lower watermark register
GTM_FIFO2_CH2_RD_PTR	.equ	0xf01204a0	; FIFO2 channel 2 read pointer register
GTM_FIFO2_CH2_START_ADDR	.equ	0xf0120488	; FIFO2 channel 2 start address register
GTM_FIFO2_CH2_STATUS	.equ	0xf0120494	; FIFO2 channel 2 status register
GTM_FIFO2_CH2_UPPER_WM	.equ	0xf012048c	; FIFO2 channel 2 upper watermark register
GTM_FIFO2_CH2_WR_PTR	.equ	0xf012049c	; FIFO2 channel 2 write pointer register
GTM_FIFO2_CH3_CTRL	.equ	0xf01204c0	; FIFO2 channel 3 control register
GTM_FIFO2_CH3_EIRQ_EN	.equ	0xf01204f4	; FIFO2 channel 3 error interrupt enable register
GTM_FIFO2_CH3_END_ADDR	.equ	0xf01204c4	; FIFO2 channel 3 end address register
GTM_FIFO2_CH3_FILL_LEVEL	.equ	0xf01204d8	; FIFO2 channel 3 fill level register
GTM_FIFO2_CH3_IRQ_EN	.equ	0xf01204e8	; FIFO2 channel 3 interrupt enable register
GTM_FIFO2_CH3_IRQ_FORCINT	.equ	0xf01204ec	; FIFO2 channel 3 force interrupt register
GTM_FIFO2_CH3_IRQ_MODE	.equ	0xf01204f0	; FIFO2 channel 3 interrupt mode control register
GTM_FIFO2_CH3_IRQ_NOTIFY	.equ	0xf01204e4	; FIFO2 channel 3 interrupt notification register
GTM_FIFO2_CH3_LOWER_WM	.equ	0xf01204d0	; FIFO2 channel 3 lower watermark register
GTM_FIFO2_CH3_RD_PTR	.equ	0xf01204e0	; FIFO2 channel 3 read pointer register
GTM_FIFO2_CH3_START_ADDR	.equ	0xf01204c8	; FIFO2 channel 3 start address register
GTM_FIFO2_CH3_STATUS	.equ	0xf01204d4	; FIFO2 channel 3 status register
GTM_FIFO2_CH3_UPPER_WM	.equ	0xf01204cc	; FIFO2 channel 3 upper watermark register
GTM_FIFO2_CH3_WR_PTR	.equ	0xf01204dc	; FIFO2 channel 3 write pointer register
GTM_FIFO2_CH4_CTRL	.equ	0xf0120500	; FIFO2 channel 4 control register
GTM_FIFO2_CH4_EIRQ_EN	.equ	0xf0120534	; FIFO2 channel 4 error interrupt enable register
GTM_FIFO2_CH4_END_ADDR	.equ	0xf0120504	; FIFO2 channel 4 end address register
GTM_FIFO2_CH4_FILL_LEVEL	.equ	0xf0120518	; FIFO2 channel 4 fill level register
GTM_FIFO2_CH4_IRQ_EN	.equ	0xf0120528	; FIFO2 channel 4 interrupt enable register
GTM_FIFO2_CH4_IRQ_FORCINT	.equ	0xf012052c	; FIFO2 channel 4 force interrupt register
GTM_FIFO2_CH4_IRQ_MODE	.equ	0xf0120530	; FIFO2 channel 4 interrupt mode control register
GTM_FIFO2_CH4_IRQ_NOTIFY	.equ	0xf0120524	; FIFO2 channel 4 interrupt notification register
GTM_FIFO2_CH4_LOWER_WM	.equ	0xf0120510	; FIFO2 channel 4 lower watermark register
GTM_FIFO2_CH4_RD_PTR	.equ	0xf0120520	; FIFO2 channel 4 read pointer register
GTM_FIFO2_CH4_START_ADDR	.equ	0xf0120508	; FIFO2 channel 4 start address register
GTM_FIFO2_CH4_STATUS	.equ	0xf0120514	; FIFO2 channel 4 status register
GTM_FIFO2_CH4_UPPER_WM	.equ	0xf012050c	; FIFO2 channel 4 upper watermark register
GTM_FIFO2_CH4_WR_PTR	.equ	0xf012051c	; FIFO2 channel 4 write pointer register
GTM_FIFO2_CH5_CTRL	.equ	0xf0120540	; FIFO2 channel 5 control register
GTM_FIFO2_CH5_EIRQ_EN	.equ	0xf0120574	; FIFO2 channel 5 error interrupt enable register
GTM_FIFO2_CH5_END_ADDR	.equ	0xf0120544	; FIFO2 channel 5 end address register
GTM_FIFO2_CH5_FILL_LEVEL	.equ	0xf0120558	; FIFO2 channel 5 fill level register
GTM_FIFO2_CH5_IRQ_EN	.equ	0xf0120568	; FIFO2 channel 5 interrupt enable register
GTM_FIFO2_CH5_IRQ_FORCINT	.equ	0xf012056c	; FIFO2 channel 5 force interrupt register
GTM_FIFO2_CH5_IRQ_MODE	.equ	0xf0120570	; FIFO2 channel 5 interrupt mode control register
GTM_FIFO2_CH5_IRQ_NOTIFY	.equ	0xf0120564	; FIFO2 channel 5 interrupt notification register
GTM_FIFO2_CH5_LOWER_WM	.equ	0xf0120550	; FIFO2 channel 5 lower watermark register
GTM_FIFO2_CH5_RD_PTR	.equ	0xf0120560	; FIFO2 channel 5 read pointer register
GTM_FIFO2_CH5_START_ADDR	.equ	0xf0120548	; FIFO2 channel 5 start address register
GTM_FIFO2_CH5_STATUS	.equ	0xf0120554	; FIFO2 channel 5 status register
GTM_FIFO2_CH5_UPPER_WM	.equ	0xf012054c	; FIFO2 channel 5 upper watermark register
GTM_FIFO2_CH5_WR_PTR	.equ	0xf012055c	; FIFO2 channel 5 write pointer register
GTM_FIFO2_CH6_CTRL	.equ	0xf0120580	; FIFO2 channel 6 control register
GTM_FIFO2_CH6_EIRQ_EN	.equ	0xf01205b4	; FIFO2 channel 6 error interrupt enable register
GTM_FIFO2_CH6_END_ADDR	.equ	0xf0120584	; FIFO2 channel 6 end address register
GTM_FIFO2_CH6_FILL_LEVEL	.equ	0xf0120598	; FIFO2 channel 6 fill level register
GTM_FIFO2_CH6_IRQ_EN	.equ	0xf01205a8	; FIFO2 channel 6 interrupt enable register
GTM_FIFO2_CH6_IRQ_FORCINT	.equ	0xf01205ac	; FIFO2 channel 6 force interrupt register
GTM_FIFO2_CH6_IRQ_MODE	.equ	0xf01205b0	; FIFO2 channel 6 interrupt mode control register
GTM_FIFO2_CH6_IRQ_NOTIFY	.equ	0xf01205a4	; FIFO2 channel 6 interrupt notification register
GTM_FIFO2_CH6_LOWER_WM	.equ	0xf0120590	; FIFO2 channel 6 lower watermark register
GTM_FIFO2_CH6_RD_PTR	.equ	0xf01205a0	; FIFO2 channel 6 read pointer register
GTM_FIFO2_CH6_START_ADDR	.equ	0xf0120588	; FIFO2 channel 6 start address register
GTM_FIFO2_CH6_STATUS	.equ	0xf0120594	; FIFO2 channel 6 status register
GTM_FIFO2_CH6_UPPER_WM	.equ	0xf012058c	; FIFO2 channel 6 upper watermark register
GTM_FIFO2_CH6_WR_PTR	.equ	0xf012059c	; FIFO2 channel 6 write pointer register
GTM_FIFO2_CH7_CTRL	.equ	0xf01205c0	; FIFO2 channel 7 control register
GTM_FIFO2_CH7_EIRQ_EN	.equ	0xf01205f4	; FIFO2 channel 7 error interrupt enable register
GTM_FIFO2_CH7_END_ADDR	.equ	0xf01205c4	; FIFO2 channel 7 end address register
GTM_FIFO2_CH7_FILL_LEVEL	.equ	0xf01205d8	; FIFO2 channel 7 fill level register
GTM_FIFO2_CH7_IRQ_EN	.equ	0xf01205e8	; FIFO2 channel 7 interrupt enable register
GTM_FIFO2_CH7_IRQ_FORCINT	.equ	0xf01205ec	; FIFO2 channel 7 force interrupt register
GTM_FIFO2_CH7_IRQ_MODE	.equ	0xf01205f0	; FIFO2 channel 7 interrupt mode control register
GTM_FIFO2_CH7_IRQ_NOTIFY	.equ	0xf01205e4	; FIFO2 channel 7 interrupt notification register
GTM_FIFO2_CH7_LOWER_WM	.equ	0xf01205d0	; FIFO2 channel 7 lower watermark register
GTM_FIFO2_CH7_RD_PTR	.equ	0xf01205e0	; FIFO2 channel 7 read pointer register
GTM_FIFO2_CH7_START_ADDR	.equ	0xf01205c8	; FIFO2 channel 7 start address register
GTM_FIFO2_CH7_STATUS	.equ	0xf01205d4	; FIFO2 channel 7 status register
GTM_FIFO2_CH7_UPPER_WM	.equ	0xf01205cc	; FIFO2 channel 7 upper watermark register
GTM_FIFO2_CH7_WR_PTR	.equ	0xf01205dc	; FIFO2 channel 7 write pointer register
GTM_HW_CONF    	.equ	0xf0100024	; GTM Hardware Configuration
GTM_ICM_IRQG_0 	.equ	0xf0100600	; ICM Interrupt group register covering infrastructure and safety components ARU, BRC, AEI, PSM0, PSM1, MAP, CMP,SPE
GTM_ICM_IRQG_1 	.equ	0xf0100604	; ICM Interrupt group register covering DPLL
GTM_ICM_IRQG_10	.equ	0xf0100628	; ICM Interrupt group register covering GTM output sub-modules ATOM4 to ATOM7
GTM_ICM_IRQG_11	.equ	0xf010062c	; ICM Interrupt group register covering GTM output sub-modules ATOM8 to ATOM11
GTM_ICM_IRQG_2 	.equ	0xf0100608	; ICM Interrupt group register covering TIM0, TIM1, TIM2, TIM3
GTM_ICM_IRQG_3 	.equ	0xf010060c	; ICM Interrupt group register covering TIM4, TIM5, TIM6, TIM7
GTM_ICM_IRQG_4 	.equ	0xf0100610	; ICM Interrupt group register covering MCS0 to MCS3 sub-modules
GTM_ICM_IRQG_5 	.equ	0xf0100614	; ICM Interrupt group register covering MCS4 to MCS6 sub-modules
GTM_ICM_IRQG_6 	.equ	0xf0100618	; ICM Interrupt group register covering GTM output sub-modules TOM0 to TOM1
GTM_ICM_IRQG_7 	.equ	0xf010061c	; ICM Interrupt group register covering GTM output sub-modules TOM2 to TOM3
GTM_ICM_IRQG_8 	.equ	0xf0100620	; ICM Interrupt group register covering GTM output sub-modules TOM4 to TOM5
GTM_ICM_IRQG_9 	.equ	0xf0100624	; ICM Interrupt group register covering GTM output sub-modules ATOM0, ATOM1, ATOM2 and ATOM3
GTM_ICM_IRQG_ATOM_0_CI	.equ	0xf0100790	; ICM Interrupt group ATOM 0 for Channel Interrupt information of ATOMm
GTM_ICM_IRQG_ATOM_1_CI	.equ	0xf0100794	; ICM Interrupt group ATOM 1 for Channel Interrupt information of ATOMm
GTM_ICM_IRQG_ATOM_2_CI	.equ	0xf0100798	; ICM Interrupt group ATOM 2 for Channel Interrupt information of ATOMm
GTM_ICM_IRQG_CEI0	.equ	0xf0100634	; ICM Interrupt group register 0 for channel error interrupt information
GTM_ICM_IRQG_CEI1	.equ	0xf0100638	; ICM Interrupt group register 1 for channel error interrupt information
GTM_ICM_IRQG_CEI2	.equ	0xf010063c	; ICM Interrupt group register 2 for channel error interrupt information
GTM_ICM_IRQG_CEI3	.equ	0xf0100640	; ICM Interrupt group register 3 for channel error interrupt information
GTM_ICM_IRQG_CEI4	.equ	0xf0100644	; ICM Interrupt group register 4 for channel error interrupt information
GTM_ICM_IRQG_CLS_0_MEI	.equ	0xf0100710	; ICM Interrupt group for module Error Interrupt information for each TIMm, MCSm, SPEm, FIFOm
GTM_ICM_IRQG_CLS_1_MEI	.equ	0xf0100714	; ICM Interrupt group for module Error Interrupt information for each TIMm, MCSm, SPEm, FIFOm
GTM_ICM_IRQG_CLS_2_MEI	.equ	0xf0100718	; ICM Interrupt group for module Error Interrupt information for each TIMm, MCSm, SPEm, FIFOm
GTM_ICM_IRQG_MCS0_CEI	.equ	0xf0100664	; ICM Interrupt group MCS 0 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS0_CI	.equ	0xf0100720	; ICM Interrupt group MCS 0 for Channel Interrupt information
GTM_ICM_IRQG_MCS1_CEI	.equ	0xf0100668	; ICM Interrupt group MCS 1 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS1_CI	.equ	0xf0100724	; ICM Interrupt group MCS 1 for Channel Interrupt information
GTM_ICM_IRQG_MCS2_CEI	.equ	0xf010066c	; ICM Interrupt group MCS 2 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS2_CI	.equ	0xf0100728	; ICM Interrupt group MCS 2 for Channel Interrupt information
GTM_ICM_IRQG_MCS3_CEI	.equ	0xf0100670	; ICM Interrupt group MCS 3 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS3_CI	.equ	0xf010072c	; ICM Interrupt group MCS 3 for Channel Interrupt information
GTM_ICM_IRQG_MCS4_CEI	.equ	0xf0100674	; ICM Interrupt group MCS 4 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS4_CI	.equ	0xf0100730	; ICM Interrupt group MCS 4 for Channel Interrupt information
GTM_ICM_IRQG_MCS5_CEI	.equ	0xf0100678	; ICM Interrupt group MCS 5 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS5_CI	.equ	0xf0100734	; ICM Interrupt group MCS 5 for Channel Interrupt information
GTM_ICM_IRQG_MCS6_CEI	.equ	0xf010067c	; ICM Interrupt group MCS 6 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS6_CI	.equ	0xf0100738	; ICM Interrupt group MCS 6 for Channel Interrupt information
GTM_ICM_IRQG_MCS7_CEI	.equ	0xf0100680	; ICM Interrupt group MCS 7 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS7_CI	.equ	0xf010073c	; ICM Interrupt group MCS 7 for Channel Interrupt information
GTM_ICM_IRQG_MCS8_CEI	.equ	0xf0100684	; ICM Interrupt group MCS 8 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS8_CI	.equ	0xf0100740	; ICM Interrupt group MCS 8 for Channel Interrupt information
GTM_ICM_IRQG_MCS9_CEI	.equ	0xf0100688	; ICM Interrupt group MCS 9 for Channel Error Interrupt information
GTM_ICM_IRQG_MCS9_CI	.equ	0xf0100744	; ICM Interrupt group MCS 9 for Channel Interrupt information
GTM_ICM_IRQG_MEI	.equ	0xf0100630	; ICM Interrupt group register for module error interrupt information
GTM_ICM_IRQG_PSM_0_CEI	.equ	0xf01006a4	; ICM Interrupt group PSM 0 for Channel Error Interrupt information of FIFO0, FIFO1, FIFO2
GTM_ICM_IRQG_PSM_0_CI	.equ	0xf0100760	; ICM Interrupt group PSM 0 for Channel Interrupt information of FIFO0, FIFO1, FIFO2
GTM_ICM_IRQG_SPE_CEI	.equ	0xf01006b4	; ICM Interrupt group SPE for module Error Interrupt information
GTM_ICM_IRQG_SPE_CI	.equ	0xf0100770	; ICM Interrupt group SPE for module Interrupt information
GTM_ICM_IRQG_TOM_0_CI	.equ	0xf01007a0	; ICM Interrupt group TOM 0 for Channel Interrupt information of TOMm
GTM_ICM_IRQG_TOM_1_CI	.equ	0xf01007a4	; ICM Interrupt group TOM 1 for Channel Interrupt information of TOMm
GTM_ICM_IRQG_TOM_2_CI	.equ	0xf01007a8	; ICM Interrupt group TOM 2 for Channel Interrupt information of TOMm
GTM_INTOUT0    	.equ	0xf019fe74	; Interrupt Output Register 0
GTM_INTOUT1    	.equ	0xf019fe78	; Interrupt Output Register 1
GTM_INTOUT2    	.equ	0xf019fe7c	; Interrupt Output Register 2
GTM_INTOUT3    	.equ	0xf019fe80	; Interrupt Output Register 3
GTM_INTOUT4    	.equ	0xf019fe84	; Interrupt Output Register 4
GTM_INTOUT5    	.equ	0xf019fe88	; Interrupt Output Register 5
GTM_INTOUT6    	.equ	0xf019fe8c	; Interrupt Output Register 6
GTM_INTOUT7    	.equ	0xf019fe90	; Interrupt Output Register 7
GTM_INTOUT8    	.equ	0xf019fe94	; Interrupt Output Register 8
GTM_INTOUT9    	.equ	0xf019fe98	; Interrupt Output Register 9
GTM_IRQ_EN     	.equ	0xf0100014	; GTM Interrupt enable register
GTM_IRQ_FORCINT	.equ	0xf0100018	; GTM Software interrupt generation register
GTM_IRQ_MODE   	.equ	0xf010001c	; GTM top level interrupts mode selection
GTM_IRQ_NOTIFY 	.equ	0xf0100010	; GTM Interrupt notification register
GTM_LCDCDCOUTSEL	.equ	0xf019ff9c	; LCDCDC Output Select Register
GTM_MAP_CTRL   	.equ	0xf0100f00	; MAP Control register
GTM_MCFG_CTRL  	.equ	0xf0100f40	; MCFG Memory layout configuration.
GTM_MCS0_CAT   	.equ	0xf01f006c	; MCS0 cancel ARU transfer instruction
GTM_MCS0_CH0_ACB	.equ	0xf01f0024	; MCS0 channel 0 ARU control Bit register
GTM_MCS0_CH0_CTRL	.equ	0xf01f0020	; MCS0 channel 0 control register
GTM_MCS0_CH0_EIRQ_EN	.equ	0xf01f0054	; MCS0 channel 0 error interrupt enable register
GTM_MCS0_CH0_IRQ_EN	.equ	0xf01f0048	; MCS0 channel 0 interrupt enable register
GTM_MCS0_CH0_IRQ_FORCINT	.equ	0xf01f004c	; MCS0 channel 0 force interrupt register
GTM_MCS0_CH0_IRQ_MODE	.equ	0xf01f0050	; MCS0 channel 0 IRQ mode configuration register
GTM_MCS0_CH0_IRQ_NOTIFY	.equ	0xf01f0044	; MCS0 channel 0 interrupt notification register
GTM_MCS0_CH0_MHB	.equ	0xf01f003c	; MCS0 channel 0 memory high byte register
GTM_MCS0_CH0_PC	.equ	0xf01f0040	; MCS0 channel 0 program counter register
GTM_MCS0_CH0_R0	.equ	0xf01f0000	; MCS0 channel 0 general purpose register 0
GTM_MCS0_CH0_R1	.equ	0xf01f0004	; MCS0 channel 0 general purpose register 1
GTM_MCS0_CH0_R2	.equ	0xf01f0008	; MCS0 channel 0 general purpose register 2
GTM_MCS0_CH0_R3	.equ	0xf01f000c	; MCS0 channel 0 general purpose register 3
GTM_MCS0_CH0_R4	.equ	0xf01f0010	; MCS0 channel 0 general purpose register 4
GTM_MCS0_CH0_R5	.equ	0xf01f0014	; MCS0 channel 0 general purpose register 5
GTM_MCS0_CH0_R6	.equ	0xf01f0018	; MCS0 channel 0 general purpose register 6
GTM_MCS0_CH0_R7	.equ	0xf01f001c	; MCS0 channel 0 general purpose register 7
GTM_MCS0_CH1_ACB	.equ	0xf01f00a4	; MCS0 channel 1 ARU control Bit register
GTM_MCS0_CH1_CTRL	.equ	0xf01f00a0	; MCS0 channel 1 control register
GTM_MCS0_CH1_EIRQ_EN	.equ	0xf01f00d4	; MCS0 channel 1 error interrupt enable register
GTM_MCS0_CH1_IRQ_EN	.equ	0xf01f00c8	; MCS0 channel 1 interrupt enable register
GTM_MCS0_CH1_IRQ_FORCINT	.equ	0xf01f00cc	; MCS0 channel 1 force interrupt register
GTM_MCS0_CH1_IRQ_MODE	.equ	0xf01f00d0	; MCS0 channel 1 IRQ mode configuration register
GTM_MCS0_CH1_IRQ_NOTIFY	.equ	0xf01f00c4	; MCS0 channel 1 interrupt notification register
GTM_MCS0_CH1_MHB	.equ	0xf01f00bc	; MCS0 channel 1 memory high byte register
GTM_MCS0_CH1_PC	.equ	0xf01f00c0	; MCS0 channel 1 program counter register
GTM_MCS0_CH1_R0	.equ	0xf01f0080	; MCS0 channel 1 general purpose register 0
GTM_MCS0_CH1_R1	.equ	0xf01f0084	; MCS0 channel 1 general purpose register 1
GTM_MCS0_CH1_R2	.equ	0xf01f0088	; MCS0 channel 1 general purpose register 2
GTM_MCS0_CH1_R3	.equ	0xf01f008c	; MCS0 channel 1 general purpose register 3
GTM_MCS0_CH1_R4	.equ	0xf01f0090	; MCS0 channel 1 general purpose register 4
GTM_MCS0_CH1_R5	.equ	0xf01f0094	; MCS0 channel 1 general purpose register 5
GTM_MCS0_CH1_R6	.equ	0xf01f0098	; MCS0 channel 1 general purpose register 6
GTM_MCS0_CH1_R7	.equ	0xf01f009c	; MCS0 channel 1 general purpose register 7
GTM_MCS0_CH2_ACB	.equ	0xf01f0124	; MCS0 channel 2 ARU control Bit register
GTM_MCS0_CH2_CTRL	.equ	0xf01f0120	; MCS0 channel 2 control register
GTM_MCS0_CH2_EIRQ_EN	.equ	0xf01f0154	; MCS0 channel 2 error interrupt enable register
GTM_MCS0_CH2_IRQ_EN	.equ	0xf01f0148	; MCS0 channel 2 interrupt enable register
GTM_MCS0_CH2_IRQ_FORCINT	.equ	0xf01f014c	; MCS0 channel 2 force interrupt register
GTM_MCS0_CH2_IRQ_MODE	.equ	0xf01f0150	; MCS0 channel 2 IRQ mode configuration register
GTM_MCS0_CH2_IRQ_NOTIFY	.equ	0xf01f0144	; MCS0 channel 2 interrupt notification register
GTM_MCS0_CH2_MHB	.equ	0xf01f013c	; MCS0 channel 2 memory high byte register
GTM_MCS0_CH2_PC	.equ	0xf01f0140	; MCS0 channel 2 program counter register
GTM_MCS0_CH2_R0	.equ	0xf01f0100	; MCS0 channel 2 general purpose register 0
GTM_MCS0_CH2_R1	.equ	0xf01f0104	; MCS0 channel 2 general purpose register 1
GTM_MCS0_CH2_R2	.equ	0xf01f0108	; MCS0 channel 2 general purpose register 2
GTM_MCS0_CH2_R3	.equ	0xf01f010c	; MCS0 channel 2 general purpose register 3
GTM_MCS0_CH2_R4	.equ	0xf01f0110	; MCS0 channel 2 general purpose register 4
GTM_MCS0_CH2_R5	.equ	0xf01f0114	; MCS0 channel 2 general purpose register 5
GTM_MCS0_CH2_R6	.equ	0xf01f0118	; MCS0 channel 2 general purpose register 6
GTM_MCS0_CH2_R7	.equ	0xf01f011c	; MCS0 channel 2 general purpose register 7
GTM_MCS0_CH3_ACB	.equ	0xf01f01a4	; MCS0 channel 3 ARU control Bit register
GTM_MCS0_CH3_CTRL	.equ	0xf01f01a0	; MCS0 channel 3 control register
GTM_MCS0_CH3_EIRQ_EN	.equ	0xf01f01d4	; MCS0 channel 3 error interrupt enable register
GTM_MCS0_CH3_IRQ_EN	.equ	0xf01f01c8	; MCS0 channel 3 interrupt enable register
GTM_MCS0_CH3_IRQ_FORCINT	.equ	0xf01f01cc	; MCS0 channel 3 force interrupt register
GTM_MCS0_CH3_IRQ_MODE	.equ	0xf01f01d0	; MCS0 channel 3 IRQ mode configuration register
GTM_MCS0_CH3_IRQ_NOTIFY	.equ	0xf01f01c4	; MCS0 channel 3 interrupt notification register
GTM_MCS0_CH3_MHB	.equ	0xf01f01bc	; MCS0 channel 3 memory high byte register
GTM_MCS0_CH3_PC	.equ	0xf01f01c0	; MCS0 channel 3 program counter register
GTM_MCS0_CH3_R0	.equ	0xf01f0180	; MCS0 channel 3 general purpose register 0
GTM_MCS0_CH3_R1	.equ	0xf01f0184	; MCS0 channel 3 general purpose register 1
GTM_MCS0_CH3_R2	.equ	0xf01f0188	; MCS0 channel 3 general purpose register 2
GTM_MCS0_CH3_R3	.equ	0xf01f018c	; MCS0 channel 3 general purpose register 3
GTM_MCS0_CH3_R4	.equ	0xf01f0190	; MCS0 channel 3 general purpose register 4
GTM_MCS0_CH3_R5	.equ	0xf01f0194	; MCS0 channel 3 general purpose register 5
GTM_MCS0_CH3_R6	.equ	0xf01f0198	; MCS0 channel 3 general purpose register 6
GTM_MCS0_CH3_R7	.equ	0xf01f019c	; MCS0 channel 3 general purpose register 7
GTM_MCS0_CH4_ACB	.equ	0xf01f0224	; MCS0 channel 4 ARU control Bit register
GTM_MCS0_CH4_CTRL	.equ	0xf01f0220	; MCS0 channel 4 control register
GTM_MCS0_CH4_EIRQ_EN	.equ	0xf01f0254	; MCS0 channel 4 error interrupt enable register
GTM_MCS0_CH4_IRQ_EN	.equ	0xf01f0248	; MCS0 channel 4 interrupt enable register
GTM_MCS0_CH4_IRQ_FORCINT	.equ	0xf01f024c	; MCS0 channel 4 force interrupt register
GTM_MCS0_CH4_IRQ_MODE	.equ	0xf01f0250	; MCS0 channel 4 IRQ mode configuration register
GTM_MCS0_CH4_IRQ_NOTIFY	.equ	0xf01f0244	; MCS0 channel 4 interrupt notification register
GTM_MCS0_CH4_MHB	.equ	0xf01f023c	; MCS0 channel 4 memory high byte register
GTM_MCS0_CH4_PC	.equ	0xf01f0240	; MCS0 channel 4 program counter register
GTM_MCS0_CH4_R0	.equ	0xf01f0200	; MCS0 channel 4 general purpose register 0
GTM_MCS0_CH4_R1	.equ	0xf01f0204	; MCS0 channel 4 general purpose register 1
GTM_MCS0_CH4_R2	.equ	0xf01f0208	; MCS0 channel 4 general purpose register 2
GTM_MCS0_CH4_R3	.equ	0xf01f020c	; MCS0 channel 4 general purpose register 3
GTM_MCS0_CH4_R4	.equ	0xf01f0210	; MCS0 channel 4 general purpose register 4
GTM_MCS0_CH4_R5	.equ	0xf01f0214	; MCS0 channel 4 general purpose register 5
GTM_MCS0_CH4_R6	.equ	0xf01f0218	; MCS0 channel 4 general purpose register 6
GTM_MCS0_CH4_R7	.equ	0xf01f021c	; MCS0 channel 4 general purpose register 7
GTM_MCS0_CH5_ACB	.equ	0xf01f02a4	; MCS0 channel 5 ARU control Bit register
GTM_MCS0_CH5_CTRL	.equ	0xf01f02a0	; MCS0 channel 5 control register
GTM_MCS0_CH5_EIRQ_EN	.equ	0xf01f02d4	; MCS0 channel 5 error interrupt enable register
GTM_MCS0_CH5_IRQ_EN	.equ	0xf01f02c8	; MCS0 channel 5 interrupt enable register
GTM_MCS0_CH5_IRQ_FORCINT	.equ	0xf01f02cc	; MCS0 channel 5 force interrupt register
GTM_MCS0_CH5_IRQ_MODE	.equ	0xf01f02d0	; MCS0 channel 5 IRQ mode configuration register
GTM_MCS0_CH5_IRQ_NOTIFY	.equ	0xf01f02c4	; MCS0 channel 5 interrupt notification register
GTM_MCS0_CH5_MHB	.equ	0xf01f02bc	; MCS0 channel 5 memory high byte register
GTM_MCS0_CH5_PC	.equ	0xf01f02c0	; MCS0 channel 5 program counter register
GTM_MCS0_CH5_R0	.equ	0xf01f0280	; MCS0 channel 5 general purpose register 0
GTM_MCS0_CH5_R1	.equ	0xf01f0284	; MCS0 channel 5 general purpose register 1
GTM_MCS0_CH5_R2	.equ	0xf01f0288	; MCS0 channel 5 general purpose register 2
GTM_MCS0_CH5_R3	.equ	0xf01f028c	; MCS0 channel 5 general purpose register 3
GTM_MCS0_CH5_R4	.equ	0xf01f0290	; MCS0 channel 5 general purpose register 4
GTM_MCS0_CH5_R5	.equ	0xf01f0294	; MCS0 channel 5 general purpose register 5
GTM_MCS0_CH5_R6	.equ	0xf01f0298	; MCS0 channel 5 general purpose register 6
GTM_MCS0_CH5_R7	.equ	0xf01f029c	; MCS0 channel 5 general purpose register 7
GTM_MCS0_CH6_ACB	.equ	0xf01f0324	; MCS0 channel 6 ARU control Bit register
GTM_MCS0_CH6_CTRL	.equ	0xf01f0320	; MCS0 channel 6 control register
GTM_MCS0_CH6_EIRQ_EN	.equ	0xf01f0354	; MCS0 channel 6 error interrupt enable register
GTM_MCS0_CH6_IRQ_EN	.equ	0xf01f0348	; MCS0 channel 6 interrupt enable register
GTM_MCS0_CH6_IRQ_FORCINT	.equ	0xf01f034c	; MCS0 channel 6 force interrupt register
GTM_MCS0_CH6_IRQ_MODE	.equ	0xf01f0350	; MCS0 channel 6 IRQ mode configuration register
GTM_MCS0_CH6_IRQ_NOTIFY	.equ	0xf01f0344	; MCS0 channel 6 interrupt notification register
GTM_MCS0_CH6_MHB	.equ	0xf01f033c	; MCS0 channel 6 memory high byte register
GTM_MCS0_CH6_PC	.equ	0xf01f0340	; MCS0 channel 6 program counter register
GTM_MCS0_CH6_R0	.equ	0xf01f0300	; MCS0 channel 6 general purpose register 0
GTM_MCS0_CH6_R1	.equ	0xf01f0304	; MCS0 channel 6 general purpose register 1
GTM_MCS0_CH6_R2	.equ	0xf01f0308	; MCS0 channel 6 general purpose register 2
GTM_MCS0_CH6_R3	.equ	0xf01f030c	; MCS0 channel 6 general purpose register 3
GTM_MCS0_CH6_R4	.equ	0xf01f0310	; MCS0 channel 6 general purpose register 4
GTM_MCS0_CH6_R5	.equ	0xf01f0314	; MCS0 channel 6 general purpose register 5
GTM_MCS0_CH6_R6	.equ	0xf01f0318	; MCS0 channel 6 general purpose register 6
GTM_MCS0_CH6_R7	.equ	0xf01f031c	; MCS0 channel 6 general purpose register 7
GTM_MCS0_CH7_ACB	.equ	0xf01f03a4	; MCS0 channel 7 ARU control Bit register
GTM_MCS0_CH7_CTRL	.equ	0xf01f03a0	; MCS0 channel 7 control register
GTM_MCS0_CH7_EIRQ_EN	.equ	0xf01f03d4	; MCS0 channel 7 error interrupt enable register
GTM_MCS0_CH7_IRQ_EN	.equ	0xf01f03c8	; MCS0 channel 7 interrupt enable register
GTM_MCS0_CH7_IRQ_FORCINT	.equ	0xf01f03cc	; MCS0 channel 7 force interrupt register
GTM_MCS0_CH7_IRQ_MODE	.equ	0xf01f03d0	; MCS0 channel 7 IRQ mode configuration register
GTM_MCS0_CH7_IRQ_NOTIFY	.equ	0xf01f03c4	; MCS0 channel 7 interrupt notification register
GTM_MCS0_CH7_MHB	.equ	0xf01f03bc	; MCS0 channel 7 memory high byte register
GTM_MCS0_CH7_PC	.equ	0xf01f03c0	; MCS0 channel 7 program counter register
GTM_MCS0_CH7_R0	.equ	0xf01f0380	; MCS0 channel 7 general purpose register 0
GTM_MCS0_CH7_R1	.equ	0xf01f0384	; MCS0 channel 7 general purpose register 1
GTM_MCS0_CH7_R2	.equ	0xf01f0388	; MCS0 channel 7 general purpose register 2
GTM_MCS0_CH7_R3	.equ	0xf01f038c	; MCS0 channel 7 general purpose register 3
GTM_MCS0_CH7_R4	.equ	0xf01f0390	; MCS0 channel 7 general purpose register 4
GTM_MCS0_CH7_R5	.equ	0xf01f0394	; MCS0 channel 7 general purpose register 5
GTM_MCS0_CH7_R6	.equ	0xf01f0398	; MCS0 channel 7 general purpose register 6
GTM_MCS0_CH7_R7	.equ	0xf01f039c	; MCS0 channel 7 general purpose register 7
GTM_MCS0_CTRG  	.equ	0xf01f0028	; MCS0 clear trigger control register
GTM_MCS0_CTRL_STAT	.equ	0xf01f0064	; MCS0 control and status register
GTM_MCS0_CWT   	.equ	0xf01f0070	; MCS0 cancel WURM instruction
GTM_MCS0_ERR   	.equ	0xf01f007c	; MCS0 error register
GTM_MCS0_REG_PROT	.equ	0xf01f0060	; MCS0 write protection register
GTM_MCS0_RESET 	.equ	0xf01f0068	; MCS0 reset register
GTM_MCS0_STRG  	.equ	0xf01f002c	; MCS0 set trigger control register
GTM_MCS1_CAT   	.equ	0xf01f106c	; MCS1 cancel ARU transfer instruction
GTM_MCS1_CH0_ACB	.equ	0xf01f1024	; MCS1 channel 0 ARU control Bit register
GTM_MCS1_CH0_CTRL	.equ	0xf01f1020	; MCS1 channel 0 control register
GTM_MCS1_CH0_EIRQ_EN	.equ	0xf01f1054	; MCS1 channel 0 error interrupt enable register
GTM_MCS1_CH0_IRQ_EN	.equ	0xf01f1048	; MCS1 channel 0 interrupt enable register
GTM_MCS1_CH0_IRQ_FORCINT	.equ	0xf01f104c	; MCS1 channel 0 force interrupt register
GTM_MCS1_CH0_IRQ_MODE	.equ	0xf01f1050	; MCS1 channel 0 IRQ mode configuration register
GTM_MCS1_CH0_IRQ_NOTIFY	.equ	0xf01f1044	; MCS1 channel 0 interrupt notification register
GTM_MCS1_CH0_MHB	.equ	0xf01f103c	; MCS1 channel 0 memory high byte register
GTM_MCS1_CH0_PC	.equ	0xf01f1040	; MCS1 channel 0 program counter register
GTM_MCS1_CH0_R0	.equ	0xf01f1000	; MCS1 channel 0 general purpose register 0
GTM_MCS1_CH0_R1	.equ	0xf01f1004	; MCS1 channel 0 general purpose register 1
GTM_MCS1_CH0_R2	.equ	0xf01f1008	; MCS1 channel 0 general purpose register 2
GTM_MCS1_CH0_R3	.equ	0xf01f100c	; MCS1 channel 0 general purpose register 3
GTM_MCS1_CH0_R4	.equ	0xf01f1010	; MCS1 channel 0 general purpose register 4
GTM_MCS1_CH0_R5	.equ	0xf01f1014	; MCS1 channel 0 general purpose register 5
GTM_MCS1_CH0_R6	.equ	0xf01f1018	; MCS1 channel 0 general purpose register 6
GTM_MCS1_CH0_R7	.equ	0xf01f101c	; MCS1 channel 0 general purpose register 7
GTM_MCS1_CH1_ACB	.equ	0xf01f10a4	; MCS1 channel 1 ARU control Bit register
GTM_MCS1_CH1_CTRL	.equ	0xf01f10a0	; MCS1 channel 1 control register
GTM_MCS1_CH1_EIRQ_EN	.equ	0xf01f10d4	; MCS1 channel 1 error interrupt enable register
GTM_MCS1_CH1_IRQ_EN	.equ	0xf01f10c8	; MCS1 channel 1 interrupt enable register
GTM_MCS1_CH1_IRQ_FORCINT	.equ	0xf01f10cc	; MCS1 channel 1 force interrupt register
GTM_MCS1_CH1_IRQ_MODE	.equ	0xf01f10d0	; MCS1 channel 1 IRQ mode configuration register
GTM_MCS1_CH1_IRQ_NOTIFY	.equ	0xf01f10c4	; MCS1 channel 1 interrupt notification register
GTM_MCS1_CH1_MHB	.equ	0xf01f10bc	; MCS1 channel 1 memory high byte register
GTM_MCS1_CH1_PC	.equ	0xf01f10c0	; MCS1 channel 1 program counter register
GTM_MCS1_CH1_R0	.equ	0xf01f1080	; MCS1 channel 1 general purpose register 0
GTM_MCS1_CH1_R1	.equ	0xf01f1084	; MCS1 channel 1 general purpose register 1
GTM_MCS1_CH1_R2	.equ	0xf01f1088	; MCS1 channel 1 general purpose register 2
GTM_MCS1_CH1_R3	.equ	0xf01f108c	; MCS1 channel 1 general purpose register 3
GTM_MCS1_CH1_R4	.equ	0xf01f1090	; MCS1 channel 1 general purpose register 4
GTM_MCS1_CH1_R5	.equ	0xf01f1094	; MCS1 channel 1 general purpose register 5
GTM_MCS1_CH1_R6	.equ	0xf01f1098	; MCS1 channel 1 general purpose register 6
GTM_MCS1_CH1_R7	.equ	0xf01f109c	; MCS1 channel 1 general purpose register 7
GTM_MCS1_CH2_ACB	.equ	0xf01f1124	; MCS1 channel 2 ARU control Bit register
GTM_MCS1_CH2_CTRL	.equ	0xf01f1120	; MCS1 channel 2 control register
GTM_MCS1_CH2_EIRQ_EN	.equ	0xf01f1154	; MCS1 channel 2 error interrupt enable register
GTM_MCS1_CH2_IRQ_EN	.equ	0xf01f1148	; MCS1 channel 2 interrupt enable register
GTM_MCS1_CH2_IRQ_FORCINT	.equ	0xf01f114c	; MCS1 channel 2 force interrupt register
GTM_MCS1_CH2_IRQ_MODE	.equ	0xf01f1150	; MCS1 channel 2 IRQ mode configuration register
GTM_MCS1_CH2_IRQ_NOTIFY	.equ	0xf01f1144	; MCS1 channel 2 interrupt notification register
GTM_MCS1_CH2_MHB	.equ	0xf01f113c	; MCS1 channel 2 memory high byte register
GTM_MCS1_CH2_PC	.equ	0xf01f1140	; MCS1 channel 2 program counter register
GTM_MCS1_CH2_R0	.equ	0xf01f1100	; MCS1 channel 2 general purpose register 0
GTM_MCS1_CH2_R1	.equ	0xf01f1104	; MCS1 channel 2 general purpose register 1
GTM_MCS1_CH2_R2	.equ	0xf01f1108	; MCS1 channel 2 general purpose register 2
GTM_MCS1_CH2_R3	.equ	0xf01f110c	; MCS1 channel 2 general purpose register 3
GTM_MCS1_CH2_R4	.equ	0xf01f1110	; MCS1 channel 2 general purpose register 4
GTM_MCS1_CH2_R5	.equ	0xf01f1114	; MCS1 channel 2 general purpose register 5
GTM_MCS1_CH2_R6	.equ	0xf01f1118	; MCS1 channel 2 general purpose register 6
GTM_MCS1_CH2_R7	.equ	0xf01f111c	; MCS1 channel 2 general purpose register 7
GTM_MCS1_CH3_ACB	.equ	0xf01f11a4	; MCS1 channel 3 ARU control Bit register
GTM_MCS1_CH3_CTRL	.equ	0xf01f11a0	; MCS1 channel 3 control register
GTM_MCS1_CH3_EIRQ_EN	.equ	0xf01f11d4	; MCS1 channel 3 error interrupt enable register
GTM_MCS1_CH3_IRQ_EN	.equ	0xf01f11c8	; MCS1 channel 3 interrupt enable register
GTM_MCS1_CH3_IRQ_FORCINT	.equ	0xf01f11cc	; MCS1 channel 3 force interrupt register
GTM_MCS1_CH3_IRQ_MODE	.equ	0xf01f11d0	; MCS1 channel 3 IRQ mode configuration register
GTM_MCS1_CH3_IRQ_NOTIFY	.equ	0xf01f11c4	; MCS1 channel 3 interrupt notification register
GTM_MCS1_CH3_MHB	.equ	0xf01f11bc	; MCS1 channel 3 memory high byte register
GTM_MCS1_CH3_PC	.equ	0xf01f11c0	; MCS1 channel 3 program counter register
GTM_MCS1_CH3_R0	.equ	0xf01f1180	; MCS1 channel 3 general purpose register 0
GTM_MCS1_CH3_R1	.equ	0xf01f1184	; MCS1 channel 3 general purpose register 1
GTM_MCS1_CH3_R2	.equ	0xf01f1188	; MCS1 channel 3 general purpose register 2
GTM_MCS1_CH3_R3	.equ	0xf01f118c	; MCS1 channel 3 general purpose register 3
GTM_MCS1_CH3_R4	.equ	0xf01f1190	; MCS1 channel 3 general purpose register 4
GTM_MCS1_CH3_R5	.equ	0xf01f1194	; MCS1 channel 3 general purpose register 5
GTM_MCS1_CH3_R6	.equ	0xf01f1198	; MCS1 channel 3 general purpose register 6
GTM_MCS1_CH3_R7	.equ	0xf01f119c	; MCS1 channel 3 general purpose register 7
GTM_MCS1_CH4_ACB	.equ	0xf01f1224	; MCS1 channel 4 ARU control Bit register
GTM_MCS1_CH4_CTRL	.equ	0xf01f1220	; MCS1 channel 4 control register
GTM_MCS1_CH4_EIRQ_EN	.equ	0xf01f1254	; MCS1 channel 4 error interrupt enable register
GTM_MCS1_CH4_IRQ_EN	.equ	0xf01f1248	; MCS1 channel 4 interrupt enable register
GTM_MCS1_CH4_IRQ_FORCINT	.equ	0xf01f124c	; MCS1 channel 4 force interrupt register
GTM_MCS1_CH4_IRQ_MODE	.equ	0xf01f1250	; MCS1 channel 4 IRQ mode configuration register
GTM_MCS1_CH4_IRQ_NOTIFY	.equ	0xf01f1244	; MCS1 channel 4 interrupt notification register
GTM_MCS1_CH4_MHB	.equ	0xf01f123c	; MCS1 channel 4 memory high byte register
GTM_MCS1_CH4_PC	.equ	0xf01f1240	; MCS1 channel 4 program counter register
GTM_MCS1_CH4_R0	.equ	0xf01f1200	; MCS1 channel 4 general purpose register 0
GTM_MCS1_CH4_R1	.equ	0xf01f1204	; MCS1 channel 4 general purpose register 1
GTM_MCS1_CH4_R2	.equ	0xf01f1208	; MCS1 channel 4 general purpose register 2
GTM_MCS1_CH4_R3	.equ	0xf01f120c	; MCS1 channel 4 general purpose register 3
GTM_MCS1_CH4_R4	.equ	0xf01f1210	; MCS1 channel 4 general purpose register 4
GTM_MCS1_CH4_R5	.equ	0xf01f1214	; MCS1 channel 4 general purpose register 5
GTM_MCS1_CH4_R6	.equ	0xf01f1218	; MCS1 channel 4 general purpose register 6
GTM_MCS1_CH4_R7	.equ	0xf01f121c	; MCS1 channel 4 general purpose register 7
GTM_MCS1_CH5_ACB	.equ	0xf01f12a4	; MCS1 channel 5 ARU control Bit register
GTM_MCS1_CH5_CTRL	.equ	0xf01f12a0	; MCS1 channel 5 control register
GTM_MCS1_CH5_EIRQ_EN	.equ	0xf01f12d4	; MCS1 channel 5 error interrupt enable register
GTM_MCS1_CH5_IRQ_EN	.equ	0xf01f12c8	; MCS1 channel 5 interrupt enable register
GTM_MCS1_CH5_IRQ_FORCINT	.equ	0xf01f12cc	; MCS1 channel 5 force interrupt register
GTM_MCS1_CH5_IRQ_MODE	.equ	0xf01f12d0	; MCS1 channel 5 IRQ mode configuration register
GTM_MCS1_CH5_IRQ_NOTIFY	.equ	0xf01f12c4	; MCS1 channel 5 interrupt notification register
GTM_MCS1_CH5_MHB	.equ	0xf01f12bc	; MCS1 channel 5 memory high byte register
GTM_MCS1_CH5_PC	.equ	0xf01f12c0	; MCS1 channel 5 program counter register
GTM_MCS1_CH5_R0	.equ	0xf01f1280	; MCS1 channel 5 general purpose register 0
GTM_MCS1_CH5_R1	.equ	0xf01f1284	; MCS1 channel 5 general purpose register 1
GTM_MCS1_CH5_R2	.equ	0xf01f1288	; MCS1 channel 5 general purpose register 2
GTM_MCS1_CH5_R3	.equ	0xf01f128c	; MCS1 channel 5 general purpose register 3
GTM_MCS1_CH5_R4	.equ	0xf01f1290	; MCS1 channel 5 general purpose register 4
GTM_MCS1_CH5_R5	.equ	0xf01f1294	; MCS1 channel 5 general purpose register 5
GTM_MCS1_CH5_R6	.equ	0xf01f1298	; MCS1 channel 5 general purpose register 6
GTM_MCS1_CH5_R7	.equ	0xf01f129c	; MCS1 channel 5 general purpose register 7
GTM_MCS1_CH6_ACB	.equ	0xf01f1324	; MCS1 channel 6 ARU control Bit register
GTM_MCS1_CH6_CTRL	.equ	0xf01f1320	; MCS1 channel 6 control register
GTM_MCS1_CH6_EIRQ_EN	.equ	0xf01f1354	; MCS1 channel 6 error interrupt enable register
GTM_MCS1_CH6_IRQ_EN	.equ	0xf01f1348	; MCS1 channel 6 interrupt enable register
GTM_MCS1_CH6_IRQ_FORCINT	.equ	0xf01f134c	; MCS1 channel 6 force interrupt register
GTM_MCS1_CH6_IRQ_MODE	.equ	0xf01f1350	; MCS1 channel 6 IRQ mode configuration register
GTM_MCS1_CH6_IRQ_NOTIFY	.equ	0xf01f1344	; MCS1 channel 6 interrupt notification register
GTM_MCS1_CH6_MHB	.equ	0xf01f133c	; MCS1 channel 6 memory high byte register
GTM_MCS1_CH6_PC	.equ	0xf01f1340	; MCS1 channel 6 program counter register
GTM_MCS1_CH6_R0	.equ	0xf01f1300	; MCS1 channel 6 general purpose register 0
GTM_MCS1_CH6_R1	.equ	0xf01f1304	; MCS1 channel 6 general purpose register 1
GTM_MCS1_CH6_R2	.equ	0xf01f1308	; MCS1 channel 6 general purpose register 2
GTM_MCS1_CH6_R3	.equ	0xf01f130c	; MCS1 channel 6 general purpose register 3
GTM_MCS1_CH6_R4	.equ	0xf01f1310	; MCS1 channel 6 general purpose register 4
GTM_MCS1_CH6_R5	.equ	0xf01f1314	; MCS1 channel 6 general purpose register 5
GTM_MCS1_CH6_R6	.equ	0xf01f1318	; MCS1 channel 6 general purpose register 6
GTM_MCS1_CH6_R7	.equ	0xf01f131c	; MCS1 channel 6 general purpose register 7
GTM_MCS1_CH7_ACB	.equ	0xf01f13a4	; MCS1 channel 7 ARU control Bit register
GTM_MCS1_CH7_CTRL	.equ	0xf01f13a0	; MCS1 channel 7 control register
GTM_MCS1_CH7_EIRQ_EN	.equ	0xf01f13d4	; MCS1 channel 7 error interrupt enable register
GTM_MCS1_CH7_IRQ_EN	.equ	0xf01f13c8	; MCS1 channel 7 interrupt enable register
GTM_MCS1_CH7_IRQ_FORCINT	.equ	0xf01f13cc	; MCS1 channel 7 force interrupt register
GTM_MCS1_CH7_IRQ_MODE	.equ	0xf01f13d0	; MCS1 channel 7 IRQ mode configuration register
GTM_MCS1_CH7_IRQ_NOTIFY	.equ	0xf01f13c4	; MCS1 channel 7 interrupt notification register
GTM_MCS1_CH7_MHB	.equ	0xf01f13bc	; MCS1 channel 7 memory high byte register
GTM_MCS1_CH7_PC	.equ	0xf01f13c0	; MCS1 channel 7 program counter register
GTM_MCS1_CH7_R0	.equ	0xf01f1380	; MCS1 channel 7 general purpose register 0
GTM_MCS1_CH7_R1	.equ	0xf01f1384	; MCS1 channel 7 general purpose register 1
GTM_MCS1_CH7_R2	.equ	0xf01f1388	; MCS1 channel 7 general purpose register 2
GTM_MCS1_CH7_R3	.equ	0xf01f138c	; MCS1 channel 7 general purpose register 3
GTM_MCS1_CH7_R4	.equ	0xf01f1390	; MCS1 channel 7 general purpose register 4
GTM_MCS1_CH7_R5	.equ	0xf01f1394	; MCS1 channel 7 general purpose register 5
GTM_MCS1_CH7_R6	.equ	0xf01f1398	; MCS1 channel 7 general purpose register 6
GTM_MCS1_CH7_R7	.equ	0xf01f139c	; MCS1 channel 7 general purpose register 7
GTM_MCS1_CTRG  	.equ	0xf01f1028	; MCS1 clear trigger control register
GTM_MCS1_CTRL_STAT	.equ	0xf01f1064	; MCS1 control and status register
GTM_MCS1_CWT   	.equ	0xf01f1070	; MCS1 cancel WURM instruction
GTM_MCS1_ERR   	.equ	0xf01f107c	; MCS1 error register
GTM_MCS1_REG_PROT	.equ	0xf01f1060	; MCS1 write protection register
GTM_MCS1_RESET 	.equ	0xf01f1068	; MCS1 reset register
GTM_MCS1_STRG  	.equ	0xf01f102c	; MCS1 set trigger control register
GTM_MCS2DPLL_DEB0	.equ	0xf0107800	; MCS to DPLL Data Exchange Buffer 0
GTM_MCS2DPLL_DEB1	.equ	0xf0107804	; MCS to DPLL Data Exchange Buffer 1
GTM_MCS2DPLL_DEB10	.equ	0xf0107828	; MCS to DPLL Data Exchange Buffer 10
GTM_MCS2DPLL_DEB11	.equ	0xf010782c	; MCS to DPLL Data Exchange Buffer 11
GTM_MCS2DPLL_DEB12	.equ	0xf0107830	; MCS to DPLL Data Exchange Buffer12
GTM_MCS2DPLL_DEB13	.equ	0xf0107834	; MCS to DPLL Data Exchange Buffer 13
GTM_MCS2DPLL_DEB14	.equ	0xf0107838	; MCS to DPLL Data Exchange Buffer 14
GTM_MCS2DPLL_DEB15	.equ	0xf010783c	; MCS to DPLL Data Exchange Buffer 15
GTM_MCS2DPLL_DEB2	.equ	0xf0107808	; MCS to DPLL Data Exchange Buffer 2
GTM_MCS2DPLL_DEB3	.equ	0xf010780c	; MCS to DPLL Data Exchange Buffer 3
GTM_MCS2DPLL_DEB4	.equ	0xf0107810	; MCS to DPLL Data Exchange Buffer 4
GTM_MCS2DPLL_DEB5	.equ	0xf0107814	; MCS to DPLL Data Exchange Buffer 5
GTM_MCS2DPLL_DEB6	.equ	0xf0107818	; MCS to DPLL Data Exchange Buffer 6
GTM_MCS2DPLL_DEB7	.equ	0xf010781c	; MCS to DPLL Data Exchange Buffer 7
GTM_MCS2DPLL_DEB8	.equ	0xf0107820	; MCS to DPLL Data Exchange Buffer 8
GTM_MCS2DPLL_DEB9	.equ	0xf0107824	; MCS to DPLL Data Exchange Buffer 9
GTM_MCS2_CAT   	.equ	0xf01f206c	; MCS2 cancel ARU transfer instruction
GTM_MCS2_CH0_ACB	.equ	0xf01f2024	; MCS2 channel 0 ARU control Bit register
GTM_MCS2_CH0_CTRL	.equ	0xf01f2020	; MCS2 channel 0 control register
GTM_MCS2_CH0_EIRQ_EN	.equ	0xf01f2054	; MCS2 channel 0 error interrupt enable register
GTM_MCS2_CH0_IRQ_EN	.equ	0xf01f2048	; MCS2 channel 0 interrupt enable register
GTM_MCS2_CH0_IRQ_FORCINT	.equ	0xf01f204c	; MCS2 channel 0 force interrupt register
GTM_MCS2_CH0_IRQ_MODE	.equ	0xf01f2050	; MCS2 channel 0 IRQ mode configuration register
GTM_MCS2_CH0_IRQ_NOTIFY	.equ	0xf01f2044	; MCS2 channel 0 interrupt notification register
GTM_MCS2_CH0_MHB	.equ	0xf01f203c	; MCS2 channel 0 memory high byte register
GTM_MCS2_CH0_PC	.equ	0xf01f2040	; MCS2 channel 0 program counter register
GTM_MCS2_CH0_R0	.equ	0xf01f2000	; MCS2 channel 0 general purpose register 0
GTM_MCS2_CH0_R1	.equ	0xf01f2004	; MCS2 channel 0 general purpose register 1
GTM_MCS2_CH0_R2	.equ	0xf01f2008	; MCS2 channel 0 general purpose register 2
GTM_MCS2_CH0_R3	.equ	0xf01f200c	; MCS2 channel 0 general purpose register 3
GTM_MCS2_CH0_R4	.equ	0xf01f2010	; MCS2 channel 0 general purpose register 4
GTM_MCS2_CH0_R5	.equ	0xf01f2014	; MCS2 channel 0 general purpose register 5
GTM_MCS2_CH0_R6	.equ	0xf01f2018	; MCS2 channel 0 general purpose register 6
GTM_MCS2_CH0_R7	.equ	0xf01f201c	; MCS2 channel 0 general purpose register 7
GTM_MCS2_CH1_ACB	.equ	0xf01f20a4	; MCS2 channel 1 ARU control Bit register
GTM_MCS2_CH1_CTRL	.equ	0xf01f20a0	; MCS2 channel 1 control register
GTM_MCS2_CH1_EIRQ_EN	.equ	0xf01f20d4	; MCS2 channel 1 error interrupt enable register
GTM_MCS2_CH1_IRQ_EN	.equ	0xf01f20c8	; MCS2 channel 1 interrupt enable register
GTM_MCS2_CH1_IRQ_FORCINT	.equ	0xf01f20cc	; MCS2 channel 1 force interrupt register
GTM_MCS2_CH1_IRQ_MODE	.equ	0xf01f20d0	; MCS2 channel 1 IRQ mode configuration register
GTM_MCS2_CH1_IRQ_NOTIFY	.equ	0xf01f20c4	; MCS2 channel 1 interrupt notification register
GTM_MCS2_CH1_MHB	.equ	0xf01f20bc	; MCS2 channel 1 memory high byte register
GTM_MCS2_CH1_PC	.equ	0xf01f20c0	; MCS2 channel 1 program counter register
GTM_MCS2_CH1_R0	.equ	0xf01f2080	; MCS2 channel 1 general purpose register 0
GTM_MCS2_CH1_R1	.equ	0xf01f2084	; MCS2 channel 1 general purpose register 1
GTM_MCS2_CH1_R2	.equ	0xf01f2088	; MCS2 channel 1 general purpose register 2
GTM_MCS2_CH1_R3	.equ	0xf01f208c	; MCS2 channel 1 general purpose register 3
GTM_MCS2_CH1_R4	.equ	0xf01f2090	; MCS2 channel 1 general purpose register 4
GTM_MCS2_CH1_R5	.equ	0xf01f2094	; MCS2 channel 1 general purpose register 5
GTM_MCS2_CH1_R6	.equ	0xf01f2098	; MCS2 channel 1 general purpose register 6
GTM_MCS2_CH1_R7	.equ	0xf01f209c	; MCS2 channel 1 general purpose register 7
GTM_MCS2_CH2_ACB	.equ	0xf01f2124	; MCS2 channel 2 ARU control Bit register
GTM_MCS2_CH2_CTRL	.equ	0xf01f2120	; MCS2 channel 2 control register
GTM_MCS2_CH2_EIRQ_EN	.equ	0xf01f2154	; MCS2 channel 2 error interrupt enable register
GTM_MCS2_CH2_IRQ_EN	.equ	0xf01f2148	; MCS2 channel 2 interrupt enable register
GTM_MCS2_CH2_IRQ_FORCINT	.equ	0xf01f214c	; MCS2 channel 2 force interrupt register
GTM_MCS2_CH2_IRQ_MODE	.equ	0xf01f2150	; MCS2 channel 2 IRQ mode configuration register
GTM_MCS2_CH2_IRQ_NOTIFY	.equ	0xf01f2144	; MCS2 channel 2 interrupt notification register
GTM_MCS2_CH2_MHB	.equ	0xf01f213c	; MCS2 channel 2 memory high byte register
GTM_MCS2_CH2_PC	.equ	0xf01f2140	; MCS2 channel 2 program counter register
GTM_MCS2_CH2_R0	.equ	0xf01f2100	; MCS2 channel 2 general purpose register 0
GTM_MCS2_CH2_R1	.equ	0xf01f2104	; MCS2 channel 2 general purpose register 1
GTM_MCS2_CH2_R2	.equ	0xf01f2108	; MCS2 channel 2 general purpose register 2
GTM_MCS2_CH2_R3	.equ	0xf01f210c	; MCS2 channel 2 general purpose register 3
GTM_MCS2_CH2_R4	.equ	0xf01f2110	; MCS2 channel 2 general purpose register 4
GTM_MCS2_CH2_R5	.equ	0xf01f2114	; MCS2 channel 2 general purpose register 5
GTM_MCS2_CH2_R6	.equ	0xf01f2118	; MCS2 channel 2 general purpose register 6
GTM_MCS2_CH2_R7	.equ	0xf01f211c	; MCS2 channel 2 general purpose register 7
GTM_MCS2_CH3_ACB	.equ	0xf01f21a4	; MCS2 channel 3 ARU control Bit register
GTM_MCS2_CH3_CTRL	.equ	0xf01f21a0	; MCS2 channel 3 control register
GTM_MCS2_CH3_EIRQ_EN	.equ	0xf01f21d4	; MCS2 channel 3 error interrupt enable register
GTM_MCS2_CH3_IRQ_EN	.equ	0xf01f21c8	; MCS2 channel 3 interrupt enable register
GTM_MCS2_CH3_IRQ_FORCINT	.equ	0xf01f21cc	; MCS2 channel 3 force interrupt register
GTM_MCS2_CH3_IRQ_MODE	.equ	0xf01f21d0	; MCS2 channel 3 IRQ mode configuration register
GTM_MCS2_CH3_IRQ_NOTIFY	.equ	0xf01f21c4	; MCS2 channel 3 interrupt notification register
GTM_MCS2_CH3_MHB	.equ	0xf01f21bc	; MCS2 channel 3 memory high byte register
GTM_MCS2_CH3_PC	.equ	0xf01f21c0	; MCS2 channel 3 program counter register
GTM_MCS2_CH3_R0	.equ	0xf01f2180	; MCS2 channel 3 general purpose register 0
GTM_MCS2_CH3_R1	.equ	0xf01f2184	; MCS2 channel 3 general purpose register 1
GTM_MCS2_CH3_R2	.equ	0xf01f2188	; MCS2 channel 3 general purpose register 2
GTM_MCS2_CH3_R3	.equ	0xf01f218c	; MCS2 channel 3 general purpose register 3
GTM_MCS2_CH3_R4	.equ	0xf01f2190	; MCS2 channel 3 general purpose register 4
GTM_MCS2_CH3_R5	.equ	0xf01f2194	; MCS2 channel 3 general purpose register 5
GTM_MCS2_CH3_R6	.equ	0xf01f2198	; MCS2 channel 3 general purpose register 6
GTM_MCS2_CH3_R7	.equ	0xf01f219c	; MCS2 channel 3 general purpose register 7
GTM_MCS2_CH4_ACB	.equ	0xf01f2224	; MCS2 channel 4 ARU control Bit register
GTM_MCS2_CH4_CTRL	.equ	0xf01f2220	; MCS2 channel 4 control register
GTM_MCS2_CH4_EIRQ_EN	.equ	0xf01f2254	; MCS2 channel 4 error interrupt enable register
GTM_MCS2_CH4_IRQ_EN	.equ	0xf01f2248	; MCS2 channel 4 interrupt enable register
GTM_MCS2_CH4_IRQ_FORCINT	.equ	0xf01f224c	; MCS2 channel 4 force interrupt register
GTM_MCS2_CH4_IRQ_MODE	.equ	0xf01f2250	; MCS2 channel 4 IRQ mode configuration register
GTM_MCS2_CH4_IRQ_NOTIFY	.equ	0xf01f2244	; MCS2 channel 4 interrupt notification register
GTM_MCS2_CH4_MHB	.equ	0xf01f223c	; MCS2 channel 4 memory high byte register
GTM_MCS2_CH4_PC	.equ	0xf01f2240	; MCS2 channel 4 program counter register
GTM_MCS2_CH4_R0	.equ	0xf01f2200	; MCS2 channel 4 general purpose register 0
GTM_MCS2_CH4_R1	.equ	0xf01f2204	; MCS2 channel 4 general purpose register 1
GTM_MCS2_CH4_R2	.equ	0xf01f2208	; MCS2 channel 4 general purpose register 2
GTM_MCS2_CH4_R3	.equ	0xf01f220c	; MCS2 channel 4 general purpose register 3
GTM_MCS2_CH4_R4	.equ	0xf01f2210	; MCS2 channel 4 general purpose register 4
GTM_MCS2_CH4_R5	.equ	0xf01f2214	; MCS2 channel 4 general purpose register 5
GTM_MCS2_CH4_R6	.equ	0xf01f2218	; MCS2 channel 4 general purpose register 6
GTM_MCS2_CH4_R7	.equ	0xf01f221c	; MCS2 channel 4 general purpose register 7
GTM_MCS2_CH5_ACB	.equ	0xf01f22a4	; MCS2 channel 5 ARU control Bit register
GTM_MCS2_CH5_CTRL	.equ	0xf01f22a0	; MCS2 channel 5 control register
GTM_MCS2_CH5_EIRQ_EN	.equ	0xf01f22d4	; MCS2 channel 5 error interrupt enable register
GTM_MCS2_CH5_IRQ_EN	.equ	0xf01f22c8	; MCS2 channel 5 interrupt enable register
GTM_MCS2_CH5_IRQ_FORCINT	.equ	0xf01f22cc	; MCS2 channel 5 force interrupt register
GTM_MCS2_CH5_IRQ_MODE	.equ	0xf01f22d0	; MCS2 channel 5 IRQ mode configuration register
GTM_MCS2_CH5_IRQ_NOTIFY	.equ	0xf01f22c4	; MCS2 channel 5 interrupt notification register
GTM_MCS2_CH5_MHB	.equ	0xf01f22bc	; MCS2 channel 5 memory high byte register
GTM_MCS2_CH5_PC	.equ	0xf01f22c0	; MCS2 channel 5 program counter register
GTM_MCS2_CH5_R0	.equ	0xf01f2280	; MCS2 channel 5 general purpose register 0
GTM_MCS2_CH5_R1	.equ	0xf01f2284	; MCS2 channel 5 general purpose register 1
GTM_MCS2_CH5_R2	.equ	0xf01f2288	; MCS2 channel 5 general purpose register 2
GTM_MCS2_CH5_R3	.equ	0xf01f228c	; MCS2 channel 5 general purpose register 3
GTM_MCS2_CH5_R4	.equ	0xf01f2290	; MCS2 channel 5 general purpose register 4
GTM_MCS2_CH5_R5	.equ	0xf01f2294	; MCS2 channel 5 general purpose register 5
GTM_MCS2_CH5_R6	.equ	0xf01f2298	; MCS2 channel 5 general purpose register 6
GTM_MCS2_CH5_R7	.equ	0xf01f229c	; MCS2 channel 5 general purpose register 7
GTM_MCS2_CH6_ACB	.equ	0xf01f2324	; MCS2 channel 6 ARU control Bit register
GTM_MCS2_CH6_CTRL	.equ	0xf01f2320	; MCS2 channel 6 control register
GTM_MCS2_CH6_EIRQ_EN	.equ	0xf01f2354	; MCS2 channel 6 error interrupt enable register
GTM_MCS2_CH6_IRQ_EN	.equ	0xf01f2348	; MCS2 channel 6 interrupt enable register
GTM_MCS2_CH6_IRQ_FORCINT	.equ	0xf01f234c	; MCS2 channel 6 force interrupt register
GTM_MCS2_CH6_IRQ_MODE	.equ	0xf01f2350	; MCS2 channel 6 IRQ mode configuration register
GTM_MCS2_CH6_IRQ_NOTIFY	.equ	0xf01f2344	; MCS2 channel 6 interrupt notification register
GTM_MCS2_CH6_MHB	.equ	0xf01f233c	; MCS2 channel 6 memory high byte register
GTM_MCS2_CH6_PC	.equ	0xf01f2340	; MCS2 channel 6 program counter register
GTM_MCS2_CH6_R0	.equ	0xf01f2300	; MCS2 channel 6 general purpose register 0
GTM_MCS2_CH6_R1	.equ	0xf01f2304	; MCS2 channel 6 general purpose register 1
GTM_MCS2_CH6_R2	.equ	0xf01f2308	; MCS2 channel 6 general purpose register 2
GTM_MCS2_CH6_R3	.equ	0xf01f230c	; MCS2 channel 6 general purpose register 3
GTM_MCS2_CH6_R4	.equ	0xf01f2310	; MCS2 channel 6 general purpose register 4
GTM_MCS2_CH6_R5	.equ	0xf01f2314	; MCS2 channel 6 general purpose register 5
GTM_MCS2_CH6_R6	.equ	0xf01f2318	; MCS2 channel 6 general purpose register 6
GTM_MCS2_CH6_R7	.equ	0xf01f231c	; MCS2 channel 6 general purpose register 7
GTM_MCS2_CH7_ACB	.equ	0xf01f23a4	; MCS2 channel 7 ARU control Bit register
GTM_MCS2_CH7_CTRL	.equ	0xf01f23a0	; MCS2 channel 7 control register
GTM_MCS2_CH7_EIRQ_EN	.equ	0xf01f23d4	; MCS2 channel 7 error interrupt enable register
GTM_MCS2_CH7_IRQ_EN	.equ	0xf01f23c8	; MCS2 channel 7 interrupt enable register
GTM_MCS2_CH7_IRQ_FORCINT	.equ	0xf01f23cc	; MCS2 channel 7 force interrupt register
GTM_MCS2_CH7_IRQ_MODE	.equ	0xf01f23d0	; MCS2 channel 7 IRQ mode configuration register
GTM_MCS2_CH7_IRQ_NOTIFY	.equ	0xf01f23c4	; MCS2 channel 7 interrupt notification register
GTM_MCS2_CH7_MHB	.equ	0xf01f23bc	; MCS2 channel 7 memory high byte register
GTM_MCS2_CH7_PC	.equ	0xf01f23c0	; MCS2 channel 7 program counter register
GTM_MCS2_CH7_R0	.equ	0xf01f2380	; MCS2 channel 7 general purpose register 0
GTM_MCS2_CH7_R1	.equ	0xf01f2384	; MCS2 channel 7 general purpose register 1
GTM_MCS2_CH7_R2	.equ	0xf01f2388	; MCS2 channel 7 general purpose register 2
GTM_MCS2_CH7_R3	.equ	0xf01f238c	; MCS2 channel 7 general purpose register 3
GTM_MCS2_CH7_R4	.equ	0xf01f2390	; MCS2 channel 7 general purpose register 4
GTM_MCS2_CH7_R5	.equ	0xf01f2394	; MCS2 channel 7 general purpose register 5
GTM_MCS2_CH7_R6	.equ	0xf01f2398	; MCS2 channel 7 general purpose register 6
GTM_MCS2_CH7_R7	.equ	0xf01f239c	; MCS2 channel 7 general purpose register 7
GTM_MCS2_CTRG  	.equ	0xf01f2028	; MCS2 clear trigger control register
GTM_MCS2_CTRL_STAT	.equ	0xf01f2064	; MCS2 control and status register
GTM_MCS2_CWT   	.equ	0xf01f2070	; MCS2 cancel WURM instruction
GTM_MCS2_ERR   	.equ	0xf01f207c	; MCS2 error register
GTM_MCS2_REG_PROT	.equ	0xf01f2060	; MCS2 write protection register
GTM_MCS2_RESET 	.equ	0xf01f2068	; MCS2 reset register
GTM_MCS2_STRG  	.equ	0xf01f202c	; MCS2 set trigger control register
GTM_MCS3_CAT   	.equ	0xf01f306c	; MCS3 cancel ARU transfer instruction
GTM_MCS3_CH0_ACB	.equ	0xf01f3024	; MCS3 channel 0 ARU control Bit register
GTM_MCS3_CH0_CTRL	.equ	0xf01f3020	; MCS3 channel 0 control register
GTM_MCS3_CH0_EIRQ_EN	.equ	0xf01f3054	; MCS3 channel 0 error interrupt enable register
GTM_MCS3_CH0_IRQ_EN	.equ	0xf01f3048	; MCS3 channel 0 interrupt enable register
GTM_MCS3_CH0_IRQ_FORCINT	.equ	0xf01f304c	; MCS3 channel 0 force interrupt register
GTM_MCS3_CH0_IRQ_MODE	.equ	0xf01f3050	; MCS3 channel 0 IRQ mode configuration register
GTM_MCS3_CH0_IRQ_NOTIFY	.equ	0xf01f3044	; MCS3 channel 0 interrupt notification register
GTM_MCS3_CH0_MHB	.equ	0xf01f303c	; MCS3 channel 0 memory high byte register
GTM_MCS3_CH0_PC	.equ	0xf01f3040	; MCS3 channel 0 program counter register
GTM_MCS3_CH0_R0	.equ	0xf01f3000	; MCS3 channel 0 general purpose register 0
GTM_MCS3_CH0_R1	.equ	0xf01f3004	; MCS3 channel 0 general purpose register 1
GTM_MCS3_CH0_R2	.equ	0xf01f3008	; MCS3 channel 0 general purpose register 2
GTM_MCS3_CH0_R3	.equ	0xf01f300c	; MCS3 channel 0 general purpose register 3
GTM_MCS3_CH0_R4	.equ	0xf01f3010	; MCS3 channel 0 general purpose register 4
GTM_MCS3_CH0_R5	.equ	0xf01f3014	; MCS3 channel 0 general purpose register 5
GTM_MCS3_CH0_R6	.equ	0xf01f3018	; MCS3 channel 0 general purpose register 6
GTM_MCS3_CH0_R7	.equ	0xf01f301c	; MCS3 channel 0 general purpose register 7
GTM_MCS3_CH1_ACB	.equ	0xf01f30a4	; MCS3 channel 1 ARU control Bit register
GTM_MCS3_CH1_CTRL	.equ	0xf01f30a0	; MCS3 channel 1 control register
GTM_MCS3_CH1_EIRQ_EN	.equ	0xf01f30d4	; MCS3 channel 1 error interrupt enable register
GTM_MCS3_CH1_IRQ_EN	.equ	0xf01f30c8	; MCS3 channel 1 interrupt enable register
GTM_MCS3_CH1_IRQ_FORCINT	.equ	0xf01f30cc	; MCS3 channel 1 force interrupt register
GTM_MCS3_CH1_IRQ_MODE	.equ	0xf01f30d0	; MCS3 channel 1 IRQ mode configuration register
GTM_MCS3_CH1_IRQ_NOTIFY	.equ	0xf01f30c4	; MCS3 channel 1 interrupt notification register
GTM_MCS3_CH1_MHB	.equ	0xf01f30bc	; MCS3 channel 1 memory high byte register
GTM_MCS3_CH1_PC	.equ	0xf01f30c0	; MCS3 channel 1 program counter register
GTM_MCS3_CH1_R0	.equ	0xf01f3080	; MCS3 channel 1 general purpose register 0
GTM_MCS3_CH1_R1	.equ	0xf01f3084	; MCS3 channel 1 general purpose register 1
GTM_MCS3_CH1_R2	.equ	0xf01f3088	; MCS3 channel 1 general purpose register 2
GTM_MCS3_CH1_R3	.equ	0xf01f308c	; MCS3 channel 1 general purpose register 3
GTM_MCS3_CH1_R4	.equ	0xf01f3090	; MCS3 channel 1 general purpose register 4
GTM_MCS3_CH1_R5	.equ	0xf01f3094	; MCS3 channel 1 general purpose register 5
GTM_MCS3_CH1_R6	.equ	0xf01f3098	; MCS3 channel 1 general purpose register 6
GTM_MCS3_CH1_R7	.equ	0xf01f309c	; MCS3 channel 1 general purpose register 7
GTM_MCS3_CH2_ACB	.equ	0xf01f3124	; MCS3 channel 2 ARU control Bit register
GTM_MCS3_CH2_CTRL	.equ	0xf01f3120	; MCS3 channel 2 control register
GTM_MCS3_CH2_EIRQ_EN	.equ	0xf01f3154	; MCS3 channel 2 error interrupt enable register
GTM_MCS3_CH2_IRQ_EN	.equ	0xf01f3148	; MCS3 channel 2 interrupt enable register
GTM_MCS3_CH2_IRQ_FORCINT	.equ	0xf01f314c	; MCS3 channel 2 force interrupt register
GTM_MCS3_CH2_IRQ_MODE	.equ	0xf01f3150	; MCS3 channel 2 IRQ mode configuration register
GTM_MCS3_CH2_IRQ_NOTIFY	.equ	0xf01f3144	; MCS3 channel 2 interrupt notification register
GTM_MCS3_CH2_MHB	.equ	0xf01f313c	; MCS3 channel 2 memory high byte register
GTM_MCS3_CH2_PC	.equ	0xf01f3140	; MCS3 channel 2 program counter register
GTM_MCS3_CH2_R0	.equ	0xf01f3100	; MCS3 channel 2 general purpose register 0
GTM_MCS3_CH2_R1	.equ	0xf01f3104	; MCS3 channel 2 general purpose register 1
GTM_MCS3_CH2_R2	.equ	0xf01f3108	; MCS3 channel 2 general purpose register 2
GTM_MCS3_CH2_R3	.equ	0xf01f310c	; MCS3 channel 2 general purpose register 3
GTM_MCS3_CH2_R4	.equ	0xf01f3110	; MCS3 channel 2 general purpose register 4
GTM_MCS3_CH2_R5	.equ	0xf01f3114	; MCS3 channel 2 general purpose register 5
GTM_MCS3_CH2_R6	.equ	0xf01f3118	; MCS3 channel 2 general purpose register 6
GTM_MCS3_CH2_R7	.equ	0xf01f311c	; MCS3 channel 2 general purpose register 7
GTM_MCS3_CH3_ACB	.equ	0xf01f31a4	; MCS3 channel 3 ARU control Bit register
GTM_MCS3_CH3_CTRL	.equ	0xf01f31a0	; MCS3 channel 3 control register
GTM_MCS3_CH3_EIRQ_EN	.equ	0xf01f31d4	; MCS3 channel 3 error interrupt enable register
GTM_MCS3_CH3_IRQ_EN	.equ	0xf01f31c8	; MCS3 channel 3 interrupt enable register
GTM_MCS3_CH3_IRQ_FORCINT	.equ	0xf01f31cc	; MCS3 channel 3 force interrupt register
GTM_MCS3_CH3_IRQ_MODE	.equ	0xf01f31d0	; MCS3 channel 3 IRQ mode configuration register
GTM_MCS3_CH3_IRQ_NOTIFY	.equ	0xf01f31c4	; MCS3 channel 3 interrupt notification register
GTM_MCS3_CH3_MHB	.equ	0xf01f31bc	; MCS3 channel 3 memory high byte register
GTM_MCS3_CH3_PC	.equ	0xf01f31c0	; MCS3 channel 3 program counter register
GTM_MCS3_CH3_R0	.equ	0xf01f3180	; MCS3 channel 3 general purpose register 0
GTM_MCS3_CH3_R1	.equ	0xf01f3184	; MCS3 channel 3 general purpose register 1
GTM_MCS3_CH3_R2	.equ	0xf01f3188	; MCS3 channel 3 general purpose register 2
GTM_MCS3_CH3_R3	.equ	0xf01f318c	; MCS3 channel 3 general purpose register 3
GTM_MCS3_CH3_R4	.equ	0xf01f3190	; MCS3 channel 3 general purpose register 4
GTM_MCS3_CH3_R5	.equ	0xf01f3194	; MCS3 channel 3 general purpose register 5
GTM_MCS3_CH3_R6	.equ	0xf01f3198	; MCS3 channel 3 general purpose register 6
GTM_MCS3_CH3_R7	.equ	0xf01f319c	; MCS3 channel 3 general purpose register 7
GTM_MCS3_CH4_ACB	.equ	0xf01f3224	; MCS3 channel 4 ARU control Bit register
GTM_MCS3_CH4_CTRL	.equ	0xf01f3220	; MCS3 channel 4 control register
GTM_MCS3_CH4_EIRQ_EN	.equ	0xf01f3254	; MCS3 channel 4 error interrupt enable register
GTM_MCS3_CH4_IRQ_EN	.equ	0xf01f3248	; MCS3 channel 4 interrupt enable register
GTM_MCS3_CH4_IRQ_FORCINT	.equ	0xf01f324c	; MCS3 channel 4 force interrupt register
GTM_MCS3_CH4_IRQ_MODE	.equ	0xf01f3250	; MCS3 channel 4 IRQ mode configuration register
GTM_MCS3_CH4_IRQ_NOTIFY	.equ	0xf01f3244	; MCS3 channel 4 interrupt notification register
GTM_MCS3_CH4_MHB	.equ	0xf01f323c	; MCS3 channel 4 memory high byte register
GTM_MCS3_CH4_PC	.equ	0xf01f3240	; MCS3 channel 4 program counter register
GTM_MCS3_CH4_R0	.equ	0xf01f3200	; MCS3 channel 4 general purpose register 0
GTM_MCS3_CH4_R1	.equ	0xf01f3204	; MCS3 channel 4 general purpose register 1
GTM_MCS3_CH4_R2	.equ	0xf01f3208	; MCS3 channel 4 general purpose register 2
GTM_MCS3_CH4_R3	.equ	0xf01f320c	; MCS3 channel 4 general purpose register 3
GTM_MCS3_CH4_R4	.equ	0xf01f3210	; MCS3 channel 4 general purpose register 4
GTM_MCS3_CH4_R5	.equ	0xf01f3214	; MCS3 channel 4 general purpose register 5
GTM_MCS3_CH4_R6	.equ	0xf01f3218	; MCS3 channel 4 general purpose register 6
GTM_MCS3_CH4_R7	.equ	0xf01f321c	; MCS3 channel 4 general purpose register 7
GTM_MCS3_CH5_ACB	.equ	0xf01f32a4	; MCS3 channel 5 ARU control Bit register
GTM_MCS3_CH5_CTRL	.equ	0xf01f32a0	; MCS3 channel 5 control register
GTM_MCS3_CH5_EIRQ_EN	.equ	0xf01f32d4	; MCS3 channel 5 error interrupt enable register
GTM_MCS3_CH5_IRQ_EN	.equ	0xf01f32c8	; MCS3 channel 5 interrupt enable register
GTM_MCS3_CH5_IRQ_FORCINT	.equ	0xf01f32cc	; MCS3 channel 5 force interrupt register
GTM_MCS3_CH5_IRQ_MODE	.equ	0xf01f32d0	; MCS3 channel 5 IRQ mode configuration register
GTM_MCS3_CH5_IRQ_NOTIFY	.equ	0xf01f32c4	; MCS3 channel 5 interrupt notification register
GTM_MCS3_CH5_MHB	.equ	0xf01f32bc	; MCS3 channel 5 memory high byte register
GTM_MCS3_CH5_PC	.equ	0xf01f32c0	; MCS3 channel 5 program counter register
GTM_MCS3_CH5_R0	.equ	0xf01f3280	; MCS3 channel 5 general purpose register 0
GTM_MCS3_CH5_R1	.equ	0xf01f3284	; MCS3 channel 5 general purpose register 1
GTM_MCS3_CH5_R2	.equ	0xf01f3288	; MCS3 channel 5 general purpose register 2
GTM_MCS3_CH5_R3	.equ	0xf01f328c	; MCS3 channel 5 general purpose register 3
GTM_MCS3_CH5_R4	.equ	0xf01f3290	; MCS3 channel 5 general purpose register 4
GTM_MCS3_CH5_R5	.equ	0xf01f3294	; MCS3 channel 5 general purpose register 5
GTM_MCS3_CH5_R6	.equ	0xf01f3298	; MCS3 channel 5 general purpose register 6
GTM_MCS3_CH5_R7	.equ	0xf01f329c	; MCS3 channel 5 general purpose register 7
GTM_MCS3_CH6_ACB	.equ	0xf01f3324	; MCS3 channel 6 ARU control Bit register
GTM_MCS3_CH6_CTRL	.equ	0xf01f3320	; MCS3 channel 6 control register
GTM_MCS3_CH6_EIRQ_EN	.equ	0xf01f3354	; MCS3 channel 6 error interrupt enable register
GTM_MCS3_CH6_IRQ_EN	.equ	0xf01f3348	; MCS3 channel 6 interrupt enable register
GTM_MCS3_CH6_IRQ_FORCINT	.equ	0xf01f334c	; MCS3 channel 6 force interrupt register
GTM_MCS3_CH6_IRQ_MODE	.equ	0xf01f3350	; MCS3 channel 6 IRQ mode configuration register
GTM_MCS3_CH6_IRQ_NOTIFY	.equ	0xf01f3344	; MCS3 channel 6 interrupt notification register
GTM_MCS3_CH6_MHB	.equ	0xf01f333c	; MCS3 channel 6 memory high byte register
GTM_MCS3_CH6_PC	.equ	0xf01f3340	; MCS3 channel 6 program counter register
GTM_MCS3_CH6_R0	.equ	0xf01f3300	; MCS3 channel 6 general purpose register 0
GTM_MCS3_CH6_R1	.equ	0xf01f3304	; MCS3 channel 6 general purpose register 1
GTM_MCS3_CH6_R2	.equ	0xf01f3308	; MCS3 channel 6 general purpose register 2
GTM_MCS3_CH6_R3	.equ	0xf01f330c	; MCS3 channel 6 general purpose register 3
GTM_MCS3_CH6_R4	.equ	0xf01f3310	; MCS3 channel 6 general purpose register 4
GTM_MCS3_CH6_R5	.equ	0xf01f3314	; MCS3 channel 6 general purpose register 5
GTM_MCS3_CH6_R6	.equ	0xf01f3318	; MCS3 channel 6 general purpose register 6
GTM_MCS3_CH6_R7	.equ	0xf01f331c	; MCS3 channel 6 general purpose register 7
GTM_MCS3_CH7_ACB	.equ	0xf01f33a4	; MCS3 channel 7 ARU control Bit register
GTM_MCS3_CH7_CTRL	.equ	0xf01f33a0	; MCS3 channel 7 control register
GTM_MCS3_CH7_EIRQ_EN	.equ	0xf01f33d4	; MCS3 channel 7 error interrupt enable register
GTM_MCS3_CH7_IRQ_EN	.equ	0xf01f33c8	; MCS3 channel 7 interrupt enable register
GTM_MCS3_CH7_IRQ_FORCINT	.equ	0xf01f33cc	; MCS3 channel 7 force interrupt register
GTM_MCS3_CH7_IRQ_MODE	.equ	0xf01f33d0	; MCS3 channel 7 IRQ mode configuration register
GTM_MCS3_CH7_IRQ_NOTIFY	.equ	0xf01f33c4	; MCS3 channel 7 interrupt notification register
GTM_MCS3_CH7_MHB	.equ	0xf01f33bc	; MCS3 channel 7 memory high byte register
GTM_MCS3_CH7_PC	.equ	0xf01f33c0	; MCS3 channel 7 program counter register
GTM_MCS3_CH7_R0	.equ	0xf01f3380	; MCS3 channel 7 general purpose register 0
GTM_MCS3_CH7_R1	.equ	0xf01f3384	; MCS3 channel 7 general purpose register 1
GTM_MCS3_CH7_R2	.equ	0xf01f3388	; MCS3 channel 7 general purpose register 2
GTM_MCS3_CH7_R3	.equ	0xf01f338c	; MCS3 channel 7 general purpose register 3
GTM_MCS3_CH7_R4	.equ	0xf01f3390	; MCS3 channel 7 general purpose register 4
GTM_MCS3_CH7_R5	.equ	0xf01f3394	; MCS3 channel 7 general purpose register 5
GTM_MCS3_CH7_R6	.equ	0xf01f3398	; MCS3 channel 7 general purpose register 6
GTM_MCS3_CH7_R7	.equ	0xf01f339c	; MCS3 channel 7 general purpose register 7
GTM_MCS3_CTRG  	.equ	0xf01f3028	; MCS3 clear trigger control register
GTM_MCS3_CTRL_STAT	.equ	0xf01f3064	; MCS3 control and status register
GTM_MCS3_CWT   	.equ	0xf01f3070	; MCS3 cancel WURM instruction
GTM_MCS3_ERR   	.equ	0xf01f307c	; MCS3 error register
GTM_MCS3_REG_PROT	.equ	0xf01f3060	; MCS3 write protection register
GTM_MCS3_RESET 	.equ	0xf01f3068	; MCS3 reset register
GTM_MCS3_STRG  	.equ	0xf01f302c	; MCS3 set trigger control register
GTM_MCS4_CAT   	.equ	0xf01f406c	; MCS4 cancel ARU transfer instruction
GTM_MCS4_CH0_ACB	.equ	0xf01f4024	; MCS4 channel 0 ARU control Bit register
GTM_MCS4_CH0_CTRL	.equ	0xf01f4020	; MCS4 channel 0 control register
GTM_MCS4_CH0_EIRQ_EN	.equ	0xf01f4054	; MCS4 channel 0 error interrupt enable register
GTM_MCS4_CH0_IRQ_EN	.equ	0xf01f4048	; MCS4 channel 0 interrupt enable register
GTM_MCS4_CH0_IRQ_FORCINT	.equ	0xf01f404c	; MCS4 channel 0 force interrupt register
GTM_MCS4_CH0_IRQ_MODE	.equ	0xf01f4050	; MCS4 channel 0 IRQ mode configuration register
GTM_MCS4_CH0_IRQ_NOTIFY	.equ	0xf01f4044	; MCS4 channel 0 interrupt notification register
GTM_MCS4_CH0_MHB	.equ	0xf01f403c	; MCS4 channel 0 memory high byte register
GTM_MCS4_CH0_PC	.equ	0xf01f4040	; MCS4 channel 0 program counter register
GTM_MCS4_CH0_R0	.equ	0xf01f4000	; MCS4 channel 0 general purpose register 0
GTM_MCS4_CH0_R1	.equ	0xf01f4004	; MCS4 channel 0 general purpose register 1
GTM_MCS4_CH0_R2	.equ	0xf01f4008	; MCS4 channel 0 general purpose register 2
GTM_MCS4_CH0_R3	.equ	0xf01f400c	; MCS4 channel 0 general purpose register 3
GTM_MCS4_CH0_R4	.equ	0xf01f4010	; MCS4 channel 0 general purpose register 4
GTM_MCS4_CH0_R5	.equ	0xf01f4014	; MCS4 channel 0 general purpose register 5
GTM_MCS4_CH0_R6	.equ	0xf01f4018	; MCS4 channel 0 general purpose register 6
GTM_MCS4_CH0_R7	.equ	0xf01f401c	; MCS4 channel 0 general purpose register 7
GTM_MCS4_CH1_ACB	.equ	0xf01f40a4	; MCS4 channel 1 ARU control Bit register
GTM_MCS4_CH1_CTRL	.equ	0xf01f40a0	; MCS4 channel 1 control register
GTM_MCS4_CH1_EIRQ_EN	.equ	0xf01f40d4	; MCS4 channel 1 error interrupt enable register
GTM_MCS4_CH1_IRQ_EN	.equ	0xf01f40c8	; MCS4 channel 1 interrupt enable register
GTM_MCS4_CH1_IRQ_FORCINT	.equ	0xf01f40cc	; MCS4 channel 1 force interrupt register
GTM_MCS4_CH1_IRQ_MODE	.equ	0xf01f40d0	; MCS4 channel 1 IRQ mode configuration register
GTM_MCS4_CH1_IRQ_NOTIFY	.equ	0xf01f40c4	; MCS4 channel 1 interrupt notification register
GTM_MCS4_CH1_MHB	.equ	0xf01f40bc	; MCS4 channel 1 memory high byte register
GTM_MCS4_CH1_PC	.equ	0xf01f40c0	; MCS4 channel 1 program counter register
GTM_MCS4_CH1_R0	.equ	0xf01f4080	; MCS4 channel 1 general purpose register 0
GTM_MCS4_CH1_R1	.equ	0xf01f4084	; MCS4 channel 1 general purpose register 1
GTM_MCS4_CH1_R2	.equ	0xf01f4088	; MCS4 channel 1 general purpose register 2
GTM_MCS4_CH1_R3	.equ	0xf01f408c	; MCS4 channel 1 general purpose register 3
GTM_MCS4_CH1_R4	.equ	0xf01f4090	; MCS4 channel 1 general purpose register 4
GTM_MCS4_CH1_R5	.equ	0xf01f4094	; MCS4 channel 1 general purpose register 5
GTM_MCS4_CH1_R6	.equ	0xf01f4098	; MCS4 channel 1 general purpose register 6
GTM_MCS4_CH1_R7	.equ	0xf01f409c	; MCS4 channel 1 general purpose register 7
GTM_MCS4_CH2_ACB	.equ	0xf01f4124	; MCS4 channel 2 ARU control Bit register
GTM_MCS4_CH2_CTRL	.equ	0xf01f4120	; MCS4 channel 2 control register
GTM_MCS4_CH2_EIRQ_EN	.equ	0xf01f4154	; MCS4 channel 2 error interrupt enable register
GTM_MCS4_CH2_IRQ_EN	.equ	0xf01f4148	; MCS4 channel 2 interrupt enable register
GTM_MCS4_CH2_IRQ_FORCINT	.equ	0xf01f414c	; MCS4 channel 2 force interrupt register
GTM_MCS4_CH2_IRQ_MODE	.equ	0xf01f4150	; MCS4 channel 2 IRQ mode configuration register
GTM_MCS4_CH2_IRQ_NOTIFY	.equ	0xf01f4144	; MCS4 channel 2 interrupt notification register
GTM_MCS4_CH2_MHB	.equ	0xf01f413c	; MCS4 channel 2 memory high byte register
GTM_MCS4_CH2_PC	.equ	0xf01f4140	; MCS4 channel 2 program counter register
GTM_MCS4_CH2_R0	.equ	0xf01f4100	; MCS4 channel 2 general purpose register 0
GTM_MCS4_CH2_R1	.equ	0xf01f4104	; MCS4 channel 2 general purpose register 1
GTM_MCS4_CH2_R2	.equ	0xf01f4108	; MCS4 channel 2 general purpose register 2
GTM_MCS4_CH2_R3	.equ	0xf01f410c	; MCS4 channel 2 general purpose register 3
GTM_MCS4_CH2_R4	.equ	0xf01f4110	; MCS4 channel 2 general purpose register 4
GTM_MCS4_CH2_R5	.equ	0xf01f4114	; MCS4 channel 2 general purpose register 5
GTM_MCS4_CH2_R6	.equ	0xf01f4118	; MCS4 channel 2 general purpose register 6
GTM_MCS4_CH2_R7	.equ	0xf01f411c	; MCS4 channel 2 general purpose register 7
GTM_MCS4_CH3_ACB	.equ	0xf01f41a4	; MCS4 channel 3 ARU control Bit register
GTM_MCS4_CH3_CTRL	.equ	0xf01f41a0	; MCS4 channel 3 control register
GTM_MCS4_CH3_EIRQ_EN	.equ	0xf01f41d4	; MCS4 channel 3 error interrupt enable register
GTM_MCS4_CH3_IRQ_EN	.equ	0xf01f41c8	; MCS4 channel 3 interrupt enable register
GTM_MCS4_CH3_IRQ_FORCINT	.equ	0xf01f41cc	; MCS4 channel 3 force interrupt register
GTM_MCS4_CH3_IRQ_MODE	.equ	0xf01f41d0	; MCS4 channel 3 IRQ mode configuration register
GTM_MCS4_CH3_IRQ_NOTIFY	.equ	0xf01f41c4	; MCS4 channel 3 interrupt notification register
GTM_MCS4_CH3_MHB	.equ	0xf01f41bc	; MCS4 channel 3 memory high byte register
GTM_MCS4_CH3_PC	.equ	0xf01f41c0	; MCS4 channel 3 program counter register
GTM_MCS4_CH3_R0	.equ	0xf01f4180	; MCS4 channel 3 general purpose register 0
GTM_MCS4_CH3_R1	.equ	0xf01f4184	; MCS4 channel 3 general purpose register 1
GTM_MCS4_CH3_R2	.equ	0xf01f4188	; MCS4 channel 3 general purpose register 2
GTM_MCS4_CH3_R3	.equ	0xf01f418c	; MCS4 channel 3 general purpose register 3
GTM_MCS4_CH3_R4	.equ	0xf01f4190	; MCS4 channel 3 general purpose register 4
GTM_MCS4_CH3_R5	.equ	0xf01f4194	; MCS4 channel 3 general purpose register 5
GTM_MCS4_CH3_R6	.equ	0xf01f4198	; MCS4 channel 3 general purpose register 6
GTM_MCS4_CH3_R7	.equ	0xf01f419c	; MCS4 channel 3 general purpose register 7
GTM_MCS4_CH4_ACB	.equ	0xf01f4224	; MCS4 channel 4 ARU control Bit register
GTM_MCS4_CH4_CTRL	.equ	0xf01f4220	; MCS4 channel 4 control register
GTM_MCS4_CH4_EIRQ_EN	.equ	0xf01f4254	; MCS4 channel 4 error interrupt enable register
GTM_MCS4_CH4_IRQ_EN	.equ	0xf01f4248	; MCS4 channel 4 interrupt enable register
GTM_MCS4_CH4_IRQ_FORCINT	.equ	0xf01f424c	; MCS4 channel 4 force interrupt register
GTM_MCS4_CH4_IRQ_MODE	.equ	0xf01f4250	; MCS4 channel 4 IRQ mode configuration register
GTM_MCS4_CH4_IRQ_NOTIFY	.equ	0xf01f4244	; MCS4 channel 4 interrupt notification register
GTM_MCS4_CH4_MHB	.equ	0xf01f423c	; MCS4 channel 4 memory high byte register
GTM_MCS4_CH4_PC	.equ	0xf01f4240	; MCS4 channel 4 program counter register
GTM_MCS4_CH4_R0	.equ	0xf01f4200	; MCS4 channel 4 general purpose register 0
GTM_MCS4_CH4_R1	.equ	0xf01f4204	; MCS4 channel 4 general purpose register 1
GTM_MCS4_CH4_R2	.equ	0xf01f4208	; MCS4 channel 4 general purpose register 2
GTM_MCS4_CH4_R3	.equ	0xf01f420c	; MCS4 channel 4 general purpose register 3
GTM_MCS4_CH4_R4	.equ	0xf01f4210	; MCS4 channel 4 general purpose register 4
GTM_MCS4_CH4_R5	.equ	0xf01f4214	; MCS4 channel 4 general purpose register 5
GTM_MCS4_CH4_R6	.equ	0xf01f4218	; MCS4 channel 4 general purpose register 6
GTM_MCS4_CH4_R7	.equ	0xf01f421c	; MCS4 channel 4 general purpose register 7
GTM_MCS4_CH5_ACB	.equ	0xf01f42a4	; MCS4 channel 5 ARU control Bit register
GTM_MCS4_CH5_CTRL	.equ	0xf01f42a0	; MCS4 channel 5 control register
GTM_MCS4_CH5_EIRQ_EN	.equ	0xf01f42d4	; MCS4 channel 5 error interrupt enable register
GTM_MCS4_CH5_IRQ_EN	.equ	0xf01f42c8	; MCS4 channel 5 interrupt enable register
GTM_MCS4_CH5_IRQ_FORCINT	.equ	0xf01f42cc	; MCS4 channel 5 force interrupt register
GTM_MCS4_CH5_IRQ_MODE	.equ	0xf01f42d0	; MCS4 channel 5 IRQ mode configuration register
GTM_MCS4_CH5_IRQ_NOTIFY	.equ	0xf01f42c4	; MCS4 channel 5 interrupt notification register
GTM_MCS4_CH5_MHB	.equ	0xf01f42bc	; MCS4 channel 5 memory high byte register
GTM_MCS4_CH5_PC	.equ	0xf01f42c0	; MCS4 channel 5 program counter register
GTM_MCS4_CH5_R0	.equ	0xf01f4280	; MCS4 channel 5 general purpose register 0
GTM_MCS4_CH5_R1	.equ	0xf01f4284	; MCS4 channel 5 general purpose register 1
GTM_MCS4_CH5_R2	.equ	0xf01f4288	; MCS4 channel 5 general purpose register 2
GTM_MCS4_CH5_R3	.equ	0xf01f428c	; MCS4 channel 5 general purpose register 3
GTM_MCS4_CH5_R4	.equ	0xf01f4290	; MCS4 channel 5 general purpose register 4
GTM_MCS4_CH5_R5	.equ	0xf01f4294	; MCS4 channel 5 general purpose register 5
GTM_MCS4_CH5_R6	.equ	0xf01f4298	; MCS4 channel 5 general purpose register 6
GTM_MCS4_CH5_R7	.equ	0xf01f429c	; MCS4 channel 5 general purpose register 7
GTM_MCS4_CH6_ACB	.equ	0xf01f4324	; MCS4 channel 6 ARU control Bit register
GTM_MCS4_CH6_CTRL	.equ	0xf01f4320	; MCS4 channel 6 control register
GTM_MCS4_CH6_EIRQ_EN	.equ	0xf01f4354	; MCS4 channel 6 error interrupt enable register
GTM_MCS4_CH6_IRQ_EN	.equ	0xf01f4348	; MCS4 channel 6 interrupt enable register
GTM_MCS4_CH6_IRQ_FORCINT	.equ	0xf01f434c	; MCS4 channel 6 force interrupt register
GTM_MCS4_CH6_IRQ_MODE	.equ	0xf01f4350	; MCS4 channel 6 IRQ mode configuration register
GTM_MCS4_CH6_IRQ_NOTIFY	.equ	0xf01f4344	; MCS4 channel 6 interrupt notification register
GTM_MCS4_CH6_MHB	.equ	0xf01f433c	; MCS4 channel 6 memory high byte register
GTM_MCS4_CH6_PC	.equ	0xf01f4340	; MCS4 channel 6 program counter register
GTM_MCS4_CH6_R0	.equ	0xf01f4300	; MCS4 channel 6 general purpose register 0
GTM_MCS4_CH6_R1	.equ	0xf01f4304	; MCS4 channel 6 general purpose register 1
GTM_MCS4_CH6_R2	.equ	0xf01f4308	; MCS4 channel 6 general purpose register 2
GTM_MCS4_CH6_R3	.equ	0xf01f430c	; MCS4 channel 6 general purpose register 3
GTM_MCS4_CH6_R4	.equ	0xf01f4310	; MCS4 channel 6 general purpose register 4
GTM_MCS4_CH6_R5	.equ	0xf01f4314	; MCS4 channel 6 general purpose register 5
GTM_MCS4_CH6_R6	.equ	0xf01f4318	; MCS4 channel 6 general purpose register 6
GTM_MCS4_CH6_R7	.equ	0xf01f431c	; MCS4 channel 6 general purpose register 7
GTM_MCS4_CH7_ACB	.equ	0xf01f43a4	; MCS4 channel 7 ARU control Bit register
GTM_MCS4_CH7_CTRL	.equ	0xf01f43a0	; MCS4 channel 7 control register
GTM_MCS4_CH7_EIRQ_EN	.equ	0xf01f43d4	; MCS4 channel 7 error interrupt enable register
GTM_MCS4_CH7_IRQ_EN	.equ	0xf01f43c8	; MCS4 channel 7 interrupt enable register
GTM_MCS4_CH7_IRQ_FORCINT	.equ	0xf01f43cc	; MCS4 channel 7 force interrupt register
GTM_MCS4_CH7_IRQ_MODE	.equ	0xf01f43d0	; MCS4 channel 7 IRQ mode configuration register
GTM_MCS4_CH7_IRQ_NOTIFY	.equ	0xf01f43c4	; MCS4 channel 7 interrupt notification register
GTM_MCS4_CH7_MHB	.equ	0xf01f43bc	; MCS4 channel 7 memory high byte register
GTM_MCS4_CH7_PC	.equ	0xf01f43c0	; MCS4 channel 7 program counter register
GTM_MCS4_CH7_R0	.equ	0xf01f4380	; MCS4 channel 7 general purpose register 0
GTM_MCS4_CH7_R1	.equ	0xf01f4384	; MCS4 channel 7 general purpose register 1
GTM_MCS4_CH7_R2	.equ	0xf01f4388	; MCS4 channel 7 general purpose register 2
GTM_MCS4_CH7_R3	.equ	0xf01f438c	; MCS4 channel 7 general purpose register 3
GTM_MCS4_CH7_R4	.equ	0xf01f4390	; MCS4 channel 7 general purpose register 4
GTM_MCS4_CH7_R5	.equ	0xf01f4394	; MCS4 channel 7 general purpose register 5
GTM_MCS4_CH7_R6	.equ	0xf01f4398	; MCS4 channel 7 general purpose register 6
GTM_MCS4_CH7_R7	.equ	0xf01f439c	; MCS4 channel 7 general purpose register 7
GTM_MCS4_CTRG  	.equ	0xf01f4028	; MCS4 clear trigger control register
GTM_MCS4_CTRL_STAT	.equ	0xf01f4064	; MCS4 control and status register
GTM_MCS4_CWT   	.equ	0xf01f4070	; MCS4 cancel WURM instruction
GTM_MCS4_ERR   	.equ	0xf01f407c	; MCS4 error register
GTM_MCS4_REG_PROT	.equ	0xf01f4060	; MCS4 write protection register
GTM_MCS4_RESET 	.equ	0xf01f4068	; MCS4 reset register
GTM_MCS4_STRG  	.equ	0xf01f402c	; MCS4 set trigger control register
GTM_MCS5_CAT   	.equ	0xf01f506c	; MCS5 cancel ARU transfer instruction
GTM_MCS5_CH0_ACB	.equ	0xf01f5024	; MCS5 channel 0 ARU control Bit register
GTM_MCS5_CH0_CTRL	.equ	0xf01f5020	; MCS5 channel 0 control register
GTM_MCS5_CH0_EIRQ_EN	.equ	0xf01f5054	; MCS5 channel 0 error interrupt enable register
GTM_MCS5_CH0_IRQ_EN	.equ	0xf01f5048	; MCS5 channel 0 interrupt enable register
GTM_MCS5_CH0_IRQ_FORCINT	.equ	0xf01f504c	; MCS5 channel 0 force interrupt register
GTM_MCS5_CH0_IRQ_MODE	.equ	0xf01f5050	; MCS5 channel 0 IRQ mode configuration register
GTM_MCS5_CH0_IRQ_NOTIFY	.equ	0xf01f5044	; MCS5 channel 0 interrupt notification register
GTM_MCS5_CH0_MHB	.equ	0xf01f503c	; MCS5 channel 0 memory high byte register
GTM_MCS5_CH0_PC	.equ	0xf01f5040	; MCS5 channel 0 program counter register
GTM_MCS5_CH0_R0	.equ	0xf01f5000	; MCS5 channel 0 general purpose register 0
GTM_MCS5_CH0_R1	.equ	0xf01f5004	; MCS5 channel 0 general purpose register 1
GTM_MCS5_CH0_R2	.equ	0xf01f5008	; MCS5 channel 0 general purpose register 2
GTM_MCS5_CH0_R3	.equ	0xf01f500c	; MCS5 channel 0 general purpose register 3
GTM_MCS5_CH0_R4	.equ	0xf01f5010	; MCS5 channel 0 general purpose register 4
GTM_MCS5_CH0_R5	.equ	0xf01f5014	; MCS5 channel 0 general purpose register 5
GTM_MCS5_CH0_R6	.equ	0xf01f5018	; MCS5 channel 0 general purpose register 6
GTM_MCS5_CH0_R7	.equ	0xf01f501c	; MCS5 channel 0 general purpose register 7
GTM_MCS5_CH1_ACB	.equ	0xf01f50a4	; MCS5 channel 1 ARU control Bit register
GTM_MCS5_CH1_CTRL	.equ	0xf01f50a0	; MCS5 channel 1 control register
GTM_MCS5_CH1_EIRQ_EN	.equ	0xf01f50d4	; MCS5 channel 1 error interrupt enable register
GTM_MCS5_CH1_IRQ_EN	.equ	0xf01f50c8	; MCS5 channel 1 interrupt enable register
GTM_MCS5_CH1_IRQ_FORCINT	.equ	0xf01f50cc	; MCS5 channel 1 force interrupt register
GTM_MCS5_CH1_IRQ_MODE	.equ	0xf01f50d0	; MCS5 channel 1 IRQ mode configuration register
GTM_MCS5_CH1_IRQ_NOTIFY	.equ	0xf01f50c4	; MCS5 channel 1 interrupt notification register
GTM_MCS5_CH1_MHB	.equ	0xf01f50bc	; MCS5 channel 1 memory high byte register
GTM_MCS5_CH1_PC	.equ	0xf01f50c0	; MCS5 channel 1 program counter register
GTM_MCS5_CH1_R0	.equ	0xf01f5080	; MCS5 channel 1 general purpose register 0
GTM_MCS5_CH1_R1	.equ	0xf01f5084	; MCS5 channel 1 general purpose register 1
GTM_MCS5_CH1_R2	.equ	0xf01f5088	; MCS5 channel 1 general purpose register 2
GTM_MCS5_CH1_R3	.equ	0xf01f508c	; MCS5 channel 1 general purpose register 3
GTM_MCS5_CH1_R4	.equ	0xf01f5090	; MCS5 channel 1 general purpose register 4
GTM_MCS5_CH1_R5	.equ	0xf01f5094	; MCS5 channel 1 general purpose register 5
GTM_MCS5_CH1_R6	.equ	0xf01f5098	; MCS5 channel 1 general purpose register 6
GTM_MCS5_CH1_R7	.equ	0xf01f509c	; MCS5 channel 1 general purpose register 7
GTM_MCS5_CH2_ACB	.equ	0xf01f5124	; MCS5 channel 2 ARU control Bit register
GTM_MCS5_CH2_CTRL	.equ	0xf01f5120	; MCS5 channel 2 control register
GTM_MCS5_CH2_EIRQ_EN	.equ	0xf01f5154	; MCS5 channel 2 error interrupt enable register
GTM_MCS5_CH2_IRQ_EN	.equ	0xf01f5148	; MCS5 channel 2 interrupt enable register
GTM_MCS5_CH2_IRQ_FORCINT	.equ	0xf01f514c	; MCS5 channel 2 force interrupt register
GTM_MCS5_CH2_IRQ_MODE	.equ	0xf01f5150	; MCS5 channel 2 IRQ mode configuration register
GTM_MCS5_CH2_IRQ_NOTIFY	.equ	0xf01f5144	; MCS5 channel 2 interrupt notification register
GTM_MCS5_CH2_MHB	.equ	0xf01f513c	; MCS5 channel 2 memory high byte register
GTM_MCS5_CH2_PC	.equ	0xf01f5140	; MCS5 channel 2 program counter register
GTM_MCS5_CH2_R0	.equ	0xf01f5100	; MCS5 channel 2 general purpose register 0
GTM_MCS5_CH2_R1	.equ	0xf01f5104	; MCS5 channel 2 general purpose register 1
GTM_MCS5_CH2_R2	.equ	0xf01f5108	; MCS5 channel 2 general purpose register 2
GTM_MCS5_CH2_R3	.equ	0xf01f510c	; MCS5 channel 2 general purpose register 3
GTM_MCS5_CH2_R4	.equ	0xf01f5110	; MCS5 channel 2 general purpose register 4
GTM_MCS5_CH2_R5	.equ	0xf01f5114	; MCS5 channel 2 general purpose register 5
GTM_MCS5_CH2_R6	.equ	0xf01f5118	; MCS5 channel 2 general purpose register 6
GTM_MCS5_CH2_R7	.equ	0xf01f511c	; MCS5 channel 2 general purpose register 7
GTM_MCS5_CH3_ACB	.equ	0xf01f51a4	; MCS5 channel 3 ARU control Bit register
GTM_MCS5_CH3_CTRL	.equ	0xf01f51a0	; MCS5 channel 3 control register
GTM_MCS5_CH3_EIRQ_EN	.equ	0xf01f51d4	; MCS5 channel 3 error interrupt enable register
GTM_MCS5_CH3_IRQ_EN	.equ	0xf01f51c8	; MCS5 channel 3 interrupt enable register
GTM_MCS5_CH3_IRQ_FORCINT	.equ	0xf01f51cc	; MCS5 channel 3 force interrupt register
GTM_MCS5_CH3_IRQ_MODE	.equ	0xf01f51d0	; MCS5 channel 3 IRQ mode configuration register
GTM_MCS5_CH3_IRQ_NOTIFY	.equ	0xf01f51c4	; MCS5 channel 3 interrupt notification register
GTM_MCS5_CH3_MHB	.equ	0xf01f51bc	; MCS5 channel 3 memory high byte register
GTM_MCS5_CH3_PC	.equ	0xf01f51c0	; MCS5 channel 3 program counter register
GTM_MCS5_CH3_R0	.equ	0xf01f5180	; MCS5 channel 3 general purpose register 0
GTM_MCS5_CH3_R1	.equ	0xf01f5184	; MCS5 channel 3 general purpose register 1
GTM_MCS5_CH3_R2	.equ	0xf01f5188	; MCS5 channel 3 general purpose register 2
GTM_MCS5_CH3_R3	.equ	0xf01f518c	; MCS5 channel 3 general purpose register 3
GTM_MCS5_CH3_R4	.equ	0xf01f5190	; MCS5 channel 3 general purpose register 4
GTM_MCS5_CH3_R5	.equ	0xf01f5194	; MCS5 channel 3 general purpose register 5
GTM_MCS5_CH3_R6	.equ	0xf01f5198	; MCS5 channel 3 general purpose register 6
GTM_MCS5_CH3_R7	.equ	0xf01f519c	; MCS5 channel 3 general purpose register 7
GTM_MCS5_CH4_ACB	.equ	0xf01f5224	; MCS5 channel 4 ARU control Bit register
GTM_MCS5_CH4_CTRL	.equ	0xf01f5220	; MCS5 channel 4 control register
GTM_MCS5_CH4_EIRQ_EN	.equ	0xf01f5254	; MCS5 channel 4 error interrupt enable register
GTM_MCS5_CH4_IRQ_EN	.equ	0xf01f5248	; MCS5 channel 4 interrupt enable register
GTM_MCS5_CH4_IRQ_FORCINT	.equ	0xf01f524c	; MCS5 channel 4 force interrupt register
GTM_MCS5_CH4_IRQ_MODE	.equ	0xf01f5250	; MCS5 channel 4 IRQ mode configuration register
GTM_MCS5_CH4_IRQ_NOTIFY	.equ	0xf01f5244	; MCS5 channel 4 interrupt notification register
GTM_MCS5_CH4_MHB	.equ	0xf01f523c	; MCS5 channel 4 memory high byte register
GTM_MCS5_CH4_PC	.equ	0xf01f5240	; MCS5 channel 4 program counter register
GTM_MCS5_CH4_R0	.equ	0xf01f5200	; MCS5 channel 4 general purpose register 0
GTM_MCS5_CH4_R1	.equ	0xf01f5204	; MCS5 channel 4 general purpose register 1
GTM_MCS5_CH4_R2	.equ	0xf01f5208	; MCS5 channel 4 general purpose register 2
GTM_MCS5_CH4_R3	.equ	0xf01f520c	; MCS5 channel 4 general purpose register 3
GTM_MCS5_CH4_R4	.equ	0xf01f5210	; MCS5 channel 4 general purpose register 4
GTM_MCS5_CH4_R5	.equ	0xf01f5214	; MCS5 channel 4 general purpose register 5
GTM_MCS5_CH4_R6	.equ	0xf01f5218	; MCS5 channel 4 general purpose register 6
GTM_MCS5_CH4_R7	.equ	0xf01f521c	; MCS5 channel 4 general purpose register 7
GTM_MCS5_CH5_ACB	.equ	0xf01f52a4	; MCS5 channel 5 ARU control Bit register
GTM_MCS5_CH5_CTRL	.equ	0xf01f52a0	; MCS5 channel 5 control register
GTM_MCS5_CH5_EIRQ_EN	.equ	0xf01f52d4	; MCS5 channel 5 error interrupt enable register
GTM_MCS5_CH5_IRQ_EN	.equ	0xf01f52c8	; MCS5 channel 5 interrupt enable register
GTM_MCS5_CH5_IRQ_FORCINT	.equ	0xf01f52cc	; MCS5 channel 5 force interrupt register
GTM_MCS5_CH5_IRQ_MODE	.equ	0xf01f52d0	; MCS5 channel 5 IRQ mode configuration register
GTM_MCS5_CH5_IRQ_NOTIFY	.equ	0xf01f52c4	; MCS5 channel 5 interrupt notification register
GTM_MCS5_CH5_MHB	.equ	0xf01f52bc	; MCS5 channel 5 memory high byte register
GTM_MCS5_CH5_PC	.equ	0xf01f52c0	; MCS5 channel 5 program counter register
GTM_MCS5_CH5_R0	.equ	0xf01f5280	; MCS5 channel 5 general purpose register 0
GTM_MCS5_CH5_R1	.equ	0xf01f5284	; MCS5 channel 5 general purpose register 1
GTM_MCS5_CH5_R2	.equ	0xf01f5288	; MCS5 channel 5 general purpose register 2
GTM_MCS5_CH5_R3	.equ	0xf01f528c	; MCS5 channel 5 general purpose register 3
GTM_MCS5_CH5_R4	.equ	0xf01f5290	; MCS5 channel 5 general purpose register 4
GTM_MCS5_CH5_R5	.equ	0xf01f5294	; MCS5 channel 5 general purpose register 5
GTM_MCS5_CH5_R6	.equ	0xf01f5298	; MCS5 channel 5 general purpose register 6
GTM_MCS5_CH5_R7	.equ	0xf01f529c	; MCS5 channel 5 general purpose register 7
GTM_MCS5_CH6_ACB	.equ	0xf01f5324	; MCS5 channel 6 ARU control Bit register
GTM_MCS5_CH6_CTRL	.equ	0xf01f5320	; MCS5 channel 6 control register
GTM_MCS5_CH6_EIRQ_EN	.equ	0xf01f5354	; MCS5 channel 6 error interrupt enable register
GTM_MCS5_CH6_IRQ_EN	.equ	0xf01f5348	; MCS5 channel 6 interrupt enable register
GTM_MCS5_CH6_IRQ_FORCINT	.equ	0xf01f534c	; MCS5 channel 6 force interrupt register
GTM_MCS5_CH6_IRQ_MODE	.equ	0xf01f5350	; MCS5 channel 6 IRQ mode configuration register
GTM_MCS5_CH6_IRQ_NOTIFY	.equ	0xf01f5344	; MCS5 channel 6 interrupt notification register
GTM_MCS5_CH6_MHB	.equ	0xf01f533c	; MCS5 channel 6 memory high byte register
GTM_MCS5_CH6_PC	.equ	0xf01f5340	; MCS5 channel 6 program counter register
GTM_MCS5_CH6_R0	.equ	0xf01f5300	; MCS5 channel 6 general purpose register 0
GTM_MCS5_CH6_R1	.equ	0xf01f5304	; MCS5 channel 6 general purpose register 1
GTM_MCS5_CH6_R2	.equ	0xf01f5308	; MCS5 channel 6 general purpose register 2
GTM_MCS5_CH6_R3	.equ	0xf01f530c	; MCS5 channel 6 general purpose register 3
GTM_MCS5_CH6_R4	.equ	0xf01f5310	; MCS5 channel 6 general purpose register 4
GTM_MCS5_CH6_R5	.equ	0xf01f5314	; MCS5 channel 6 general purpose register 5
GTM_MCS5_CH6_R6	.equ	0xf01f5318	; MCS5 channel 6 general purpose register 6
GTM_MCS5_CH6_R7	.equ	0xf01f531c	; MCS5 channel 6 general purpose register 7
GTM_MCS5_CH7_ACB	.equ	0xf01f53a4	; MCS5 channel 7 ARU control Bit register
GTM_MCS5_CH7_CTRL	.equ	0xf01f53a0	; MCS5 channel 7 control register
GTM_MCS5_CH7_EIRQ_EN	.equ	0xf01f53d4	; MCS5 channel 7 error interrupt enable register
GTM_MCS5_CH7_IRQ_EN	.equ	0xf01f53c8	; MCS5 channel 7 interrupt enable register
GTM_MCS5_CH7_IRQ_FORCINT	.equ	0xf01f53cc	; MCS5 channel 7 force interrupt register
GTM_MCS5_CH7_IRQ_MODE	.equ	0xf01f53d0	; MCS5 channel 7 IRQ mode configuration register
GTM_MCS5_CH7_IRQ_NOTIFY	.equ	0xf01f53c4	; MCS5 channel 7 interrupt notification register
GTM_MCS5_CH7_MHB	.equ	0xf01f53bc	; MCS5 channel 7 memory high byte register
GTM_MCS5_CH7_PC	.equ	0xf01f53c0	; MCS5 channel 7 program counter register
GTM_MCS5_CH7_R0	.equ	0xf01f5380	; MCS5 channel 7 general purpose register 0
GTM_MCS5_CH7_R1	.equ	0xf01f5384	; MCS5 channel 7 general purpose register 1
GTM_MCS5_CH7_R2	.equ	0xf01f5388	; MCS5 channel 7 general purpose register 2
GTM_MCS5_CH7_R3	.equ	0xf01f538c	; MCS5 channel 7 general purpose register 3
GTM_MCS5_CH7_R4	.equ	0xf01f5390	; MCS5 channel 7 general purpose register 4
GTM_MCS5_CH7_R5	.equ	0xf01f5394	; MCS5 channel 7 general purpose register 5
GTM_MCS5_CH7_R6	.equ	0xf01f5398	; MCS5 channel 7 general purpose register 6
GTM_MCS5_CH7_R7	.equ	0xf01f539c	; MCS5 channel 7 general purpose register 7
GTM_MCS5_CTRG  	.equ	0xf01f5028	; MCS5 clear trigger control register
GTM_MCS5_CTRL_STAT	.equ	0xf01f5064	; MCS5 control and status register
GTM_MCS5_CWT   	.equ	0xf01f5070	; MCS5 cancel WURM instruction
GTM_MCS5_ERR   	.equ	0xf01f507c	; MCS5 error register
GTM_MCS5_REG_PROT	.equ	0xf01f5060	; MCS5 write protection register
GTM_MCS5_RESET 	.equ	0xf01f5068	; MCS5 reset register
GTM_MCS5_STRG  	.equ	0xf01f502c	; MCS5 set trigger control register
GTM_MCS6_CAT   	.equ	0xf01f606c	; MCS6 cancel ARU transfer instruction
GTM_MCS6_CH0_ACB	.equ	0xf01f6024	; MCS6 channel 0 ARU control Bit register
GTM_MCS6_CH0_CTRL	.equ	0xf01f6020	; MCS6 channel 0 control register
GTM_MCS6_CH0_EIRQ_EN	.equ	0xf01f6054	; MCS6 channel 0 error interrupt enable register
GTM_MCS6_CH0_IRQ_EN	.equ	0xf01f6048	; MCS6 channel 0 interrupt enable register
GTM_MCS6_CH0_IRQ_FORCINT	.equ	0xf01f604c	; MCS6 channel 0 force interrupt register
GTM_MCS6_CH0_IRQ_MODE	.equ	0xf01f6050	; MCS6 channel 0 IRQ mode configuration register
GTM_MCS6_CH0_IRQ_NOTIFY	.equ	0xf01f6044	; MCS6 channel 0 interrupt notification register
GTM_MCS6_CH0_MHB	.equ	0xf01f603c	; MCS6 channel 0 memory high byte register
GTM_MCS6_CH0_PC	.equ	0xf01f6040	; MCS6 channel 0 program counter register
GTM_MCS6_CH0_R0	.equ	0xf01f6000	; MCS6 channel 0 general purpose register 0
GTM_MCS6_CH0_R1	.equ	0xf01f6004	; MCS6 channel 0 general purpose register 1
GTM_MCS6_CH0_R2	.equ	0xf01f6008	; MCS6 channel 0 general purpose register 2
GTM_MCS6_CH0_R3	.equ	0xf01f600c	; MCS6 channel 0 general purpose register 3
GTM_MCS6_CH0_R4	.equ	0xf01f6010	; MCS6 channel 0 general purpose register 4
GTM_MCS6_CH0_R5	.equ	0xf01f6014	; MCS6 channel 0 general purpose register 5
GTM_MCS6_CH0_R6	.equ	0xf01f6018	; MCS6 channel 0 general purpose register 6
GTM_MCS6_CH0_R7	.equ	0xf01f601c	; MCS6 channel 0 general purpose register 7
GTM_MCS6_CH1_ACB	.equ	0xf01f60a4	; MCS6 channel 1 ARU control Bit register
GTM_MCS6_CH1_CTRL	.equ	0xf01f60a0	; MCS6 channel 1 control register
GTM_MCS6_CH1_EIRQ_EN	.equ	0xf01f60d4	; MCS6 channel 1 error interrupt enable register
GTM_MCS6_CH1_IRQ_EN	.equ	0xf01f60c8	; MCS6 channel 1 interrupt enable register
GTM_MCS6_CH1_IRQ_FORCINT	.equ	0xf01f60cc	; MCS6 channel 1 force interrupt register
GTM_MCS6_CH1_IRQ_MODE	.equ	0xf01f60d0	; MCS6 channel 1 IRQ mode configuration register
GTM_MCS6_CH1_IRQ_NOTIFY	.equ	0xf01f60c4	; MCS6 channel 1 interrupt notification register
GTM_MCS6_CH1_MHB	.equ	0xf01f60bc	; MCS6 channel 1 memory high byte register
GTM_MCS6_CH1_PC	.equ	0xf01f60c0	; MCS6 channel 1 program counter register
GTM_MCS6_CH1_R0	.equ	0xf01f6080	; MCS6 channel 1 general purpose register 0
GTM_MCS6_CH1_R1	.equ	0xf01f6084	; MCS6 channel 1 general purpose register 1
GTM_MCS6_CH1_R2	.equ	0xf01f6088	; MCS6 channel 1 general purpose register 2
GTM_MCS6_CH1_R3	.equ	0xf01f608c	; MCS6 channel 1 general purpose register 3
GTM_MCS6_CH1_R4	.equ	0xf01f6090	; MCS6 channel 1 general purpose register 4
GTM_MCS6_CH1_R5	.equ	0xf01f6094	; MCS6 channel 1 general purpose register 5
GTM_MCS6_CH1_R6	.equ	0xf01f6098	; MCS6 channel 1 general purpose register 6
GTM_MCS6_CH1_R7	.equ	0xf01f609c	; MCS6 channel 1 general purpose register 7
GTM_MCS6_CH2_ACB	.equ	0xf01f6124	; MCS6 channel 2 ARU control Bit register
GTM_MCS6_CH2_CTRL	.equ	0xf01f6120	; MCS6 channel 2 control register
GTM_MCS6_CH2_EIRQ_EN	.equ	0xf01f6154	; MCS6 channel 2 error interrupt enable register
GTM_MCS6_CH2_IRQ_EN	.equ	0xf01f6148	; MCS6 channel 2 interrupt enable register
GTM_MCS6_CH2_IRQ_FORCINT	.equ	0xf01f614c	; MCS6 channel 2 force interrupt register
GTM_MCS6_CH2_IRQ_MODE	.equ	0xf01f6150	; MCS6 channel 2 IRQ mode configuration register
GTM_MCS6_CH2_IRQ_NOTIFY	.equ	0xf01f6144	; MCS6 channel 2 interrupt notification register
GTM_MCS6_CH2_MHB	.equ	0xf01f613c	; MCS6 channel 2 memory high byte register
GTM_MCS6_CH2_PC	.equ	0xf01f6140	; MCS6 channel 2 program counter register
GTM_MCS6_CH2_R0	.equ	0xf01f6100	; MCS6 channel 2 general purpose register 0
GTM_MCS6_CH2_R1	.equ	0xf01f6104	; MCS6 channel 2 general purpose register 1
GTM_MCS6_CH2_R2	.equ	0xf01f6108	; MCS6 channel 2 general purpose register 2
GTM_MCS6_CH2_R3	.equ	0xf01f610c	; MCS6 channel 2 general purpose register 3
GTM_MCS6_CH2_R4	.equ	0xf01f6110	; MCS6 channel 2 general purpose register 4
GTM_MCS6_CH2_R5	.equ	0xf01f6114	; MCS6 channel 2 general purpose register 5
GTM_MCS6_CH2_R6	.equ	0xf01f6118	; MCS6 channel 2 general purpose register 6
GTM_MCS6_CH2_R7	.equ	0xf01f611c	; MCS6 channel 2 general purpose register 7
GTM_MCS6_CH3_ACB	.equ	0xf01f61a4	; MCS6 channel 3 ARU control Bit register
GTM_MCS6_CH3_CTRL	.equ	0xf01f61a0	; MCS6 channel 3 control register
GTM_MCS6_CH3_EIRQ_EN	.equ	0xf01f61d4	; MCS6 channel 3 error interrupt enable register
GTM_MCS6_CH3_IRQ_EN	.equ	0xf01f61c8	; MCS6 channel 3 interrupt enable register
GTM_MCS6_CH3_IRQ_FORCINT	.equ	0xf01f61cc	; MCS6 channel 3 force interrupt register
GTM_MCS6_CH3_IRQ_MODE	.equ	0xf01f61d0	; MCS6 channel 3 IRQ mode configuration register
GTM_MCS6_CH3_IRQ_NOTIFY	.equ	0xf01f61c4	; MCS6 channel 3 interrupt notification register
GTM_MCS6_CH3_MHB	.equ	0xf01f61bc	; MCS6 channel 3 memory high byte register
GTM_MCS6_CH3_PC	.equ	0xf01f61c0	; MCS6 channel 3 program counter register
GTM_MCS6_CH3_R0	.equ	0xf01f6180	; MCS6 channel 3 general purpose register 0
GTM_MCS6_CH3_R1	.equ	0xf01f6184	; MCS6 channel 3 general purpose register 1
GTM_MCS6_CH3_R2	.equ	0xf01f6188	; MCS6 channel 3 general purpose register 2
GTM_MCS6_CH3_R3	.equ	0xf01f618c	; MCS6 channel 3 general purpose register 3
GTM_MCS6_CH3_R4	.equ	0xf01f6190	; MCS6 channel 3 general purpose register 4
GTM_MCS6_CH3_R5	.equ	0xf01f6194	; MCS6 channel 3 general purpose register 5
GTM_MCS6_CH3_R6	.equ	0xf01f6198	; MCS6 channel 3 general purpose register 6
GTM_MCS6_CH3_R7	.equ	0xf01f619c	; MCS6 channel 3 general purpose register 7
GTM_MCS6_CH4_ACB	.equ	0xf01f6224	; MCS6 channel 4 ARU control Bit register
GTM_MCS6_CH4_CTRL	.equ	0xf01f6220	; MCS6 channel 4 control register
GTM_MCS6_CH4_EIRQ_EN	.equ	0xf01f6254	; MCS6 channel 4 error interrupt enable register
GTM_MCS6_CH4_IRQ_EN	.equ	0xf01f6248	; MCS6 channel 4 interrupt enable register
GTM_MCS6_CH4_IRQ_FORCINT	.equ	0xf01f624c	; MCS6 channel 4 force interrupt register
GTM_MCS6_CH4_IRQ_MODE	.equ	0xf01f6250	; MCS6 channel 4 IRQ mode configuration register
GTM_MCS6_CH4_IRQ_NOTIFY	.equ	0xf01f6244	; MCS6 channel 4 interrupt notification register
GTM_MCS6_CH4_MHB	.equ	0xf01f623c	; MCS6 channel 4 memory high byte register
GTM_MCS6_CH4_PC	.equ	0xf01f6240	; MCS6 channel 4 program counter register
GTM_MCS6_CH4_R0	.equ	0xf01f6200	; MCS6 channel 4 general purpose register 0
GTM_MCS6_CH4_R1	.equ	0xf01f6204	; MCS6 channel 4 general purpose register 1
GTM_MCS6_CH4_R2	.equ	0xf01f6208	; MCS6 channel 4 general purpose register 2
GTM_MCS6_CH4_R3	.equ	0xf01f620c	; MCS6 channel 4 general purpose register 3
GTM_MCS6_CH4_R4	.equ	0xf01f6210	; MCS6 channel 4 general purpose register 4
GTM_MCS6_CH4_R5	.equ	0xf01f6214	; MCS6 channel 4 general purpose register 5
GTM_MCS6_CH4_R6	.equ	0xf01f6218	; MCS6 channel 4 general purpose register 6
GTM_MCS6_CH4_R7	.equ	0xf01f621c	; MCS6 channel 4 general purpose register 7
GTM_MCS6_CH5_ACB	.equ	0xf01f62a4	; MCS6 channel 5 ARU control Bit register
GTM_MCS6_CH5_CTRL	.equ	0xf01f62a0	; MCS6 channel 5 control register
GTM_MCS6_CH5_EIRQ_EN	.equ	0xf01f62d4	; MCS6 channel 5 error interrupt enable register
GTM_MCS6_CH5_IRQ_EN	.equ	0xf01f62c8	; MCS6 channel 5 interrupt enable register
GTM_MCS6_CH5_IRQ_FORCINT	.equ	0xf01f62cc	; MCS6 channel 5 force interrupt register
GTM_MCS6_CH5_IRQ_MODE	.equ	0xf01f62d0	; MCS6 channel 5 IRQ mode configuration register
GTM_MCS6_CH5_IRQ_NOTIFY	.equ	0xf01f62c4	; MCS6 channel 5 interrupt notification register
GTM_MCS6_CH5_MHB	.equ	0xf01f62bc	; MCS6 channel 5 memory high byte register
GTM_MCS6_CH5_PC	.equ	0xf01f62c0	; MCS6 channel 5 program counter register
GTM_MCS6_CH5_R0	.equ	0xf01f6280	; MCS6 channel 5 general purpose register 0
GTM_MCS6_CH5_R1	.equ	0xf01f6284	; MCS6 channel 5 general purpose register 1
GTM_MCS6_CH5_R2	.equ	0xf01f6288	; MCS6 channel 5 general purpose register 2
GTM_MCS6_CH5_R3	.equ	0xf01f628c	; MCS6 channel 5 general purpose register 3
GTM_MCS6_CH5_R4	.equ	0xf01f6290	; MCS6 channel 5 general purpose register 4
GTM_MCS6_CH5_R5	.equ	0xf01f6294	; MCS6 channel 5 general purpose register 5
GTM_MCS6_CH5_R6	.equ	0xf01f6298	; MCS6 channel 5 general purpose register 6
GTM_MCS6_CH5_R7	.equ	0xf01f629c	; MCS6 channel 5 general purpose register 7
GTM_MCS6_CH6_ACB	.equ	0xf01f6324	; MCS6 channel 6 ARU control Bit register
GTM_MCS6_CH6_CTRL	.equ	0xf01f6320	; MCS6 channel 6 control register
GTM_MCS6_CH6_EIRQ_EN	.equ	0xf01f6354	; MCS6 channel 6 error interrupt enable register
GTM_MCS6_CH6_IRQ_EN	.equ	0xf01f6348	; MCS6 channel 6 interrupt enable register
GTM_MCS6_CH6_IRQ_FORCINT	.equ	0xf01f634c	; MCS6 channel 6 force interrupt register
GTM_MCS6_CH6_IRQ_MODE	.equ	0xf01f6350	; MCS6 channel 6 IRQ mode configuration register
GTM_MCS6_CH6_IRQ_NOTIFY	.equ	0xf01f6344	; MCS6 channel 6 interrupt notification register
GTM_MCS6_CH6_MHB	.equ	0xf01f633c	; MCS6 channel 6 memory high byte register
GTM_MCS6_CH6_PC	.equ	0xf01f6340	; MCS6 channel 6 program counter register
GTM_MCS6_CH6_R0	.equ	0xf01f6300	; MCS6 channel 6 general purpose register 0
GTM_MCS6_CH6_R1	.equ	0xf01f6304	; MCS6 channel 6 general purpose register 1
GTM_MCS6_CH6_R2	.equ	0xf01f6308	; MCS6 channel 6 general purpose register 2
GTM_MCS6_CH6_R3	.equ	0xf01f630c	; MCS6 channel 6 general purpose register 3
GTM_MCS6_CH6_R4	.equ	0xf01f6310	; MCS6 channel 6 general purpose register 4
GTM_MCS6_CH6_R5	.equ	0xf01f6314	; MCS6 channel 6 general purpose register 5
GTM_MCS6_CH6_R6	.equ	0xf01f6318	; MCS6 channel 6 general purpose register 6
GTM_MCS6_CH6_R7	.equ	0xf01f631c	; MCS6 channel 6 general purpose register 7
GTM_MCS6_CH7_ACB	.equ	0xf01f63a4	; MCS6 channel 7 ARU control Bit register
GTM_MCS6_CH7_CTRL	.equ	0xf01f63a0	; MCS6 channel 7 control register
GTM_MCS6_CH7_EIRQ_EN	.equ	0xf01f63d4	; MCS6 channel 7 error interrupt enable register
GTM_MCS6_CH7_IRQ_EN	.equ	0xf01f63c8	; MCS6 channel 7 interrupt enable register
GTM_MCS6_CH7_IRQ_FORCINT	.equ	0xf01f63cc	; MCS6 channel 7 force interrupt register
GTM_MCS6_CH7_IRQ_MODE	.equ	0xf01f63d0	; MCS6 channel 7 IRQ mode configuration register
GTM_MCS6_CH7_IRQ_NOTIFY	.equ	0xf01f63c4	; MCS6 channel 7 interrupt notification register
GTM_MCS6_CH7_MHB	.equ	0xf01f63bc	; MCS6 channel 7 memory high byte register
GTM_MCS6_CH7_PC	.equ	0xf01f63c0	; MCS6 channel 7 program counter register
GTM_MCS6_CH7_R0	.equ	0xf01f6380	; MCS6 channel 7 general purpose register 0
GTM_MCS6_CH7_R1	.equ	0xf01f6384	; MCS6 channel 7 general purpose register 1
GTM_MCS6_CH7_R2	.equ	0xf01f6388	; MCS6 channel 7 general purpose register 2
GTM_MCS6_CH7_R3	.equ	0xf01f638c	; MCS6 channel 7 general purpose register 3
GTM_MCS6_CH7_R4	.equ	0xf01f6390	; MCS6 channel 7 general purpose register 4
GTM_MCS6_CH7_R5	.equ	0xf01f6394	; MCS6 channel 7 general purpose register 5
GTM_MCS6_CH7_R6	.equ	0xf01f6398	; MCS6 channel 7 general purpose register 6
GTM_MCS6_CH7_R7	.equ	0xf01f639c	; MCS6 channel 7 general purpose register 7
GTM_MCS6_CTRG  	.equ	0xf01f6028	; MCS6 clear trigger control register
GTM_MCS6_CTRL_STAT	.equ	0xf01f6064	; MCS6 control and status register
GTM_MCS6_CWT   	.equ	0xf01f6070	; MCS6 cancel WURM instruction
GTM_MCS6_ERR   	.equ	0xf01f607c	; MCS6 error register
GTM_MCS6_REG_PROT	.equ	0xf01f6060	; MCS6 write protection register
GTM_MCS6_RESET 	.equ	0xf01f6068	; MCS6 reset register
GTM_MCS6_STRG  	.equ	0xf01f602c	; MCS6 set trigger control register
GTM_MCS7_CAT   	.equ	0xf01f706c	; MCS7 cancel ARU transfer instruction
GTM_MCS7_CH0_ACB	.equ	0xf01f7024	; MCS7 channel 0 ARU control Bit register
GTM_MCS7_CH0_CTRL	.equ	0xf01f7020	; MCS7 channel 0 control register
GTM_MCS7_CH0_EIRQ_EN	.equ	0xf01f7054	; MCS7 channel 0 error interrupt enable register
GTM_MCS7_CH0_IRQ_EN	.equ	0xf01f7048	; MCS7 channel 0 interrupt enable register
GTM_MCS7_CH0_IRQ_FORCINT	.equ	0xf01f704c	; MCS7 channel 0 force interrupt register
GTM_MCS7_CH0_IRQ_MODE	.equ	0xf01f7050	; MCS7 channel 0 IRQ mode configuration register
GTM_MCS7_CH0_IRQ_NOTIFY	.equ	0xf01f7044	; MCS7 channel 0 interrupt notification register
GTM_MCS7_CH0_MHB	.equ	0xf01f703c	; MCS7 channel 0 memory high byte register
GTM_MCS7_CH0_PC	.equ	0xf01f7040	; MCS7 channel 0 program counter register
GTM_MCS7_CH0_R0	.equ	0xf01f7000	; MCS7 channel 0 general purpose register 0
GTM_MCS7_CH0_R1	.equ	0xf01f7004	; MCS7 channel 0 general purpose register 1
GTM_MCS7_CH0_R2	.equ	0xf01f7008	; MCS7 channel 0 general purpose register 2
GTM_MCS7_CH0_R3	.equ	0xf01f700c	; MCS7 channel 0 general purpose register 3
GTM_MCS7_CH0_R4	.equ	0xf01f7010	; MCS7 channel 0 general purpose register 4
GTM_MCS7_CH0_R5	.equ	0xf01f7014	; MCS7 channel 0 general purpose register 5
GTM_MCS7_CH0_R6	.equ	0xf01f7018	; MCS7 channel 0 general purpose register 6
GTM_MCS7_CH0_R7	.equ	0xf01f701c	; MCS7 channel 0 general purpose register 7
GTM_MCS7_CH1_ACB	.equ	0xf01f70a4	; MCS7 channel 1 ARU control Bit register
GTM_MCS7_CH1_CTRL	.equ	0xf01f70a0	; MCS7 channel 1 control register
GTM_MCS7_CH1_EIRQ_EN	.equ	0xf01f70d4	; MCS7 channel 1 error interrupt enable register
GTM_MCS7_CH1_IRQ_EN	.equ	0xf01f70c8	; MCS7 channel 1 interrupt enable register
GTM_MCS7_CH1_IRQ_FORCINT	.equ	0xf01f70cc	; MCS7 channel 1 force interrupt register
GTM_MCS7_CH1_IRQ_MODE	.equ	0xf01f70d0	; MCS7 channel 1 IRQ mode configuration register
GTM_MCS7_CH1_IRQ_NOTIFY	.equ	0xf01f70c4	; MCS7 channel 1 interrupt notification register
GTM_MCS7_CH1_MHB	.equ	0xf01f70bc	; MCS7 channel 1 memory high byte register
GTM_MCS7_CH1_PC	.equ	0xf01f70c0	; MCS7 channel 1 program counter register
GTM_MCS7_CH1_R0	.equ	0xf01f7080	; MCS7 channel 1 general purpose register 0
GTM_MCS7_CH1_R1	.equ	0xf01f7084	; MCS7 channel 1 general purpose register 1
GTM_MCS7_CH1_R2	.equ	0xf01f7088	; MCS7 channel 1 general purpose register 2
GTM_MCS7_CH1_R3	.equ	0xf01f708c	; MCS7 channel 1 general purpose register 3
GTM_MCS7_CH1_R4	.equ	0xf01f7090	; MCS7 channel 1 general purpose register 4
GTM_MCS7_CH1_R5	.equ	0xf01f7094	; MCS7 channel 1 general purpose register 5
GTM_MCS7_CH1_R6	.equ	0xf01f7098	; MCS7 channel 1 general purpose register 6
GTM_MCS7_CH1_R7	.equ	0xf01f709c	; MCS7 channel 1 general purpose register 7
GTM_MCS7_CH2_ACB	.equ	0xf01f7124	; MCS7 channel 2 ARU control Bit register
GTM_MCS7_CH2_CTRL	.equ	0xf01f7120	; MCS7 channel 2 control register
GTM_MCS7_CH2_EIRQ_EN	.equ	0xf01f7154	; MCS7 channel 2 error interrupt enable register
GTM_MCS7_CH2_IRQ_EN	.equ	0xf01f7148	; MCS7 channel 2 interrupt enable register
GTM_MCS7_CH2_IRQ_FORCINT	.equ	0xf01f714c	; MCS7 channel 2 force interrupt register
GTM_MCS7_CH2_IRQ_MODE	.equ	0xf01f7150	; MCS7 channel 2 IRQ mode configuration register
GTM_MCS7_CH2_IRQ_NOTIFY	.equ	0xf01f7144	; MCS7 channel 2 interrupt notification register
GTM_MCS7_CH2_MHB	.equ	0xf01f713c	; MCS7 channel 2 memory high byte register
GTM_MCS7_CH2_PC	.equ	0xf01f7140	; MCS7 channel 2 program counter register
GTM_MCS7_CH2_R0	.equ	0xf01f7100	; MCS7 channel 2 general purpose register 0
GTM_MCS7_CH2_R1	.equ	0xf01f7104	; MCS7 channel 2 general purpose register 1
GTM_MCS7_CH2_R2	.equ	0xf01f7108	; MCS7 channel 2 general purpose register 2
GTM_MCS7_CH2_R3	.equ	0xf01f710c	; MCS7 channel 2 general purpose register 3
GTM_MCS7_CH2_R4	.equ	0xf01f7110	; MCS7 channel 2 general purpose register 4
GTM_MCS7_CH2_R5	.equ	0xf01f7114	; MCS7 channel 2 general purpose register 5
GTM_MCS7_CH2_R6	.equ	0xf01f7118	; MCS7 channel 2 general purpose register 6
GTM_MCS7_CH2_R7	.equ	0xf01f711c	; MCS7 channel 2 general purpose register 7
GTM_MCS7_CH3_ACB	.equ	0xf01f71a4	; MCS7 channel 3 ARU control Bit register
GTM_MCS7_CH3_CTRL	.equ	0xf01f71a0	; MCS7 channel 3 control register
GTM_MCS7_CH3_EIRQ_EN	.equ	0xf01f71d4	; MCS7 channel 3 error interrupt enable register
GTM_MCS7_CH3_IRQ_EN	.equ	0xf01f71c8	; MCS7 channel 3 interrupt enable register
GTM_MCS7_CH3_IRQ_FORCINT	.equ	0xf01f71cc	; MCS7 channel 3 force interrupt register
GTM_MCS7_CH3_IRQ_MODE	.equ	0xf01f71d0	; MCS7 channel 3 IRQ mode configuration register
GTM_MCS7_CH3_IRQ_NOTIFY	.equ	0xf01f71c4	; MCS7 channel 3 interrupt notification register
GTM_MCS7_CH3_MHB	.equ	0xf01f71bc	; MCS7 channel 3 memory high byte register
GTM_MCS7_CH3_PC	.equ	0xf01f71c0	; MCS7 channel 3 program counter register
GTM_MCS7_CH3_R0	.equ	0xf01f7180	; MCS7 channel 3 general purpose register 0
GTM_MCS7_CH3_R1	.equ	0xf01f7184	; MCS7 channel 3 general purpose register 1
GTM_MCS7_CH3_R2	.equ	0xf01f7188	; MCS7 channel 3 general purpose register 2
GTM_MCS7_CH3_R3	.equ	0xf01f718c	; MCS7 channel 3 general purpose register 3
GTM_MCS7_CH3_R4	.equ	0xf01f7190	; MCS7 channel 3 general purpose register 4
GTM_MCS7_CH3_R5	.equ	0xf01f7194	; MCS7 channel 3 general purpose register 5
GTM_MCS7_CH3_R6	.equ	0xf01f7198	; MCS7 channel 3 general purpose register 6
GTM_MCS7_CH3_R7	.equ	0xf01f719c	; MCS7 channel 3 general purpose register 7
GTM_MCS7_CH4_ACB	.equ	0xf01f7224	; MCS7 channel 4 ARU control Bit register
GTM_MCS7_CH4_CTRL	.equ	0xf01f7220	; MCS7 channel 4 control register
GTM_MCS7_CH4_EIRQ_EN	.equ	0xf01f7254	; MCS7 channel 4 error interrupt enable register
GTM_MCS7_CH4_IRQ_EN	.equ	0xf01f7248	; MCS7 channel 4 interrupt enable register
GTM_MCS7_CH4_IRQ_FORCINT	.equ	0xf01f724c	; MCS7 channel 4 force interrupt register
GTM_MCS7_CH4_IRQ_MODE	.equ	0xf01f7250	; MCS7 channel 4 IRQ mode configuration register
GTM_MCS7_CH4_IRQ_NOTIFY	.equ	0xf01f7244	; MCS7 channel 4 interrupt notification register
GTM_MCS7_CH4_MHB	.equ	0xf01f723c	; MCS7 channel 4 memory high byte register
GTM_MCS7_CH4_PC	.equ	0xf01f7240	; MCS7 channel 4 program counter register
GTM_MCS7_CH4_R0	.equ	0xf01f7200	; MCS7 channel 4 general purpose register 0
GTM_MCS7_CH4_R1	.equ	0xf01f7204	; MCS7 channel 4 general purpose register 1
GTM_MCS7_CH4_R2	.equ	0xf01f7208	; MCS7 channel 4 general purpose register 2
GTM_MCS7_CH4_R3	.equ	0xf01f720c	; MCS7 channel 4 general purpose register 3
GTM_MCS7_CH4_R4	.equ	0xf01f7210	; MCS7 channel 4 general purpose register 4
GTM_MCS7_CH4_R5	.equ	0xf01f7214	; MCS7 channel 4 general purpose register 5
GTM_MCS7_CH4_R6	.equ	0xf01f7218	; MCS7 channel 4 general purpose register 6
GTM_MCS7_CH4_R7	.equ	0xf01f721c	; MCS7 channel 4 general purpose register 7
GTM_MCS7_CH5_ACB	.equ	0xf01f72a4	; MCS7 channel 5 ARU control Bit register
GTM_MCS7_CH5_CTRL	.equ	0xf01f72a0	; MCS7 channel 5 control register
GTM_MCS7_CH5_EIRQ_EN	.equ	0xf01f72d4	; MCS7 channel 5 error interrupt enable register
GTM_MCS7_CH5_IRQ_EN	.equ	0xf01f72c8	; MCS7 channel 5 interrupt enable register
GTM_MCS7_CH5_IRQ_FORCINT	.equ	0xf01f72cc	; MCS7 channel 5 force interrupt register
GTM_MCS7_CH5_IRQ_MODE	.equ	0xf01f72d0	; MCS7 channel 5 IRQ mode configuration register
GTM_MCS7_CH5_IRQ_NOTIFY	.equ	0xf01f72c4	; MCS7 channel 5 interrupt notification register
GTM_MCS7_CH5_MHB	.equ	0xf01f72bc	; MCS7 channel 5 memory high byte register
GTM_MCS7_CH5_PC	.equ	0xf01f72c0	; MCS7 channel 5 program counter register
GTM_MCS7_CH5_R0	.equ	0xf01f7280	; MCS7 channel 5 general purpose register 0
GTM_MCS7_CH5_R1	.equ	0xf01f7284	; MCS7 channel 5 general purpose register 1
GTM_MCS7_CH5_R2	.equ	0xf01f7288	; MCS7 channel 5 general purpose register 2
GTM_MCS7_CH5_R3	.equ	0xf01f728c	; MCS7 channel 5 general purpose register 3
GTM_MCS7_CH5_R4	.equ	0xf01f7290	; MCS7 channel 5 general purpose register 4
GTM_MCS7_CH5_R5	.equ	0xf01f7294	; MCS7 channel 5 general purpose register 5
GTM_MCS7_CH5_R6	.equ	0xf01f7298	; MCS7 channel 5 general purpose register 6
GTM_MCS7_CH5_R7	.equ	0xf01f729c	; MCS7 channel 5 general purpose register 7
GTM_MCS7_CH6_ACB	.equ	0xf01f7324	; MCS7 channel 6 ARU control Bit register
GTM_MCS7_CH6_CTRL	.equ	0xf01f7320	; MCS7 channel 6 control register
GTM_MCS7_CH6_EIRQ_EN	.equ	0xf01f7354	; MCS7 channel 6 error interrupt enable register
GTM_MCS7_CH6_IRQ_EN	.equ	0xf01f7348	; MCS7 channel 6 interrupt enable register
GTM_MCS7_CH6_IRQ_FORCINT	.equ	0xf01f734c	; MCS7 channel 6 force interrupt register
GTM_MCS7_CH6_IRQ_MODE	.equ	0xf01f7350	; MCS7 channel 6 IRQ mode configuration register
GTM_MCS7_CH6_IRQ_NOTIFY	.equ	0xf01f7344	; MCS7 channel 6 interrupt notification register
GTM_MCS7_CH6_MHB	.equ	0xf01f733c	; MCS7 channel 6 memory high byte register
GTM_MCS7_CH6_PC	.equ	0xf01f7340	; MCS7 channel 6 program counter register
GTM_MCS7_CH6_R0	.equ	0xf01f7300	; MCS7 channel 6 general purpose register 0
GTM_MCS7_CH6_R1	.equ	0xf01f7304	; MCS7 channel 6 general purpose register 1
GTM_MCS7_CH6_R2	.equ	0xf01f7308	; MCS7 channel 6 general purpose register 2
GTM_MCS7_CH6_R3	.equ	0xf01f730c	; MCS7 channel 6 general purpose register 3
GTM_MCS7_CH6_R4	.equ	0xf01f7310	; MCS7 channel 6 general purpose register 4
GTM_MCS7_CH6_R5	.equ	0xf01f7314	; MCS7 channel 6 general purpose register 5
GTM_MCS7_CH6_R6	.equ	0xf01f7318	; MCS7 channel 6 general purpose register 6
GTM_MCS7_CH6_R7	.equ	0xf01f731c	; MCS7 channel 6 general purpose register 7
GTM_MCS7_CH7_ACB	.equ	0xf01f73a4	; MCS7 channel 7 ARU control Bit register
GTM_MCS7_CH7_CTRL	.equ	0xf01f73a0	; MCS7 channel 7 control register
GTM_MCS7_CH7_EIRQ_EN	.equ	0xf01f73d4	; MCS7 channel 7 error interrupt enable register
GTM_MCS7_CH7_IRQ_EN	.equ	0xf01f73c8	; MCS7 channel 7 interrupt enable register
GTM_MCS7_CH7_IRQ_FORCINT	.equ	0xf01f73cc	; MCS7 channel 7 force interrupt register
GTM_MCS7_CH7_IRQ_MODE	.equ	0xf01f73d0	; MCS7 channel 7 IRQ mode configuration register
GTM_MCS7_CH7_IRQ_NOTIFY	.equ	0xf01f73c4	; MCS7 channel 7 interrupt notification register
GTM_MCS7_CH7_MHB	.equ	0xf01f73bc	; MCS7 channel 7 memory high byte register
GTM_MCS7_CH7_PC	.equ	0xf01f73c0	; MCS7 channel 7 program counter register
GTM_MCS7_CH7_R0	.equ	0xf01f7380	; MCS7 channel 7 general purpose register 0
GTM_MCS7_CH7_R1	.equ	0xf01f7384	; MCS7 channel 7 general purpose register 1
GTM_MCS7_CH7_R2	.equ	0xf01f7388	; MCS7 channel 7 general purpose register 2
GTM_MCS7_CH7_R3	.equ	0xf01f738c	; MCS7 channel 7 general purpose register 3
GTM_MCS7_CH7_R4	.equ	0xf01f7390	; MCS7 channel 7 general purpose register 4
GTM_MCS7_CH7_R5	.equ	0xf01f7394	; MCS7 channel 7 general purpose register 5
GTM_MCS7_CH7_R6	.equ	0xf01f7398	; MCS7 channel 7 general purpose register 6
GTM_MCS7_CH7_R7	.equ	0xf01f739c	; MCS7 channel 7 general purpose register 7
GTM_MCS7_CTRG  	.equ	0xf01f7028	; MCS7 clear trigger control register
GTM_MCS7_CTRL_STAT	.equ	0xf01f7064	; MCS7 control and status register
GTM_MCS7_CWT   	.equ	0xf01f7070	; MCS7 cancel WURM instruction
GTM_MCS7_ERR   	.equ	0xf01f707c	; MCS7 error register
GTM_MCS7_REG_PROT	.equ	0xf01f7060	; MCS7 write protection register
GTM_MCS7_RESET 	.equ	0xf01f7068	; MCS7 reset register
GTM_MCS7_STRG  	.equ	0xf01f702c	; MCS7 set trigger control register
GTM_MCS8_CAT   	.equ	0xf01f806c	; MCS8 cancel ARU transfer instruction
GTM_MCS8_CH0_ACB	.equ	0xf01f8024	; MCS8 channel 0 ARU control Bit register
GTM_MCS8_CH0_CTRL	.equ	0xf01f8020	; MCS8 channel 0 control register
GTM_MCS8_CH0_EIRQ_EN	.equ	0xf01f8054	; MCS8 channel 0 error interrupt enable register
GTM_MCS8_CH0_IRQ_EN	.equ	0xf01f8048	; MCS8 channel 0 interrupt enable register
GTM_MCS8_CH0_IRQ_FORCINT	.equ	0xf01f804c	; MCS8 channel 0 force interrupt register
GTM_MCS8_CH0_IRQ_MODE	.equ	0xf01f8050	; MCS8 channel 0 IRQ mode configuration register
GTM_MCS8_CH0_IRQ_NOTIFY	.equ	0xf01f8044	; MCS8 channel 0 interrupt notification register
GTM_MCS8_CH0_MHB	.equ	0xf01f803c	; MCS8 channel 0 memory high byte register
GTM_MCS8_CH0_PC	.equ	0xf01f8040	; MCS8 channel 0 program counter register
GTM_MCS8_CH0_R0	.equ	0xf01f8000	; MCS8 channel 0 general purpose register 0
GTM_MCS8_CH0_R1	.equ	0xf01f8004	; MCS8 channel 0 general purpose register 1
GTM_MCS8_CH0_R2	.equ	0xf01f8008	; MCS8 channel 0 general purpose register 2
GTM_MCS8_CH0_R3	.equ	0xf01f800c	; MCS8 channel 0 general purpose register 3
GTM_MCS8_CH0_R4	.equ	0xf01f8010	; MCS8 channel 0 general purpose register 4
GTM_MCS8_CH0_R5	.equ	0xf01f8014	; MCS8 channel 0 general purpose register 5
GTM_MCS8_CH0_R6	.equ	0xf01f8018	; MCS8 channel 0 general purpose register 6
GTM_MCS8_CH0_R7	.equ	0xf01f801c	; MCS8 channel 0 general purpose register 7
GTM_MCS8_CH1_ACB	.equ	0xf01f80a4	; MCS8 channel 1 ARU control Bit register
GTM_MCS8_CH1_CTRL	.equ	0xf01f80a0	; MCS8 channel 1 control register
GTM_MCS8_CH1_EIRQ_EN	.equ	0xf01f80d4	; MCS8 channel 1 error interrupt enable register
GTM_MCS8_CH1_IRQ_EN	.equ	0xf01f80c8	; MCS8 channel 1 interrupt enable register
GTM_MCS8_CH1_IRQ_FORCINT	.equ	0xf01f80cc	; MCS8 channel 1 force interrupt register
GTM_MCS8_CH1_IRQ_MODE	.equ	0xf01f80d0	; MCS8 channel 1 IRQ mode configuration register
GTM_MCS8_CH1_IRQ_NOTIFY	.equ	0xf01f80c4	; MCS8 channel 1 interrupt notification register
GTM_MCS8_CH1_MHB	.equ	0xf01f80bc	; MCS8 channel 1 memory high byte register
GTM_MCS8_CH1_PC	.equ	0xf01f80c0	; MCS8 channel 1 program counter register
GTM_MCS8_CH1_R0	.equ	0xf01f8080	; MCS8 channel 1 general purpose register 0
GTM_MCS8_CH1_R1	.equ	0xf01f8084	; MCS8 channel 1 general purpose register 1
GTM_MCS8_CH1_R2	.equ	0xf01f8088	; MCS8 channel 1 general purpose register 2
GTM_MCS8_CH1_R3	.equ	0xf01f808c	; MCS8 channel 1 general purpose register 3
GTM_MCS8_CH1_R4	.equ	0xf01f8090	; MCS8 channel 1 general purpose register 4
GTM_MCS8_CH1_R5	.equ	0xf01f8094	; MCS8 channel 1 general purpose register 5
GTM_MCS8_CH1_R6	.equ	0xf01f8098	; MCS8 channel 1 general purpose register 6
GTM_MCS8_CH1_R7	.equ	0xf01f809c	; MCS8 channel 1 general purpose register 7
GTM_MCS8_CH2_ACB	.equ	0xf01f8124	; MCS8 channel 2 ARU control Bit register
GTM_MCS8_CH2_CTRL	.equ	0xf01f8120	; MCS8 channel 2 control register
GTM_MCS8_CH2_EIRQ_EN	.equ	0xf01f8154	; MCS8 channel 2 error interrupt enable register
GTM_MCS8_CH2_IRQ_EN	.equ	0xf01f8148	; MCS8 channel 2 interrupt enable register
GTM_MCS8_CH2_IRQ_FORCINT	.equ	0xf01f814c	; MCS8 channel 2 force interrupt register
GTM_MCS8_CH2_IRQ_MODE	.equ	0xf01f8150	; MCS8 channel 2 IRQ mode configuration register
GTM_MCS8_CH2_IRQ_NOTIFY	.equ	0xf01f8144	; MCS8 channel 2 interrupt notification register
GTM_MCS8_CH2_MHB	.equ	0xf01f813c	; MCS8 channel 2 memory high byte register
GTM_MCS8_CH2_PC	.equ	0xf01f8140	; MCS8 channel 2 program counter register
GTM_MCS8_CH2_R0	.equ	0xf01f8100	; MCS8 channel 2 general purpose register 0
GTM_MCS8_CH2_R1	.equ	0xf01f8104	; MCS8 channel 2 general purpose register 1
GTM_MCS8_CH2_R2	.equ	0xf01f8108	; MCS8 channel 2 general purpose register 2
GTM_MCS8_CH2_R3	.equ	0xf01f810c	; MCS8 channel 2 general purpose register 3
GTM_MCS8_CH2_R4	.equ	0xf01f8110	; MCS8 channel 2 general purpose register 4
GTM_MCS8_CH2_R5	.equ	0xf01f8114	; MCS8 channel 2 general purpose register 5
GTM_MCS8_CH2_R6	.equ	0xf01f8118	; MCS8 channel 2 general purpose register 6
GTM_MCS8_CH2_R7	.equ	0xf01f811c	; MCS8 channel 2 general purpose register 7
GTM_MCS8_CH3_ACB	.equ	0xf01f81a4	; MCS8 channel 3 ARU control Bit register
GTM_MCS8_CH3_CTRL	.equ	0xf01f81a0	; MCS8 channel 3 control register
GTM_MCS8_CH3_EIRQ_EN	.equ	0xf01f81d4	; MCS8 channel 3 error interrupt enable register
GTM_MCS8_CH3_IRQ_EN	.equ	0xf01f81c8	; MCS8 channel 3 interrupt enable register
GTM_MCS8_CH3_IRQ_FORCINT	.equ	0xf01f81cc	; MCS8 channel 3 force interrupt register
GTM_MCS8_CH3_IRQ_MODE	.equ	0xf01f81d0	; MCS8 channel 3 IRQ mode configuration register
GTM_MCS8_CH3_IRQ_NOTIFY	.equ	0xf01f81c4	; MCS8 channel 3 interrupt notification register
GTM_MCS8_CH3_MHB	.equ	0xf01f81bc	; MCS8 channel 3 memory high byte register
GTM_MCS8_CH3_PC	.equ	0xf01f81c0	; MCS8 channel 3 program counter register
GTM_MCS8_CH3_R0	.equ	0xf01f8180	; MCS8 channel 3 general purpose register 0
GTM_MCS8_CH3_R1	.equ	0xf01f8184	; MCS8 channel 3 general purpose register 1
GTM_MCS8_CH3_R2	.equ	0xf01f8188	; MCS8 channel 3 general purpose register 2
GTM_MCS8_CH3_R3	.equ	0xf01f818c	; MCS8 channel 3 general purpose register 3
GTM_MCS8_CH3_R4	.equ	0xf01f8190	; MCS8 channel 3 general purpose register 4
GTM_MCS8_CH3_R5	.equ	0xf01f8194	; MCS8 channel 3 general purpose register 5
GTM_MCS8_CH3_R6	.equ	0xf01f8198	; MCS8 channel 3 general purpose register 6
GTM_MCS8_CH3_R7	.equ	0xf01f819c	; MCS8 channel 3 general purpose register 7
GTM_MCS8_CH4_ACB	.equ	0xf01f8224	; MCS8 channel 4 ARU control Bit register
GTM_MCS8_CH4_CTRL	.equ	0xf01f8220	; MCS8 channel 4 control register
GTM_MCS8_CH4_EIRQ_EN	.equ	0xf01f8254	; MCS8 channel 4 error interrupt enable register
GTM_MCS8_CH4_IRQ_EN	.equ	0xf01f8248	; MCS8 channel 4 interrupt enable register
GTM_MCS8_CH4_IRQ_FORCINT	.equ	0xf01f824c	; MCS8 channel 4 force interrupt register
GTM_MCS8_CH4_IRQ_MODE	.equ	0xf01f8250	; MCS8 channel 4 IRQ mode configuration register
GTM_MCS8_CH4_IRQ_NOTIFY	.equ	0xf01f8244	; MCS8 channel 4 interrupt notification register
GTM_MCS8_CH4_MHB	.equ	0xf01f823c	; MCS8 channel 4 memory high byte register
GTM_MCS8_CH4_PC	.equ	0xf01f8240	; MCS8 channel 4 program counter register
GTM_MCS8_CH4_R0	.equ	0xf01f8200	; MCS8 channel 4 general purpose register 0
GTM_MCS8_CH4_R1	.equ	0xf01f8204	; MCS8 channel 4 general purpose register 1
GTM_MCS8_CH4_R2	.equ	0xf01f8208	; MCS8 channel 4 general purpose register 2
GTM_MCS8_CH4_R3	.equ	0xf01f820c	; MCS8 channel 4 general purpose register 3
GTM_MCS8_CH4_R4	.equ	0xf01f8210	; MCS8 channel 4 general purpose register 4
GTM_MCS8_CH4_R5	.equ	0xf01f8214	; MCS8 channel 4 general purpose register 5
GTM_MCS8_CH4_R6	.equ	0xf01f8218	; MCS8 channel 4 general purpose register 6
GTM_MCS8_CH4_R7	.equ	0xf01f821c	; MCS8 channel 4 general purpose register 7
GTM_MCS8_CH5_ACB	.equ	0xf01f82a4	; MCS8 channel 5 ARU control Bit register
GTM_MCS8_CH5_CTRL	.equ	0xf01f82a0	; MCS8 channel 5 control register
GTM_MCS8_CH5_EIRQ_EN	.equ	0xf01f82d4	; MCS8 channel 5 error interrupt enable register
GTM_MCS8_CH5_IRQ_EN	.equ	0xf01f82c8	; MCS8 channel 5 interrupt enable register
GTM_MCS8_CH5_IRQ_FORCINT	.equ	0xf01f82cc	; MCS8 channel 5 force interrupt register
GTM_MCS8_CH5_IRQ_MODE	.equ	0xf01f82d0	; MCS8 channel 5 IRQ mode configuration register
GTM_MCS8_CH5_IRQ_NOTIFY	.equ	0xf01f82c4	; MCS8 channel 5 interrupt notification register
GTM_MCS8_CH5_MHB	.equ	0xf01f82bc	; MCS8 channel 5 memory high byte register
GTM_MCS8_CH5_PC	.equ	0xf01f82c0	; MCS8 channel 5 program counter register
GTM_MCS8_CH5_R0	.equ	0xf01f8280	; MCS8 channel 5 general purpose register 0
GTM_MCS8_CH5_R1	.equ	0xf01f8284	; MCS8 channel 5 general purpose register 1
GTM_MCS8_CH5_R2	.equ	0xf01f8288	; MCS8 channel 5 general purpose register 2
GTM_MCS8_CH5_R3	.equ	0xf01f828c	; MCS8 channel 5 general purpose register 3
GTM_MCS8_CH5_R4	.equ	0xf01f8290	; MCS8 channel 5 general purpose register 4
GTM_MCS8_CH5_R5	.equ	0xf01f8294	; MCS8 channel 5 general purpose register 5
GTM_MCS8_CH5_R6	.equ	0xf01f8298	; MCS8 channel 5 general purpose register 6
GTM_MCS8_CH5_R7	.equ	0xf01f829c	; MCS8 channel 5 general purpose register 7
GTM_MCS8_CH6_ACB	.equ	0xf01f8324	; MCS8 channel 6 ARU control Bit register
GTM_MCS8_CH6_CTRL	.equ	0xf01f8320	; MCS8 channel 6 control register
GTM_MCS8_CH6_EIRQ_EN	.equ	0xf01f8354	; MCS8 channel 6 error interrupt enable register
GTM_MCS8_CH6_IRQ_EN	.equ	0xf01f8348	; MCS8 channel 6 interrupt enable register
GTM_MCS8_CH6_IRQ_FORCINT	.equ	0xf01f834c	; MCS8 channel 6 force interrupt register
GTM_MCS8_CH6_IRQ_MODE	.equ	0xf01f8350	; MCS8 channel 6 IRQ mode configuration register
GTM_MCS8_CH6_IRQ_NOTIFY	.equ	0xf01f8344	; MCS8 channel 6 interrupt notification register
GTM_MCS8_CH6_MHB	.equ	0xf01f833c	; MCS8 channel 6 memory high byte register
GTM_MCS8_CH6_PC	.equ	0xf01f8340	; MCS8 channel 6 program counter register
GTM_MCS8_CH6_R0	.equ	0xf01f8300	; MCS8 channel 6 general purpose register 0
GTM_MCS8_CH6_R1	.equ	0xf01f8304	; MCS8 channel 6 general purpose register 1
GTM_MCS8_CH6_R2	.equ	0xf01f8308	; MCS8 channel 6 general purpose register 2
GTM_MCS8_CH6_R3	.equ	0xf01f830c	; MCS8 channel 6 general purpose register 3
GTM_MCS8_CH6_R4	.equ	0xf01f8310	; MCS8 channel 6 general purpose register 4
GTM_MCS8_CH6_R5	.equ	0xf01f8314	; MCS8 channel 6 general purpose register 5
GTM_MCS8_CH6_R6	.equ	0xf01f8318	; MCS8 channel 6 general purpose register 6
GTM_MCS8_CH6_R7	.equ	0xf01f831c	; MCS8 channel 6 general purpose register 7
GTM_MCS8_CH7_ACB	.equ	0xf01f83a4	; MCS8 channel 7 ARU control Bit register
GTM_MCS8_CH7_CTRL	.equ	0xf01f83a0	; MCS8 channel 7 control register
GTM_MCS8_CH7_EIRQ_EN	.equ	0xf01f83d4	; MCS8 channel 7 error interrupt enable register
GTM_MCS8_CH7_IRQ_EN	.equ	0xf01f83c8	; MCS8 channel 7 interrupt enable register
GTM_MCS8_CH7_IRQ_FORCINT	.equ	0xf01f83cc	; MCS8 channel 7 force interrupt register
GTM_MCS8_CH7_IRQ_MODE	.equ	0xf01f83d0	; MCS8 channel 7 IRQ mode configuration register
GTM_MCS8_CH7_IRQ_NOTIFY	.equ	0xf01f83c4	; MCS8 channel 7 interrupt notification register
GTM_MCS8_CH7_MHB	.equ	0xf01f83bc	; MCS8 channel 7 memory high byte register
GTM_MCS8_CH7_PC	.equ	0xf01f83c0	; MCS8 channel 7 program counter register
GTM_MCS8_CH7_R0	.equ	0xf01f8380	; MCS8 channel 7 general purpose register 0
GTM_MCS8_CH7_R1	.equ	0xf01f8384	; MCS8 channel 7 general purpose register 1
GTM_MCS8_CH7_R2	.equ	0xf01f8388	; MCS8 channel 7 general purpose register 2
GTM_MCS8_CH7_R3	.equ	0xf01f838c	; MCS8 channel 7 general purpose register 3
GTM_MCS8_CH7_R4	.equ	0xf01f8390	; MCS8 channel 7 general purpose register 4
GTM_MCS8_CH7_R5	.equ	0xf01f8394	; MCS8 channel 7 general purpose register 5
GTM_MCS8_CH7_R6	.equ	0xf01f8398	; MCS8 channel 7 general purpose register 6
GTM_MCS8_CH7_R7	.equ	0xf01f839c	; MCS8 channel 7 general purpose register 7
GTM_MCS8_CTRG  	.equ	0xf01f8028	; MCS8 clear trigger control register
GTM_MCS8_CTRL_STAT	.equ	0xf01f8064	; MCS8 control and status register
GTM_MCS8_CWT   	.equ	0xf01f8070	; MCS8 cancel WURM instruction
GTM_MCS8_ERR   	.equ	0xf01f807c	; MCS8 error register
GTM_MCS8_REG_PROT	.equ	0xf01f8060	; MCS8 write protection register
GTM_MCS8_RESET 	.equ	0xf01f8068	; MCS8 reset register
GTM_MCS8_STRG  	.equ	0xf01f802c	; MCS8 set trigger control register
GTM_MCS9_CAT   	.equ	0xf01f906c	; MCS9 cancel ARU transfer instruction
GTM_MCS9_CH0_ACB	.equ	0xf01f9024	; MCS9 channel 0 ARU control Bit register
GTM_MCS9_CH0_CTRL	.equ	0xf01f9020	; MCS9 channel 0 control register
GTM_MCS9_CH0_EIRQ_EN	.equ	0xf01f9054	; MCS9 channel 0 error interrupt enable register
GTM_MCS9_CH0_IRQ_EN	.equ	0xf01f9048	; MCS9 channel 0 interrupt enable register
GTM_MCS9_CH0_IRQ_FORCINT	.equ	0xf01f904c	; MCS9 channel 0 force interrupt register
GTM_MCS9_CH0_IRQ_MODE	.equ	0xf01f9050	; MCS9 channel 0 IRQ mode configuration register
GTM_MCS9_CH0_IRQ_NOTIFY	.equ	0xf01f9044	; MCS9 channel 0 interrupt notification register
GTM_MCS9_CH0_MHB	.equ	0xf01f903c	; MCS9 channel 0 memory high byte register
GTM_MCS9_CH0_PC	.equ	0xf01f9040	; MCS9 channel 0 program counter register
GTM_MCS9_CH0_R0	.equ	0xf01f9000	; MCS9 channel 0 general purpose register 0
GTM_MCS9_CH0_R1	.equ	0xf01f9004	; MCS9 channel 0 general purpose register 1
GTM_MCS9_CH0_R2	.equ	0xf01f9008	; MCS9 channel 0 general purpose register 2
GTM_MCS9_CH0_R3	.equ	0xf01f900c	; MCS9 channel 0 general purpose register 3
GTM_MCS9_CH0_R4	.equ	0xf01f9010	; MCS9 channel 0 general purpose register 4
GTM_MCS9_CH0_R5	.equ	0xf01f9014	; MCS9 channel 0 general purpose register 5
GTM_MCS9_CH0_R6	.equ	0xf01f9018	; MCS9 channel 0 general purpose register 6
GTM_MCS9_CH0_R7	.equ	0xf01f901c	; MCS9 channel 0 general purpose register 7
GTM_MCS9_CH1_ACB	.equ	0xf01f90a4	; MCS9 channel 1 ARU control Bit register
GTM_MCS9_CH1_CTRL	.equ	0xf01f90a0	; MCS9 channel 1 control register
GTM_MCS9_CH1_EIRQ_EN	.equ	0xf01f90d4	; MCS9 channel 1 error interrupt enable register
GTM_MCS9_CH1_IRQ_EN	.equ	0xf01f90c8	; MCS9 channel 1 interrupt enable register
GTM_MCS9_CH1_IRQ_FORCINT	.equ	0xf01f90cc	; MCS9 channel 1 force interrupt register
GTM_MCS9_CH1_IRQ_MODE	.equ	0xf01f90d0	; MCS9 channel 1 IRQ mode configuration register
GTM_MCS9_CH1_IRQ_NOTIFY	.equ	0xf01f90c4	; MCS9 channel 1 interrupt notification register
GTM_MCS9_CH1_MHB	.equ	0xf01f90bc	; MCS9 channel 1 memory high byte register
GTM_MCS9_CH1_PC	.equ	0xf01f90c0	; MCS9 channel 1 program counter register
GTM_MCS9_CH1_R0	.equ	0xf01f9080	; MCS9 channel 1 general purpose register 0
GTM_MCS9_CH1_R1	.equ	0xf01f9084	; MCS9 channel 1 general purpose register 1
GTM_MCS9_CH1_R2	.equ	0xf01f9088	; MCS9 channel 1 general purpose register 2
GTM_MCS9_CH1_R3	.equ	0xf01f908c	; MCS9 channel 1 general purpose register 3
GTM_MCS9_CH1_R4	.equ	0xf01f9090	; MCS9 channel 1 general purpose register 4
GTM_MCS9_CH1_R5	.equ	0xf01f9094	; MCS9 channel 1 general purpose register 5
GTM_MCS9_CH1_R6	.equ	0xf01f9098	; MCS9 channel 1 general purpose register 6
GTM_MCS9_CH1_R7	.equ	0xf01f909c	; MCS9 channel 1 general purpose register 7
GTM_MCS9_CH2_ACB	.equ	0xf01f9124	; MCS9 channel 2 ARU control Bit register
GTM_MCS9_CH2_CTRL	.equ	0xf01f9120	; MCS9 channel 2 control register
GTM_MCS9_CH2_EIRQ_EN	.equ	0xf01f9154	; MCS9 channel 2 error interrupt enable register
GTM_MCS9_CH2_IRQ_EN	.equ	0xf01f9148	; MCS9 channel 2 interrupt enable register
GTM_MCS9_CH2_IRQ_FORCINT	.equ	0xf01f914c	; MCS9 channel 2 force interrupt register
GTM_MCS9_CH2_IRQ_MODE	.equ	0xf01f9150	; MCS9 channel 2 IRQ mode configuration register
GTM_MCS9_CH2_IRQ_NOTIFY	.equ	0xf01f9144	; MCS9 channel 2 interrupt notification register
GTM_MCS9_CH2_MHB	.equ	0xf01f913c	; MCS9 channel 2 memory high byte register
GTM_MCS9_CH2_PC	.equ	0xf01f9140	; MCS9 channel 2 program counter register
GTM_MCS9_CH2_R0	.equ	0xf01f9100	; MCS9 channel 2 general purpose register 0
GTM_MCS9_CH2_R1	.equ	0xf01f9104	; MCS9 channel 2 general purpose register 1
GTM_MCS9_CH2_R2	.equ	0xf01f9108	; MCS9 channel 2 general purpose register 2
GTM_MCS9_CH2_R3	.equ	0xf01f910c	; MCS9 channel 2 general purpose register 3
GTM_MCS9_CH2_R4	.equ	0xf01f9110	; MCS9 channel 2 general purpose register 4
GTM_MCS9_CH2_R5	.equ	0xf01f9114	; MCS9 channel 2 general purpose register 5
GTM_MCS9_CH2_R6	.equ	0xf01f9118	; MCS9 channel 2 general purpose register 6
GTM_MCS9_CH2_R7	.equ	0xf01f911c	; MCS9 channel 2 general purpose register 7
GTM_MCS9_CH3_ACB	.equ	0xf01f91a4	; MCS9 channel 3 ARU control Bit register
GTM_MCS9_CH3_CTRL	.equ	0xf01f91a0	; MCS9 channel 3 control register
GTM_MCS9_CH3_EIRQ_EN	.equ	0xf01f91d4	; MCS9 channel 3 error interrupt enable register
GTM_MCS9_CH3_IRQ_EN	.equ	0xf01f91c8	; MCS9 channel 3 interrupt enable register
GTM_MCS9_CH3_IRQ_FORCINT	.equ	0xf01f91cc	; MCS9 channel 3 force interrupt register
GTM_MCS9_CH3_IRQ_MODE	.equ	0xf01f91d0	; MCS9 channel 3 IRQ mode configuration register
GTM_MCS9_CH3_IRQ_NOTIFY	.equ	0xf01f91c4	; MCS9 channel 3 interrupt notification register
GTM_MCS9_CH3_MHB	.equ	0xf01f91bc	; MCS9 channel 3 memory high byte register
GTM_MCS9_CH3_PC	.equ	0xf01f91c0	; MCS9 channel 3 program counter register
GTM_MCS9_CH3_R0	.equ	0xf01f9180	; MCS9 channel 3 general purpose register 0
GTM_MCS9_CH3_R1	.equ	0xf01f9184	; MCS9 channel 3 general purpose register 1
GTM_MCS9_CH3_R2	.equ	0xf01f9188	; MCS9 channel 3 general purpose register 2
GTM_MCS9_CH3_R3	.equ	0xf01f918c	; MCS9 channel 3 general purpose register 3
GTM_MCS9_CH3_R4	.equ	0xf01f9190	; MCS9 channel 3 general purpose register 4
GTM_MCS9_CH3_R5	.equ	0xf01f9194	; MCS9 channel 3 general purpose register 5
GTM_MCS9_CH3_R6	.equ	0xf01f9198	; MCS9 channel 3 general purpose register 6
GTM_MCS9_CH3_R7	.equ	0xf01f919c	; MCS9 channel 3 general purpose register 7
GTM_MCS9_CH4_ACB	.equ	0xf01f9224	; MCS9 channel 4 ARU control Bit register
GTM_MCS9_CH4_CTRL	.equ	0xf01f9220	; MCS9 channel 4 control register
GTM_MCS9_CH4_EIRQ_EN	.equ	0xf01f9254	; MCS9 channel 4 error interrupt enable register
GTM_MCS9_CH4_IRQ_EN	.equ	0xf01f9248	; MCS9 channel 4 interrupt enable register
GTM_MCS9_CH4_IRQ_FORCINT	.equ	0xf01f924c	; MCS9 channel 4 force interrupt register
GTM_MCS9_CH4_IRQ_MODE	.equ	0xf01f9250	; MCS9 channel 4 IRQ mode configuration register
GTM_MCS9_CH4_IRQ_NOTIFY	.equ	0xf01f9244	; MCS9 channel 4 interrupt notification register
GTM_MCS9_CH4_MHB	.equ	0xf01f923c	; MCS9 channel 4 memory high byte register
GTM_MCS9_CH4_PC	.equ	0xf01f9240	; MCS9 channel 4 program counter register
GTM_MCS9_CH4_R0	.equ	0xf01f9200	; MCS9 channel 4 general purpose register 0
GTM_MCS9_CH4_R1	.equ	0xf01f9204	; MCS9 channel 4 general purpose register 1
GTM_MCS9_CH4_R2	.equ	0xf01f9208	; MCS9 channel 4 general purpose register 2
GTM_MCS9_CH4_R3	.equ	0xf01f920c	; MCS9 channel 4 general purpose register 3
GTM_MCS9_CH4_R4	.equ	0xf01f9210	; MCS9 channel 4 general purpose register 4
GTM_MCS9_CH4_R5	.equ	0xf01f9214	; MCS9 channel 4 general purpose register 5
GTM_MCS9_CH4_R6	.equ	0xf01f9218	; MCS9 channel 4 general purpose register 6
GTM_MCS9_CH4_R7	.equ	0xf01f921c	; MCS9 channel 4 general purpose register 7
GTM_MCS9_CH5_ACB	.equ	0xf01f92a4	; MCS9 channel 5 ARU control Bit register
GTM_MCS9_CH5_CTRL	.equ	0xf01f92a0	; MCS9 channel 5 control register
GTM_MCS9_CH5_EIRQ_EN	.equ	0xf01f92d4	; MCS9 channel 5 error interrupt enable register
GTM_MCS9_CH5_IRQ_EN	.equ	0xf01f92c8	; MCS9 channel 5 interrupt enable register
GTM_MCS9_CH5_IRQ_FORCINT	.equ	0xf01f92cc	; MCS9 channel 5 force interrupt register
GTM_MCS9_CH5_IRQ_MODE	.equ	0xf01f92d0	; MCS9 channel 5 IRQ mode configuration register
GTM_MCS9_CH5_IRQ_NOTIFY	.equ	0xf01f92c4	; MCS9 channel 5 interrupt notification register
GTM_MCS9_CH5_MHB	.equ	0xf01f92bc	; MCS9 channel 5 memory high byte register
GTM_MCS9_CH5_PC	.equ	0xf01f92c0	; MCS9 channel 5 program counter register
GTM_MCS9_CH5_R0	.equ	0xf01f9280	; MCS9 channel 5 general purpose register 0
GTM_MCS9_CH5_R1	.equ	0xf01f9284	; MCS9 channel 5 general purpose register 1
GTM_MCS9_CH5_R2	.equ	0xf01f9288	; MCS9 channel 5 general purpose register 2
GTM_MCS9_CH5_R3	.equ	0xf01f928c	; MCS9 channel 5 general purpose register 3
GTM_MCS9_CH5_R4	.equ	0xf01f9290	; MCS9 channel 5 general purpose register 4
GTM_MCS9_CH5_R5	.equ	0xf01f9294	; MCS9 channel 5 general purpose register 5
GTM_MCS9_CH5_R6	.equ	0xf01f9298	; MCS9 channel 5 general purpose register 6
GTM_MCS9_CH5_R7	.equ	0xf01f929c	; MCS9 channel 5 general purpose register 7
GTM_MCS9_CH6_ACB	.equ	0xf01f9324	; MCS9 channel 6 ARU control Bit register
GTM_MCS9_CH6_CTRL	.equ	0xf01f9320	; MCS9 channel 6 control register
GTM_MCS9_CH6_EIRQ_EN	.equ	0xf01f9354	; MCS9 channel 6 error interrupt enable register
GTM_MCS9_CH6_IRQ_EN	.equ	0xf01f9348	; MCS9 channel 6 interrupt enable register
GTM_MCS9_CH6_IRQ_FORCINT	.equ	0xf01f934c	; MCS9 channel 6 force interrupt register
GTM_MCS9_CH6_IRQ_MODE	.equ	0xf01f9350	; MCS9 channel 6 IRQ mode configuration register
GTM_MCS9_CH6_IRQ_NOTIFY	.equ	0xf01f9344	; MCS9 channel 6 interrupt notification register
GTM_MCS9_CH6_MHB	.equ	0xf01f933c	; MCS9 channel 6 memory high byte register
GTM_MCS9_CH6_PC	.equ	0xf01f9340	; MCS9 channel 6 program counter register
GTM_MCS9_CH6_R0	.equ	0xf01f9300	; MCS9 channel 6 general purpose register 0
GTM_MCS9_CH6_R1	.equ	0xf01f9304	; MCS9 channel 6 general purpose register 1
GTM_MCS9_CH6_R2	.equ	0xf01f9308	; MCS9 channel 6 general purpose register 2
GTM_MCS9_CH6_R3	.equ	0xf01f930c	; MCS9 channel 6 general purpose register 3
GTM_MCS9_CH6_R4	.equ	0xf01f9310	; MCS9 channel 6 general purpose register 4
GTM_MCS9_CH6_R5	.equ	0xf01f9314	; MCS9 channel 6 general purpose register 5
GTM_MCS9_CH6_R6	.equ	0xf01f9318	; MCS9 channel 6 general purpose register 6
GTM_MCS9_CH6_R7	.equ	0xf01f931c	; MCS9 channel 6 general purpose register 7
GTM_MCS9_CH7_ACB	.equ	0xf01f93a4	; MCS9 channel 7 ARU control Bit register
GTM_MCS9_CH7_CTRL	.equ	0xf01f93a0	; MCS9 channel 7 control register
GTM_MCS9_CH7_EIRQ_EN	.equ	0xf01f93d4	; MCS9 channel 7 error interrupt enable register
GTM_MCS9_CH7_IRQ_EN	.equ	0xf01f93c8	; MCS9 channel 7 interrupt enable register
GTM_MCS9_CH7_IRQ_FORCINT	.equ	0xf01f93cc	; MCS9 channel 7 force interrupt register
GTM_MCS9_CH7_IRQ_MODE	.equ	0xf01f93d0	; MCS9 channel 7 IRQ mode configuration register
GTM_MCS9_CH7_IRQ_NOTIFY	.equ	0xf01f93c4	; MCS9 channel 7 interrupt notification register
GTM_MCS9_CH7_MHB	.equ	0xf01f93bc	; MCS9 channel 7 memory high byte register
GTM_MCS9_CH7_PC	.equ	0xf01f93c0	; MCS9 channel 7 program counter register
GTM_MCS9_CH7_R0	.equ	0xf01f9380	; MCS9 channel 7 general purpose register 0
GTM_MCS9_CH7_R1	.equ	0xf01f9384	; MCS9 channel 7 general purpose register 1
GTM_MCS9_CH7_R2	.equ	0xf01f9388	; MCS9 channel 7 general purpose register 2
GTM_MCS9_CH7_R3	.equ	0xf01f938c	; MCS9 channel 7 general purpose register 3
GTM_MCS9_CH7_R4	.equ	0xf01f9390	; MCS9 channel 7 general purpose register 4
GTM_MCS9_CH7_R5	.equ	0xf01f9394	; MCS9 channel 7 general purpose register 5
GTM_MCS9_CH7_R6	.equ	0xf01f9398	; MCS9 channel 7 general purpose register 6
GTM_MCS9_CH7_R7	.equ	0xf01f939c	; MCS9 channel 7 general purpose register 7
GTM_MCS9_CTRG  	.equ	0xf01f9028	; MCS9 clear trigger control register
GTM_MCS9_CTRL_STAT	.equ	0xf01f9064	; MCS9 control and status register
GTM_MCS9_CWT   	.equ	0xf01f9070	; MCS9 cancel WURM instruction
GTM_MCS9_ERR   	.equ	0xf01f907c	; MCS9 error register
GTM_MCS9_REG_PROT	.equ	0xf01f9060	; MCS9 write protection register
GTM_MCS9_RESET 	.equ	0xf01f9068	; MCS9 reset register
GTM_MCS9_STRG  	.equ	0xf01f902c	; MCS9 set trigger control register
GTM_MCSINTCLR  	.equ	0xf019fea4	; MCS Interrupt Clear Register
GTM_MCSINTSTAT 	.equ	0xf019fea0	; MCS Interrupt Status Register
GTM_MCSTRIGOUTSEL	.equ	0xf019fe9c	; Trigger Output Sel Register
GTM_MCS_AEM_DIS	.equ	0xf010003c	; GTM MCS master port disable register
GTM_MON_ACTIVITY_0	.equ	0xf0100184	; Monitor activity register 0
GTM_MON_ACTIVITY_1	.equ	0xf0100188	; Monitor activity register 1
GTM_MON_ACTIVITY_MCS0	.equ	0xf010018c	; Monitor activity register for MCS 0
GTM_MON_ACTIVITY_MCS1	.equ	0xf0100190	; Monitor activity register for MCS 1
GTM_MON_ACTIVITY_MCS2	.equ	0xf0100194	; Monitor activity register for MCS 2
GTM_MON_ACTIVITY_MCS3	.equ	0xf0100198	; Monitor activity register for MCS 3
GTM_MON_ACTIVITY_MCS4	.equ	0xf010019c	; Monitor activity register for MCS 4
GTM_MON_ACTIVITY_MCS5	.equ	0xf01001a0	; Monitor activity register for MCS 5
GTM_MON_ACTIVITY_MCS6	.equ	0xf01001a4	; Monitor activity register for MCS 6
GTM_MON_ACTIVITY_MCS7	.equ	0xf01001a8	; Monitor activity register for MCS 7
GTM_MON_ACTIVITY_MCS8	.equ	0xf01001ac	; Monitor activity register for MCS 8
GTM_MON_ACTIVITY_MCS9	.equ	0xf01001b0	; Monitor activity register for MCS 9
GTM_MON_STATUS 	.equ	0xf0100180	; Monitor status register
GTM_MSC0INHCON 	.equ	0xf019ff68	; MSC0 Input High Control Register
GTM_MSC0INLCON 	.equ	0xf019ff64	; MSC0 Input Low Control Register
GTM_MSC0INLEXTCON	.equ	0xf019ff6c	; MSC0 Input Low Extended Control Register
GTM_MSC1INHCON 	.equ	0xf019ff74	; MSC1 Input High Control Register
GTM_MSC1INLCON 	.equ	0xf019ff70	; MSC1 Input Low Control Register
GTM_MSC1INLEXTCON	.equ	0xf019ff78	; MSC1 Input Low Extended Control Register
GTM_MSC2INHCON 	.equ	0xf019ff80	; MSC2 Input High Control Register
GTM_MSC2INLCON 	.equ	0xf019ff7c	; MSC2 Input Low Control Register
GTM_MSC2INLEXTCON	.equ	0xf019ff84	; MSC2 Input Low Extended Control Register
GTM_MSC3INHCON 	.equ	0xf019ff8c	; MSC3 Input High Control Register
GTM_MSC3INLCON 	.equ	0xf019ff88	; MSC3 Input Low Control Register
GTM_MSC3INLEXTCON	.equ	0xf019ff90	; MSC3 Input Low Extended Control Register
GTM_MSCSET1CON0	.equ	0xf019fed4	; MSC Set 1 Control 0 Register
GTM_MSCSET1CON1	.equ	0xf019fed8	; MSC Set 1 Control 1 Register
GTM_MSCSET1CON2	.equ	0xf019fedc	; MSC Set 1 Control 2 Register
GTM_MSCSET1CON3	.equ	0xf019fee0	; MSC Set 1 Control 3 Register
GTM_MSCSET2CON0	.equ	0xf019fee4	; MSC Set 2 Control 0 Register
GTM_MSCSET2CON1	.equ	0xf019fee8	; MSC Set 2 Control 1 Register
GTM_MSCSET2CON2	.equ	0xf019feec	; MSC Set 2 Control 2 Register
GTM_MSCSET2CON3	.equ	0xf019fef0	; MSC Set 2 Control 3 Register
GTM_MSCSET3CON0	.equ	0xf019fef4	; MSC Set 3Control 0 Register
GTM_MSCSET3CON1	.equ	0xf019fef8	; MSC Set 3Control 1 Register
GTM_MSCSET3CON2	.equ	0xf019fefc	; MSC Set 3 Control 2 Register
GTM_MSCSET3CON3	.equ	0xf019ff00	; MSC Set 3 Control 3 Register
GTM_MSCSET4CON0	.equ	0xf019ff04	; MSC Set 4 Control 0 Register
GTM_MSCSET4CON1	.equ	0xf019ff08	; MSC Set 4 Control 1 Register
GTM_MSCSET4CON2	.equ	0xf019ff0c	; MSC Set 4 Control 2 Register
GTM_MSCSET4CON3	.equ	0xf019ff10	; MSC Set 4 Control 3 Register
GTM_MSCSET5CON0	.equ	0xf019ff14	; MSC Set 5 Control 0 Register
GTM_MSCSET5CON1	.equ	0xf019ff18	; MSC Set 5 Control 1 Register
GTM_MSCSET5CON2	.equ	0xf019ff1c	; MSC Set 5 Control 2 Register
GTM_MSCSET5CON3	.equ	0xf019ff20	; MSC Set 5 Control 3 Register
GTM_MSCSET6CON0	.equ	0xf019ff24	; MSC Set 6 Control 0 Register
GTM_MSCSET6CON1	.equ	0xf019ff28	; MSC Set 6 Control 1 Register
GTM_MSCSET6CON2	.equ	0xf019ff2c	; MSC Set 6 Control 2 Register
GTM_MSCSET6CON3	.equ	0xf019ff30	; MSC Set 6 Control 3 Register
GTM_MSCSET7CON0	.equ	0xf019ff34	; MSC Set 7Control 0 Register
GTM_MSCSET7CON1	.equ	0xf019ff38	; MSC Set 7 Control 1 Register
GTM_MSCSET7CON2	.equ	0xf019ff3c	; MSC Set 7 Control 2 Register
GTM_MSCSET7CON3	.equ	0xf019ff40	; MSC Set 7 Control 3 Register
GTM_MSCSET8CON0	.equ	0xf019ff44	; MSC Set 8Control 0 Register
GTM_MSCSET8CON1	.equ	0xf019ff48	; MSC Set 8 Control 1 Register
GTM_MSCSET8CON2	.equ	0xf019ff4c	; MSC Set 8 Control 2 Register
GTM_MSCSET8CON3	.equ	0xf019ff50	; MSC Set 8 Control 3 Register
GTM_MSCSET9CON0	.equ	0xf019ff54	; MSC Set 9Control 0 Register
GTM_MSCSET9CON1	.equ	0xf019ff58	; MSC Set 9 Control 1 Register
GTM_MSCSET9CON2	.equ	0xf019ff5c	; MSC Set 9 Control 2 Register
GTM_MSCSET9CON3	.equ	0xf019ff60	; MSC Set 9 Control 3 Register
GTM_OCS        	.equ	0xf019fe30	; OCDS Control and Status
GTM_ODA        	.equ	0xf019fe2c	; OCDS Debug Access Register
GTM_OTBU0T     	.equ	0xf019fe14	; OCDS TBU0 Trigger Register
GTM_OTBU1T     	.equ	0xf019fe18	; OCDS TBU1 Trigger Register
GTM_OTBU2T     	.equ	0xf019fe1c	; OCDS TBU2 Trigger Register
GTM_OTBU3T     	.equ	0xf019ffa8	; OCDS TBU3 Trigger Register
GTM_OTSC0      	.equ	0xf019fe24	; OCDS Trigger Set Control 0 Register
GTM_OTSC1      	.equ	0xf019fe28	; OCDS Trigger Set Control 1 Register
GTM_OTSS       	.equ	0xf019fe20	; OCDS Trigger Set Select Register
GTM_PSI5OUTSEL 	.equ	0xf019ff94	; PSI5 Output Select 0 Register
GTM_PSI5SOUTSEL	.equ	0xf019ff98	; PSI5-S Output Select Register
GTM_RESET1     	.equ	0xf019fe3c	; Kernel Reset Register 0
GTM_RESET2     	.equ	0xf019fe38	; Kernel Reset Register 1
GTM_RESET_CLR  	.equ	0xf019fe34	; Kernel Reset Status Clear Register
GTM_REV        	.equ	0xf0100000	; GTM Version control register
GTM_RST        	.equ	0xf0100004	; GTM Global reset register
GTM_SPE0_CMD   	.equ	0xf010084c	; SPE0 Command register
GTM_SPE0_CTRL_STAT	.equ	0xf0100800	; SPE0 Control status register
GTM_SPE0_CTRL_STAT2	.equ	0xf0100848	; SPE0 Control status register 2
GTM_SPE0_EIRQ_EN	.equ	0xf010083c	; SPE0 Error interrupt enable register.
GTM_SPE0_IRQ_EN	.equ	0xf0100830	; SPE0 Interrupt enable register.
GTM_SPE0_IRQ_FORCINT	.equ	0xf0100834	; SPE0 Interrupt generation by software.
GTM_SPE0_IRQ_MODE	.equ	0xf0100838	; SPE0 Interrupt mode configuration register
GTM_SPE0_IRQ_NOTIFY	.equ	0xf010082c	; SPE0 Interrupt notification register.
GTM_SPE0_OUT_CTRL	.equ	0xf0100828	; SPE0 output control register
GTM_SPE0_OUT_PAT0	.equ	0xf0100808	; SPE0 Output definition register
GTM_SPE0_OUT_PAT1	.equ	0xf010080c	; SPE0 Output definition register
GTM_SPE0_OUT_PAT2	.equ	0xf0100810	; SPE0 Output definition register
GTM_SPE0_OUT_PAT3	.equ	0xf0100814	; SPE0 Output definition register
GTM_SPE0_OUT_PAT4	.equ	0xf0100818	; SPE0 Output definition register
GTM_SPE0_OUT_PAT5	.equ	0xf010081c	; SPE0 Output definition register
GTM_SPE0_OUT_PAT6	.equ	0xf0100820	; SPE0 Output definition register
GTM_SPE0_OUT_PAT7	.equ	0xf0100824	; SPE0 Output definition register
GTM_SPE0_PAT   	.equ	0xf0100804	; SPE0 Input pattern definition register.
GTM_SPE0_REV_CMP	.equ	0xf0100844	; SPE0 Revolution counter compare value
GTM_SPE0_REV_CNT	.equ	0xf0100840	; SPE0 input revolution counter
GTM_SPE1_CMD   	.equ	0xf01008cc	; SPE1 Command register
GTM_SPE1_CTRL_STAT	.equ	0xf0100880	; SPE1 Control status register
GTM_SPE1_CTRL_STAT2	.equ	0xf01008c8	; SPE1 Control status register 2
GTM_SPE1_EIRQ_EN	.equ	0xf01008bc	; SPE1 Error interrupt enable register.
GTM_SPE1_IRQ_EN	.equ	0xf01008b0	; SPE1 Interrupt enable register.
GTM_SPE1_IRQ_FORCINT	.equ	0xf01008b4	; SPE1 Interrupt generation by software.
GTM_SPE1_IRQ_MODE	.equ	0xf01008b8	; SPE1 Interrupt mode configuration register
GTM_SPE1_IRQ_NOTIFY	.equ	0xf01008ac	; SPE1 Interrupt notification register.
GTM_SPE1_OUT_CTRL	.equ	0xf01008a8	; SPE1 output control register
GTM_SPE1_OUT_PAT0	.equ	0xf0100888	; SPE1 Output definition register
GTM_SPE1_OUT_PAT1	.equ	0xf010088c	; SPE1 Output definition register
GTM_SPE1_OUT_PAT2	.equ	0xf0100890	; SPE1 Output definition register
GTM_SPE1_OUT_PAT3	.equ	0xf0100894	; SPE1 Output definition register
GTM_SPE1_OUT_PAT4	.equ	0xf0100898	; SPE1 Output definition register
GTM_SPE1_OUT_PAT5	.equ	0xf010089c	; SPE1 Output definition register
GTM_SPE1_OUT_PAT6	.equ	0xf01008a0	; SPE1 Output definition register
GTM_SPE1_OUT_PAT7	.equ	0xf01008a4	; SPE1 Output definition register
GTM_SPE1_PAT   	.equ	0xf0100884	; SPE1 Input pattern definition register.
GTM_SPE1_REV_CMP	.equ	0xf01008c4	; SPE1 Revolution counter compare value
GTM_SPE1_REV_CNT	.equ	0xf01008c0	; SPE1 input revolution counter
GTM_SPE2_CMD   	.equ	0xf010094c	; SPE2 Command register
GTM_SPE2_CTRL_STAT	.equ	0xf0100900	; SPE2 Control status register
GTM_SPE2_CTRL_STAT2	.equ	0xf0100948	; SPE2 Control status register 2
GTM_SPE2_EIRQ_EN	.equ	0xf010093c	; SPE2 Error interrupt enable register.
GTM_SPE2_IRQ_EN	.equ	0xf0100930	; SPE2 Interrupt enable register.
GTM_SPE2_IRQ_FORCINT	.equ	0xf0100934	; SPE2 Interrupt generation by software.
GTM_SPE2_IRQ_MODE	.equ	0xf0100938	; SPE2 Interrupt mode configuration register
GTM_SPE2_IRQ_NOTIFY	.equ	0xf010092c	; SPE2 Interrupt notification register.
GTM_SPE2_OUT_CTRL	.equ	0xf0100928	; SPE2 output control register
GTM_SPE2_OUT_PAT0	.equ	0xf0100908	; SPE2 Output definition register
GTM_SPE2_OUT_PAT1	.equ	0xf010090c	; SPE2 Output definition register
GTM_SPE2_OUT_PAT2	.equ	0xf0100910	; SPE2 Output definition register
GTM_SPE2_OUT_PAT3	.equ	0xf0100914	; SPE2 Output definition register
GTM_SPE2_OUT_PAT4	.equ	0xf0100918	; SPE2 Output definition register
GTM_SPE2_OUT_PAT5	.equ	0xf010091c	; SPE2 Output definition register
GTM_SPE2_OUT_PAT6	.equ	0xf0100920	; SPE2 Output definition register
GTM_SPE2_OUT_PAT7	.equ	0xf0100924	; SPE2 Output definition register
GTM_SPE2_PAT   	.equ	0xf0100904	; SPE2 Input pattern definition register.
GTM_SPE2_REV_CMP	.equ	0xf0100944	; SPE2 Revolution counter compare value
GTM_SPE2_REV_CNT	.equ	0xf0100940	; SPE2 input revolution counter
GTM_SPE3_CMD   	.equ	0xf01009cc	; SPE3 Command register
GTM_SPE3_CTRL_STAT	.equ	0xf0100980	; SPE3 Control status register
GTM_SPE3_CTRL_STAT2	.equ	0xf01009c8	; SPE3 Control status register 2
GTM_SPE3_EIRQ_EN	.equ	0xf01009bc	; SPE3 Error interrupt enable register.
GTM_SPE3_IRQ_EN	.equ	0xf01009b0	; SPE3 Interrupt enable register.
GTM_SPE3_IRQ_FORCINT	.equ	0xf01009b4	; SPE3 Interrupt generation by software.
GTM_SPE3_IRQ_MODE	.equ	0xf01009b8	; SPE3 Interrupt mode configuration register
GTM_SPE3_IRQ_NOTIFY	.equ	0xf01009ac	; SPE3 Interrupt notification register.
GTM_SPE3_OUT_CTRL	.equ	0xf01009a8	; SPE3 output control register
GTM_SPE3_OUT_PAT0	.equ	0xf0100988	; SPE3 Output definition register
GTM_SPE3_OUT_PAT1	.equ	0xf010098c	; SPE3 Output definition register
GTM_SPE3_OUT_PAT2	.equ	0xf0100990	; SPE3 Output definition register
GTM_SPE3_OUT_PAT3	.equ	0xf0100994	; SPE3 Output definition register
GTM_SPE3_OUT_PAT4	.equ	0xf0100998	; SPE3 Output definition register
GTM_SPE3_OUT_PAT5	.equ	0xf010099c	; SPE3 Output definition register
GTM_SPE3_OUT_PAT6	.equ	0xf01009a0	; SPE3 Output definition register
GTM_SPE3_OUT_PAT7	.equ	0xf01009a4	; SPE3 Output definition register
GTM_SPE3_PAT   	.equ	0xf0100984	; SPE3 Input pattern definition register.
GTM_SPE3_REV_CMP	.equ	0xf01009c4	; SPE3 Revolution counter compare value
GTM_SPE3_REV_CNT	.equ	0xf01009c0	; SPE3 input revolution counter
GTM_SPE4_CMD   	.equ	0xf0100a4c	; SPE4 Command register
GTM_SPE4_CTRL_STAT	.equ	0xf0100a00	; SPE4 Control status register
GTM_SPE4_CTRL_STAT2	.equ	0xf0100a48	; SPE4 Control status register 2
GTM_SPE4_EIRQ_EN	.equ	0xf0100a3c	; SPE4 Error interrupt enable register.
GTM_SPE4_IRQ_EN	.equ	0xf0100a30	; SPE4 Interrupt enable register.
GTM_SPE4_IRQ_FORCINT	.equ	0xf0100a34	; SPE4 Interrupt generation by software.
GTM_SPE4_IRQ_MODE	.equ	0xf0100a38	; SPE4 Interrupt mode configuration register
GTM_SPE4_IRQ_NOTIFY	.equ	0xf0100a2c	; SPE4 Interrupt notification register.
GTM_SPE4_OUT_CTRL	.equ	0xf0100a28	; SPE4 output control register
GTM_SPE4_OUT_PAT0	.equ	0xf0100a08	; SPE4 Output definition register
GTM_SPE4_OUT_PAT1	.equ	0xf0100a0c	; SPE4 Output definition register
GTM_SPE4_OUT_PAT2	.equ	0xf0100a10	; SPE4 Output definition register
GTM_SPE4_OUT_PAT3	.equ	0xf0100a14	; SPE4 Output definition register
GTM_SPE4_OUT_PAT4	.equ	0xf0100a18	; SPE4 Output definition register
GTM_SPE4_OUT_PAT5	.equ	0xf0100a1c	; SPE4 Output definition register
GTM_SPE4_OUT_PAT6	.equ	0xf0100a20	; SPE4 Output definition register
GTM_SPE4_OUT_PAT7	.equ	0xf0100a24	; SPE4 Output definition register
GTM_SPE4_PAT   	.equ	0xf0100a04	; SPE4 Input pattern definition register.
GTM_SPE4_REV_CMP	.equ	0xf0100a44	; SPE4 Revolution counter compare value
GTM_SPE4_REV_CNT	.equ	0xf0100a40	; SPE4 input revolution counter
GTM_SPE5_CMD   	.equ	0xf0100acc	; SPE5 Command register
GTM_SPE5_CTRL_STAT	.equ	0xf0100a80	; SPE5 Control status register
GTM_SPE5_CTRL_STAT2	.equ	0xf0100ac8	; SPE5 Control status register 2
GTM_SPE5_EIRQ_EN	.equ	0xf0100abc	; SPE5 Error interrupt enable register.
GTM_SPE5_IRQ_EN	.equ	0xf0100ab0	; SPE5 Interrupt enable register.
GTM_SPE5_IRQ_FORCINT	.equ	0xf0100ab4	; SPE5 Interrupt generation by software.
GTM_SPE5_IRQ_MODE	.equ	0xf0100ab8	; SPE5 Interrupt mode configuration register
GTM_SPE5_IRQ_NOTIFY	.equ	0xf0100aac	; SPE5 Interrupt notification register.
GTM_SPE5_OUT_CTRL	.equ	0xf0100aa8	; SPE5 output control register
GTM_SPE5_OUT_PAT0	.equ	0xf0100a88	; SPE5 Output definition register
GTM_SPE5_OUT_PAT1	.equ	0xf0100a8c	; SPE5 Output definition register
GTM_SPE5_OUT_PAT2	.equ	0xf0100a90	; SPE5 Output definition register
GTM_SPE5_OUT_PAT3	.equ	0xf0100a94	; SPE5 Output definition register
GTM_SPE5_OUT_PAT4	.equ	0xf0100a98	; SPE5 Output definition register
GTM_SPE5_OUT_PAT5	.equ	0xf0100a9c	; SPE5 Output definition register
GTM_SPE5_OUT_PAT6	.equ	0xf0100aa0	; SPE5 Output definition register
GTM_SPE5_OUT_PAT7	.equ	0xf0100aa4	; SPE5 Output definition register
GTM_SPE5_PAT   	.equ	0xf0100a84	; SPE5 Input pattern definition register.
GTM_SPE5_REV_CMP	.equ	0xf0100ac4	; SPE5 Revolution counter compare value
GTM_SPE5_REV_CNT	.equ	0xf0100ac0	; SPE5 input revolution counter
GTM_TBU_CH0_BASE	.equ	0xf0100108	; TBU channel 0 base
GTM_TBU_CH0_CTRL	.equ	0xf0100104	; TBU channel 0 control
GTM_TBU_CH1_BASE	.equ	0xf0100110	; TBU Channel 1 Base Register
GTM_TBU_CH1_CTRL	.equ	0xf010010c	; TBU channel 1 control
GTM_TBU_CH2_BASE	.equ	0xf0100118	; TBU Channel 2 Base Register
GTM_TBU_CH2_CTRL	.equ	0xf0100114	; TBU channel 2 control
GTM_TBU_CH3_BASE	.equ	0xf0100120	; TBU channel 3 base
GTM_TBU_CH3_BASE_CAPTURE	.equ	0xf0100128	; TBU channel 3 base captured
GTM_TBU_CH3_BASE_MARK	.equ	0xf0100124	; TBU channel 3 modulo value
GTM_TBU_CH3_CTRL	.equ	0xf010011c	; TBU channel 3 control
GTM_TBU_CHEN   	.equ	0xf0100100	; TBU global channel enable
GTM_TIM0INSEL  	.equ	0xf019fd10	; TIM0 Input Select Register
GTM_TIM0_AUX_IN_SRC	.equ	0xf0100040	; GTM TIM 0 module AUX_IN source selection register
GTM_TIM0_CH0_CNT	.equ	0xf0101008	; TIM0 channel 0 SMU counter register
GTM_TIM0_CH0_CNTS	.equ	0xf0101010	; TIM0 channel 0 SMU shadow counter register
GTM_TIM0_CH0_CTRL	.equ	0xf0101024	; TIM0 channel 0 control register
GTM_TIM0_CH0_ECNT	.equ	0xf010100c	; TIM0 channel 0 SMU edge counter register
GTM_TIM0_CH0_ECTRL	.equ	0xf0101028	; TIM0 channel 0 extended control register
GTM_TIM0_CH0_EIRQ_EN	.equ	0xf010103c	; TIM0 channel 0 error interrupt enable register
GTM_TIM0_CH0_FLT_FE	.equ	0xf0101020	; TIM0 channel 0 filter parameter 1 register
GTM_TIM0_CH0_FLT_RE	.equ	0xf010101c	; TIM0 channel 0 filter parameter 0 register
GTM_TIM0_CH0_GPR0	.equ	0xf0101000	; TIM0 channel 0 general purpose 0 register
GTM_TIM0_CH0_GPR1	.equ	0xf0101004	; TIM0 channel 0 general purpose 1 register
GTM_TIM0_CH0_IRQ_EN	.equ	0xf0101030	; TIM0 channel 0 interrupt enable register
GTM_TIM0_CH0_IRQ_FORCINT	.equ	0xf0101034	; TIM0 channel 0 force interrupt register
GTM_TIM0_CH0_IRQ_MODE	.equ	0xf0101038	; TIM0 channel 0 interrupt mode configuration register
GTM_TIM0_CH0_IRQ_NOTIFY	.equ	0xf010102c	; TIM0 channel 0 interrupt notification register
GTM_TIM0_CH0_TDUC	.equ	0xf0101014	; TIM0 channel 0 TDU counter register
GTM_TIM0_CH0_TDUV	.equ	0xf0101018	; TIM0 channel 0 TDU control register
GTM_TIM0_CH1_CNT	.equ	0xf0101088	; TIM0 channel 1 SMU counter register
GTM_TIM0_CH1_CNTS	.equ	0xf0101090	; TIM0 channel 1 SMU shadow counter register
GTM_TIM0_CH1_CTRL	.equ	0xf01010a4	; TIM0 channel 1 control register
GTM_TIM0_CH1_ECNT	.equ	0xf010108c	; TIM0 channel 1 SMU edge counter register
GTM_TIM0_CH1_ECTRL	.equ	0xf01010a8	; TIM0 channel 1 extended control register
GTM_TIM0_CH1_EIRQ_EN	.equ	0xf01010bc	; TIM0 channel 1 error interrupt enable register
GTM_TIM0_CH1_FLT_FE	.equ	0xf01010a0	; TIM0 channel 1 filter parameter 1 register
GTM_TIM0_CH1_FLT_RE	.equ	0xf010109c	; TIM0 channel 1 filter parameter 0 register
GTM_TIM0_CH1_GPR0	.equ	0xf0101080	; TIM0 channel 1 general purpose 0 register
GTM_TIM0_CH1_GPR1	.equ	0xf0101084	; TIM0 channel 1 general purpose 1 register
GTM_TIM0_CH1_IRQ_EN	.equ	0xf01010b0	; TIM0 channel 1 interrupt enable register
GTM_TIM0_CH1_IRQ_FORCINT	.equ	0xf01010b4	; TIM0 channel 1 force interrupt register
GTM_TIM0_CH1_IRQ_MODE	.equ	0xf01010b8	; TIM0 channel 1 interrupt mode configuration register
GTM_TIM0_CH1_IRQ_NOTIFY	.equ	0xf01010ac	; TIM0 channel 1 interrupt notification register
GTM_TIM0_CH1_TDUC	.equ	0xf0101094	; TIM0 channel 1 TDU counter register
GTM_TIM0_CH1_TDUV	.equ	0xf0101098	; TIM0 channel 1 TDU control register
GTM_TIM0_CH2_CNT	.equ	0xf0101108	; TIM0 channel 2 SMU counter register
GTM_TIM0_CH2_CNTS	.equ	0xf0101110	; TIM0 channel 2 SMU shadow counter register
GTM_TIM0_CH2_CTRL	.equ	0xf0101124	; TIM0 channel 2 control register
GTM_TIM0_CH2_ECNT	.equ	0xf010110c	; TIM0 channel 2 SMU edge counter register
GTM_TIM0_CH2_ECTRL	.equ	0xf0101128	; TIM0 channel 2 extended control register
GTM_TIM0_CH2_EIRQ_EN	.equ	0xf010113c	; TIM0 channel 2 error interrupt enable register
GTM_TIM0_CH2_FLT_FE	.equ	0xf0101120	; TIM0 channel 2 filter parameter 1 register
GTM_TIM0_CH2_FLT_RE	.equ	0xf010111c	; TIM0 channel 2 filter parameter 0 register
GTM_TIM0_CH2_GPR0	.equ	0xf0101100	; TIM0 channel 2 general purpose 0 register
GTM_TIM0_CH2_GPR1	.equ	0xf0101104	; TIM0 channel 2 general purpose 1 register
GTM_TIM0_CH2_IRQ_EN	.equ	0xf0101130	; TIM0 channel 2 interrupt enable register
GTM_TIM0_CH2_IRQ_FORCINT	.equ	0xf0101134	; TIM0 channel 2 force interrupt register
GTM_TIM0_CH2_IRQ_MODE	.equ	0xf0101138	; TIM0 channel 2 interrupt mode configuration register
GTM_TIM0_CH2_IRQ_NOTIFY	.equ	0xf010112c	; TIM0 channel 2 interrupt notification register
GTM_TIM0_CH2_TDUC	.equ	0xf0101114	; TIM0 channel 2 TDU counter register
GTM_TIM0_CH2_TDUV	.equ	0xf0101118	; TIM0 channel 2 TDU control register
GTM_TIM0_CH3_CNT	.equ	0xf0101188	; TIM0 channel 3 SMU counter register
GTM_TIM0_CH3_CNTS	.equ	0xf0101190	; TIM0 channel 3 SMU shadow counter register
GTM_TIM0_CH3_CTRL	.equ	0xf01011a4	; TIM0 channel 3 control register
GTM_TIM0_CH3_ECNT	.equ	0xf010118c	; TIM0 channel 3 SMU edge counter register
GTM_TIM0_CH3_ECTRL	.equ	0xf01011a8	; TIM0 channel 3 extended control register
GTM_TIM0_CH3_EIRQ_EN	.equ	0xf01011bc	; TIM0 channel 3 error interrupt enable register
GTM_TIM0_CH3_FLT_FE	.equ	0xf01011a0	; TIM0 channel 3 filter parameter 1 register
GTM_TIM0_CH3_FLT_RE	.equ	0xf010119c	; TIM0 channel 3 filter parameter 0 register
GTM_TIM0_CH3_GPR0	.equ	0xf0101180	; TIM0 channel 3 general purpose 0 register
GTM_TIM0_CH3_GPR1	.equ	0xf0101184	; TIM0 channel 3 general purpose 1 register
GTM_TIM0_CH3_IRQ_EN	.equ	0xf01011b0	; TIM0 channel 3 interrupt enable register
GTM_TIM0_CH3_IRQ_FORCINT	.equ	0xf01011b4	; TIM0 channel 3 force interrupt register
GTM_TIM0_CH3_IRQ_MODE	.equ	0xf01011b8	; TIM0 channel 3 interrupt mode configuration register
GTM_TIM0_CH3_IRQ_NOTIFY	.equ	0xf01011ac	; TIM0 channel 3 interrupt notification register
GTM_TIM0_CH3_TDUC	.equ	0xf0101194	; TIM0 channel 3 TDU counter register
GTM_TIM0_CH3_TDUV	.equ	0xf0101198	; TIM0 channel 3 TDU control register
GTM_TIM0_CH4_CNT	.equ	0xf0101208	; TIM0 channel 4 SMU counter register
GTM_TIM0_CH4_CNTS	.equ	0xf0101210	; TIM0 channel 4 SMU shadow counter register
GTM_TIM0_CH4_CTRL	.equ	0xf0101224	; TIM0 channel 4 control register
GTM_TIM0_CH4_ECNT	.equ	0xf010120c	; TIM0 channel 4 SMU edge counter register
GTM_TIM0_CH4_ECTRL	.equ	0xf0101228	; TIM0 channel 4 extended control register
GTM_TIM0_CH4_EIRQ_EN	.equ	0xf010123c	; TIM0 channel 4 error interrupt enable register
GTM_TIM0_CH4_FLT_FE	.equ	0xf0101220	; TIM0 channel 4 filter parameter 1 register
GTM_TIM0_CH4_FLT_RE	.equ	0xf010121c	; TIM0 channel 4 filter parameter 0 register
GTM_TIM0_CH4_GPR0	.equ	0xf0101200	; TIM0 channel 4 general purpose 0 register
GTM_TIM0_CH4_GPR1	.equ	0xf0101204	; TIM0 channel 4 general purpose 1 register
GTM_TIM0_CH4_IRQ_EN	.equ	0xf0101230	; TIM0 channel 4 interrupt enable register
GTM_TIM0_CH4_IRQ_FORCINT	.equ	0xf0101234	; TIM0 channel 4 force interrupt register
GTM_TIM0_CH4_IRQ_MODE	.equ	0xf0101238	; TIM0 channel 4 interrupt mode configuration register
GTM_TIM0_CH4_IRQ_NOTIFY	.equ	0xf010122c	; TIM0 channel 4 interrupt notification register
GTM_TIM0_CH4_TDUC	.equ	0xf0101214	; TIM0 channel 4 TDU counter register
GTM_TIM0_CH4_TDUV	.equ	0xf0101218	; TIM0 channel 4 TDU control register
GTM_TIM0_CH5_CNT	.equ	0xf0101288	; TIM0 channel 5 SMU counter register
GTM_TIM0_CH5_CNTS	.equ	0xf0101290	; TIM0 channel 5 SMU shadow counter register
GTM_TIM0_CH5_CTRL	.equ	0xf01012a4	; TIM0 channel 5 control register
GTM_TIM0_CH5_ECNT	.equ	0xf010128c	; TIM0 channel 5 SMU edge counter register
GTM_TIM0_CH5_ECTRL	.equ	0xf01012a8	; TIM0 channel 5 extended control register
GTM_TIM0_CH5_EIRQ_EN	.equ	0xf01012bc	; TIM0 channel 5 error interrupt enable register
GTM_TIM0_CH5_FLT_FE	.equ	0xf01012a0	; TIM0 channel 5 filter parameter 1 register
GTM_TIM0_CH5_FLT_RE	.equ	0xf010129c	; TIM0 channel 5 filter parameter 0 register
GTM_TIM0_CH5_GPR0	.equ	0xf0101280	; TIM0 channel 5 general purpose 0 register
GTM_TIM0_CH5_GPR1	.equ	0xf0101284	; TIM0 channel 5 general purpose 1 register
GTM_TIM0_CH5_IRQ_EN	.equ	0xf01012b0	; TIM0 channel 5 interrupt enable register
GTM_TIM0_CH5_IRQ_FORCINT	.equ	0xf01012b4	; TIM0 channel 5 force interrupt register
GTM_TIM0_CH5_IRQ_MODE	.equ	0xf01012b8	; TIM0 channel 5 interrupt mode configuration register
GTM_TIM0_CH5_IRQ_NOTIFY	.equ	0xf01012ac	; TIM0 channel 5 interrupt notification register
GTM_TIM0_CH5_TDUC	.equ	0xf0101294	; TIM0 channel 5 TDU counter register
GTM_TIM0_CH5_TDUV	.equ	0xf0101298	; TIM0 channel 5 TDU control register
GTM_TIM0_CH6_CNT	.equ	0xf0101308	; TIM0 channel 6 SMU counter register
GTM_TIM0_CH6_CNTS	.equ	0xf0101310	; TIM0 channel 6 SMU shadow counter register
GTM_TIM0_CH6_CTRL	.equ	0xf0101324	; TIM0 channel 6 control register
GTM_TIM0_CH6_ECNT	.equ	0xf010130c	; TIM0 channel 6 SMU edge counter register
GTM_TIM0_CH6_ECTRL	.equ	0xf0101328	; TIM0 channel 6 extended control register
GTM_TIM0_CH6_EIRQ_EN	.equ	0xf010133c	; TIM0 channel 6 error interrupt enable register
GTM_TIM0_CH6_FLT_FE	.equ	0xf0101320	; TIM0 channel 6 filter parameter 1 register
GTM_TIM0_CH6_FLT_RE	.equ	0xf010131c	; TIM0 channel 6 filter parameter 0 register
GTM_TIM0_CH6_GPR0	.equ	0xf0101300	; TIM0 channel 6 general purpose 0 register
GTM_TIM0_CH6_GPR1	.equ	0xf0101304	; TIM0 channel 6 general purpose 1 register
GTM_TIM0_CH6_IRQ_EN	.equ	0xf0101330	; TIM0 channel 6 interrupt enable register
GTM_TIM0_CH6_IRQ_FORCINT	.equ	0xf0101334	; TIM0 channel 6 force interrupt register
GTM_TIM0_CH6_IRQ_MODE	.equ	0xf0101338	; TIM0 channel 6 interrupt mode configuration register
GTM_TIM0_CH6_IRQ_NOTIFY	.equ	0xf010132c	; TIM0 channel 6 interrupt notification register
GTM_TIM0_CH6_TDUC	.equ	0xf0101314	; TIM0 channel 6 TDU counter register
GTM_TIM0_CH6_TDUV	.equ	0xf0101318	; TIM0 channel 6 TDU control register
GTM_TIM0_CH7_CNT	.equ	0xf0101388	; TIM0 channel 7 SMU counter register
GTM_TIM0_CH7_CNTS	.equ	0xf0101390	; TIM0 channel 7 SMU shadow counter register
GTM_TIM0_CH7_CTRL	.equ	0xf01013a4	; TIM0 channel 7 control register
GTM_TIM0_CH7_ECNT	.equ	0xf010138c	; TIM0 channel 7 SMU edge counter register
GTM_TIM0_CH7_ECTRL	.equ	0xf01013a8	; TIM0 channel 7 extended control register
GTM_TIM0_CH7_EIRQ_EN	.equ	0xf01013bc	; TIM0 channel 7 error interrupt enable register
GTM_TIM0_CH7_FLT_FE	.equ	0xf01013a0	; TIM0 channel 7 filter parameter 1 register
GTM_TIM0_CH7_FLT_RE	.equ	0xf010139c	; TIM0 channel 7 filter parameter 0 register
GTM_TIM0_CH7_GPR0	.equ	0xf0101380	; TIM0 channel 7 general purpose 0 register
GTM_TIM0_CH7_GPR1	.equ	0xf0101384	; TIM0 channel 7 general purpose 1 register
GTM_TIM0_CH7_IRQ_EN	.equ	0xf01013b0	; TIM0 channel 7 interrupt enable register
GTM_TIM0_CH7_IRQ_FORCINT	.equ	0xf01013b4	; TIM0 channel 7 force interrupt register
GTM_TIM0_CH7_IRQ_MODE	.equ	0xf01013b8	; TIM0 channel 7 interrupt mode configuration register
GTM_TIM0_CH7_IRQ_NOTIFY	.equ	0xf01013ac	; TIM0 channel 7 interrupt notification register
GTM_TIM0_CH7_TDUC	.equ	0xf0101394	; TIM0 channel 7 TDU counter register
GTM_TIM0_CH7_TDUV	.equ	0xf0101398	; TIM0 channel 7 TDU control register
GTM_TIM0_INP_VAL	.equ	0xf0101074	; TIM0 input value observation register
GTM_TIM0_IN_SRC	.equ	0xf0101078	; TIM0 channel x AUX IN source selection register
GTM_TIM0_RST   	.equ	0xf010107c	; TIM0 global software reset register
GTM_TIM1INSEL  	.equ	0xf019fd14	; TIM1 Input Select Register
GTM_TIM1_AUX_IN_SRC	.equ	0xf0100044	; GTM TIM 1 module AUX_IN source selection register
GTM_TIM1_CH0_CNT	.equ	0xf0101808	; TIM1 channel 0 SMU counter register
GTM_TIM1_CH0_CNTS	.equ	0xf0101810	; TIM1 channel 0 SMU shadow counter register
GTM_TIM1_CH0_CTRL	.equ	0xf0101824	; TIM1 channel 0 control register
GTM_TIM1_CH0_ECNT	.equ	0xf010180c	; TIM1 channel 0 SMU edge counter register
GTM_TIM1_CH0_ECTRL	.equ	0xf0101828	; TIM1 channel 0 extended control register
GTM_TIM1_CH0_EIRQ_EN	.equ	0xf010183c	; TIM1 channel 0 error interrupt enable register
GTM_TIM1_CH0_FLT_FE	.equ	0xf0101820	; TIM1 channel 0 filter parameter 1 register
GTM_TIM1_CH0_FLT_RE	.equ	0xf010181c	; TIM1 channel 0 filter parameter 0 register
GTM_TIM1_CH0_GPR0	.equ	0xf0101800	; TIM1 channel 0 general purpose 0 register
GTM_TIM1_CH0_GPR1	.equ	0xf0101804	; TIM1 channel 0 general purpose 1 register
GTM_TIM1_CH0_IRQ_EN	.equ	0xf0101830	; TIM1 channel 0 interrupt enable register
GTM_TIM1_CH0_IRQ_FORCINT	.equ	0xf0101834	; TIM1 channel 0 force interrupt register
GTM_TIM1_CH0_IRQ_MODE	.equ	0xf0101838	; TIM1 channel 0 interrupt mode configuration register
GTM_TIM1_CH0_IRQ_NOTIFY	.equ	0xf010182c	; TIM1 channel 0 interrupt notification register
GTM_TIM1_CH0_TDUC	.equ	0xf0101814	; TIM1 channel 0 TDU counter register
GTM_TIM1_CH0_TDUV	.equ	0xf0101818	; TIM1 channel 0 TDU control register
GTM_TIM1_CH1_CNT	.equ	0xf0101888	; TIM1 channel 1 SMU counter register
GTM_TIM1_CH1_CNTS	.equ	0xf0101890	; TIM1 channel 1 SMU shadow counter register
GTM_TIM1_CH1_CTRL	.equ	0xf01018a4	; TIM1 channel 1 control register
GTM_TIM1_CH1_ECNT	.equ	0xf010188c	; TIM1 channel 1 SMU edge counter register
GTM_TIM1_CH1_ECTRL	.equ	0xf01018a8	; TIM1 channel 1 extended control register
GTM_TIM1_CH1_EIRQ_EN	.equ	0xf01018bc	; TIM1 channel 1 error interrupt enable register
GTM_TIM1_CH1_FLT_FE	.equ	0xf01018a0	; TIM1 channel 1 filter parameter 1 register
GTM_TIM1_CH1_FLT_RE	.equ	0xf010189c	; TIM1 channel 1 filter parameter 0 register
GTM_TIM1_CH1_GPR0	.equ	0xf0101880	; TIM1 channel 1 general purpose 0 register
GTM_TIM1_CH1_GPR1	.equ	0xf0101884	; TIM1 channel 1 general purpose 1 register
GTM_TIM1_CH1_IRQ_EN	.equ	0xf01018b0	; TIM1 channel 1 interrupt enable register
GTM_TIM1_CH1_IRQ_FORCINT	.equ	0xf01018b4	; TIM1 channel 1 force interrupt register
GTM_TIM1_CH1_IRQ_MODE	.equ	0xf01018b8	; TIM1 channel 1 interrupt mode configuration register
GTM_TIM1_CH1_IRQ_NOTIFY	.equ	0xf01018ac	; TIM1 channel 1 interrupt notification register
GTM_TIM1_CH1_TDUC	.equ	0xf0101894	; TIM1 channel 1 TDU counter register
GTM_TIM1_CH1_TDUV	.equ	0xf0101898	; TIM1 channel 1 TDU control register
GTM_TIM1_CH2_CNT	.equ	0xf0101908	; TIM1 channel 2 SMU counter register
GTM_TIM1_CH2_CNTS	.equ	0xf0101910	; TIM1 channel 2 SMU shadow counter register
GTM_TIM1_CH2_CTRL	.equ	0xf0101924	; TIM1 channel 2 control register
GTM_TIM1_CH2_ECNT	.equ	0xf010190c	; TIM1 channel 2 SMU edge counter register
GTM_TIM1_CH2_ECTRL	.equ	0xf0101928	; TIM1 channel 2 extended control register
GTM_TIM1_CH2_EIRQ_EN	.equ	0xf010193c	; TIM1 channel 2 error interrupt enable register
GTM_TIM1_CH2_FLT_FE	.equ	0xf0101920	; TIM1 channel 2 filter parameter 1 register
GTM_TIM1_CH2_FLT_RE	.equ	0xf010191c	; TIM1 channel 2 filter parameter 0 register
GTM_TIM1_CH2_GPR0	.equ	0xf0101900	; TIM1 channel 2 general purpose 0 register
GTM_TIM1_CH2_GPR1	.equ	0xf0101904	; TIM1 channel 2 general purpose 1 register
GTM_TIM1_CH2_IRQ_EN	.equ	0xf0101930	; TIM1 channel 2 interrupt enable register
GTM_TIM1_CH2_IRQ_FORCINT	.equ	0xf0101934	; TIM1 channel 2 force interrupt register
GTM_TIM1_CH2_IRQ_MODE	.equ	0xf0101938	; TIM1 channel 2 interrupt mode configuration register
GTM_TIM1_CH2_IRQ_NOTIFY	.equ	0xf010192c	; TIM1 channel 2 interrupt notification register
GTM_TIM1_CH2_TDUC	.equ	0xf0101914	; TIM1 channel 2 TDU counter register
GTM_TIM1_CH2_TDUV	.equ	0xf0101918	; TIM1 channel 2 TDU control register
GTM_TIM1_CH3_CNT	.equ	0xf0101988	; TIM1 channel 3 SMU counter register
GTM_TIM1_CH3_CNTS	.equ	0xf0101990	; TIM1 channel 3 SMU shadow counter register
GTM_TIM1_CH3_CTRL	.equ	0xf01019a4	; TIM1 channel 3 control register
GTM_TIM1_CH3_ECNT	.equ	0xf010198c	; TIM1 channel 3 SMU edge counter register
GTM_TIM1_CH3_ECTRL	.equ	0xf01019a8	; TIM1 channel 3 extended control register
GTM_TIM1_CH3_EIRQ_EN	.equ	0xf01019bc	; TIM1 channel 3 error interrupt enable register
GTM_TIM1_CH3_FLT_FE	.equ	0xf01019a0	; TIM1 channel 3 filter parameter 1 register
GTM_TIM1_CH3_FLT_RE	.equ	0xf010199c	; TIM1 channel 3 filter parameter 0 register
GTM_TIM1_CH3_GPR0	.equ	0xf0101980	; TIM1 channel 3 general purpose 0 register
GTM_TIM1_CH3_GPR1	.equ	0xf0101984	; TIM1 channel 3 general purpose 1 register
GTM_TIM1_CH3_IRQ_EN	.equ	0xf01019b0	; TIM1 channel 3 interrupt enable register
GTM_TIM1_CH3_IRQ_FORCINT	.equ	0xf01019b4	; TIM1 channel 3 force interrupt register
GTM_TIM1_CH3_IRQ_MODE	.equ	0xf01019b8	; TIM1 channel 3 interrupt mode configuration register
GTM_TIM1_CH3_IRQ_NOTIFY	.equ	0xf01019ac	; TIM1 channel 3 interrupt notification register
GTM_TIM1_CH3_TDUC	.equ	0xf0101994	; TIM1 channel 3 TDU counter register
GTM_TIM1_CH3_TDUV	.equ	0xf0101998	; TIM1 channel 3 TDU control register
GTM_TIM1_CH4_CNT	.equ	0xf0101a08	; TIM1 channel 4 SMU counter register
GTM_TIM1_CH4_CNTS	.equ	0xf0101a10	; TIM1 channel 4 SMU shadow counter register
GTM_TIM1_CH4_CTRL	.equ	0xf0101a24	; TIM1 channel 4 control register
GTM_TIM1_CH4_ECNT	.equ	0xf0101a0c	; TIM1 channel 4 SMU edge counter register
GTM_TIM1_CH4_ECTRL	.equ	0xf0101a28	; TIM1 channel 4 extended control register
GTM_TIM1_CH4_EIRQ_EN	.equ	0xf0101a3c	; TIM1 channel 4 error interrupt enable register
GTM_TIM1_CH4_FLT_FE	.equ	0xf0101a20	; TIM1 channel 4 filter parameter 1 register
GTM_TIM1_CH4_FLT_RE	.equ	0xf0101a1c	; TIM1 channel 4 filter parameter 0 register
GTM_TIM1_CH4_GPR0	.equ	0xf0101a00	; TIM1 channel 4 general purpose 0 register
GTM_TIM1_CH4_GPR1	.equ	0xf0101a04	; TIM1 channel 4 general purpose 1 register
GTM_TIM1_CH4_IRQ_EN	.equ	0xf0101a30	; TIM1 channel 4 interrupt enable register
GTM_TIM1_CH4_IRQ_FORCINT	.equ	0xf0101a34	; TIM1 channel 4 force interrupt register
GTM_TIM1_CH4_IRQ_MODE	.equ	0xf0101a38	; TIM1 channel 4 interrupt mode configuration register
GTM_TIM1_CH4_IRQ_NOTIFY	.equ	0xf0101a2c	; TIM1 channel 4 interrupt notification register
GTM_TIM1_CH4_TDUC	.equ	0xf0101a14	; TIM1 channel 4 TDU counter register
GTM_TIM1_CH4_TDUV	.equ	0xf0101a18	; TIM1 channel 4 TDU control register
GTM_TIM1_CH5_CNT	.equ	0xf0101a88	; TIM1 channel 5 SMU counter register
GTM_TIM1_CH5_CNTS	.equ	0xf0101a90	; TIM1 channel 5 SMU shadow counter register
GTM_TIM1_CH5_CTRL	.equ	0xf0101aa4	; TIM1 channel 5 control register
GTM_TIM1_CH5_ECNT	.equ	0xf0101a8c	; TIM1 channel 5 SMU edge counter register
GTM_TIM1_CH5_ECTRL	.equ	0xf0101aa8	; TIM1 channel 5 extended control register
GTM_TIM1_CH5_EIRQ_EN	.equ	0xf0101abc	; TIM1 channel 5 error interrupt enable register
GTM_TIM1_CH5_FLT_FE	.equ	0xf0101aa0	; TIM1 channel 5 filter parameter 1 register
GTM_TIM1_CH5_FLT_RE	.equ	0xf0101a9c	; TIM1 channel 5 filter parameter 0 register
GTM_TIM1_CH5_GPR0	.equ	0xf0101a80	; TIM1 channel 5 general purpose 0 register
GTM_TIM1_CH5_GPR1	.equ	0xf0101a84	; TIM1 channel 5 general purpose 1 register
GTM_TIM1_CH5_IRQ_EN	.equ	0xf0101ab0	; TIM1 channel 5 interrupt enable register
GTM_TIM1_CH5_IRQ_FORCINT	.equ	0xf0101ab4	; TIM1 channel 5 force interrupt register
GTM_TIM1_CH5_IRQ_MODE	.equ	0xf0101ab8	; TIM1 channel 5 interrupt mode configuration register
GTM_TIM1_CH5_IRQ_NOTIFY	.equ	0xf0101aac	; TIM1 channel 5 interrupt notification register
GTM_TIM1_CH5_TDUC	.equ	0xf0101a94	; TIM1 channel 5 TDU counter register
GTM_TIM1_CH5_TDUV	.equ	0xf0101a98	; TIM1 channel 5 TDU control register
GTM_TIM1_CH6_CNT	.equ	0xf0101b08	; TIM1 channel 6 SMU counter register
GTM_TIM1_CH6_CNTS	.equ	0xf0101b10	; TIM1 channel 6 SMU shadow counter register
GTM_TIM1_CH6_CTRL	.equ	0xf0101b24	; TIM1 channel 6 control register
GTM_TIM1_CH6_ECNT	.equ	0xf0101b0c	; TIM1 channel 6 SMU edge counter register
GTM_TIM1_CH6_ECTRL	.equ	0xf0101b28	; TIM1 channel 6 extended control register
GTM_TIM1_CH6_EIRQ_EN	.equ	0xf0101b3c	; TIM1 channel 6 error interrupt enable register
GTM_TIM1_CH6_FLT_FE	.equ	0xf0101b20	; TIM1 channel 6 filter parameter 1 register
GTM_TIM1_CH6_FLT_RE	.equ	0xf0101b1c	; TIM1 channel 6 filter parameter 0 register
GTM_TIM1_CH6_GPR0	.equ	0xf0101b00	; TIM1 channel 6 general purpose 0 register
GTM_TIM1_CH6_GPR1	.equ	0xf0101b04	; TIM1 channel 6 general purpose 1 register
GTM_TIM1_CH6_IRQ_EN	.equ	0xf0101b30	; TIM1 channel 6 interrupt enable register
GTM_TIM1_CH6_IRQ_FORCINT	.equ	0xf0101b34	; TIM1 channel 6 force interrupt register
GTM_TIM1_CH6_IRQ_MODE	.equ	0xf0101b38	; TIM1 channel 6 interrupt mode configuration register
GTM_TIM1_CH6_IRQ_NOTIFY	.equ	0xf0101b2c	; TIM1 channel 6 interrupt notification register
GTM_TIM1_CH6_TDUC	.equ	0xf0101b14	; TIM1 channel 6 TDU counter register
GTM_TIM1_CH6_TDUV	.equ	0xf0101b18	; TIM1 channel 6 TDU control register
GTM_TIM1_CH7_CNT	.equ	0xf0101b88	; TIM1 channel 7 SMU counter register
GTM_TIM1_CH7_CNTS	.equ	0xf0101b90	; TIM1 channel 7 SMU shadow counter register
GTM_TIM1_CH7_CTRL	.equ	0xf0101ba4	; TIM1 channel 7 control register
GTM_TIM1_CH7_ECNT	.equ	0xf0101b8c	; TIM1 channel 7 SMU edge counter register
GTM_TIM1_CH7_ECTRL	.equ	0xf0101ba8	; TIM1 channel 7 extended control register
GTM_TIM1_CH7_EIRQ_EN	.equ	0xf0101bbc	; TIM1 channel 7 error interrupt enable register
GTM_TIM1_CH7_FLT_FE	.equ	0xf0101ba0	; TIM1 channel 7 filter parameter 1 register
GTM_TIM1_CH7_FLT_RE	.equ	0xf0101b9c	; TIM1 channel 7 filter parameter 0 register
GTM_TIM1_CH7_GPR0	.equ	0xf0101b80	; TIM1 channel 7 general purpose 0 register
GTM_TIM1_CH7_GPR1	.equ	0xf0101b84	; TIM1 channel 7 general purpose 1 register
GTM_TIM1_CH7_IRQ_EN	.equ	0xf0101bb0	; TIM1 channel 7 interrupt enable register
GTM_TIM1_CH7_IRQ_FORCINT	.equ	0xf0101bb4	; TIM1 channel 7 force interrupt register
GTM_TIM1_CH7_IRQ_MODE	.equ	0xf0101bb8	; TIM1 channel 7 interrupt mode configuration register
GTM_TIM1_CH7_IRQ_NOTIFY	.equ	0xf0101bac	; TIM1 channel 7 interrupt notification register
GTM_TIM1_CH7_TDUC	.equ	0xf0101b94	; TIM1 channel 7 TDU counter register
GTM_TIM1_CH7_TDUV	.equ	0xf0101b98	; TIM1 channel 7 TDU control register
GTM_TIM1_INP_VAL	.equ	0xf0101874	; TIM1 input value observation register
GTM_TIM1_IN_SRC	.equ	0xf0101878	; TIM1 channel x AUX IN source selection register
GTM_TIM1_RST   	.equ	0xf010187c	; TIM1 global software reset register
GTM_TIM2INSEL  	.equ	0xf019fd18	; TIM2 Input Select Register
GTM_TIM2_AUX_IN_SRC	.equ	0xf0100048	; GTM TIM 2 module AUX_IN source selection register
GTM_TIM2_CH0_CNT	.equ	0xf0102008	; TIM2 channel 0 SMU counter register
GTM_TIM2_CH0_CNTS	.equ	0xf0102010	; TIM2 channel 0 SMU shadow counter register
GTM_TIM2_CH0_CTRL	.equ	0xf0102024	; TIM2 channel 0 control register
GTM_TIM2_CH0_ECNT	.equ	0xf010200c	; TIM2 channel 0 SMU edge counter register
GTM_TIM2_CH0_ECTRL	.equ	0xf0102028	; TIM2 channel 0 extended control register
GTM_TIM2_CH0_EIRQ_EN	.equ	0xf010203c	; TIM2 channel 0 error interrupt enable register
GTM_TIM2_CH0_FLT_FE	.equ	0xf0102020	; TIM2 channel 0 filter parameter 1 register
GTM_TIM2_CH0_FLT_RE	.equ	0xf010201c	; TIM2 channel 0 filter parameter 0 register
GTM_TIM2_CH0_GPR0	.equ	0xf0102000	; TIM2 channel 0 general purpose 0 register
GTM_TIM2_CH0_GPR1	.equ	0xf0102004	; TIM2 channel 0 general purpose 1 register
GTM_TIM2_CH0_IRQ_EN	.equ	0xf0102030	; TIM2 channel 0 interrupt enable register
GTM_TIM2_CH0_IRQ_FORCINT	.equ	0xf0102034	; TIM2 channel 0 force interrupt register
GTM_TIM2_CH0_IRQ_MODE	.equ	0xf0102038	; TIM2 channel 0 interrupt mode configuration register
GTM_TIM2_CH0_IRQ_NOTIFY	.equ	0xf010202c	; TIM2 channel 0 interrupt notification register
GTM_TIM2_CH0_TDUC	.equ	0xf0102014	; TIM2 channel 0 TDU counter register
GTM_TIM2_CH0_TDUV	.equ	0xf0102018	; TIM2 channel 0 TDU control register
GTM_TIM2_CH1_CNT	.equ	0xf0102088	; TIM2 channel 1 SMU counter register
GTM_TIM2_CH1_CNTS	.equ	0xf0102090	; TIM2 channel 1 SMU shadow counter register
GTM_TIM2_CH1_CTRL	.equ	0xf01020a4	; TIM2 channel 1 control register
GTM_TIM2_CH1_ECNT	.equ	0xf010208c	; TIM2 channel 1 SMU edge counter register
GTM_TIM2_CH1_ECTRL	.equ	0xf01020a8	; TIM2 channel 1 extended control register
GTM_TIM2_CH1_EIRQ_EN	.equ	0xf01020bc	; TIM2 channel 1 error interrupt enable register
GTM_TIM2_CH1_FLT_FE	.equ	0xf01020a0	; TIM2 channel 1 filter parameter 1 register
GTM_TIM2_CH1_FLT_RE	.equ	0xf010209c	; TIM2 channel 1 filter parameter 0 register
GTM_TIM2_CH1_GPR0	.equ	0xf0102080	; TIM2 channel 1 general purpose 0 register
GTM_TIM2_CH1_GPR1	.equ	0xf0102084	; TIM2 channel 1 general purpose 1 register
GTM_TIM2_CH1_IRQ_EN	.equ	0xf01020b0	; TIM2 channel 1 interrupt enable register
GTM_TIM2_CH1_IRQ_FORCINT	.equ	0xf01020b4	; TIM2 channel 1 force interrupt register
GTM_TIM2_CH1_IRQ_MODE	.equ	0xf01020b8	; TIM2 channel 1 interrupt mode configuration register
GTM_TIM2_CH1_IRQ_NOTIFY	.equ	0xf01020ac	; TIM2 channel 1 interrupt notification register
GTM_TIM2_CH1_TDUC	.equ	0xf0102094	; TIM2 channel 1 TDU counter register
GTM_TIM2_CH1_TDUV	.equ	0xf0102098	; TIM2 channel 1 TDU control register
GTM_TIM2_CH2_CNT	.equ	0xf0102108	; TIM2 channel 2 SMU counter register
GTM_TIM2_CH2_CNTS	.equ	0xf0102110	; TIM2 channel 2 SMU shadow counter register
GTM_TIM2_CH2_CTRL	.equ	0xf0102124	; TIM2 channel 2 control register
GTM_TIM2_CH2_ECNT	.equ	0xf010210c	; TIM2 channel 2 SMU edge counter register
GTM_TIM2_CH2_ECTRL	.equ	0xf0102128	; TIM2 channel 2 extended control register
GTM_TIM2_CH2_EIRQ_EN	.equ	0xf010213c	; TIM2 channel 2 error interrupt enable register
GTM_TIM2_CH2_FLT_FE	.equ	0xf0102120	; TIM2 channel 2 filter parameter 1 register
GTM_TIM2_CH2_FLT_RE	.equ	0xf010211c	; TIM2 channel 2 filter parameter 0 register
GTM_TIM2_CH2_GPR0	.equ	0xf0102100	; TIM2 channel 2 general purpose 0 register
GTM_TIM2_CH2_GPR1	.equ	0xf0102104	; TIM2 channel 2 general purpose 1 register
GTM_TIM2_CH2_IRQ_EN	.equ	0xf0102130	; TIM2 channel 2 interrupt enable register
GTM_TIM2_CH2_IRQ_FORCINT	.equ	0xf0102134	; TIM2 channel 2 force interrupt register
GTM_TIM2_CH2_IRQ_MODE	.equ	0xf0102138	; TIM2 channel 2 interrupt mode configuration register
GTM_TIM2_CH2_IRQ_NOTIFY	.equ	0xf010212c	; TIM2 channel 2 interrupt notification register
GTM_TIM2_CH2_TDUC	.equ	0xf0102114	; TIM2 channel 2 TDU counter register
GTM_TIM2_CH2_TDUV	.equ	0xf0102118	; TIM2 channel 2 TDU control register
GTM_TIM2_CH3_CNT	.equ	0xf0102188	; TIM2 channel 3 SMU counter register
GTM_TIM2_CH3_CNTS	.equ	0xf0102190	; TIM2 channel 3 SMU shadow counter register
GTM_TIM2_CH3_CTRL	.equ	0xf01021a4	; TIM2 channel 3 control register
GTM_TIM2_CH3_ECNT	.equ	0xf010218c	; TIM2 channel 3 SMU edge counter register
GTM_TIM2_CH3_ECTRL	.equ	0xf01021a8	; TIM2 channel 3 extended control register
GTM_TIM2_CH3_EIRQ_EN	.equ	0xf01021bc	; TIM2 channel 3 error interrupt enable register
GTM_TIM2_CH3_FLT_FE	.equ	0xf01021a0	; TIM2 channel 3 filter parameter 1 register
GTM_TIM2_CH3_FLT_RE	.equ	0xf010219c	; TIM2 channel 3 filter parameter 0 register
GTM_TIM2_CH3_GPR0	.equ	0xf0102180	; TIM2 channel 3 general purpose 0 register
GTM_TIM2_CH3_GPR1	.equ	0xf0102184	; TIM2 channel 3 general purpose 1 register
GTM_TIM2_CH3_IRQ_EN	.equ	0xf01021b0	; TIM2 channel 3 interrupt enable register
GTM_TIM2_CH3_IRQ_FORCINT	.equ	0xf01021b4	; TIM2 channel 3 force interrupt register
GTM_TIM2_CH3_IRQ_MODE	.equ	0xf01021b8	; TIM2 channel 3 interrupt mode configuration register
GTM_TIM2_CH3_IRQ_NOTIFY	.equ	0xf01021ac	; TIM2 channel 3 interrupt notification register
GTM_TIM2_CH3_TDUC	.equ	0xf0102194	; TIM2 channel 3 TDU counter register
GTM_TIM2_CH3_TDUV	.equ	0xf0102198	; TIM2 channel 3 TDU control register
GTM_TIM2_CH4_CNT	.equ	0xf0102208	; TIM2 channel 4 SMU counter register
GTM_TIM2_CH4_CNTS	.equ	0xf0102210	; TIM2 channel 4 SMU shadow counter register
GTM_TIM2_CH4_CTRL	.equ	0xf0102224	; TIM2 channel 4 control register
GTM_TIM2_CH4_ECNT	.equ	0xf010220c	; TIM2 channel 4 SMU edge counter register
GTM_TIM2_CH4_ECTRL	.equ	0xf0102228	; TIM2 channel 4 extended control register
GTM_TIM2_CH4_EIRQ_EN	.equ	0xf010223c	; TIM2 channel 4 error interrupt enable register
GTM_TIM2_CH4_FLT_FE	.equ	0xf0102220	; TIM2 channel 4 filter parameter 1 register
GTM_TIM2_CH4_FLT_RE	.equ	0xf010221c	; TIM2 channel 4 filter parameter 0 register
GTM_TIM2_CH4_GPR0	.equ	0xf0102200	; TIM2 channel 4 general purpose 0 register
GTM_TIM2_CH4_GPR1	.equ	0xf0102204	; TIM2 channel 4 general purpose 1 register
GTM_TIM2_CH4_IRQ_EN	.equ	0xf0102230	; TIM2 channel 4 interrupt enable register
GTM_TIM2_CH4_IRQ_FORCINT	.equ	0xf0102234	; TIM2 channel 4 force interrupt register
GTM_TIM2_CH4_IRQ_MODE	.equ	0xf0102238	; TIM2 channel 4 interrupt mode configuration register
GTM_TIM2_CH4_IRQ_NOTIFY	.equ	0xf010222c	; TIM2 channel 4 interrupt notification register
GTM_TIM2_CH4_TDUC	.equ	0xf0102214	; TIM2 channel 4 TDU counter register
GTM_TIM2_CH4_TDUV	.equ	0xf0102218	; TIM2 channel 4 TDU control register
GTM_TIM2_CH5_CNT	.equ	0xf0102288	; TIM2 channel 5 SMU counter register
GTM_TIM2_CH5_CNTS	.equ	0xf0102290	; TIM2 channel 5 SMU shadow counter register
GTM_TIM2_CH5_CTRL	.equ	0xf01022a4	; TIM2 channel 5 control register
GTM_TIM2_CH5_ECNT	.equ	0xf010228c	; TIM2 channel 5 SMU edge counter register
GTM_TIM2_CH5_ECTRL	.equ	0xf01022a8	; TIM2 channel 5 extended control register
GTM_TIM2_CH5_EIRQ_EN	.equ	0xf01022bc	; TIM2 channel 5 error interrupt enable register
GTM_TIM2_CH5_FLT_FE	.equ	0xf01022a0	; TIM2 channel 5 filter parameter 1 register
GTM_TIM2_CH5_FLT_RE	.equ	0xf010229c	; TIM2 channel 5 filter parameter 0 register
GTM_TIM2_CH5_GPR0	.equ	0xf0102280	; TIM2 channel 5 general purpose 0 register
GTM_TIM2_CH5_GPR1	.equ	0xf0102284	; TIM2 channel 5 general purpose 1 register
GTM_TIM2_CH5_IRQ_EN	.equ	0xf01022b0	; TIM2 channel 5 interrupt enable register
GTM_TIM2_CH5_IRQ_FORCINT	.equ	0xf01022b4	; TIM2 channel 5 force interrupt register
GTM_TIM2_CH5_IRQ_MODE	.equ	0xf01022b8	; TIM2 channel 5 interrupt mode configuration register
GTM_TIM2_CH5_IRQ_NOTIFY	.equ	0xf01022ac	; TIM2 channel 5 interrupt notification register
GTM_TIM2_CH5_TDUC	.equ	0xf0102294	; TIM2 channel 5 TDU counter register
GTM_TIM2_CH5_TDUV	.equ	0xf0102298	; TIM2 channel 5 TDU control register
GTM_TIM2_CH6_CNT	.equ	0xf0102308	; TIM2 channel 6 SMU counter register
GTM_TIM2_CH6_CNTS	.equ	0xf0102310	; TIM2 channel 6 SMU shadow counter register
GTM_TIM2_CH6_CTRL	.equ	0xf0102324	; TIM2 channel 6 control register
GTM_TIM2_CH6_ECNT	.equ	0xf010230c	; TIM2 channel 6 SMU edge counter register
GTM_TIM2_CH6_ECTRL	.equ	0xf0102328	; TIM2 channel 6 extended control register
GTM_TIM2_CH6_EIRQ_EN	.equ	0xf010233c	; TIM2 channel 6 error interrupt enable register
GTM_TIM2_CH6_FLT_FE	.equ	0xf0102320	; TIM2 channel 6 filter parameter 1 register
GTM_TIM2_CH6_FLT_RE	.equ	0xf010231c	; TIM2 channel 6 filter parameter 0 register
GTM_TIM2_CH6_GPR0	.equ	0xf0102300	; TIM2 channel 6 general purpose 0 register
GTM_TIM2_CH6_GPR1	.equ	0xf0102304	; TIM2 channel 6 general purpose 1 register
GTM_TIM2_CH6_IRQ_EN	.equ	0xf0102330	; TIM2 channel 6 interrupt enable register
GTM_TIM2_CH6_IRQ_FORCINT	.equ	0xf0102334	; TIM2 channel 6 force interrupt register
GTM_TIM2_CH6_IRQ_MODE	.equ	0xf0102338	; TIM2 channel 6 interrupt mode configuration register
GTM_TIM2_CH6_IRQ_NOTIFY	.equ	0xf010232c	; TIM2 channel 6 interrupt notification register
GTM_TIM2_CH6_TDUC	.equ	0xf0102314	; TIM2 channel 6 TDU counter register
GTM_TIM2_CH6_TDUV	.equ	0xf0102318	; TIM2 channel 6 TDU control register
GTM_TIM2_CH7_CNT	.equ	0xf0102388	; TIM2 channel 7 SMU counter register
GTM_TIM2_CH7_CNTS	.equ	0xf0102390	; TIM2 channel 7 SMU shadow counter register
GTM_TIM2_CH7_CTRL	.equ	0xf01023a4	; TIM2 channel 7 control register
GTM_TIM2_CH7_ECNT	.equ	0xf010238c	; TIM2 channel 7 SMU edge counter register
GTM_TIM2_CH7_ECTRL	.equ	0xf01023a8	; TIM2 channel 7 extended control register
GTM_TIM2_CH7_EIRQ_EN	.equ	0xf01023bc	; TIM2 channel 7 error interrupt enable register
GTM_TIM2_CH7_FLT_FE	.equ	0xf01023a0	; TIM2 channel 7 filter parameter 1 register
GTM_TIM2_CH7_FLT_RE	.equ	0xf010239c	; TIM2 channel 7 filter parameter 0 register
GTM_TIM2_CH7_GPR0	.equ	0xf0102380	; TIM2 channel 7 general purpose 0 register
GTM_TIM2_CH7_GPR1	.equ	0xf0102384	; TIM2 channel 7 general purpose 1 register
GTM_TIM2_CH7_IRQ_EN	.equ	0xf01023b0	; TIM2 channel 7 interrupt enable register
GTM_TIM2_CH7_IRQ_FORCINT	.equ	0xf01023b4	; TIM2 channel 7 force interrupt register
GTM_TIM2_CH7_IRQ_MODE	.equ	0xf01023b8	; TIM2 channel 7 interrupt mode configuration register
GTM_TIM2_CH7_IRQ_NOTIFY	.equ	0xf01023ac	; TIM2 channel 7 interrupt notification register
GTM_TIM2_CH7_TDUC	.equ	0xf0102394	; TIM2 channel 7 TDU counter register
GTM_TIM2_CH7_TDUV	.equ	0xf0102398	; TIM2 channel 7 TDU control register
GTM_TIM2_INP_VAL	.equ	0xf0102074	; TIM2 input value observation register
GTM_TIM2_IN_SRC	.equ	0xf0102078	; TIM2 channel x AUX IN source selection register
GTM_TIM2_RST   	.equ	0xf010207c	; TIM2 global software reset register
GTM_TIM3INSEL  	.equ	0xf019fd1c	; TIM3 Input Select Register
GTM_TIM3_AUX_IN_SRC	.equ	0xf010004c	; GTM TIM 3 module AUX_IN source selection register
GTM_TIM3_CH0_CNT	.equ	0xf0102808	; TIM3 channel 0 SMU counter register
GTM_TIM3_CH0_CNTS	.equ	0xf0102810	; TIM3 channel 0 SMU shadow counter register
GTM_TIM3_CH0_CTRL	.equ	0xf0102824	; TIM3 channel 0 control register
GTM_TIM3_CH0_ECNT	.equ	0xf010280c	; TIM3 channel 0 SMU edge counter register
GTM_TIM3_CH0_ECTRL	.equ	0xf0102828	; TIM3 channel 0 extended control register
GTM_TIM3_CH0_EIRQ_EN	.equ	0xf010283c	; TIM3 channel 0 error interrupt enable register
GTM_TIM3_CH0_FLT_FE	.equ	0xf0102820	; TIM3 channel 0 filter parameter 1 register
GTM_TIM3_CH0_FLT_RE	.equ	0xf010281c	; TIM3 channel 0 filter parameter 0 register
GTM_TIM3_CH0_GPR0	.equ	0xf0102800	; TIM3 channel 0 general purpose 0 register
GTM_TIM3_CH0_GPR1	.equ	0xf0102804	; TIM3 channel 0 general purpose 1 register
GTM_TIM3_CH0_IRQ_EN	.equ	0xf0102830	; TIM3 channel 0 interrupt enable register
GTM_TIM3_CH0_IRQ_FORCINT	.equ	0xf0102834	; TIM3 channel 0 force interrupt register
GTM_TIM3_CH0_IRQ_MODE	.equ	0xf0102838	; TIM3 channel 0 interrupt mode configuration register
GTM_TIM3_CH0_IRQ_NOTIFY	.equ	0xf010282c	; TIM3 channel 0 interrupt notification register
GTM_TIM3_CH0_TDUC	.equ	0xf0102814	; TIM3 channel 0 TDU counter register
GTM_TIM3_CH0_TDUV	.equ	0xf0102818	; TIM3 channel 0 TDU control register
GTM_TIM3_CH1_CNT	.equ	0xf0102888	; TIM3 channel 1 SMU counter register
GTM_TIM3_CH1_CNTS	.equ	0xf0102890	; TIM3 channel 1 SMU shadow counter register
GTM_TIM3_CH1_CTRL	.equ	0xf01028a4	; TIM3 channel 1 control register
GTM_TIM3_CH1_ECNT	.equ	0xf010288c	; TIM3 channel 1 SMU edge counter register
GTM_TIM3_CH1_ECTRL	.equ	0xf01028a8	; TIM3 channel 1 extended control register
GTM_TIM3_CH1_EIRQ_EN	.equ	0xf01028bc	; TIM3 channel 1 error interrupt enable register
GTM_TIM3_CH1_FLT_FE	.equ	0xf01028a0	; TIM3 channel 1 filter parameter 1 register
GTM_TIM3_CH1_FLT_RE	.equ	0xf010289c	; TIM3 channel 1 filter parameter 0 register
GTM_TIM3_CH1_GPR0	.equ	0xf0102880	; TIM3 channel 1 general purpose 0 register
GTM_TIM3_CH1_GPR1	.equ	0xf0102884	; TIM3 channel 1 general purpose 1 register
GTM_TIM3_CH1_IRQ_EN	.equ	0xf01028b0	; TIM3 channel 1 interrupt enable register
GTM_TIM3_CH1_IRQ_FORCINT	.equ	0xf01028b4	; TIM3 channel 1 force interrupt register
GTM_TIM3_CH1_IRQ_MODE	.equ	0xf01028b8	; TIM3 channel 1 interrupt mode configuration register
GTM_TIM3_CH1_IRQ_NOTIFY	.equ	0xf01028ac	; TIM3 channel 1 interrupt notification register
GTM_TIM3_CH1_TDUC	.equ	0xf0102894	; TIM3 channel 1 TDU counter register
GTM_TIM3_CH1_TDUV	.equ	0xf0102898	; TIM3 channel 1 TDU control register
GTM_TIM3_CH2_CNT	.equ	0xf0102908	; TIM3 channel 2 SMU counter register
GTM_TIM3_CH2_CNTS	.equ	0xf0102910	; TIM3 channel 2 SMU shadow counter register
GTM_TIM3_CH2_CTRL	.equ	0xf0102924	; TIM3 channel 2 control register
GTM_TIM3_CH2_ECNT	.equ	0xf010290c	; TIM3 channel 2 SMU edge counter register
GTM_TIM3_CH2_ECTRL	.equ	0xf0102928	; TIM3 channel 2 extended control register
GTM_TIM3_CH2_EIRQ_EN	.equ	0xf010293c	; TIM3 channel 2 error interrupt enable register
GTM_TIM3_CH2_FLT_FE	.equ	0xf0102920	; TIM3 channel 2 filter parameter 1 register
GTM_TIM3_CH2_FLT_RE	.equ	0xf010291c	; TIM3 channel 2 filter parameter 0 register
GTM_TIM3_CH2_GPR0	.equ	0xf0102900	; TIM3 channel 2 general purpose 0 register
GTM_TIM3_CH2_GPR1	.equ	0xf0102904	; TIM3 channel 2 general purpose 1 register
GTM_TIM3_CH2_IRQ_EN	.equ	0xf0102930	; TIM3 channel 2 interrupt enable register
GTM_TIM3_CH2_IRQ_FORCINT	.equ	0xf0102934	; TIM3 channel 2 force interrupt register
GTM_TIM3_CH2_IRQ_MODE	.equ	0xf0102938	; TIM3 channel 2 interrupt mode configuration register
GTM_TIM3_CH2_IRQ_NOTIFY	.equ	0xf010292c	; TIM3 channel 2 interrupt notification register
GTM_TIM3_CH2_TDUC	.equ	0xf0102914	; TIM3 channel 2 TDU counter register
GTM_TIM3_CH2_TDUV	.equ	0xf0102918	; TIM3 channel 2 TDU control register
GTM_TIM3_CH3_CNT	.equ	0xf0102988	; TIM3 channel 3 SMU counter register
GTM_TIM3_CH3_CNTS	.equ	0xf0102990	; TIM3 channel 3 SMU shadow counter register
GTM_TIM3_CH3_CTRL	.equ	0xf01029a4	; TIM3 channel 3 control register
GTM_TIM3_CH3_ECNT	.equ	0xf010298c	; TIM3 channel 3 SMU edge counter register
GTM_TIM3_CH3_ECTRL	.equ	0xf01029a8	; TIM3 channel 3 extended control register
GTM_TIM3_CH3_EIRQ_EN	.equ	0xf01029bc	; TIM3 channel 3 error interrupt enable register
GTM_TIM3_CH3_FLT_FE	.equ	0xf01029a0	; TIM3 channel 3 filter parameter 1 register
GTM_TIM3_CH3_FLT_RE	.equ	0xf010299c	; TIM3 channel 3 filter parameter 0 register
GTM_TIM3_CH3_GPR0	.equ	0xf0102980	; TIM3 channel 3 general purpose 0 register
GTM_TIM3_CH3_GPR1	.equ	0xf0102984	; TIM3 channel 3 general purpose 1 register
GTM_TIM3_CH3_IRQ_EN	.equ	0xf01029b0	; TIM3 channel 3 interrupt enable register
GTM_TIM3_CH3_IRQ_FORCINT	.equ	0xf01029b4	; TIM3 channel 3 force interrupt register
GTM_TIM3_CH3_IRQ_MODE	.equ	0xf01029b8	; TIM3 channel 3 interrupt mode configuration register
GTM_TIM3_CH3_IRQ_NOTIFY	.equ	0xf01029ac	; TIM3 channel 3 interrupt notification register
GTM_TIM3_CH3_TDUC	.equ	0xf0102994	; TIM3 channel 3 TDU counter register
GTM_TIM3_CH3_TDUV	.equ	0xf0102998	; TIM3 channel 3 TDU control register
GTM_TIM3_CH4_CNT	.equ	0xf0102a08	; TIM3 channel 4 SMU counter register
GTM_TIM3_CH4_CNTS	.equ	0xf0102a10	; TIM3 channel 4 SMU shadow counter register
GTM_TIM3_CH4_CTRL	.equ	0xf0102a24	; TIM3 channel 4 control register
GTM_TIM3_CH4_ECNT	.equ	0xf0102a0c	; TIM3 channel 4 SMU edge counter register
GTM_TIM3_CH4_ECTRL	.equ	0xf0102a28	; TIM3 channel 4 extended control register
GTM_TIM3_CH4_EIRQ_EN	.equ	0xf0102a3c	; TIM3 channel 4 error interrupt enable register
GTM_TIM3_CH4_FLT_FE	.equ	0xf0102a20	; TIM3 channel 4 filter parameter 1 register
GTM_TIM3_CH4_FLT_RE	.equ	0xf0102a1c	; TIM3 channel 4 filter parameter 0 register
GTM_TIM3_CH4_GPR0	.equ	0xf0102a00	; TIM3 channel 4 general purpose 0 register
GTM_TIM3_CH4_GPR1	.equ	0xf0102a04	; TIM3 channel 4 general purpose 1 register
GTM_TIM3_CH4_IRQ_EN	.equ	0xf0102a30	; TIM3 channel 4 interrupt enable register
GTM_TIM3_CH4_IRQ_FORCINT	.equ	0xf0102a34	; TIM3 channel 4 force interrupt register
GTM_TIM3_CH4_IRQ_MODE	.equ	0xf0102a38	; TIM3 channel 4 interrupt mode configuration register
GTM_TIM3_CH4_IRQ_NOTIFY	.equ	0xf0102a2c	; TIM3 channel 4 interrupt notification register
GTM_TIM3_CH4_TDUC	.equ	0xf0102a14	; TIM3 channel 4 TDU counter register
GTM_TIM3_CH4_TDUV	.equ	0xf0102a18	; TIM3 channel 4 TDU control register
GTM_TIM3_CH5_CNT	.equ	0xf0102a88	; TIM3 channel 5 SMU counter register
GTM_TIM3_CH5_CNTS	.equ	0xf0102a90	; TIM3 channel 5 SMU shadow counter register
GTM_TIM3_CH5_CTRL	.equ	0xf0102aa4	; TIM3 channel 5 control register
GTM_TIM3_CH5_ECNT	.equ	0xf0102a8c	; TIM3 channel 5 SMU edge counter register
GTM_TIM3_CH5_ECTRL	.equ	0xf0102aa8	; TIM3 channel 5 extended control register
GTM_TIM3_CH5_EIRQ_EN	.equ	0xf0102abc	; TIM3 channel 5 error interrupt enable register
GTM_TIM3_CH5_FLT_FE	.equ	0xf0102aa0	; TIM3 channel 5 filter parameter 1 register
GTM_TIM3_CH5_FLT_RE	.equ	0xf0102a9c	; TIM3 channel 5 filter parameter 0 register
GTM_TIM3_CH5_GPR0	.equ	0xf0102a80	; TIM3 channel 5 general purpose 0 register
GTM_TIM3_CH5_GPR1	.equ	0xf0102a84	; TIM3 channel 5 general purpose 1 register
GTM_TIM3_CH5_IRQ_EN	.equ	0xf0102ab0	; TIM3 channel 5 interrupt enable register
GTM_TIM3_CH5_IRQ_FORCINT	.equ	0xf0102ab4	; TIM3 channel 5 force interrupt register
GTM_TIM3_CH5_IRQ_MODE	.equ	0xf0102ab8	; TIM3 channel 5 interrupt mode configuration register
GTM_TIM3_CH5_IRQ_NOTIFY	.equ	0xf0102aac	; TIM3 channel 5 interrupt notification register
GTM_TIM3_CH5_TDUC	.equ	0xf0102a94	; TIM3 channel 5 TDU counter register
GTM_TIM3_CH5_TDUV	.equ	0xf0102a98	; TIM3 channel 5 TDU control register
GTM_TIM3_CH6_CNT	.equ	0xf0102b08	; TIM3 channel 6 SMU counter register
GTM_TIM3_CH6_CNTS	.equ	0xf0102b10	; TIM3 channel 6 SMU shadow counter register
GTM_TIM3_CH6_CTRL	.equ	0xf0102b24	; TIM3 channel 6 control register
GTM_TIM3_CH6_ECNT	.equ	0xf0102b0c	; TIM3 channel 6 SMU edge counter register
GTM_TIM3_CH6_ECTRL	.equ	0xf0102b28	; TIM3 channel 6 extended control register
GTM_TIM3_CH6_EIRQ_EN	.equ	0xf0102b3c	; TIM3 channel 6 error interrupt enable register
GTM_TIM3_CH6_FLT_FE	.equ	0xf0102b20	; TIM3 channel 6 filter parameter 1 register
GTM_TIM3_CH6_FLT_RE	.equ	0xf0102b1c	; TIM3 channel 6 filter parameter 0 register
GTM_TIM3_CH6_GPR0	.equ	0xf0102b00	; TIM3 channel 6 general purpose 0 register
GTM_TIM3_CH6_GPR1	.equ	0xf0102b04	; TIM3 channel 6 general purpose 1 register
GTM_TIM3_CH6_IRQ_EN	.equ	0xf0102b30	; TIM3 channel 6 interrupt enable register
GTM_TIM3_CH6_IRQ_FORCINT	.equ	0xf0102b34	; TIM3 channel 6 force interrupt register
GTM_TIM3_CH6_IRQ_MODE	.equ	0xf0102b38	; TIM3 channel 6 interrupt mode configuration register
GTM_TIM3_CH6_IRQ_NOTIFY	.equ	0xf0102b2c	; TIM3 channel 6 interrupt notification register
GTM_TIM3_CH6_TDUC	.equ	0xf0102b14	; TIM3 channel 6 TDU counter register
GTM_TIM3_CH6_TDUV	.equ	0xf0102b18	; TIM3 channel 6 TDU control register
GTM_TIM3_CH7_CNT	.equ	0xf0102b88	; TIM3 channel 7 SMU counter register
GTM_TIM3_CH7_CNTS	.equ	0xf0102b90	; TIM3 channel 7 SMU shadow counter register
GTM_TIM3_CH7_CTRL	.equ	0xf0102ba4	; TIM3 channel 7 control register
GTM_TIM3_CH7_ECNT	.equ	0xf0102b8c	; TIM3 channel 7 SMU edge counter register
GTM_TIM3_CH7_ECTRL	.equ	0xf0102ba8	; TIM3 channel 7 extended control register
GTM_TIM3_CH7_EIRQ_EN	.equ	0xf0102bbc	; TIM3 channel 7 error interrupt enable register
GTM_TIM3_CH7_FLT_FE	.equ	0xf0102ba0	; TIM3 channel 7 filter parameter 1 register
GTM_TIM3_CH7_FLT_RE	.equ	0xf0102b9c	; TIM3 channel 7 filter parameter 0 register
GTM_TIM3_CH7_GPR0	.equ	0xf0102b80	; TIM3 channel 7 general purpose 0 register
GTM_TIM3_CH7_GPR1	.equ	0xf0102b84	; TIM3 channel 7 general purpose 1 register
GTM_TIM3_CH7_IRQ_EN	.equ	0xf0102bb0	; TIM3 channel 7 interrupt enable register
GTM_TIM3_CH7_IRQ_FORCINT	.equ	0xf0102bb4	; TIM3 channel 7 force interrupt register
GTM_TIM3_CH7_IRQ_MODE	.equ	0xf0102bb8	; TIM3 channel 7 interrupt mode configuration register
GTM_TIM3_CH7_IRQ_NOTIFY	.equ	0xf0102bac	; TIM3 channel 7 interrupt notification register
GTM_TIM3_CH7_TDUC	.equ	0xf0102b94	; TIM3 channel 7 TDU counter register
GTM_TIM3_CH7_TDUV	.equ	0xf0102b98	; TIM3 channel 7 TDU control register
GTM_TIM3_INP_VAL	.equ	0xf0102874	; TIM3 input value observation register
GTM_TIM3_IN_SRC	.equ	0xf0102878	; TIM3 channel x AUX IN source selection register
GTM_TIM3_RST   	.equ	0xf010287c	; TIM3 global software reset register
GTM_TIM4INSEL  	.equ	0xf019fd20	; TIM4 Input Select Register
GTM_TIM4_AUX_IN_SRC	.equ	0xf0100050	; GTM TIM 4 module AUX_IN source selection register
GTM_TIM4_CH0_CNT	.equ	0xf0103008	; TIM4 channel 0 SMU counter register
GTM_TIM4_CH0_CNTS	.equ	0xf0103010	; TIM4 channel 0 SMU shadow counter register
GTM_TIM4_CH0_CTRL	.equ	0xf0103024	; TIM4 channel 0 control register
GTM_TIM4_CH0_ECNT	.equ	0xf010300c	; TIM4 channel 0 SMU edge counter register
GTM_TIM4_CH0_ECTRL	.equ	0xf0103028	; TIM4 channel 0 extended control register
GTM_TIM4_CH0_EIRQ_EN	.equ	0xf010303c	; TIM4 channel 0 error interrupt enable register
GTM_TIM4_CH0_FLT_FE	.equ	0xf0103020	; TIM4 channel 0 filter parameter 1 register
GTM_TIM4_CH0_FLT_RE	.equ	0xf010301c	; TIM4 channel 0 filter parameter 0 register
GTM_TIM4_CH0_GPR0	.equ	0xf0103000	; TIM4 channel 0 general purpose 0 register
GTM_TIM4_CH0_GPR1	.equ	0xf0103004	; TIM4 channel 0 general purpose 1 register
GTM_TIM4_CH0_IRQ_EN	.equ	0xf0103030	; TIM4 channel 0 interrupt enable register
GTM_TIM4_CH0_IRQ_FORCINT	.equ	0xf0103034	; TIM4 channel 0 force interrupt register
GTM_TIM4_CH0_IRQ_MODE	.equ	0xf0103038	; TIM4 channel 0 interrupt mode configuration register
GTM_TIM4_CH0_IRQ_NOTIFY	.equ	0xf010302c	; TIM4 channel 0 interrupt notification register
GTM_TIM4_CH0_TDUC	.equ	0xf0103014	; TIM4 channel 0 TDU counter register
GTM_TIM4_CH0_TDUV	.equ	0xf0103018	; TIM4 channel 0 TDU control register
GTM_TIM4_CH1_CNT	.equ	0xf0103088	; TIM4 channel 1 SMU counter register
GTM_TIM4_CH1_CNTS	.equ	0xf0103090	; TIM4 channel 1 SMU shadow counter register
GTM_TIM4_CH1_CTRL	.equ	0xf01030a4	; TIM4 channel 1 control register
GTM_TIM4_CH1_ECNT	.equ	0xf010308c	; TIM4 channel 1 SMU edge counter register
GTM_TIM4_CH1_ECTRL	.equ	0xf01030a8	; TIM4 channel 1 extended control register
GTM_TIM4_CH1_EIRQ_EN	.equ	0xf01030bc	; TIM4 channel 1 error interrupt enable register
GTM_TIM4_CH1_FLT_FE	.equ	0xf01030a0	; TIM4 channel 1 filter parameter 1 register
GTM_TIM4_CH1_FLT_RE	.equ	0xf010309c	; TIM4 channel 1 filter parameter 0 register
GTM_TIM4_CH1_GPR0	.equ	0xf0103080	; TIM4 channel 1 general purpose 0 register
GTM_TIM4_CH1_GPR1	.equ	0xf0103084	; TIM4 channel 1 general purpose 1 register
GTM_TIM4_CH1_IRQ_EN	.equ	0xf01030b0	; TIM4 channel 1 interrupt enable register
GTM_TIM4_CH1_IRQ_FORCINT	.equ	0xf01030b4	; TIM4 channel 1 force interrupt register
GTM_TIM4_CH1_IRQ_MODE	.equ	0xf01030b8	; TIM4 channel 1 interrupt mode configuration register
GTM_TIM4_CH1_IRQ_NOTIFY	.equ	0xf01030ac	; TIM4 channel 1 interrupt notification register
GTM_TIM4_CH1_TDUC	.equ	0xf0103094	; TIM4 channel 1 TDU counter register
GTM_TIM4_CH1_TDUV	.equ	0xf0103098	; TIM4 channel 1 TDU control register
GTM_TIM4_CH2_CNT	.equ	0xf0103108	; TIM4 channel 2 SMU counter register
GTM_TIM4_CH2_CNTS	.equ	0xf0103110	; TIM4 channel 2 SMU shadow counter register
GTM_TIM4_CH2_CTRL	.equ	0xf0103124	; TIM4 channel 2 control register
GTM_TIM4_CH2_ECNT	.equ	0xf010310c	; TIM4 channel 2 SMU edge counter register
GTM_TIM4_CH2_ECTRL	.equ	0xf0103128	; TIM4 channel 2 extended control register
GTM_TIM4_CH2_EIRQ_EN	.equ	0xf010313c	; TIM4 channel 2 error interrupt enable register
GTM_TIM4_CH2_FLT_FE	.equ	0xf0103120	; TIM4 channel 2 filter parameter 1 register
GTM_TIM4_CH2_FLT_RE	.equ	0xf010311c	; TIM4 channel 2 filter parameter 0 register
GTM_TIM4_CH2_GPR0	.equ	0xf0103100	; TIM4 channel 2 general purpose 0 register
GTM_TIM4_CH2_GPR1	.equ	0xf0103104	; TIM4 channel 2 general purpose 1 register
GTM_TIM4_CH2_IRQ_EN	.equ	0xf0103130	; TIM4 channel 2 interrupt enable register
GTM_TIM4_CH2_IRQ_FORCINT	.equ	0xf0103134	; TIM4 channel 2 force interrupt register
GTM_TIM4_CH2_IRQ_MODE	.equ	0xf0103138	; TIM4 channel 2 interrupt mode configuration register
GTM_TIM4_CH2_IRQ_NOTIFY	.equ	0xf010312c	; TIM4 channel 2 interrupt notification register
GTM_TIM4_CH2_TDUC	.equ	0xf0103114	; TIM4 channel 2 TDU counter register
GTM_TIM4_CH2_TDUV	.equ	0xf0103118	; TIM4 channel 2 TDU control register
GTM_TIM4_CH3_CNT	.equ	0xf0103188	; TIM4 channel 3 SMU counter register
GTM_TIM4_CH3_CNTS	.equ	0xf0103190	; TIM4 channel 3 SMU shadow counter register
GTM_TIM4_CH3_CTRL	.equ	0xf01031a4	; TIM4 channel 3 control register
GTM_TIM4_CH3_ECNT	.equ	0xf010318c	; TIM4 channel 3 SMU edge counter register
GTM_TIM4_CH3_ECTRL	.equ	0xf01031a8	; TIM4 channel 3 extended control register
GTM_TIM4_CH3_EIRQ_EN	.equ	0xf01031bc	; TIM4 channel 3 error interrupt enable register
GTM_TIM4_CH3_FLT_FE	.equ	0xf01031a0	; TIM4 channel 3 filter parameter 1 register
GTM_TIM4_CH3_FLT_RE	.equ	0xf010319c	; TIM4 channel 3 filter parameter 0 register
GTM_TIM4_CH3_GPR0	.equ	0xf0103180	; TIM4 channel 3 general purpose 0 register
GTM_TIM4_CH3_GPR1	.equ	0xf0103184	; TIM4 channel 3 general purpose 1 register
GTM_TIM4_CH3_IRQ_EN	.equ	0xf01031b0	; TIM4 channel 3 interrupt enable register
GTM_TIM4_CH3_IRQ_FORCINT	.equ	0xf01031b4	; TIM4 channel 3 force interrupt register
GTM_TIM4_CH3_IRQ_MODE	.equ	0xf01031b8	; TIM4 channel 3 interrupt mode configuration register
GTM_TIM4_CH3_IRQ_NOTIFY	.equ	0xf01031ac	; TIM4 channel 3 interrupt notification register
GTM_TIM4_CH3_TDUC	.equ	0xf0103194	; TIM4 channel 3 TDU counter register
GTM_TIM4_CH3_TDUV	.equ	0xf0103198	; TIM4 channel 3 TDU control register
GTM_TIM4_CH4_CNT	.equ	0xf0103208	; TIM4 channel 4 SMU counter register
GTM_TIM4_CH4_CNTS	.equ	0xf0103210	; TIM4 channel 4 SMU shadow counter register
GTM_TIM4_CH4_CTRL	.equ	0xf0103224	; TIM4 channel 4 control register
GTM_TIM4_CH4_ECNT	.equ	0xf010320c	; TIM4 channel 4 SMU edge counter register
GTM_TIM4_CH4_ECTRL	.equ	0xf0103228	; TIM4 channel 4 extended control register
GTM_TIM4_CH4_EIRQ_EN	.equ	0xf010323c	; TIM4 channel 4 error interrupt enable register
GTM_TIM4_CH4_FLT_FE	.equ	0xf0103220	; TIM4 channel 4 filter parameter 1 register
GTM_TIM4_CH4_FLT_RE	.equ	0xf010321c	; TIM4 channel 4 filter parameter 0 register
GTM_TIM4_CH4_GPR0	.equ	0xf0103200	; TIM4 channel 4 general purpose 0 register
GTM_TIM4_CH4_GPR1	.equ	0xf0103204	; TIM4 channel 4 general purpose 1 register
GTM_TIM4_CH4_IRQ_EN	.equ	0xf0103230	; TIM4 channel 4 interrupt enable register
GTM_TIM4_CH4_IRQ_FORCINT	.equ	0xf0103234	; TIM4 channel 4 force interrupt register
GTM_TIM4_CH4_IRQ_MODE	.equ	0xf0103238	; TIM4 channel 4 interrupt mode configuration register
GTM_TIM4_CH4_IRQ_NOTIFY	.equ	0xf010322c	; TIM4 channel 4 interrupt notification register
GTM_TIM4_CH4_TDUC	.equ	0xf0103214	; TIM4 channel 4 TDU counter register
GTM_TIM4_CH4_TDUV	.equ	0xf0103218	; TIM4 channel 4 TDU control register
GTM_TIM4_CH5_CNT	.equ	0xf0103288	; TIM4 channel 5 SMU counter register
GTM_TIM4_CH5_CNTS	.equ	0xf0103290	; TIM4 channel 5 SMU shadow counter register
GTM_TIM4_CH5_CTRL	.equ	0xf01032a4	; TIM4 channel 5 control register
GTM_TIM4_CH5_ECNT	.equ	0xf010328c	; TIM4 channel 5 SMU edge counter register
GTM_TIM4_CH5_ECTRL	.equ	0xf01032a8	; TIM4 channel 5 extended control register
GTM_TIM4_CH5_EIRQ_EN	.equ	0xf01032bc	; TIM4 channel 5 error interrupt enable register
GTM_TIM4_CH5_FLT_FE	.equ	0xf01032a0	; TIM4 channel 5 filter parameter 1 register
GTM_TIM4_CH5_FLT_RE	.equ	0xf010329c	; TIM4 channel 5 filter parameter 0 register
GTM_TIM4_CH5_GPR0	.equ	0xf0103280	; TIM4 channel 5 general purpose 0 register
GTM_TIM4_CH5_GPR1	.equ	0xf0103284	; TIM4 channel 5 general purpose 1 register
GTM_TIM4_CH5_IRQ_EN	.equ	0xf01032b0	; TIM4 channel 5 interrupt enable register
GTM_TIM4_CH5_IRQ_FORCINT	.equ	0xf01032b4	; TIM4 channel 5 force interrupt register
GTM_TIM4_CH5_IRQ_MODE	.equ	0xf01032b8	; TIM4 channel 5 interrupt mode configuration register
GTM_TIM4_CH5_IRQ_NOTIFY	.equ	0xf01032ac	; TIM4 channel 5 interrupt notification register
GTM_TIM4_CH5_TDUC	.equ	0xf0103294	; TIM4 channel 5 TDU counter register
GTM_TIM4_CH5_TDUV	.equ	0xf0103298	; TIM4 channel 5 TDU control register
GTM_TIM4_CH6_CNT	.equ	0xf0103308	; TIM4 channel 6 SMU counter register
GTM_TIM4_CH6_CNTS	.equ	0xf0103310	; TIM4 channel 6 SMU shadow counter register
GTM_TIM4_CH6_CTRL	.equ	0xf0103324	; TIM4 channel 6 control register
GTM_TIM4_CH6_ECNT	.equ	0xf010330c	; TIM4 channel 6 SMU edge counter register
GTM_TIM4_CH6_ECTRL	.equ	0xf0103328	; TIM4 channel 6 extended control register
GTM_TIM4_CH6_EIRQ_EN	.equ	0xf010333c	; TIM4 channel 6 error interrupt enable register
GTM_TIM4_CH6_FLT_FE	.equ	0xf0103320	; TIM4 channel 6 filter parameter 1 register
GTM_TIM4_CH6_FLT_RE	.equ	0xf010331c	; TIM4 channel 6 filter parameter 0 register
GTM_TIM4_CH6_GPR0	.equ	0xf0103300	; TIM4 channel 6 general purpose 0 register
GTM_TIM4_CH6_GPR1	.equ	0xf0103304	; TIM4 channel 6 general purpose 1 register
GTM_TIM4_CH6_IRQ_EN	.equ	0xf0103330	; TIM4 channel 6 interrupt enable register
GTM_TIM4_CH6_IRQ_FORCINT	.equ	0xf0103334	; TIM4 channel 6 force interrupt register
GTM_TIM4_CH6_IRQ_MODE	.equ	0xf0103338	; TIM4 channel 6 interrupt mode configuration register
GTM_TIM4_CH6_IRQ_NOTIFY	.equ	0xf010332c	; TIM4 channel 6 interrupt notification register
GTM_TIM4_CH6_TDUC	.equ	0xf0103314	; TIM4 channel 6 TDU counter register
GTM_TIM4_CH6_TDUV	.equ	0xf0103318	; TIM4 channel 6 TDU control register
GTM_TIM4_CH7_CNT	.equ	0xf0103388	; TIM4 channel 7 SMU counter register
GTM_TIM4_CH7_CNTS	.equ	0xf0103390	; TIM4 channel 7 SMU shadow counter register
GTM_TIM4_CH7_CTRL	.equ	0xf01033a4	; TIM4 channel 7 control register
GTM_TIM4_CH7_ECNT	.equ	0xf010338c	; TIM4 channel 7 SMU edge counter register
GTM_TIM4_CH7_ECTRL	.equ	0xf01033a8	; TIM4 channel 7 extended control register
GTM_TIM4_CH7_EIRQ_EN	.equ	0xf01033bc	; TIM4 channel 7 error interrupt enable register
GTM_TIM4_CH7_FLT_FE	.equ	0xf01033a0	; TIM4 channel 7 filter parameter 1 register
GTM_TIM4_CH7_FLT_RE	.equ	0xf010339c	; TIM4 channel 7 filter parameter 0 register
GTM_TIM4_CH7_GPR0	.equ	0xf0103380	; TIM4 channel 7 general purpose 0 register
GTM_TIM4_CH7_GPR1	.equ	0xf0103384	; TIM4 channel 7 general purpose 1 register
GTM_TIM4_CH7_IRQ_EN	.equ	0xf01033b0	; TIM4 channel 7 interrupt enable register
GTM_TIM4_CH7_IRQ_FORCINT	.equ	0xf01033b4	; TIM4 channel 7 force interrupt register
GTM_TIM4_CH7_IRQ_MODE	.equ	0xf01033b8	; TIM4 channel 7 interrupt mode configuration register
GTM_TIM4_CH7_IRQ_NOTIFY	.equ	0xf01033ac	; TIM4 channel 7 interrupt notification register
GTM_TIM4_CH7_TDUC	.equ	0xf0103394	; TIM4 channel 7 TDU counter register
GTM_TIM4_CH7_TDUV	.equ	0xf0103398	; TIM4 channel 7 TDU control register
GTM_TIM4_INP_VAL	.equ	0xf0103074	; TIM4 input value observation register
GTM_TIM4_IN_SRC	.equ	0xf0103078	; TIM4 channel x AUX IN source selection register
GTM_TIM4_RST   	.equ	0xf010307c	; TIM4 global software reset register
GTM_TIM5INSEL  	.equ	0xf019fd24	; TIM5 Input Select Register
GTM_TIM5_AUX_IN_SRC	.equ	0xf0100054	; GTM TIM 5 module AUX_IN source selection register
GTM_TIM5_CH0_CNT	.equ	0xf0103808	; TIM5 channel 0 SMU counter register
GTM_TIM5_CH0_CNTS	.equ	0xf0103810	; TIM5 channel 0 SMU shadow counter register
GTM_TIM5_CH0_CTRL	.equ	0xf0103824	; TIM5 channel 0 control register
GTM_TIM5_CH0_ECNT	.equ	0xf010380c	; TIM5 channel 0 SMU edge counter register
GTM_TIM5_CH0_ECTRL	.equ	0xf0103828	; TIM5 channel 0 extended control register
GTM_TIM5_CH0_EIRQ_EN	.equ	0xf010383c	; TIM5 channel 0 error interrupt enable register
GTM_TIM5_CH0_FLT_FE	.equ	0xf0103820	; TIM5 channel 0 filter parameter 1 register
GTM_TIM5_CH0_FLT_RE	.equ	0xf010381c	; TIM5 channel 0 filter parameter 0 register
GTM_TIM5_CH0_GPR0	.equ	0xf0103800	; TIM5 channel 0 general purpose 0 register
GTM_TIM5_CH0_GPR1	.equ	0xf0103804	; TIM5 channel 0 general purpose 1 register
GTM_TIM5_CH0_IRQ_EN	.equ	0xf0103830	; TIM5 channel 0 interrupt enable register
GTM_TIM5_CH0_IRQ_FORCINT	.equ	0xf0103834	; TIM5 channel 0 force interrupt register
GTM_TIM5_CH0_IRQ_MODE	.equ	0xf0103838	; TIM5 channel 0 interrupt mode configuration register
GTM_TIM5_CH0_IRQ_NOTIFY	.equ	0xf010382c	; TIM5 channel 0 interrupt notification register
GTM_TIM5_CH0_TDUC	.equ	0xf0103814	; TIM5 channel 0 TDU counter register
GTM_TIM5_CH0_TDUV	.equ	0xf0103818	; TIM5 channel 0 TDU control register
GTM_TIM5_CH1_CNT	.equ	0xf0103888	; TIM5 channel 1 SMU counter register
GTM_TIM5_CH1_CNTS	.equ	0xf0103890	; TIM5 channel 1 SMU shadow counter register
GTM_TIM5_CH1_CTRL	.equ	0xf01038a4	; TIM5 channel 1 control register
GTM_TIM5_CH1_ECNT	.equ	0xf010388c	; TIM5 channel 1 SMU edge counter register
GTM_TIM5_CH1_ECTRL	.equ	0xf01038a8	; TIM5 channel 1 extended control register
GTM_TIM5_CH1_EIRQ_EN	.equ	0xf01038bc	; TIM5 channel 1 error interrupt enable register
GTM_TIM5_CH1_FLT_FE	.equ	0xf01038a0	; TIM5 channel 1 filter parameter 1 register
GTM_TIM5_CH1_FLT_RE	.equ	0xf010389c	; TIM5 channel 1 filter parameter 0 register
GTM_TIM5_CH1_GPR0	.equ	0xf0103880	; TIM5 channel 1 general purpose 0 register
GTM_TIM5_CH1_GPR1	.equ	0xf0103884	; TIM5 channel 1 general purpose 1 register
GTM_TIM5_CH1_IRQ_EN	.equ	0xf01038b0	; TIM5 channel 1 interrupt enable register
GTM_TIM5_CH1_IRQ_FORCINT	.equ	0xf01038b4	; TIM5 channel 1 force interrupt register
GTM_TIM5_CH1_IRQ_MODE	.equ	0xf01038b8	; TIM5 channel 1 interrupt mode configuration register
GTM_TIM5_CH1_IRQ_NOTIFY	.equ	0xf01038ac	; TIM5 channel 1 interrupt notification register
GTM_TIM5_CH1_TDUC	.equ	0xf0103894	; TIM5 channel 1 TDU counter register
GTM_TIM5_CH1_TDUV	.equ	0xf0103898	; TIM5 channel 1 TDU control register
GTM_TIM5_CH2_CNT	.equ	0xf0103908	; TIM5 channel 2 SMU counter register
GTM_TIM5_CH2_CNTS	.equ	0xf0103910	; TIM5 channel 2 SMU shadow counter register
GTM_TIM5_CH2_CTRL	.equ	0xf0103924	; TIM5 channel 2 control register
GTM_TIM5_CH2_ECNT	.equ	0xf010390c	; TIM5 channel 2 SMU edge counter register
GTM_TIM5_CH2_ECTRL	.equ	0xf0103928	; TIM5 channel 2 extended control register
GTM_TIM5_CH2_EIRQ_EN	.equ	0xf010393c	; TIM5 channel 2 error interrupt enable register
GTM_TIM5_CH2_FLT_FE	.equ	0xf0103920	; TIM5 channel 2 filter parameter 1 register
GTM_TIM5_CH2_FLT_RE	.equ	0xf010391c	; TIM5 channel 2 filter parameter 0 register
GTM_TIM5_CH2_GPR0	.equ	0xf0103900	; TIM5 channel 2 general purpose 0 register
GTM_TIM5_CH2_GPR1	.equ	0xf0103904	; TIM5 channel 2 general purpose 1 register
GTM_TIM5_CH2_IRQ_EN	.equ	0xf0103930	; TIM5 channel 2 interrupt enable register
GTM_TIM5_CH2_IRQ_FORCINT	.equ	0xf0103934	; TIM5 channel 2 force interrupt register
GTM_TIM5_CH2_IRQ_MODE	.equ	0xf0103938	; TIM5 channel 2 interrupt mode configuration register
GTM_TIM5_CH2_IRQ_NOTIFY	.equ	0xf010392c	; TIM5 channel 2 interrupt notification register
GTM_TIM5_CH2_TDUC	.equ	0xf0103914	; TIM5 channel 2 TDU counter register
GTM_TIM5_CH2_TDUV	.equ	0xf0103918	; TIM5 channel 2 TDU control register
GTM_TIM5_CH3_CNT	.equ	0xf0103988	; TIM5 channel 3 SMU counter register
GTM_TIM5_CH3_CNTS	.equ	0xf0103990	; TIM5 channel 3 SMU shadow counter register
GTM_TIM5_CH3_CTRL	.equ	0xf01039a4	; TIM5 channel 3 control register
GTM_TIM5_CH3_ECNT	.equ	0xf010398c	; TIM5 channel 3 SMU edge counter register
GTM_TIM5_CH3_ECTRL	.equ	0xf01039a8	; TIM5 channel 3 extended control register
GTM_TIM5_CH3_EIRQ_EN	.equ	0xf01039bc	; TIM5 channel 3 error interrupt enable register
GTM_TIM5_CH3_FLT_FE	.equ	0xf01039a0	; TIM5 channel 3 filter parameter 1 register
GTM_TIM5_CH3_FLT_RE	.equ	0xf010399c	; TIM5 channel 3 filter parameter 0 register
GTM_TIM5_CH3_GPR0	.equ	0xf0103980	; TIM5 channel 3 general purpose 0 register
GTM_TIM5_CH3_GPR1	.equ	0xf0103984	; TIM5 channel 3 general purpose 1 register
GTM_TIM5_CH3_IRQ_EN	.equ	0xf01039b0	; TIM5 channel 3 interrupt enable register
GTM_TIM5_CH3_IRQ_FORCINT	.equ	0xf01039b4	; TIM5 channel 3 force interrupt register
GTM_TIM5_CH3_IRQ_MODE	.equ	0xf01039b8	; TIM5 channel 3 interrupt mode configuration register
GTM_TIM5_CH3_IRQ_NOTIFY	.equ	0xf01039ac	; TIM5 channel 3 interrupt notification register
GTM_TIM5_CH3_TDUC	.equ	0xf0103994	; TIM5 channel 3 TDU counter register
GTM_TIM5_CH3_TDUV	.equ	0xf0103998	; TIM5 channel 3 TDU control register
GTM_TIM5_CH4_CNT	.equ	0xf0103a08	; TIM5 channel 4 SMU counter register
GTM_TIM5_CH4_CNTS	.equ	0xf0103a10	; TIM5 channel 4 SMU shadow counter register
GTM_TIM5_CH4_CTRL	.equ	0xf0103a24	; TIM5 channel 4 control register
GTM_TIM5_CH4_ECNT	.equ	0xf0103a0c	; TIM5 channel 4 SMU edge counter register
GTM_TIM5_CH4_ECTRL	.equ	0xf0103a28	; TIM5 channel 4 extended control register
GTM_TIM5_CH4_EIRQ_EN	.equ	0xf0103a3c	; TIM5 channel 4 error interrupt enable register
GTM_TIM5_CH4_FLT_FE	.equ	0xf0103a20	; TIM5 channel 4 filter parameter 1 register
GTM_TIM5_CH4_FLT_RE	.equ	0xf0103a1c	; TIM5 channel 4 filter parameter 0 register
GTM_TIM5_CH4_GPR0	.equ	0xf0103a00	; TIM5 channel 4 general purpose 0 register
GTM_TIM5_CH4_GPR1	.equ	0xf0103a04	; TIM5 channel 4 general purpose 1 register
GTM_TIM5_CH4_IRQ_EN	.equ	0xf0103a30	; TIM5 channel 4 interrupt enable register
GTM_TIM5_CH4_IRQ_FORCINT	.equ	0xf0103a34	; TIM5 channel 4 force interrupt register
GTM_TIM5_CH4_IRQ_MODE	.equ	0xf0103a38	; TIM5 channel 4 interrupt mode configuration register
GTM_TIM5_CH4_IRQ_NOTIFY	.equ	0xf0103a2c	; TIM5 channel 4 interrupt notification register
GTM_TIM5_CH4_TDUC	.equ	0xf0103a14	; TIM5 channel 4 TDU counter register
GTM_TIM5_CH4_TDUV	.equ	0xf0103a18	; TIM5 channel 4 TDU control register
GTM_TIM5_CH5_CNT	.equ	0xf0103a88	; TIM5 channel 5 SMU counter register
GTM_TIM5_CH5_CNTS	.equ	0xf0103a90	; TIM5 channel 5 SMU shadow counter register
GTM_TIM5_CH5_CTRL	.equ	0xf0103aa4	; TIM5 channel 5 control register
GTM_TIM5_CH5_ECNT	.equ	0xf0103a8c	; TIM5 channel 5 SMU edge counter register
GTM_TIM5_CH5_ECTRL	.equ	0xf0103aa8	; TIM5 channel 5 extended control register
GTM_TIM5_CH5_EIRQ_EN	.equ	0xf0103abc	; TIM5 channel 5 error interrupt enable register
GTM_TIM5_CH5_FLT_FE	.equ	0xf0103aa0	; TIM5 channel 5 filter parameter 1 register
GTM_TIM5_CH5_FLT_RE	.equ	0xf0103a9c	; TIM5 channel 5 filter parameter 0 register
GTM_TIM5_CH5_GPR0	.equ	0xf0103a80	; TIM5 channel 5 general purpose 0 register
GTM_TIM5_CH5_GPR1	.equ	0xf0103a84	; TIM5 channel 5 general purpose 1 register
GTM_TIM5_CH5_IRQ_EN	.equ	0xf0103ab0	; TIM5 channel 5 interrupt enable register
GTM_TIM5_CH5_IRQ_FORCINT	.equ	0xf0103ab4	; TIM5 channel 5 force interrupt register
GTM_TIM5_CH5_IRQ_MODE	.equ	0xf0103ab8	; TIM5 channel 5 interrupt mode configuration register
GTM_TIM5_CH5_IRQ_NOTIFY	.equ	0xf0103aac	; TIM5 channel 5 interrupt notification register
GTM_TIM5_CH5_TDUC	.equ	0xf0103a94	; TIM5 channel 5 TDU counter register
GTM_TIM5_CH5_TDUV	.equ	0xf0103a98	; TIM5 channel 5 TDU control register
GTM_TIM5_CH6_CNT	.equ	0xf0103b08	; TIM5 channel 6 SMU counter register
GTM_TIM5_CH6_CNTS	.equ	0xf0103b10	; TIM5 channel 6 SMU shadow counter register
GTM_TIM5_CH6_CTRL	.equ	0xf0103b24	; TIM5 channel 6 control register
GTM_TIM5_CH6_ECNT	.equ	0xf0103b0c	; TIM5 channel 6 SMU edge counter register
GTM_TIM5_CH6_ECTRL	.equ	0xf0103b28	; TIM5 channel 6 extended control register
GTM_TIM5_CH6_EIRQ_EN	.equ	0xf0103b3c	; TIM5 channel 6 error interrupt enable register
GTM_TIM5_CH6_FLT_FE	.equ	0xf0103b20	; TIM5 channel 6 filter parameter 1 register
GTM_TIM5_CH6_FLT_RE	.equ	0xf0103b1c	; TIM5 channel 6 filter parameter 0 register
GTM_TIM5_CH6_GPR0	.equ	0xf0103b00	; TIM5 channel 6 general purpose 0 register
GTM_TIM5_CH6_GPR1	.equ	0xf0103b04	; TIM5 channel 6 general purpose 1 register
GTM_TIM5_CH6_IRQ_EN	.equ	0xf0103b30	; TIM5 channel 6 interrupt enable register
GTM_TIM5_CH6_IRQ_FORCINT	.equ	0xf0103b34	; TIM5 channel 6 force interrupt register
GTM_TIM5_CH6_IRQ_MODE	.equ	0xf0103b38	; TIM5 channel 6 interrupt mode configuration register
GTM_TIM5_CH6_IRQ_NOTIFY	.equ	0xf0103b2c	; TIM5 channel 6 interrupt notification register
GTM_TIM5_CH6_TDUC	.equ	0xf0103b14	; TIM5 channel 6 TDU counter register
GTM_TIM5_CH6_TDUV	.equ	0xf0103b18	; TIM5 channel 6 TDU control register
GTM_TIM5_CH7_CNT	.equ	0xf0103b88	; TIM5 channel 7 SMU counter register
GTM_TIM5_CH7_CNTS	.equ	0xf0103b90	; TIM5 channel 7 SMU shadow counter register
GTM_TIM5_CH7_CTRL	.equ	0xf0103ba4	; TIM5 channel 7 control register
GTM_TIM5_CH7_ECNT	.equ	0xf0103b8c	; TIM5 channel 7 SMU edge counter register
GTM_TIM5_CH7_ECTRL	.equ	0xf0103ba8	; TIM5 channel 7 extended control register
GTM_TIM5_CH7_EIRQ_EN	.equ	0xf0103bbc	; TIM5 channel 7 error interrupt enable register
GTM_TIM5_CH7_FLT_FE	.equ	0xf0103ba0	; TIM5 channel 7 filter parameter 1 register
GTM_TIM5_CH7_FLT_RE	.equ	0xf0103b9c	; TIM5 channel 7 filter parameter 0 register
GTM_TIM5_CH7_GPR0	.equ	0xf0103b80	; TIM5 channel 7 general purpose 0 register
GTM_TIM5_CH7_GPR1	.equ	0xf0103b84	; TIM5 channel 7 general purpose 1 register
GTM_TIM5_CH7_IRQ_EN	.equ	0xf0103bb0	; TIM5 channel 7 interrupt enable register
GTM_TIM5_CH7_IRQ_FORCINT	.equ	0xf0103bb4	; TIM5 channel 7 force interrupt register
GTM_TIM5_CH7_IRQ_MODE	.equ	0xf0103bb8	; TIM5 channel 7 interrupt mode configuration register
GTM_TIM5_CH7_IRQ_NOTIFY	.equ	0xf0103bac	; TIM5 channel 7 interrupt notification register
GTM_TIM5_CH7_TDUC	.equ	0xf0103b94	; TIM5 channel 7 TDU counter register
GTM_TIM5_CH7_TDUV	.equ	0xf0103b98	; TIM5 channel 7 TDU control register
GTM_TIM5_INP_VAL	.equ	0xf0103874	; TIM5 input value observation register
GTM_TIM5_IN_SRC	.equ	0xf0103878	; TIM5 channel x AUX IN source selection register
GTM_TIM5_RST   	.equ	0xf010387c	; TIM5 global software reset register
GTM_TIM6INSEL  	.equ	0xf019fd28	; TIM6 Input Select Register
GTM_TIM6_AUX_IN_SRC	.equ	0xf0100058	; GTM TIM 6 module AUX_IN source selection register
GTM_TIM6_CH0_CNT	.equ	0xf0104008	; TIM6 channel 0 SMU counter register
GTM_TIM6_CH0_CNTS	.equ	0xf0104010	; TIM6 channel 0 SMU shadow counter register
GTM_TIM6_CH0_CTRL	.equ	0xf0104024	; TIM6 channel 0 control register
GTM_TIM6_CH0_ECNT	.equ	0xf010400c	; TIM6 channel 0 SMU edge counter register
GTM_TIM6_CH0_ECTRL	.equ	0xf0104028	; TIM6 channel 0 extended control register
GTM_TIM6_CH0_EIRQ_EN	.equ	0xf010403c	; TIM6 channel 0 error interrupt enable register
GTM_TIM6_CH0_FLT_FE	.equ	0xf0104020	; TIM6 channel 0 filter parameter 1 register
GTM_TIM6_CH0_FLT_RE	.equ	0xf010401c	; TIM6 channel 0 filter parameter 0 register
GTM_TIM6_CH0_GPR0	.equ	0xf0104000	; TIM6 channel 0 general purpose 0 register
GTM_TIM6_CH0_GPR1	.equ	0xf0104004	; TIM6 channel 0 general purpose 1 register
GTM_TIM6_CH0_IRQ_EN	.equ	0xf0104030	; TIM6 channel 0 interrupt enable register
GTM_TIM6_CH0_IRQ_FORCINT	.equ	0xf0104034	; TIM6 channel 0 force interrupt register
GTM_TIM6_CH0_IRQ_MODE	.equ	0xf0104038	; TIM6 channel 0 interrupt mode configuration register
GTM_TIM6_CH0_IRQ_NOTIFY	.equ	0xf010402c	; TIM6 channel 0 interrupt notification register
GTM_TIM6_CH0_TDUC	.equ	0xf0104014	; TIM6 channel 0 TDU counter register
GTM_TIM6_CH0_TDUV	.equ	0xf0104018	; TIM6 channel 0 TDU control register
GTM_TIM6_CH1_CNT	.equ	0xf0104088	; TIM6 channel 1 SMU counter register
GTM_TIM6_CH1_CNTS	.equ	0xf0104090	; TIM6 channel 1 SMU shadow counter register
GTM_TIM6_CH1_CTRL	.equ	0xf01040a4	; TIM6 channel 1 control register
GTM_TIM6_CH1_ECNT	.equ	0xf010408c	; TIM6 channel 1 SMU edge counter register
GTM_TIM6_CH1_ECTRL	.equ	0xf01040a8	; TIM6 channel 1 extended control register
GTM_TIM6_CH1_EIRQ_EN	.equ	0xf01040bc	; TIM6 channel 1 error interrupt enable register
GTM_TIM6_CH1_FLT_FE	.equ	0xf01040a0	; TIM6 channel 1 filter parameter 1 register
GTM_TIM6_CH1_FLT_RE	.equ	0xf010409c	; TIM6 channel 1 filter parameter 0 register
GTM_TIM6_CH1_GPR0	.equ	0xf0104080	; TIM6 channel 1 general purpose 0 register
GTM_TIM6_CH1_GPR1	.equ	0xf0104084	; TIM6 channel 1 general purpose 1 register
GTM_TIM6_CH1_IRQ_EN	.equ	0xf01040b0	; TIM6 channel 1 interrupt enable register
GTM_TIM6_CH1_IRQ_FORCINT	.equ	0xf01040b4	; TIM6 channel 1 force interrupt register
GTM_TIM6_CH1_IRQ_MODE	.equ	0xf01040b8	; TIM6 channel 1 interrupt mode configuration register
GTM_TIM6_CH1_IRQ_NOTIFY	.equ	0xf01040ac	; TIM6 channel 1 interrupt notification register
GTM_TIM6_CH1_TDUC	.equ	0xf0104094	; TIM6 channel 1 TDU counter register
GTM_TIM6_CH1_TDUV	.equ	0xf0104098	; TIM6 channel 1 TDU control register
GTM_TIM6_CH2_CNT	.equ	0xf0104108	; TIM6 channel 2 SMU counter register
GTM_TIM6_CH2_CNTS	.equ	0xf0104110	; TIM6 channel 2 SMU shadow counter register
GTM_TIM6_CH2_CTRL	.equ	0xf0104124	; TIM6 channel 2 control register
GTM_TIM6_CH2_ECNT	.equ	0xf010410c	; TIM6 channel 2 SMU edge counter register
GTM_TIM6_CH2_ECTRL	.equ	0xf0104128	; TIM6 channel 2 extended control register
GTM_TIM6_CH2_EIRQ_EN	.equ	0xf010413c	; TIM6 channel 2 error interrupt enable register
GTM_TIM6_CH2_FLT_FE	.equ	0xf0104120	; TIM6 channel 2 filter parameter 1 register
GTM_TIM6_CH2_FLT_RE	.equ	0xf010411c	; TIM6 channel 2 filter parameter 0 register
GTM_TIM6_CH2_GPR0	.equ	0xf0104100	; TIM6 channel 2 general purpose 0 register
GTM_TIM6_CH2_GPR1	.equ	0xf0104104	; TIM6 channel 2 general purpose 1 register
GTM_TIM6_CH2_IRQ_EN	.equ	0xf0104130	; TIM6 channel 2 interrupt enable register
GTM_TIM6_CH2_IRQ_FORCINT	.equ	0xf0104134	; TIM6 channel 2 force interrupt register
GTM_TIM6_CH2_IRQ_MODE	.equ	0xf0104138	; TIM6 channel 2 interrupt mode configuration register
GTM_TIM6_CH2_IRQ_NOTIFY	.equ	0xf010412c	; TIM6 channel 2 interrupt notification register
GTM_TIM6_CH2_TDUC	.equ	0xf0104114	; TIM6 channel 2 TDU counter register
GTM_TIM6_CH2_TDUV	.equ	0xf0104118	; TIM6 channel 2 TDU control register
GTM_TIM6_CH3_CNT	.equ	0xf0104188	; TIM6 channel 3 SMU counter register
GTM_TIM6_CH3_CNTS	.equ	0xf0104190	; TIM6 channel 3 SMU shadow counter register
GTM_TIM6_CH3_CTRL	.equ	0xf01041a4	; TIM6 channel 3 control register
GTM_TIM6_CH3_ECNT	.equ	0xf010418c	; TIM6 channel 3 SMU edge counter register
GTM_TIM6_CH3_ECTRL	.equ	0xf01041a8	; TIM6 channel 3 extended control register
GTM_TIM6_CH3_EIRQ_EN	.equ	0xf01041bc	; TIM6 channel 3 error interrupt enable register
GTM_TIM6_CH3_FLT_FE	.equ	0xf01041a0	; TIM6 channel 3 filter parameter 1 register
GTM_TIM6_CH3_FLT_RE	.equ	0xf010419c	; TIM6 channel 3 filter parameter 0 register
GTM_TIM6_CH3_GPR0	.equ	0xf0104180	; TIM6 channel 3 general purpose 0 register
GTM_TIM6_CH3_GPR1	.equ	0xf0104184	; TIM6 channel 3 general purpose 1 register
GTM_TIM6_CH3_IRQ_EN	.equ	0xf01041b0	; TIM6 channel 3 interrupt enable register
GTM_TIM6_CH3_IRQ_FORCINT	.equ	0xf01041b4	; TIM6 channel 3 force interrupt register
GTM_TIM6_CH3_IRQ_MODE	.equ	0xf01041b8	; TIM6 channel 3 interrupt mode configuration register
GTM_TIM6_CH3_IRQ_NOTIFY	.equ	0xf01041ac	; TIM6 channel 3 interrupt notification register
GTM_TIM6_CH3_TDUC	.equ	0xf0104194	; TIM6 channel 3 TDU counter register
GTM_TIM6_CH3_TDUV	.equ	0xf0104198	; TIM6 channel 3 TDU control register
GTM_TIM6_CH4_CNT	.equ	0xf0104208	; TIM6 channel 4 SMU counter register
GTM_TIM6_CH4_CNTS	.equ	0xf0104210	; TIM6 channel 4 SMU shadow counter register
GTM_TIM6_CH4_CTRL	.equ	0xf0104224	; TIM6 channel 4 control register
GTM_TIM6_CH4_ECNT	.equ	0xf010420c	; TIM6 channel 4 SMU edge counter register
GTM_TIM6_CH4_ECTRL	.equ	0xf0104228	; TIM6 channel 4 extended control register
GTM_TIM6_CH4_EIRQ_EN	.equ	0xf010423c	; TIM6 channel 4 error interrupt enable register
GTM_TIM6_CH4_FLT_FE	.equ	0xf0104220	; TIM6 channel 4 filter parameter 1 register
GTM_TIM6_CH4_FLT_RE	.equ	0xf010421c	; TIM6 channel 4 filter parameter 0 register
GTM_TIM6_CH4_GPR0	.equ	0xf0104200	; TIM6 channel 4 general purpose 0 register
GTM_TIM6_CH4_GPR1	.equ	0xf0104204	; TIM6 channel 4 general purpose 1 register
GTM_TIM6_CH4_IRQ_EN	.equ	0xf0104230	; TIM6 channel 4 interrupt enable register
GTM_TIM6_CH4_IRQ_FORCINT	.equ	0xf0104234	; TIM6 channel 4 force interrupt register
GTM_TIM6_CH4_IRQ_MODE	.equ	0xf0104238	; TIM6 channel 4 interrupt mode configuration register
GTM_TIM6_CH4_IRQ_NOTIFY	.equ	0xf010422c	; TIM6 channel 4 interrupt notification register
GTM_TIM6_CH4_TDUC	.equ	0xf0104214	; TIM6 channel 4 TDU counter register
GTM_TIM6_CH4_TDUV	.equ	0xf0104218	; TIM6 channel 4 TDU control register
GTM_TIM6_CH5_CNT	.equ	0xf0104288	; TIM6 channel 5 SMU counter register
GTM_TIM6_CH5_CNTS	.equ	0xf0104290	; TIM6 channel 5 SMU shadow counter register
GTM_TIM6_CH5_CTRL	.equ	0xf01042a4	; TIM6 channel 5 control register
GTM_TIM6_CH5_ECNT	.equ	0xf010428c	; TIM6 channel 5 SMU edge counter register
GTM_TIM6_CH5_ECTRL	.equ	0xf01042a8	; TIM6 channel 5 extended control register
GTM_TIM6_CH5_EIRQ_EN	.equ	0xf01042bc	; TIM6 channel 5 error interrupt enable register
GTM_TIM6_CH5_FLT_FE	.equ	0xf01042a0	; TIM6 channel 5 filter parameter 1 register
GTM_TIM6_CH5_FLT_RE	.equ	0xf010429c	; TIM6 channel 5 filter parameter 0 register
GTM_TIM6_CH5_GPR0	.equ	0xf0104280	; TIM6 channel 5 general purpose 0 register
GTM_TIM6_CH5_GPR1	.equ	0xf0104284	; TIM6 channel 5 general purpose 1 register
GTM_TIM6_CH5_IRQ_EN	.equ	0xf01042b0	; TIM6 channel 5 interrupt enable register
GTM_TIM6_CH5_IRQ_FORCINT	.equ	0xf01042b4	; TIM6 channel 5 force interrupt register
GTM_TIM6_CH5_IRQ_MODE	.equ	0xf01042b8	; TIM6 channel 5 interrupt mode configuration register
GTM_TIM6_CH5_IRQ_NOTIFY	.equ	0xf01042ac	; TIM6 channel 5 interrupt notification register
GTM_TIM6_CH5_TDUC	.equ	0xf0104294	; TIM6 channel 5 TDU counter register
GTM_TIM6_CH5_TDUV	.equ	0xf0104298	; TIM6 channel 5 TDU control register
GTM_TIM6_CH6_CNT	.equ	0xf0104308	; TIM6 channel 6 SMU counter register
GTM_TIM6_CH6_CNTS	.equ	0xf0104310	; TIM6 channel 6 SMU shadow counter register
GTM_TIM6_CH6_CTRL	.equ	0xf0104324	; TIM6 channel 6 control register
GTM_TIM6_CH6_ECNT	.equ	0xf010430c	; TIM6 channel 6 SMU edge counter register
GTM_TIM6_CH6_ECTRL	.equ	0xf0104328	; TIM6 channel 6 extended control register
GTM_TIM6_CH6_EIRQ_EN	.equ	0xf010433c	; TIM6 channel 6 error interrupt enable register
GTM_TIM6_CH6_FLT_FE	.equ	0xf0104320	; TIM6 channel 6 filter parameter 1 register
GTM_TIM6_CH6_FLT_RE	.equ	0xf010431c	; TIM6 channel 6 filter parameter 0 register
GTM_TIM6_CH6_GPR0	.equ	0xf0104300	; TIM6 channel 6 general purpose 0 register
GTM_TIM6_CH6_GPR1	.equ	0xf0104304	; TIM6 channel 6 general purpose 1 register
GTM_TIM6_CH6_IRQ_EN	.equ	0xf0104330	; TIM6 channel 6 interrupt enable register
GTM_TIM6_CH6_IRQ_FORCINT	.equ	0xf0104334	; TIM6 channel 6 force interrupt register
GTM_TIM6_CH6_IRQ_MODE	.equ	0xf0104338	; TIM6 channel 6 interrupt mode configuration register
GTM_TIM6_CH6_IRQ_NOTIFY	.equ	0xf010432c	; TIM6 channel 6 interrupt notification register
GTM_TIM6_CH6_TDUC	.equ	0xf0104314	; TIM6 channel 6 TDU counter register
GTM_TIM6_CH6_TDUV	.equ	0xf0104318	; TIM6 channel 6 TDU control register
GTM_TIM6_CH7_CNT	.equ	0xf0104388	; TIM6 channel 7 SMU counter register
GTM_TIM6_CH7_CNTS	.equ	0xf0104390	; TIM6 channel 7 SMU shadow counter register
GTM_TIM6_CH7_CTRL	.equ	0xf01043a4	; TIM6 channel 7 control register
GTM_TIM6_CH7_ECNT	.equ	0xf010438c	; TIM6 channel 7 SMU edge counter register
GTM_TIM6_CH7_ECTRL	.equ	0xf01043a8	; TIM6 channel 7 extended control register
GTM_TIM6_CH7_EIRQ_EN	.equ	0xf01043bc	; TIM6 channel 7 error interrupt enable register
GTM_TIM6_CH7_FLT_FE	.equ	0xf01043a0	; TIM6 channel 7 filter parameter 1 register
GTM_TIM6_CH7_FLT_RE	.equ	0xf010439c	; TIM6 channel 7 filter parameter 0 register
GTM_TIM6_CH7_GPR0	.equ	0xf0104380	; TIM6 channel 7 general purpose 0 register
GTM_TIM6_CH7_GPR1	.equ	0xf0104384	; TIM6 channel 7 general purpose 1 register
GTM_TIM6_CH7_IRQ_EN	.equ	0xf01043b0	; TIM6 channel 7 interrupt enable register
GTM_TIM6_CH7_IRQ_FORCINT	.equ	0xf01043b4	; TIM6 channel 7 force interrupt register
GTM_TIM6_CH7_IRQ_MODE	.equ	0xf01043b8	; TIM6 channel 7 interrupt mode configuration register
GTM_TIM6_CH7_IRQ_NOTIFY	.equ	0xf01043ac	; TIM6 channel 7 interrupt notification register
GTM_TIM6_CH7_TDUC	.equ	0xf0104394	; TIM6 channel 7 TDU counter register
GTM_TIM6_CH7_TDUV	.equ	0xf0104398	; TIM6 channel 7 TDU control register
GTM_TIM6_INP_VAL	.equ	0xf0104074	; TIM6 input value observation register
GTM_TIM6_IN_SRC	.equ	0xf0104078	; TIM6 channel x AUX IN source selection register
GTM_TIM6_RST   	.equ	0xf010407c	; TIM6 global software reset register
GTM_TIM7INSEL  	.equ	0xf019fd2c	; TIM7 Input Select Register
GTM_TIM7_CH0_CNT	.equ	0xf0104808	; TIM7 channel 0 SMU counter register
GTM_TIM7_CH0_CNTS	.equ	0xf0104810	; TIM7 channel 0 SMU shadow counter register
GTM_TIM7_CH0_CTRL	.equ	0xf0104824	; TIM7 channel 0 control register
GTM_TIM7_CH0_ECNT	.equ	0xf010480c	; TIM7 channel 0 SMU edge counter register
GTM_TIM7_CH0_ECTRL	.equ	0xf0104828	; TIM7 channel 0 extended control register
GTM_TIM7_CH0_EIRQ_EN	.equ	0xf010483c	; TIM7 channel 0 error interrupt enable register
GTM_TIM7_CH0_FLT_FE	.equ	0xf0104820	; TIM7 channel 0 filter parameter 1 register
GTM_TIM7_CH0_FLT_RE	.equ	0xf010481c	; TIM7 channel 0 filter parameter 0 register
GTM_TIM7_CH0_GPR0	.equ	0xf0104800	; TIM7 channel 0 general purpose 0 register
GTM_TIM7_CH0_GPR1	.equ	0xf0104804	; TIM7 channel 0 general purpose 1 register
GTM_TIM7_CH0_IRQ_EN	.equ	0xf0104830	; TIM7 channel 0 interrupt enable register
GTM_TIM7_CH0_IRQ_FORCINT	.equ	0xf0104834	; TIM7 channel 0 force interrupt register
GTM_TIM7_CH0_IRQ_MODE	.equ	0xf0104838	; TIM7 channel 0 interrupt mode configuration register
GTM_TIM7_CH0_IRQ_NOTIFY	.equ	0xf010482c	; TIM7 channel 0 interrupt notification register
GTM_TIM7_CH0_TDUC	.equ	0xf0104814	; TIM7 channel 0 TDU counter register
GTM_TIM7_CH0_TDUV	.equ	0xf0104818	; TIM7 channel 0 TDU control register
GTM_TIM7_CH1_CNT	.equ	0xf0104888	; TIM7 channel 1 SMU counter register
GTM_TIM7_CH1_CNTS	.equ	0xf0104890	; TIM7 channel 1 SMU shadow counter register
GTM_TIM7_CH1_CTRL	.equ	0xf01048a4	; TIM7 channel 1 control register
GTM_TIM7_CH1_ECNT	.equ	0xf010488c	; TIM7 channel 1 SMU edge counter register
GTM_TIM7_CH1_ECTRL	.equ	0xf01048a8	; TIM7 channel 1 extended control register
GTM_TIM7_CH1_EIRQ_EN	.equ	0xf01048bc	; TIM7 channel 1 error interrupt enable register
GTM_TIM7_CH1_FLT_FE	.equ	0xf01048a0	; TIM7 channel 1 filter parameter 1 register
GTM_TIM7_CH1_FLT_RE	.equ	0xf010489c	; TIM7 channel 1 filter parameter 0 register
GTM_TIM7_CH1_GPR0	.equ	0xf0104880	; TIM7 channel 1 general purpose 0 register
GTM_TIM7_CH1_GPR1	.equ	0xf0104884	; TIM7 channel 1 general purpose 1 register
GTM_TIM7_CH1_IRQ_EN	.equ	0xf01048b0	; TIM7 channel 1 interrupt enable register
GTM_TIM7_CH1_IRQ_FORCINT	.equ	0xf01048b4	; TIM7 channel 1 force interrupt register
GTM_TIM7_CH1_IRQ_MODE	.equ	0xf01048b8	; TIM7 channel 1 interrupt mode configuration register
GTM_TIM7_CH1_IRQ_NOTIFY	.equ	0xf01048ac	; TIM7 channel 1 interrupt notification register
GTM_TIM7_CH1_TDUC	.equ	0xf0104894	; TIM7 channel 1 TDU counter register
GTM_TIM7_CH1_TDUV	.equ	0xf0104898	; TIM7 channel 1 TDU control register
GTM_TIM7_CH2_CNT	.equ	0xf0104908	; TIM7 channel 2 SMU counter register
GTM_TIM7_CH2_CNTS	.equ	0xf0104910	; TIM7 channel 2 SMU shadow counter register
GTM_TIM7_CH2_CTRL	.equ	0xf0104924	; TIM7 channel 2 control register
GTM_TIM7_CH2_ECNT	.equ	0xf010490c	; TIM7 channel 2 SMU edge counter register
GTM_TIM7_CH2_ECTRL	.equ	0xf0104928	; TIM7 channel 2 extended control register
GTM_TIM7_CH2_EIRQ_EN	.equ	0xf010493c	; TIM7 channel 2 error interrupt enable register
GTM_TIM7_CH2_FLT_FE	.equ	0xf0104920	; TIM7 channel 2 filter parameter 1 register
GTM_TIM7_CH2_FLT_RE	.equ	0xf010491c	; TIM7 channel 2 filter parameter 0 register
GTM_TIM7_CH2_GPR0	.equ	0xf0104900	; TIM7 channel 2 general purpose 0 register
GTM_TIM7_CH2_GPR1	.equ	0xf0104904	; TIM7 channel 2 general purpose 1 register
GTM_TIM7_CH2_IRQ_EN	.equ	0xf0104930	; TIM7 channel 2 interrupt enable register
GTM_TIM7_CH2_IRQ_FORCINT	.equ	0xf0104934	; TIM7 channel 2 force interrupt register
GTM_TIM7_CH2_IRQ_MODE	.equ	0xf0104938	; TIM7 channel 2 interrupt mode configuration register
GTM_TIM7_CH2_IRQ_NOTIFY	.equ	0xf010492c	; TIM7 channel 2 interrupt notification register
GTM_TIM7_CH2_TDUC	.equ	0xf0104914	; TIM7 channel 2 TDU counter register
GTM_TIM7_CH2_TDUV	.equ	0xf0104918	; TIM7 channel 2 TDU control register
GTM_TIM7_CH3_CNT	.equ	0xf0104988	; TIM7 channel 3 SMU counter register
GTM_TIM7_CH3_CNTS	.equ	0xf0104990	; TIM7 channel 3 SMU shadow counter register
GTM_TIM7_CH3_CTRL	.equ	0xf01049a4	; TIM7 channel 3 control register
GTM_TIM7_CH3_ECNT	.equ	0xf010498c	; TIM7 channel 3 SMU edge counter register
GTM_TIM7_CH3_ECTRL	.equ	0xf01049a8	; TIM7 channel 3 extended control register
GTM_TIM7_CH3_EIRQ_EN	.equ	0xf01049bc	; TIM7 channel 3 error interrupt enable register
GTM_TIM7_CH3_FLT_FE	.equ	0xf01049a0	; TIM7 channel 3 filter parameter 1 register
GTM_TIM7_CH3_FLT_RE	.equ	0xf010499c	; TIM7 channel 3 filter parameter 0 register
GTM_TIM7_CH3_GPR0	.equ	0xf0104980	; TIM7 channel 3 general purpose 0 register
GTM_TIM7_CH3_GPR1	.equ	0xf0104984	; TIM7 channel 3 general purpose 1 register
GTM_TIM7_CH3_IRQ_EN	.equ	0xf01049b0	; TIM7 channel 3 interrupt enable register
GTM_TIM7_CH3_IRQ_FORCINT	.equ	0xf01049b4	; TIM7 channel 3 force interrupt register
GTM_TIM7_CH3_IRQ_MODE	.equ	0xf01049b8	; TIM7 channel 3 interrupt mode configuration register
GTM_TIM7_CH3_IRQ_NOTIFY	.equ	0xf01049ac	; TIM7 channel 3 interrupt notification register
GTM_TIM7_CH3_TDUC	.equ	0xf0104994	; TIM7 channel 3 TDU counter register
GTM_TIM7_CH3_TDUV	.equ	0xf0104998	; TIM7 channel 3 TDU control register
GTM_TIM7_CH4_CNT	.equ	0xf0104a08	; TIM7 channel 4 SMU counter register
GTM_TIM7_CH4_CNTS	.equ	0xf0104a10	; TIM7 channel 4 SMU shadow counter register
GTM_TIM7_CH4_CTRL	.equ	0xf0104a24	; TIM7 channel 4 control register
GTM_TIM7_CH4_ECNT	.equ	0xf0104a0c	; TIM7 channel 4 SMU edge counter register
GTM_TIM7_CH4_ECTRL	.equ	0xf0104a28	; TIM7 channel 4 extended control register
GTM_TIM7_CH4_EIRQ_EN	.equ	0xf0104a3c	; TIM7 channel 4 error interrupt enable register
GTM_TIM7_CH4_FLT_FE	.equ	0xf0104a20	; TIM7 channel 4 filter parameter 1 register
GTM_TIM7_CH4_FLT_RE	.equ	0xf0104a1c	; TIM7 channel 4 filter parameter 0 register
GTM_TIM7_CH4_GPR0	.equ	0xf0104a00	; TIM7 channel 4 general purpose 0 register
GTM_TIM7_CH4_GPR1	.equ	0xf0104a04	; TIM7 channel 4 general purpose 1 register
GTM_TIM7_CH4_IRQ_EN	.equ	0xf0104a30	; TIM7 channel 4 interrupt enable register
GTM_TIM7_CH4_IRQ_FORCINT	.equ	0xf0104a34	; TIM7 channel 4 force interrupt register
GTM_TIM7_CH4_IRQ_MODE	.equ	0xf0104a38	; TIM7 channel 4 interrupt mode configuration register
GTM_TIM7_CH4_IRQ_NOTIFY	.equ	0xf0104a2c	; TIM7 channel 4 interrupt notification register
GTM_TIM7_CH4_TDUC	.equ	0xf0104a14	; TIM7 channel 4 TDU counter register
GTM_TIM7_CH4_TDUV	.equ	0xf0104a18	; TIM7 channel 4 TDU control register
GTM_TIM7_CH5_CNT	.equ	0xf0104a88	; TIM7 channel 5 SMU counter register
GTM_TIM7_CH5_CNTS	.equ	0xf0104a90	; TIM7 channel 5 SMU shadow counter register
GTM_TIM7_CH5_CTRL	.equ	0xf0104aa4	; TIM7 channel 5 control register
GTM_TIM7_CH5_ECNT	.equ	0xf0104a8c	; TIM7 channel 5 SMU edge counter register
GTM_TIM7_CH5_ECTRL	.equ	0xf0104aa8	; TIM7 channel 5 extended control register
GTM_TIM7_CH5_EIRQ_EN	.equ	0xf0104abc	; TIM7 channel 5 error interrupt enable register
GTM_TIM7_CH5_FLT_FE	.equ	0xf0104aa0	; TIM7 channel 5 filter parameter 1 register
GTM_TIM7_CH5_FLT_RE	.equ	0xf0104a9c	; TIM7 channel 5 filter parameter 0 register
GTM_TIM7_CH5_GPR0	.equ	0xf0104a80	; TIM7 channel 5 general purpose 0 register
GTM_TIM7_CH5_GPR1	.equ	0xf0104a84	; TIM7 channel 5 general purpose 1 register
GTM_TIM7_CH5_IRQ_EN	.equ	0xf0104ab0	; TIM7 channel 5 interrupt enable register
GTM_TIM7_CH5_IRQ_FORCINT	.equ	0xf0104ab4	; TIM7 channel 5 force interrupt register
GTM_TIM7_CH5_IRQ_MODE	.equ	0xf0104ab8	; TIM7 channel 5 interrupt mode configuration register
GTM_TIM7_CH5_IRQ_NOTIFY	.equ	0xf0104aac	; TIM7 channel 5 interrupt notification register
GTM_TIM7_CH5_TDUC	.equ	0xf0104a94	; TIM7 channel 5 TDU counter register
GTM_TIM7_CH5_TDUV	.equ	0xf0104a98	; TIM7 channel 5 TDU control register
GTM_TIM7_CH6_CNT	.equ	0xf0104b08	; TIM7 channel 6 SMU counter register
GTM_TIM7_CH6_CNTS	.equ	0xf0104b10	; TIM7 channel 6 SMU shadow counter register
GTM_TIM7_CH6_CTRL	.equ	0xf0104b24	; TIM7 channel 6 control register
GTM_TIM7_CH6_ECNT	.equ	0xf0104b0c	; TIM7 channel 6 SMU edge counter register
GTM_TIM7_CH6_ECTRL	.equ	0xf0104b28	; TIM7 channel 6 extended control register
GTM_TIM7_CH6_EIRQ_EN	.equ	0xf0104b3c	; TIM7 channel 6 error interrupt enable register
GTM_TIM7_CH6_FLT_FE	.equ	0xf0104b20	; TIM7 channel 6 filter parameter 1 register
GTM_TIM7_CH6_FLT_RE	.equ	0xf0104b1c	; TIM7 channel 6 filter parameter 0 register
GTM_TIM7_CH6_GPR0	.equ	0xf0104b00	; TIM7 channel 6 general purpose 0 register
GTM_TIM7_CH6_GPR1	.equ	0xf0104b04	; TIM7 channel 6 general purpose 1 register
GTM_TIM7_CH6_IRQ_EN	.equ	0xf0104b30	; TIM7 channel 6 interrupt enable register
GTM_TIM7_CH6_IRQ_FORCINT	.equ	0xf0104b34	; TIM7 channel 6 force interrupt register
GTM_TIM7_CH6_IRQ_MODE	.equ	0xf0104b38	; TIM7 channel 6 interrupt mode configuration register
GTM_TIM7_CH6_IRQ_NOTIFY	.equ	0xf0104b2c	; TIM7 channel 6 interrupt notification register
GTM_TIM7_CH6_TDUC	.equ	0xf0104b14	; TIM7 channel 6 TDU counter register
GTM_TIM7_CH6_TDUV	.equ	0xf0104b18	; TIM7 channel 6 TDU control register
GTM_TIM7_CH7_CNT	.equ	0xf0104b88	; TIM7 channel 7 SMU counter register
GTM_TIM7_CH7_CNTS	.equ	0xf0104b90	; TIM7 channel 7 SMU shadow counter register
GTM_TIM7_CH7_CTRL	.equ	0xf0104ba4	; TIM7 channel 7 control register
GTM_TIM7_CH7_ECNT	.equ	0xf0104b8c	; TIM7 channel 7 SMU edge counter register
GTM_TIM7_CH7_ECTRL	.equ	0xf0104ba8	; TIM7 channel 7 extended control register
GTM_TIM7_CH7_EIRQ_EN	.equ	0xf0104bbc	; TIM7 channel 7 error interrupt enable register
GTM_TIM7_CH7_FLT_FE	.equ	0xf0104ba0	; TIM7 channel 7 filter parameter 1 register
GTM_TIM7_CH7_FLT_RE	.equ	0xf0104b9c	; TIM7 channel 7 filter parameter 0 register
GTM_TIM7_CH7_GPR0	.equ	0xf0104b80	; TIM7 channel 7 general purpose 0 register
GTM_TIM7_CH7_GPR1	.equ	0xf0104b84	; TIM7 channel 7 general purpose 1 register
GTM_TIM7_CH7_IRQ_EN	.equ	0xf0104bb0	; TIM7 channel 7 interrupt enable register
GTM_TIM7_CH7_IRQ_FORCINT	.equ	0xf0104bb4	; TIM7 channel 7 force interrupt register
GTM_TIM7_CH7_IRQ_MODE	.equ	0xf0104bb8	; TIM7 channel 7 interrupt mode configuration register
GTM_TIM7_CH7_IRQ_NOTIFY	.equ	0xf0104bac	; TIM7 channel 7 interrupt notification register
GTM_TIM7_CH7_TDUC	.equ	0xf0104b94	; TIM7 channel 7 TDU counter register
GTM_TIM7_CH7_TDUV	.equ	0xf0104b98	; TIM7 channel 7 TDU control register
GTM_TIM7_INP_VAL	.equ	0xf0104874	; TIM7 input value observation register
GTM_TIM7_IN_SRC	.equ	0xf0104878	; TIM7 channel x AUX IN source selection register
GTM_TIM7_RST   	.equ	0xf010487c	; TIM7 global software reset register
GTM_TOM0_CH0_CM0	.equ	0xf010800c	; TOM0 channel 0 CCU0 compare register
GTM_TOM0_CH0_CM1	.equ	0xf0108010	; TOM0 channel 0 CCU1 compare register
GTM_TOM0_CH0_CN0	.equ	0xf0108014	; TOM0 channel 0 CCU0 counter register
GTM_TOM0_CH0_CTRL	.equ	0xf0108000	; TOM0 channel 0 control register
GTM_TOM0_CH0_IRQ_EN	.equ	0xf0108020	; TOM0 channel 0 interrupt enable register
GTM_TOM0_CH0_IRQ_FORCINT	.equ	0xf0108024	; TOM0 channel 0 force interrupt register
GTM_TOM0_CH0_IRQ_MODE	.equ	0xf0108028	; TOM0 channel 0 interrupt mode register
GTM_TOM0_CH0_IRQ_NOTIFY	.equ	0xf010801c	; TOM0 channel 0 interrupt notification register
GTM_TOM0_CH0_SR0	.equ	0xf0108004	; TOM0 channel 0 CCU0 compare shadow register
GTM_TOM0_CH0_SR1	.equ	0xf0108008	; TOM0 channel 0 CCU1 compare shadow register
GTM_TOM0_CH0_STAT	.equ	0xf0108018	; TOM0 channel 0 status register
GTM_TOM0_CH10_CM0	.equ	0xf010828c	; TOM0 channel 10 CCU0 compare register
GTM_TOM0_CH10_CM1	.equ	0xf0108290	; TOM0 channel 10 CCU1 compare register
GTM_TOM0_CH10_CN0	.equ	0xf0108294	; TOM0 channel 10 CCU0 counter register
GTM_TOM0_CH10_CTRL	.equ	0xf0108280	; TOM0 channel 10 control register
GTM_TOM0_CH10_IRQ_EN	.equ	0xf01082a0	; TOM0 channel 10 interrupt enable register
GTM_TOM0_CH10_IRQ_FORCINT	.equ	0xf01082a4	; TOM0 channel 10 force interrupt register
GTM_TOM0_CH10_IRQ_MODE	.equ	0xf01082a8	; TOM0 channel 10 interrupt mode register
GTM_TOM0_CH10_IRQ_NOTIFY	.equ	0xf010829c	; TOM0 channel 10 interrupt notification register
GTM_TOM0_CH10_SR0	.equ	0xf0108284	; TOM0 channel 10 CCU0 compare shadow register
GTM_TOM0_CH10_SR1	.equ	0xf0108288	; TOM0 channel 10 CCU1 compare shadow register
GTM_TOM0_CH10_STAT	.equ	0xf0108298	; TOM0 channel 10 status register
GTM_TOM0_CH11_CM0	.equ	0xf01082cc	; TOM0 channel 11 CCU0 compare register
GTM_TOM0_CH11_CM1	.equ	0xf01082d0	; TOM0 channel 11 CCU1 compare register
GTM_TOM0_CH11_CN0	.equ	0xf01082d4	; TOM0 channel 11 CCU0 counter register
GTM_TOM0_CH11_CTRL	.equ	0xf01082c0	; TOM0 channel 11 control register
GTM_TOM0_CH11_IRQ_EN	.equ	0xf01082e0	; TOM0 channel 11 interrupt enable register
GTM_TOM0_CH11_IRQ_FORCINT	.equ	0xf01082e4	; TOM0 channel 11 force interrupt register
GTM_TOM0_CH11_IRQ_MODE	.equ	0xf01082e8	; TOM0 channel 11 interrupt mode register
GTM_TOM0_CH11_IRQ_NOTIFY	.equ	0xf01082dc	; TOM0 channel 11 interrupt notification register
GTM_TOM0_CH11_SR0	.equ	0xf01082c4	; TOM0 channel 11 CCU0 compare shadow register
GTM_TOM0_CH11_SR1	.equ	0xf01082c8	; TOM0 channel 11 CCU1 compare shadow register
GTM_TOM0_CH11_STAT	.equ	0xf01082d8	; TOM0 channel 11 status register
GTM_TOM0_CH12_CM0	.equ	0xf010830c	; TOM0 channel 12 CCU0 compare register
GTM_TOM0_CH12_CM1	.equ	0xf0108310	; TOM0 channel 12 CCU1 compare register
GTM_TOM0_CH12_CN0	.equ	0xf0108314	; TOM0 channel 12 CCU0 counter register
GTM_TOM0_CH12_CTRL	.equ	0xf0108300	; TOM0 channel 12 control register
GTM_TOM0_CH12_IRQ_EN	.equ	0xf0108320	; TOM0 channel 12 interrupt enable register
GTM_TOM0_CH12_IRQ_FORCINT	.equ	0xf0108324	; TOM0 channel 12 force interrupt register
GTM_TOM0_CH12_IRQ_MODE	.equ	0xf0108328	; TOM0 channel 12 interrupt mode register
GTM_TOM0_CH12_IRQ_NOTIFY	.equ	0xf010831c	; TOM0 channel 12 interrupt notification register
GTM_TOM0_CH12_SR0	.equ	0xf0108304	; TOM0 channel 12 CCU0 compare shadow register
GTM_TOM0_CH12_SR1	.equ	0xf0108308	; TOM0 channel 12 CCU1 compare shadow register
GTM_TOM0_CH12_STAT	.equ	0xf0108318	; TOM0 channel 12 status register
GTM_TOM0_CH13_CM0	.equ	0xf010834c	; TOM0 channel 13 CCU0 compare register
GTM_TOM0_CH13_CM1	.equ	0xf0108350	; TOM0 channel 13 CCU1 compare register
GTM_TOM0_CH13_CN0	.equ	0xf0108354	; TOM0 channel 13 CCU0 counter register
GTM_TOM0_CH13_CTRL	.equ	0xf0108340	; TOM0 channel 13 control register
GTM_TOM0_CH13_IRQ_EN	.equ	0xf0108360	; TOM0 channel 13 interrupt enable register
GTM_TOM0_CH13_IRQ_FORCINT	.equ	0xf0108364	; TOM0 channel 13 force interrupt register
GTM_TOM0_CH13_IRQ_MODE	.equ	0xf0108368	; TOM0 channel 13 interrupt mode register
GTM_TOM0_CH13_IRQ_NOTIFY	.equ	0xf010835c	; TOM0 channel 13 interrupt notification register
GTM_TOM0_CH13_SR0	.equ	0xf0108344	; TOM0 channel 13 CCU0 compare shadow register
GTM_TOM0_CH13_SR1	.equ	0xf0108348	; TOM0 channel 13 CCU1 compare shadow register
GTM_TOM0_CH13_STAT	.equ	0xf0108358	; TOM0 channel 13 status register
GTM_TOM0_CH14_CM0	.equ	0xf010838c	; TOM0 channel 14 CCU0 compare register
GTM_TOM0_CH14_CM1	.equ	0xf0108390	; TOM0 channel 14 CCU1 compare register
GTM_TOM0_CH14_CN0	.equ	0xf0108394	; TOM0 channel 14 CCU0 counter register
GTM_TOM0_CH14_CTRL	.equ	0xf0108380	; TOM0 channel 14 control register
GTM_TOM0_CH14_IRQ_EN	.equ	0xf01083a0	; TOM0 channel 14 interrupt enable register
GTM_TOM0_CH14_IRQ_FORCINT	.equ	0xf01083a4	; TOM0 channel 14 force interrupt register
GTM_TOM0_CH14_IRQ_MODE	.equ	0xf01083a8	; TOM0 channel 14 interrupt mode register
GTM_TOM0_CH14_IRQ_NOTIFY	.equ	0xf010839c	; TOM0 channel 14 interrupt notification register
GTM_TOM0_CH14_SR0	.equ	0xf0108384	; TOM0 channel 14 CCU0 compare shadow register
GTM_TOM0_CH14_SR1	.equ	0xf0108388	; TOM0 channel 14 CCU1 compare shadow register
GTM_TOM0_CH14_STAT	.equ	0xf0108398	; TOM0 channel 14 status register
GTM_TOM0_CH15_CM0	.equ	0xf01083cc	; TOM0 channel 15 CCU0 compare register
GTM_TOM0_CH15_CM1	.equ	0xf01083d0	; TOM0 channel 15 CCU1 compare register
GTM_TOM0_CH15_CN0	.equ	0xf01083d4	; TOM0 channel 15 CCU0 counter register
GTM_TOM0_CH15_CTRL	.equ	0xf01083c0	; TOM0 channel 15 control register
GTM_TOM0_CH15_IRQ_EN	.equ	0xf01083e0	; TOM0 channel 15 interrupt enable register
GTM_TOM0_CH15_IRQ_FORCINT	.equ	0xf01083e4	; TOM0 channel 15 force interrupt register
GTM_TOM0_CH15_IRQ_MODE	.equ	0xf01083e8	; TOM0 channel 15 interrupt mode register
GTM_TOM0_CH15_IRQ_NOTIFY	.equ	0xf01083dc	; TOM0 channel 15 interrupt notification register
GTM_TOM0_CH15_SR0	.equ	0xf01083c4	; TOM0 channel 15 CCU0 compare shadow register
GTM_TOM0_CH15_SR1	.equ	0xf01083c8	; TOM0 channel 15 CCU1 compare shadow register
GTM_TOM0_CH15_STAT	.equ	0xf01083d8	; TOM0 channel 15 status register
GTM_TOM0_CH1_CM0	.equ	0xf010804c	; TOM0 channel 1 CCU0 compare register
GTM_TOM0_CH1_CM1	.equ	0xf0108050	; TOM0 channel 1 CCU1 compare register
GTM_TOM0_CH1_CN0	.equ	0xf0108054	; TOM0 channel 1 CCU0 counter register
GTM_TOM0_CH1_CTRL	.equ	0xf0108040	; TOM0 channel 1 control register
GTM_TOM0_CH1_IRQ_EN	.equ	0xf0108060	; TOM0 channel 1 interrupt enable register
GTM_TOM0_CH1_IRQ_FORCINT	.equ	0xf0108064	; TOM0 channel 1 force interrupt register
GTM_TOM0_CH1_IRQ_MODE	.equ	0xf0108068	; TOM0 channel 1 interrupt mode register
GTM_TOM0_CH1_IRQ_NOTIFY	.equ	0xf010805c	; TOM0 channel 1 interrupt notification register
GTM_TOM0_CH1_SR0	.equ	0xf0108044	; TOM0 channel 1 CCU0 compare shadow register
GTM_TOM0_CH1_SR1	.equ	0xf0108048	; TOM0 channel 1 CCU1 compare shadow register
GTM_TOM0_CH1_STAT	.equ	0xf0108058	; TOM0 channel 1 status register
GTM_TOM0_CH2_CM0	.equ	0xf010808c	; TOM0 channel 2 CCU0 compare register
GTM_TOM0_CH2_CM1	.equ	0xf0108090	; TOM0 channel 2 CCU1 compare register
GTM_TOM0_CH2_CN0	.equ	0xf0108094	; TOM0 channel 2 CCU0 counter register
GTM_TOM0_CH2_CTRL	.equ	0xf0108080	; TOM0 channel 2 control register
GTM_TOM0_CH2_IRQ_EN	.equ	0xf01080a0	; TOM0 channel 2 interrupt enable register
GTM_TOM0_CH2_IRQ_FORCINT	.equ	0xf01080a4	; TOM0 channel 2 force interrupt register
GTM_TOM0_CH2_IRQ_MODE	.equ	0xf01080a8	; TOM0 channel 2 interrupt mode register
GTM_TOM0_CH2_IRQ_NOTIFY	.equ	0xf010809c	; TOM0 channel 2 interrupt notification register
GTM_TOM0_CH2_SR0	.equ	0xf0108084	; TOM0 channel 2 CCU0 compare shadow register
GTM_TOM0_CH2_SR1	.equ	0xf0108088	; TOM0 channel 2 CCU1 compare shadow register
GTM_TOM0_CH2_STAT	.equ	0xf0108098	; TOM0 channel 2 status register
GTM_TOM0_CH3_CM0	.equ	0xf01080cc	; TOM0 channel 3 CCU0 compare register
GTM_TOM0_CH3_CM1	.equ	0xf01080d0	; TOM0 channel 3 CCU1 compare register
GTM_TOM0_CH3_CN0	.equ	0xf01080d4	; TOM0 channel 3 CCU0 counter register
GTM_TOM0_CH3_CTRL	.equ	0xf01080c0	; TOM0 channel 3 control register
GTM_TOM0_CH3_IRQ_EN	.equ	0xf01080e0	; TOM0 channel 3 interrupt enable register
GTM_TOM0_CH3_IRQ_FORCINT	.equ	0xf01080e4	; TOM0 channel 3 force interrupt register
GTM_TOM0_CH3_IRQ_MODE	.equ	0xf01080e8	; TOM0 channel 3 interrupt mode register
GTM_TOM0_CH3_IRQ_NOTIFY	.equ	0xf01080dc	; TOM0 channel 3 interrupt notification register
GTM_TOM0_CH3_SR0	.equ	0xf01080c4	; TOM0 channel 3 CCU0 compare shadow register
GTM_TOM0_CH3_SR1	.equ	0xf01080c8	; TOM0 channel 3 CCU1 compare shadow register
GTM_TOM0_CH3_STAT	.equ	0xf01080d8	; TOM0 channel 3 status register
GTM_TOM0_CH4_CM0	.equ	0xf010810c	; TOM0 channel 4 CCU0 compare register
GTM_TOM0_CH4_CM1	.equ	0xf0108110	; TOM0 channel 4 CCU1 compare register
GTM_TOM0_CH4_CN0	.equ	0xf0108114	; TOM0 channel 4 CCU0 counter register
GTM_TOM0_CH4_CTRL	.equ	0xf0108100	; TOM0 channel 4 control register
GTM_TOM0_CH4_IRQ_EN	.equ	0xf0108120	; TOM0 channel 4 interrupt enable register
GTM_TOM0_CH4_IRQ_FORCINT	.equ	0xf0108124	; TOM0 channel 4 force interrupt register
GTM_TOM0_CH4_IRQ_MODE	.equ	0xf0108128	; TOM0 channel 4 interrupt mode register
GTM_TOM0_CH4_IRQ_NOTIFY	.equ	0xf010811c	; TOM0 channel 4 interrupt notification register
GTM_TOM0_CH4_SR0	.equ	0xf0108104	; TOM0 channel 4 CCU0 compare shadow register
GTM_TOM0_CH4_SR1	.equ	0xf0108108	; TOM0 channel 4 CCU1 compare shadow register
GTM_TOM0_CH4_STAT	.equ	0xf0108118	; TOM0 channel 4 status register
GTM_TOM0_CH5_CM0	.equ	0xf010814c	; TOM0 channel 5 CCU0 compare register
GTM_TOM0_CH5_CM1	.equ	0xf0108150	; TOM0 channel 5 CCU1 compare register
GTM_TOM0_CH5_CN0	.equ	0xf0108154	; TOM0 channel 5 CCU0 counter register
GTM_TOM0_CH5_CTRL	.equ	0xf0108140	; TOM0 channel 5 control register
GTM_TOM0_CH5_IRQ_EN	.equ	0xf0108160	; TOM0 channel 5 interrupt enable register
GTM_TOM0_CH5_IRQ_FORCINT	.equ	0xf0108164	; TOM0 channel 5 force interrupt register
GTM_TOM0_CH5_IRQ_MODE	.equ	0xf0108168	; TOM0 channel 5 interrupt mode register
GTM_TOM0_CH5_IRQ_NOTIFY	.equ	0xf010815c	; TOM0 channel 5 interrupt notification register
GTM_TOM0_CH5_SR0	.equ	0xf0108144	; TOM0 channel 5 CCU0 compare shadow register
GTM_TOM0_CH5_SR1	.equ	0xf0108148	; TOM0 channel 5 CCU1 compare shadow register
GTM_TOM0_CH5_STAT	.equ	0xf0108158	; TOM0 channel 5 status register
GTM_TOM0_CH6_CM0	.equ	0xf010818c	; TOM0 channel 6 CCU0 compare register
GTM_TOM0_CH6_CM1	.equ	0xf0108190	; TOM0 channel 6 CCU1 compare register
GTM_TOM0_CH6_CN0	.equ	0xf0108194	; TOM0 channel 6 CCU0 counter register
GTM_TOM0_CH6_CTRL	.equ	0xf0108180	; TOM0 channel 6 control register
GTM_TOM0_CH6_IRQ_EN	.equ	0xf01081a0	; TOM0 channel 6 interrupt enable register
GTM_TOM0_CH6_IRQ_FORCINT	.equ	0xf01081a4	; TOM0 channel 6 force interrupt register
GTM_TOM0_CH6_IRQ_MODE	.equ	0xf01081a8	; TOM0 channel 6 interrupt mode register
GTM_TOM0_CH6_IRQ_NOTIFY	.equ	0xf010819c	; TOM0 channel 6 interrupt notification register
GTM_TOM0_CH6_SR0	.equ	0xf0108184	; TOM0 channel 6 CCU0 compare shadow register
GTM_TOM0_CH6_SR1	.equ	0xf0108188	; TOM0 channel 6 CCU1 compare shadow register
GTM_TOM0_CH6_STAT	.equ	0xf0108198	; TOM0 channel 6 status register
GTM_TOM0_CH7_CM0	.equ	0xf01081cc	; TOM0 channel 7 CCU0 compare register
GTM_TOM0_CH7_CM1	.equ	0xf01081d0	; TOM0 channel 7 CCU1 compare register
GTM_TOM0_CH7_CN0	.equ	0xf01081d4	; TOM0 channel 7 CCU0 counter register
GTM_TOM0_CH7_CTRL	.equ	0xf01081c0	; TOM0 channel 7 control register
GTM_TOM0_CH7_IRQ_EN	.equ	0xf01081e0	; TOM0 channel 7 interrupt enable register
GTM_TOM0_CH7_IRQ_FORCINT	.equ	0xf01081e4	; TOM0 channel 7 force interrupt register
GTM_TOM0_CH7_IRQ_MODE	.equ	0xf01081e8	; TOM0 channel 7 interrupt mode register
GTM_TOM0_CH7_IRQ_NOTIFY	.equ	0xf01081dc	; TOM0 channel 7 interrupt notification register
GTM_TOM0_CH7_SR0	.equ	0xf01081c4	; TOM0 channel 7 CCU0 compare shadow register
GTM_TOM0_CH7_SR1	.equ	0xf01081c8	; TOM0 channel 7 CCU1 compare shadow register
GTM_TOM0_CH7_STAT	.equ	0xf01081d8	; TOM0 channel 7 status register
GTM_TOM0_CH8_CM0	.equ	0xf010820c	; TOM0 channel 8 CCU0 compare register
GTM_TOM0_CH8_CM1	.equ	0xf0108210	; TOM0 channel 8 CCU1 compare register
GTM_TOM0_CH8_CN0	.equ	0xf0108214	; TOM0 channel 8 CCU0 counter register
GTM_TOM0_CH8_CTRL	.equ	0xf0108200	; TOM0 channel 8 control register
GTM_TOM0_CH8_IRQ_EN	.equ	0xf0108220	; TOM0 channel 8 interrupt enable register
GTM_TOM0_CH8_IRQ_FORCINT	.equ	0xf0108224	; TOM0 channel 8 force interrupt register
GTM_TOM0_CH8_IRQ_MODE	.equ	0xf0108228	; TOM0 channel 8 interrupt mode register
GTM_TOM0_CH8_IRQ_NOTIFY	.equ	0xf010821c	; TOM0 channel 8 interrupt notification register
GTM_TOM0_CH8_SR0	.equ	0xf0108204	; TOM0 channel 8 CCU0 compare shadow register
GTM_TOM0_CH8_SR1	.equ	0xf0108208	; TOM0 channel 8 CCU1 compare shadow register
GTM_TOM0_CH8_STAT	.equ	0xf0108218	; TOM0 channel 8 status register
GTM_TOM0_CH9_CM0	.equ	0xf010824c	; TOM0 channel 9 CCU0 compare register
GTM_TOM0_CH9_CM1	.equ	0xf0108250	; TOM0 channel 9 CCU1 compare register
GTM_TOM0_CH9_CN0	.equ	0xf0108254	; TOM0 channel 9 CCU0 counter register
GTM_TOM0_CH9_CTRL	.equ	0xf0108240	; TOM0 channel 9 control register
GTM_TOM0_CH9_IRQ_EN	.equ	0xf0108260	; TOM0 channel 9 interrupt enable register
GTM_TOM0_CH9_IRQ_FORCINT	.equ	0xf0108264	; TOM0 channel 9 force interrupt register
GTM_TOM0_CH9_IRQ_MODE	.equ	0xf0108268	; TOM0 channel 9 interrupt mode register
GTM_TOM0_CH9_IRQ_NOTIFY	.equ	0xf010825c	; TOM0 channel 9 interrupt notification register
GTM_TOM0_CH9_SR0	.equ	0xf0108244	; TOM0 channel 9 CCU0 compare shadow register
GTM_TOM0_CH9_SR1	.equ	0xf0108248	; TOM0 channel 9 CCU1 compare shadow register
GTM_TOM0_CH9_STAT	.equ	0xf0108258	; TOM0 channel 9 status register
GTM_TOM0_OUT   	.equ	0xf0100080	; GTM TOM 0 output level
GTM_TOM0_TGC0_ACT_TB	.equ	0xf0108034	; TOM0 TGC 0 action time base register
GTM_TOM0_TGC0_ENDIS_CTRL	.equ	0xf0108070	; TOM0 TGC 0 enable/disable control register
GTM_TOM0_TGC0_ENDIS_STAT	.equ	0xf0108074	; TOM0 TGC 0 enable/disable status register
GTM_TOM0_TGC0_FUPD_CTRL	.equ	0xf0108038	; TOM0 TGC 0 force update control register
GTM_TOM0_TGC0_GLB_CTRL	.equ	0xf0108030	; TOM0 TGC 0 global control register
GTM_TOM0_TGC0_INT_TRIG	.equ	0xf010803c	; TOM0 TGC 0 internal trigger control register
GTM_TOM0_TGC0_OUTEN_CTRL	.equ	0xf0108078	; TOM0 TGC 0 output enable control register
GTM_TOM0_TGC0_OUTEN_STAT	.equ	0xf010807c	; TOM0 TGC 0 output enable status register
GTM_TOM0_TGC1_ACT_TB	.equ	0xf0108234	; TOM0 TGC 1 action time base register
GTM_TOM0_TGC1_ENDIS_CTRL	.equ	0xf0108270	; TOM0 TGC 1 enable/disable control register
GTM_TOM0_TGC1_ENDIS_STAT	.equ	0xf0108274	; TOM0 TGC 1 enable/disable status register
GTM_TOM0_TGC1_FUPD_CTRL	.equ	0xf0108238	; TOM0 TGC 1 force update control register
GTM_TOM0_TGC1_GLB_CTRL	.equ	0xf0108230	; TOM0 TGC 1 global control register
GTM_TOM0_TGC1_INT_TRIG	.equ	0xf010823c	; TOM0 TGC 1 internal trigger control register
GTM_TOM0_TGC1_OUTEN_CTRL	.equ	0xf0108278	; TOM0 TGC 1 output enable control register
GTM_TOM0_TGC1_OUTEN_STAT	.equ	0xf010827c	; TOM0 TGC 1 output enable status register
GTM_TOM1_CH0_CM0	.equ	0xf010880c	; TOM1 channel 0 CCU0 compare register
GTM_TOM1_CH0_CM1	.equ	0xf0108810	; TOM1 channel 0 CCU1 compare register
GTM_TOM1_CH0_CN0	.equ	0xf0108814	; TOM1 channel 0 CCU0 counter register
GTM_TOM1_CH0_CTRL	.equ	0xf0108800	; TOM1 channel 0 control register
GTM_TOM1_CH0_IRQ_EN	.equ	0xf0108820	; TOM1 channel 0 interrupt enable register
GTM_TOM1_CH0_IRQ_FORCINT	.equ	0xf0108824	; TOM1 channel 0 force interrupt register
GTM_TOM1_CH0_IRQ_MODE	.equ	0xf0108828	; TOM1 channel 0 interrupt mode register
GTM_TOM1_CH0_IRQ_NOTIFY	.equ	0xf010881c	; TOM1 channel 0 interrupt notification register
GTM_TOM1_CH0_SR0	.equ	0xf0108804	; TOM1 channel 0 CCU0 compare shadow register
GTM_TOM1_CH0_SR1	.equ	0xf0108808	; TOM1 channel 0 CCU1 compare shadow register
GTM_TOM1_CH0_STAT	.equ	0xf0108818	; TOM1 channel 0 status register
GTM_TOM1_CH10_CM0	.equ	0xf0108a8c	; TOM1 channel 10 CCU0 compare register
GTM_TOM1_CH10_CM1	.equ	0xf0108a90	; TOM1 channel 10 CCU1 compare register
GTM_TOM1_CH10_CN0	.equ	0xf0108a94	; TOM1 channel 10 CCU0 counter register
GTM_TOM1_CH10_CTRL	.equ	0xf0108a80	; TOM1 channel 10 control register
GTM_TOM1_CH10_IRQ_EN	.equ	0xf0108aa0	; TOM1 channel 10 interrupt enable register
GTM_TOM1_CH10_IRQ_FORCINT	.equ	0xf0108aa4	; TOM1 channel 10 force interrupt register
GTM_TOM1_CH10_IRQ_MODE	.equ	0xf0108aa8	; TOM1 channel 10 interrupt mode register
GTM_TOM1_CH10_IRQ_NOTIFY	.equ	0xf0108a9c	; TOM1 channel 10 interrupt notification register
GTM_TOM1_CH10_SR0	.equ	0xf0108a84	; TOM1 channel 10 CCU0 compare shadow register
GTM_TOM1_CH10_SR1	.equ	0xf0108a88	; TOM1 channel 10 CCU1 compare shadow register
GTM_TOM1_CH10_STAT	.equ	0xf0108a98	; TOM1 channel 10 status register
GTM_TOM1_CH11_CM0	.equ	0xf0108acc	; TOM1 channel 11 CCU0 compare register
GTM_TOM1_CH11_CM1	.equ	0xf0108ad0	; TOM1 channel 11 CCU1 compare register
GTM_TOM1_CH11_CN0	.equ	0xf0108ad4	; TOM1 channel 11 CCU0 counter register
GTM_TOM1_CH11_CTRL	.equ	0xf0108ac0	; TOM1 channel 11 control register
GTM_TOM1_CH11_IRQ_EN	.equ	0xf0108ae0	; TOM1 channel 11 interrupt enable register
GTM_TOM1_CH11_IRQ_FORCINT	.equ	0xf0108ae4	; TOM1 channel 11 force interrupt register
GTM_TOM1_CH11_IRQ_MODE	.equ	0xf0108ae8	; TOM1 channel 11 interrupt mode register
GTM_TOM1_CH11_IRQ_NOTIFY	.equ	0xf0108adc	; TOM1 channel 11 interrupt notification register
GTM_TOM1_CH11_SR0	.equ	0xf0108ac4	; TOM1 channel 11 CCU0 compare shadow register
GTM_TOM1_CH11_SR1	.equ	0xf0108ac8	; TOM1 channel 11 CCU1 compare shadow register
GTM_TOM1_CH11_STAT	.equ	0xf0108ad8	; TOM1 channel 11 status register
GTM_TOM1_CH12_CM0	.equ	0xf0108b0c	; TOM1 channel 12 CCU0 compare register
GTM_TOM1_CH12_CM1	.equ	0xf0108b10	; TOM1 channel 12 CCU1 compare register
GTM_TOM1_CH12_CN0	.equ	0xf0108b14	; TOM1 channel 12 CCU0 counter register
GTM_TOM1_CH12_CTRL	.equ	0xf0108b00	; TOM1 channel 12 control register
GTM_TOM1_CH12_IRQ_EN	.equ	0xf0108b20	; TOM1 channel 12 interrupt enable register
GTM_TOM1_CH12_IRQ_FORCINT	.equ	0xf0108b24	; TOM1 channel 12 force interrupt register
GTM_TOM1_CH12_IRQ_MODE	.equ	0xf0108b28	; TOM1 channel 12 interrupt mode register
GTM_TOM1_CH12_IRQ_NOTIFY	.equ	0xf0108b1c	; TOM1 channel 12 interrupt notification register
GTM_TOM1_CH12_SR0	.equ	0xf0108b04	; TOM1 channel 12 CCU0 compare shadow register
GTM_TOM1_CH12_SR1	.equ	0xf0108b08	; TOM1 channel 12 CCU1 compare shadow register
GTM_TOM1_CH12_STAT	.equ	0xf0108b18	; TOM1 channel 12 status register
GTM_TOM1_CH13_CM0	.equ	0xf0108b4c	; TOM1 channel 13 CCU0 compare register
GTM_TOM1_CH13_CM1	.equ	0xf0108b50	; TOM1 channel 13 CCU1 compare register
GTM_TOM1_CH13_CN0	.equ	0xf0108b54	; TOM1 channel 13 CCU0 counter register
GTM_TOM1_CH13_CTRL	.equ	0xf0108b40	; TOM1 channel 13 control register
GTM_TOM1_CH13_IRQ_EN	.equ	0xf0108b60	; TOM1 channel 13 interrupt enable register
GTM_TOM1_CH13_IRQ_FORCINT	.equ	0xf0108b64	; TOM1 channel 13 force interrupt register
GTM_TOM1_CH13_IRQ_MODE	.equ	0xf0108b68	; TOM1 channel 13 interrupt mode register
GTM_TOM1_CH13_IRQ_NOTIFY	.equ	0xf0108b5c	; TOM1 channel 13 interrupt notification register
GTM_TOM1_CH13_SR0	.equ	0xf0108b44	; TOM1 channel 13 CCU0 compare shadow register
GTM_TOM1_CH13_SR1	.equ	0xf0108b48	; TOM1 channel 13 CCU1 compare shadow register
GTM_TOM1_CH13_STAT	.equ	0xf0108b58	; TOM1 channel 13 status register
GTM_TOM1_CH14_CM0	.equ	0xf0108b8c	; TOM1 channel 14 CCU0 compare register
GTM_TOM1_CH14_CM1	.equ	0xf0108b90	; TOM1 channel 14 CCU1 compare register
GTM_TOM1_CH14_CN0	.equ	0xf0108b94	; TOM1 channel 14 CCU0 counter register
GTM_TOM1_CH14_CTRL	.equ	0xf0108b80	; TOM1 channel 14 control register
GTM_TOM1_CH14_IRQ_EN	.equ	0xf0108ba0	; TOM1 channel 14 interrupt enable register
GTM_TOM1_CH14_IRQ_FORCINT	.equ	0xf0108ba4	; TOM1 channel 14 force interrupt register
GTM_TOM1_CH14_IRQ_MODE	.equ	0xf0108ba8	; TOM1 channel 14 interrupt mode register
GTM_TOM1_CH14_IRQ_NOTIFY	.equ	0xf0108b9c	; TOM1 channel 14 interrupt notification register
GTM_TOM1_CH14_SR0	.equ	0xf0108b84	; TOM1 channel 14 CCU0 compare shadow register
GTM_TOM1_CH14_SR1	.equ	0xf0108b88	; TOM1 channel 14 CCU1 compare shadow register
GTM_TOM1_CH14_STAT	.equ	0xf0108b98	; TOM1 channel 14 status register
GTM_TOM1_CH15_CM0	.equ	0xf0108bcc	; TOM1 channel 15 CCU0 compare register
GTM_TOM1_CH15_CM1	.equ	0xf0108bd0	; TOM1 channel 15 CCU1 compare register
GTM_TOM1_CH15_CN0	.equ	0xf0108bd4	; TOM1 channel 15 CCU0 counter register
GTM_TOM1_CH15_CTRL	.equ	0xf0108bc0	; TOM1 channel 15 control register
GTM_TOM1_CH15_IRQ_EN	.equ	0xf0108be0	; TOM1 channel 15 interrupt enable register
GTM_TOM1_CH15_IRQ_FORCINT	.equ	0xf0108be4	; TOM1 channel 15 force interrupt register
GTM_TOM1_CH15_IRQ_MODE	.equ	0xf0108be8	; TOM1 channel 15 interrupt mode register
GTM_TOM1_CH15_IRQ_NOTIFY	.equ	0xf0108bdc	; TOM1 channel 15 interrupt notification register
GTM_TOM1_CH15_SR0	.equ	0xf0108bc4	; TOM1 channel 15 CCU0 compare shadow register
GTM_TOM1_CH15_SR1	.equ	0xf0108bc8	; TOM1 channel 15 CCU1 compare shadow register
GTM_TOM1_CH15_STAT	.equ	0xf0108bd8	; TOM1 channel 15 status register
GTM_TOM1_CH1_CM0	.equ	0xf010884c	; TOM1 channel 1 CCU0 compare register
GTM_TOM1_CH1_CM1	.equ	0xf0108850	; TOM1 channel 1 CCU1 compare register
GTM_TOM1_CH1_CN0	.equ	0xf0108854	; TOM1 channel 1 CCU0 counter register
GTM_TOM1_CH1_CTRL	.equ	0xf0108840	; TOM1 channel 1 control register
GTM_TOM1_CH1_IRQ_EN	.equ	0xf0108860	; TOM1 channel 1 interrupt enable register
GTM_TOM1_CH1_IRQ_FORCINT	.equ	0xf0108864	; TOM1 channel 1 force interrupt register
GTM_TOM1_CH1_IRQ_MODE	.equ	0xf0108868	; TOM1 channel 1 interrupt mode register
GTM_TOM1_CH1_IRQ_NOTIFY	.equ	0xf010885c	; TOM1 channel 1 interrupt notification register
GTM_TOM1_CH1_SR0	.equ	0xf0108844	; TOM1 channel 1 CCU0 compare shadow register
GTM_TOM1_CH1_SR1	.equ	0xf0108848	; TOM1 channel 1 CCU1 compare shadow register
GTM_TOM1_CH1_STAT	.equ	0xf0108858	; TOM1 channel 1 status register
GTM_TOM1_CH2_CM0	.equ	0xf010888c	; TOM1 channel 2 CCU0 compare register
GTM_TOM1_CH2_CM1	.equ	0xf0108890	; TOM1 channel 2 CCU1 compare register
GTM_TOM1_CH2_CN0	.equ	0xf0108894	; TOM1 channel 2 CCU0 counter register
GTM_TOM1_CH2_CTRL	.equ	0xf0108880	; TOM1 channel 2 control register
GTM_TOM1_CH2_IRQ_EN	.equ	0xf01088a0	; TOM1 channel 2 interrupt enable register
GTM_TOM1_CH2_IRQ_FORCINT	.equ	0xf01088a4	; TOM1 channel 2 force interrupt register
GTM_TOM1_CH2_IRQ_MODE	.equ	0xf01088a8	; TOM1 channel 2 interrupt mode register
GTM_TOM1_CH2_IRQ_NOTIFY	.equ	0xf010889c	; TOM1 channel 2 interrupt notification register
GTM_TOM1_CH2_SR0	.equ	0xf0108884	; TOM1 channel 2 CCU0 compare shadow register
GTM_TOM1_CH2_SR1	.equ	0xf0108888	; TOM1 channel 2 CCU1 compare shadow register
GTM_TOM1_CH2_STAT	.equ	0xf0108898	; TOM1 channel 2 status register
GTM_TOM1_CH3_CM0	.equ	0xf01088cc	; TOM1 channel 3 CCU0 compare register
GTM_TOM1_CH3_CM1	.equ	0xf01088d0	; TOM1 channel 3 CCU1 compare register
GTM_TOM1_CH3_CN0	.equ	0xf01088d4	; TOM1 channel 3 CCU0 counter register
GTM_TOM1_CH3_CTRL	.equ	0xf01088c0	; TOM1 channel 3 control register
GTM_TOM1_CH3_IRQ_EN	.equ	0xf01088e0	; TOM1 channel 3 interrupt enable register
GTM_TOM1_CH3_IRQ_FORCINT	.equ	0xf01088e4	; TOM1 channel 3 force interrupt register
GTM_TOM1_CH3_IRQ_MODE	.equ	0xf01088e8	; TOM1 channel 3 interrupt mode register
GTM_TOM1_CH3_IRQ_NOTIFY	.equ	0xf01088dc	; TOM1 channel 3 interrupt notification register
GTM_TOM1_CH3_SR0	.equ	0xf01088c4	; TOM1 channel 3 CCU0 compare shadow register
GTM_TOM1_CH3_SR1	.equ	0xf01088c8	; TOM1 channel 3 CCU1 compare shadow register
GTM_TOM1_CH3_STAT	.equ	0xf01088d8	; TOM1 channel 3 status register
GTM_TOM1_CH4_CM0	.equ	0xf010890c	; TOM1 channel 4 CCU0 compare register
GTM_TOM1_CH4_CM1	.equ	0xf0108910	; TOM1 channel 4 CCU1 compare register
GTM_TOM1_CH4_CN0	.equ	0xf0108914	; TOM1 channel 4 CCU0 counter register
GTM_TOM1_CH4_CTRL	.equ	0xf0108900	; TOM1 channel 4 control register
GTM_TOM1_CH4_IRQ_EN	.equ	0xf0108920	; TOM1 channel 4 interrupt enable register
GTM_TOM1_CH4_IRQ_FORCINT	.equ	0xf0108924	; TOM1 channel 4 force interrupt register
GTM_TOM1_CH4_IRQ_MODE	.equ	0xf0108928	; TOM1 channel 4 interrupt mode register
GTM_TOM1_CH4_IRQ_NOTIFY	.equ	0xf010891c	; TOM1 channel 4 interrupt notification register
GTM_TOM1_CH4_SR0	.equ	0xf0108904	; TOM1 channel 4 CCU0 compare shadow register
GTM_TOM1_CH4_SR1	.equ	0xf0108908	; TOM1 channel 4 CCU1 compare shadow register
GTM_TOM1_CH4_STAT	.equ	0xf0108918	; TOM1 channel 4 status register
GTM_TOM1_CH5_CM0	.equ	0xf010894c	; TOM1 channel 5 CCU0 compare register
GTM_TOM1_CH5_CM1	.equ	0xf0108950	; TOM1 channel 5 CCU1 compare register
GTM_TOM1_CH5_CN0	.equ	0xf0108954	; TOM1 channel 5 CCU0 counter register
GTM_TOM1_CH5_CTRL	.equ	0xf0108940	; TOM1 channel 5 control register
GTM_TOM1_CH5_IRQ_EN	.equ	0xf0108960	; TOM1 channel 5 interrupt enable register
GTM_TOM1_CH5_IRQ_FORCINT	.equ	0xf0108964	; TOM1 channel 5 force interrupt register
GTM_TOM1_CH5_IRQ_MODE	.equ	0xf0108968	; TOM1 channel 5 interrupt mode register
GTM_TOM1_CH5_IRQ_NOTIFY	.equ	0xf010895c	; TOM1 channel 5 interrupt notification register
GTM_TOM1_CH5_SR0	.equ	0xf0108944	; TOM1 channel 5 CCU0 compare shadow register
GTM_TOM1_CH5_SR1	.equ	0xf0108948	; TOM1 channel 5 CCU1 compare shadow register
GTM_TOM1_CH5_STAT	.equ	0xf0108958	; TOM1 channel 5 status register
GTM_TOM1_CH6_CM0	.equ	0xf010898c	; TOM1 channel 6 CCU0 compare register
GTM_TOM1_CH6_CM1	.equ	0xf0108990	; TOM1 channel 6 CCU1 compare register
GTM_TOM1_CH6_CN0	.equ	0xf0108994	; TOM1 channel 6 CCU0 counter register
GTM_TOM1_CH6_CTRL	.equ	0xf0108980	; TOM1 channel 6 control register
GTM_TOM1_CH6_IRQ_EN	.equ	0xf01089a0	; TOM1 channel 6 interrupt enable register
GTM_TOM1_CH6_IRQ_FORCINT	.equ	0xf01089a4	; TOM1 channel 6 force interrupt register
GTM_TOM1_CH6_IRQ_MODE	.equ	0xf01089a8	; TOM1 channel 6 interrupt mode register
GTM_TOM1_CH6_IRQ_NOTIFY	.equ	0xf010899c	; TOM1 channel 6 interrupt notification register
GTM_TOM1_CH6_SR0	.equ	0xf0108984	; TOM1 channel 6 CCU0 compare shadow register
GTM_TOM1_CH6_SR1	.equ	0xf0108988	; TOM1 channel 6 CCU1 compare shadow register
GTM_TOM1_CH6_STAT	.equ	0xf0108998	; TOM1 channel 6 status register
GTM_TOM1_CH7_CM0	.equ	0xf01089cc	; TOM1 channel 7 CCU0 compare register
GTM_TOM1_CH7_CM1	.equ	0xf01089d0	; TOM1 channel 7 CCU1 compare register
GTM_TOM1_CH7_CN0	.equ	0xf01089d4	; TOM1 channel 7 CCU0 counter register
GTM_TOM1_CH7_CTRL	.equ	0xf01089c0	; TOM1 channel 7 control register
GTM_TOM1_CH7_IRQ_EN	.equ	0xf01089e0	; TOM1 channel 7 interrupt enable register
GTM_TOM1_CH7_IRQ_FORCINT	.equ	0xf01089e4	; TOM1 channel 7 force interrupt register
GTM_TOM1_CH7_IRQ_MODE	.equ	0xf01089e8	; TOM1 channel 7 interrupt mode register
GTM_TOM1_CH7_IRQ_NOTIFY	.equ	0xf01089dc	; TOM1 channel 7 interrupt notification register
GTM_TOM1_CH7_SR0	.equ	0xf01089c4	; TOM1 channel 7 CCU0 compare shadow register
GTM_TOM1_CH7_SR1	.equ	0xf01089c8	; TOM1 channel 7 CCU1 compare shadow register
GTM_TOM1_CH7_STAT	.equ	0xf01089d8	; TOM1 channel 7 status register
GTM_TOM1_CH8_CM0	.equ	0xf0108a0c	; TOM1 channel 8 CCU0 compare register
GTM_TOM1_CH8_CM1	.equ	0xf0108a10	; TOM1 channel 8 CCU1 compare register
GTM_TOM1_CH8_CN0	.equ	0xf0108a14	; TOM1 channel 8 CCU0 counter register
GTM_TOM1_CH8_CTRL	.equ	0xf0108a00	; TOM1 channel 8 control register
GTM_TOM1_CH8_IRQ_EN	.equ	0xf0108a20	; TOM1 channel 8 interrupt enable register
GTM_TOM1_CH8_IRQ_FORCINT	.equ	0xf0108a24	; TOM1 channel 8 force interrupt register
GTM_TOM1_CH8_IRQ_MODE	.equ	0xf0108a28	; TOM1 channel 8 interrupt mode register
GTM_TOM1_CH8_IRQ_NOTIFY	.equ	0xf0108a1c	; TOM1 channel 8 interrupt notification register
GTM_TOM1_CH8_SR0	.equ	0xf0108a04	; TOM1 channel 8 CCU0 compare shadow register
GTM_TOM1_CH8_SR1	.equ	0xf0108a08	; TOM1 channel 8 CCU1 compare shadow register
GTM_TOM1_CH8_STAT	.equ	0xf0108a18	; TOM1 channel 8 status register
GTM_TOM1_CH9_CM0	.equ	0xf0108a4c	; TOM1 channel 9 CCU0 compare register
GTM_TOM1_CH9_CM1	.equ	0xf0108a50	; TOM1 channel 9 CCU1 compare register
GTM_TOM1_CH9_CN0	.equ	0xf0108a54	; TOM1 channel 9 CCU0 counter register
GTM_TOM1_CH9_CTRL	.equ	0xf0108a40	; TOM1 channel 9 control register
GTM_TOM1_CH9_IRQ_EN	.equ	0xf0108a60	; TOM1 channel 9 interrupt enable register
GTM_TOM1_CH9_IRQ_FORCINT	.equ	0xf0108a64	; TOM1 channel 9 force interrupt register
GTM_TOM1_CH9_IRQ_MODE	.equ	0xf0108a68	; TOM1 channel 9 interrupt mode register
GTM_TOM1_CH9_IRQ_NOTIFY	.equ	0xf0108a5c	; TOM1 channel 9 interrupt notification register
GTM_TOM1_CH9_SR0	.equ	0xf0108a44	; TOM1 channel 9 CCU0 compare shadow register
GTM_TOM1_CH9_SR1	.equ	0xf0108a48	; TOM1 channel 9 CCU1 compare shadow register
GTM_TOM1_CH9_STAT	.equ	0xf0108a58	; TOM1 channel 9 status register
GTM_TOM1_OUT   	.equ	0xf0100084	; GTM TOM 1 output level
GTM_TOM1_TGC0_ACT_TB	.equ	0xf0108834	; TOM1 TGC 0 action time base register
GTM_TOM1_TGC0_ENDIS_CTRL	.equ	0xf0108870	; TOM1 TGC 0 enable/disable control register
GTM_TOM1_TGC0_ENDIS_STAT	.equ	0xf0108874	; TOM1 TGC 0 enable/disable status register
GTM_TOM1_TGC0_FUPD_CTRL	.equ	0xf0108838	; TOM1 TGC 0 force update control register
GTM_TOM1_TGC0_GLB_CTRL	.equ	0xf0108830	; TOM1 TGC 0 global control register
GTM_TOM1_TGC0_INT_TRIG	.equ	0xf010883c	; TOM1 TGC 0 internal trigger control register
GTM_TOM1_TGC0_OUTEN_CTRL	.equ	0xf0108878	; TOM1 TGC 0 output enable control register
GTM_TOM1_TGC0_OUTEN_STAT	.equ	0xf010887c	; TOM1 TGC 0 output enable status register
GTM_TOM1_TGC1_ACT_TB	.equ	0xf0108a34	; TOM1 TGC 1 action time base register
GTM_TOM1_TGC1_ENDIS_CTRL	.equ	0xf0108a70	; TOM1 TGC 1 enable/disable control register
GTM_TOM1_TGC1_ENDIS_STAT	.equ	0xf0108a74	; TOM1 TGC 1 enable/disable status register
GTM_TOM1_TGC1_FUPD_CTRL	.equ	0xf0108a38	; TOM1 TGC 1 force update control register
GTM_TOM1_TGC1_GLB_CTRL	.equ	0xf0108a30	; TOM1 TGC 1 global control register
GTM_TOM1_TGC1_INT_TRIG	.equ	0xf0108a3c	; TOM1 TGC 1 internal trigger control register
GTM_TOM1_TGC1_OUTEN_CTRL	.equ	0xf0108a78	; TOM1 TGC 1 output enable control register
GTM_TOM1_TGC1_OUTEN_STAT	.equ	0xf0108a7c	; TOM1 TGC 1 output enable status register
GTM_TOM2_CH0_CM0	.equ	0xf010900c	; TOM2 channel 0 CCU0 compare register
GTM_TOM2_CH0_CM1	.equ	0xf0109010	; TOM2 channel 0 CCU1 compare register
GTM_TOM2_CH0_CN0	.equ	0xf0109014	; TOM2 channel 0 CCU0 counter register
GTM_TOM2_CH0_CTRL	.equ	0xf0109000	; TOM2 channel 0 control register
GTM_TOM2_CH0_IRQ_EN	.equ	0xf0109020	; TOM2 channel 0 interrupt enable register
GTM_TOM2_CH0_IRQ_FORCINT	.equ	0xf0109024	; TOM2 channel 0 force interrupt register
GTM_TOM2_CH0_IRQ_MODE	.equ	0xf0109028	; TOM2 channel 0 interrupt mode register
GTM_TOM2_CH0_IRQ_NOTIFY	.equ	0xf010901c	; TOM2 channel 0 interrupt notification register
GTM_TOM2_CH0_SR0	.equ	0xf0109004	; TOM2 channel 0 CCU0 compare shadow register
GTM_TOM2_CH0_SR1	.equ	0xf0109008	; TOM2 channel 0 CCU1 compare shadow register
GTM_TOM2_CH0_STAT	.equ	0xf0109018	; TOM2 channel 0 status register
GTM_TOM2_CH10_CM0	.equ	0xf010928c	; TOM2 channel 10 CCU0 compare register
GTM_TOM2_CH10_CM1	.equ	0xf0109290	; TOM2 channel 10 CCU1 compare register
GTM_TOM2_CH10_CN0	.equ	0xf0109294	; TOM2 channel 10 CCU0 counter register
GTM_TOM2_CH10_CTRL	.equ	0xf0109280	; TOM2 channel 10 control register
GTM_TOM2_CH10_IRQ_EN	.equ	0xf01092a0	; TOM2 channel 10 interrupt enable register
GTM_TOM2_CH10_IRQ_FORCINT	.equ	0xf01092a4	; TOM2 channel 10 force interrupt register
GTM_TOM2_CH10_IRQ_MODE	.equ	0xf01092a8	; TOM2 channel 10 interrupt mode register
GTM_TOM2_CH10_IRQ_NOTIFY	.equ	0xf010929c	; TOM2 channel 10 interrupt notification register
GTM_TOM2_CH10_SR0	.equ	0xf0109284	; TOM2 channel 10 CCU0 compare shadow register
GTM_TOM2_CH10_SR1	.equ	0xf0109288	; TOM2 channel 10 CCU1 compare shadow register
GTM_TOM2_CH10_STAT	.equ	0xf0109298	; TOM2 channel 10 status register
GTM_TOM2_CH11_CM0	.equ	0xf01092cc	; TOM2 channel 11 CCU0 compare register
GTM_TOM2_CH11_CM1	.equ	0xf01092d0	; TOM2 channel 11 CCU1 compare register
GTM_TOM2_CH11_CN0	.equ	0xf01092d4	; TOM2 channel 11 CCU0 counter register
GTM_TOM2_CH11_CTRL	.equ	0xf01092c0	; TOM2 channel 11 control register
GTM_TOM2_CH11_IRQ_EN	.equ	0xf01092e0	; TOM2 channel 11 interrupt enable register
GTM_TOM2_CH11_IRQ_FORCINT	.equ	0xf01092e4	; TOM2 channel 11 force interrupt register
GTM_TOM2_CH11_IRQ_MODE	.equ	0xf01092e8	; TOM2 channel 11 interrupt mode register
GTM_TOM2_CH11_IRQ_NOTIFY	.equ	0xf01092dc	; TOM2 channel 11 interrupt notification register
GTM_TOM2_CH11_SR0	.equ	0xf01092c4	; TOM2 channel 11 CCU0 compare shadow register
GTM_TOM2_CH11_SR1	.equ	0xf01092c8	; TOM2 channel 11 CCU1 compare shadow register
GTM_TOM2_CH11_STAT	.equ	0xf01092d8	; TOM2 channel 11 status register
GTM_TOM2_CH12_CM0	.equ	0xf010930c	; TOM2 channel 12 CCU0 compare register
GTM_TOM2_CH12_CM1	.equ	0xf0109310	; TOM2 channel 12 CCU1 compare register
GTM_TOM2_CH12_CN0	.equ	0xf0109314	; TOM2 channel 12 CCU0 counter register
GTM_TOM2_CH12_CTRL	.equ	0xf0109300	; TOM2 channel 12 control register
GTM_TOM2_CH12_IRQ_EN	.equ	0xf0109320	; TOM2 channel 12 interrupt enable register
GTM_TOM2_CH12_IRQ_FORCINT	.equ	0xf0109324	; TOM2 channel 12 force interrupt register
GTM_TOM2_CH12_IRQ_MODE	.equ	0xf0109328	; TOM2 channel 12 interrupt mode register
GTM_TOM2_CH12_IRQ_NOTIFY	.equ	0xf010931c	; TOM2 channel 12 interrupt notification register
GTM_TOM2_CH12_SR0	.equ	0xf0109304	; TOM2 channel 12 CCU0 compare shadow register
GTM_TOM2_CH12_SR1	.equ	0xf0109308	; TOM2 channel 12 CCU1 compare shadow register
GTM_TOM2_CH12_STAT	.equ	0xf0109318	; TOM2 channel 12 status register
GTM_TOM2_CH13_CM0	.equ	0xf010934c	; TOM2 channel 13 CCU0 compare register
GTM_TOM2_CH13_CM1	.equ	0xf0109350	; TOM2 channel 13 CCU1 compare register
GTM_TOM2_CH13_CN0	.equ	0xf0109354	; TOM2 channel 13 CCU0 counter register
GTM_TOM2_CH13_CTRL	.equ	0xf0109340	; TOM2 channel 13 control register
GTM_TOM2_CH13_IRQ_EN	.equ	0xf0109360	; TOM2 channel 13 interrupt enable register
GTM_TOM2_CH13_IRQ_FORCINT	.equ	0xf0109364	; TOM2 channel 13 force interrupt register
GTM_TOM2_CH13_IRQ_MODE	.equ	0xf0109368	; TOM2 channel 13 interrupt mode register
GTM_TOM2_CH13_IRQ_NOTIFY	.equ	0xf010935c	; TOM2 channel 13 interrupt notification register
GTM_TOM2_CH13_SR0	.equ	0xf0109344	; TOM2 channel 13 CCU0 compare shadow register
GTM_TOM2_CH13_SR1	.equ	0xf0109348	; TOM2 channel 13 CCU1 compare shadow register
GTM_TOM2_CH13_STAT	.equ	0xf0109358	; TOM2 channel 13 status register
GTM_TOM2_CH14_CM0	.equ	0xf010938c	; TOM2 channel 14 CCU0 compare register
GTM_TOM2_CH14_CM1	.equ	0xf0109390	; TOM2 channel 14 CCU1 compare register
GTM_TOM2_CH14_CN0	.equ	0xf0109394	; TOM2 channel 14 CCU0 counter register
GTM_TOM2_CH14_CTRL	.equ	0xf0109380	; TOM2 channel 14 control register
GTM_TOM2_CH14_IRQ_EN	.equ	0xf01093a0	; TOM2 channel 14 interrupt enable register
GTM_TOM2_CH14_IRQ_FORCINT	.equ	0xf01093a4	; TOM2 channel 14 force interrupt register
GTM_TOM2_CH14_IRQ_MODE	.equ	0xf01093a8	; TOM2 channel 14 interrupt mode register
GTM_TOM2_CH14_IRQ_NOTIFY	.equ	0xf010939c	; TOM2 channel 14 interrupt notification register
GTM_TOM2_CH14_SR0	.equ	0xf0109384	; TOM2 channel 14 CCU0 compare shadow register
GTM_TOM2_CH14_SR1	.equ	0xf0109388	; TOM2 channel 14 CCU1 compare shadow register
GTM_TOM2_CH14_STAT	.equ	0xf0109398	; TOM2 channel 14 status register
GTM_TOM2_CH15_CM0	.equ	0xf01093cc	; TOM2 channel 15 CCU0 compare register
GTM_TOM2_CH15_CM1	.equ	0xf01093d0	; TOM2 channel 15 CCU1 compare register
GTM_TOM2_CH15_CN0	.equ	0xf01093d4	; TOM2 channel 15 CCU0 counter register
GTM_TOM2_CH15_CTRL	.equ	0xf01093c0	; TOM2 channel 15 control register
GTM_TOM2_CH15_IRQ_EN	.equ	0xf01093e0	; TOM2 channel 15 interrupt enable register
GTM_TOM2_CH15_IRQ_FORCINT	.equ	0xf01093e4	; TOM2 channel 15 force interrupt register
GTM_TOM2_CH15_IRQ_MODE	.equ	0xf01093e8	; TOM2 channel 15 interrupt mode register
GTM_TOM2_CH15_IRQ_NOTIFY	.equ	0xf01093dc	; TOM2 channel 15 interrupt notification register
GTM_TOM2_CH15_SR0	.equ	0xf01093c4	; TOM2 channel 15 CCU0 compare shadow register
GTM_TOM2_CH15_SR1	.equ	0xf01093c8	; TOM2 channel 15 CCU1 compare shadow register
GTM_TOM2_CH15_STAT	.equ	0xf01093d8	; TOM2 channel 15 status register
GTM_TOM2_CH1_CM0	.equ	0xf010904c	; TOM2 channel 1 CCU0 compare register
GTM_TOM2_CH1_CM1	.equ	0xf0109050	; TOM2 channel 1 CCU1 compare register
GTM_TOM2_CH1_CN0	.equ	0xf0109054	; TOM2 channel 1 CCU0 counter register
GTM_TOM2_CH1_CTRL	.equ	0xf0109040	; TOM2 channel 1 control register
GTM_TOM2_CH1_IRQ_EN	.equ	0xf0109060	; TOM2 channel 1 interrupt enable register
GTM_TOM2_CH1_IRQ_FORCINT	.equ	0xf0109064	; TOM2 channel 1 force interrupt register
GTM_TOM2_CH1_IRQ_MODE	.equ	0xf0109068	; TOM2 channel 1 interrupt mode register
GTM_TOM2_CH1_IRQ_NOTIFY	.equ	0xf010905c	; TOM2 channel 1 interrupt notification register
GTM_TOM2_CH1_SR0	.equ	0xf0109044	; TOM2 channel 1 CCU0 compare shadow register
GTM_TOM2_CH1_SR1	.equ	0xf0109048	; TOM2 channel 1 CCU1 compare shadow register
GTM_TOM2_CH1_STAT	.equ	0xf0109058	; TOM2 channel 1 status register
GTM_TOM2_CH2_CM0	.equ	0xf010908c	; TOM2 channel 2 CCU0 compare register
GTM_TOM2_CH2_CM1	.equ	0xf0109090	; TOM2 channel 2 CCU1 compare register
GTM_TOM2_CH2_CN0	.equ	0xf0109094	; TOM2 channel 2 CCU0 counter register
GTM_TOM2_CH2_CTRL	.equ	0xf0109080	; TOM2 channel 2 control register
GTM_TOM2_CH2_IRQ_EN	.equ	0xf01090a0	; TOM2 channel 2 interrupt enable register
GTM_TOM2_CH2_IRQ_FORCINT	.equ	0xf01090a4	; TOM2 channel 2 force interrupt register
GTM_TOM2_CH2_IRQ_MODE	.equ	0xf01090a8	; TOM2 channel 2 interrupt mode register
GTM_TOM2_CH2_IRQ_NOTIFY	.equ	0xf010909c	; TOM2 channel 2 interrupt notification register
GTM_TOM2_CH2_SR0	.equ	0xf0109084	; TOM2 channel 2 CCU0 compare shadow register
GTM_TOM2_CH2_SR1	.equ	0xf0109088	; TOM2 channel 2 CCU1 compare shadow register
GTM_TOM2_CH2_STAT	.equ	0xf0109098	; TOM2 channel 2 status register
GTM_TOM2_CH3_CM0	.equ	0xf01090cc	; TOM2 channel 3 CCU0 compare register
GTM_TOM2_CH3_CM1	.equ	0xf01090d0	; TOM2 channel 3 CCU1 compare register
GTM_TOM2_CH3_CN0	.equ	0xf01090d4	; TOM2 channel 3 CCU0 counter register
GTM_TOM2_CH3_CTRL	.equ	0xf01090c0	; TOM2 channel 3 control register
GTM_TOM2_CH3_IRQ_EN	.equ	0xf01090e0	; TOM2 channel 3 interrupt enable register
GTM_TOM2_CH3_IRQ_FORCINT	.equ	0xf01090e4	; TOM2 channel 3 force interrupt register
GTM_TOM2_CH3_IRQ_MODE	.equ	0xf01090e8	; TOM2 channel 3 interrupt mode register
GTM_TOM2_CH3_IRQ_NOTIFY	.equ	0xf01090dc	; TOM2 channel 3 interrupt notification register
GTM_TOM2_CH3_SR0	.equ	0xf01090c4	; TOM2 channel 3 CCU0 compare shadow register
GTM_TOM2_CH3_SR1	.equ	0xf01090c8	; TOM2 channel 3 CCU1 compare shadow register
GTM_TOM2_CH3_STAT	.equ	0xf01090d8	; TOM2 channel 3 status register
GTM_TOM2_CH4_CM0	.equ	0xf010910c	; TOM2 channel 4 CCU0 compare register
GTM_TOM2_CH4_CM1	.equ	0xf0109110	; TOM2 channel 4 CCU1 compare register
GTM_TOM2_CH4_CN0	.equ	0xf0109114	; TOM2 channel 4 CCU0 counter register
GTM_TOM2_CH4_CTRL	.equ	0xf0109100	; TOM2 channel 4 control register
GTM_TOM2_CH4_IRQ_EN	.equ	0xf0109120	; TOM2 channel 4 interrupt enable register
GTM_TOM2_CH4_IRQ_FORCINT	.equ	0xf0109124	; TOM2 channel 4 force interrupt register
GTM_TOM2_CH4_IRQ_MODE	.equ	0xf0109128	; TOM2 channel 4 interrupt mode register
GTM_TOM2_CH4_IRQ_NOTIFY	.equ	0xf010911c	; TOM2 channel 4 interrupt notification register
GTM_TOM2_CH4_SR0	.equ	0xf0109104	; TOM2 channel 4 CCU0 compare shadow register
GTM_TOM2_CH4_SR1	.equ	0xf0109108	; TOM2 channel 4 CCU1 compare shadow register
GTM_TOM2_CH4_STAT	.equ	0xf0109118	; TOM2 channel 4 status register
GTM_TOM2_CH5_CM0	.equ	0xf010914c	; TOM2 channel 5 CCU0 compare register
GTM_TOM2_CH5_CM1	.equ	0xf0109150	; TOM2 channel 5 CCU1 compare register
GTM_TOM2_CH5_CN0	.equ	0xf0109154	; TOM2 channel 5 CCU0 counter register
GTM_TOM2_CH5_CTRL	.equ	0xf0109140	; TOM2 channel 5 control register
GTM_TOM2_CH5_IRQ_EN	.equ	0xf0109160	; TOM2 channel 5 interrupt enable register
GTM_TOM2_CH5_IRQ_FORCINT	.equ	0xf0109164	; TOM2 channel 5 force interrupt register
GTM_TOM2_CH5_IRQ_MODE	.equ	0xf0109168	; TOM2 channel 5 interrupt mode register
GTM_TOM2_CH5_IRQ_NOTIFY	.equ	0xf010915c	; TOM2 channel 5 interrupt notification register
GTM_TOM2_CH5_SR0	.equ	0xf0109144	; TOM2 channel 5 CCU0 compare shadow register
GTM_TOM2_CH5_SR1	.equ	0xf0109148	; TOM2 channel 5 CCU1 compare shadow register
GTM_TOM2_CH5_STAT	.equ	0xf0109158	; TOM2 channel 5 status register
GTM_TOM2_CH6_CM0	.equ	0xf010918c	; TOM2 channel 6 CCU0 compare register
GTM_TOM2_CH6_CM1	.equ	0xf0109190	; TOM2 channel 6 CCU1 compare register
GTM_TOM2_CH6_CN0	.equ	0xf0109194	; TOM2 channel 6 CCU0 counter register
GTM_TOM2_CH6_CTRL	.equ	0xf0109180	; TOM2 channel 6 control register
GTM_TOM2_CH6_IRQ_EN	.equ	0xf01091a0	; TOM2 channel 6 interrupt enable register
GTM_TOM2_CH6_IRQ_FORCINT	.equ	0xf01091a4	; TOM2 channel 6 force interrupt register
GTM_TOM2_CH6_IRQ_MODE	.equ	0xf01091a8	; TOM2 channel 6 interrupt mode register
GTM_TOM2_CH6_IRQ_NOTIFY	.equ	0xf010919c	; TOM2 channel 6 interrupt notification register
GTM_TOM2_CH6_SR0	.equ	0xf0109184	; TOM2 channel 6 CCU0 compare shadow register
GTM_TOM2_CH6_SR1	.equ	0xf0109188	; TOM2 channel 6 CCU1 compare shadow register
GTM_TOM2_CH6_STAT	.equ	0xf0109198	; TOM2 channel 6 status register
GTM_TOM2_CH7_CM0	.equ	0xf01091cc	; TOM2 channel 7 CCU0 compare register
GTM_TOM2_CH7_CM1	.equ	0xf01091d0	; TOM2 channel 7 CCU1 compare register
GTM_TOM2_CH7_CN0	.equ	0xf01091d4	; TOM2 channel 7 CCU0 counter register
GTM_TOM2_CH7_CTRL	.equ	0xf01091c0	; TOM2 channel 7 control register
GTM_TOM2_CH7_IRQ_EN	.equ	0xf01091e0	; TOM2 channel 7 interrupt enable register
GTM_TOM2_CH7_IRQ_FORCINT	.equ	0xf01091e4	; TOM2 channel 7 force interrupt register
GTM_TOM2_CH7_IRQ_MODE	.equ	0xf01091e8	; TOM2 channel 7 interrupt mode register
GTM_TOM2_CH7_IRQ_NOTIFY	.equ	0xf01091dc	; TOM2 channel 7 interrupt notification register
GTM_TOM2_CH7_SR0	.equ	0xf01091c4	; TOM2 channel 7 CCU0 compare shadow register
GTM_TOM2_CH7_SR1	.equ	0xf01091c8	; TOM2 channel 7 CCU1 compare shadow register
GTM_TOM2_CH7_STAT	.equ	0xf01091d8	; TOM2 channel 7 status register
GTM_TOM2_CH8_CM0	.equ	0xf010920c	; TOM2 channel 8 CCU0 compare register
GTM_TOM2_CH8_CM1	.equ	0xf0109210	; TOM2 channel 8 CCU1 compare register
GTM_TOM2_CH8_CN0	.equ	0xf0109214	; TOM2 channel 8 CCU0 counter register
GTM_TOM2_CH8_CTRL	.equ	0xf0109200	; TOM2 channel 8 control register
GTM_TOM2_CH8_IRQ_EN	.equ	0xf0109220	; TOM2 channel 8 interrupt enable register
GTM_TOM2_CH8_IRQ_FORCINT	.equ	0xf0109224	; TOM2 channel 8 force interrupt register
GTM_TOM2_CH8_IRQ_MODE	.equ	0xf0109228	; TOM2 channel 8 interrupt mode register
GTM_TOM2_CH8_IRQ_NOTIFY	.equ	0xf010921c	; TOM2 channel 8 interrupt notification register
GTM_TOM2_CH8_SR0	.equ	0xf0109204	; TOM2 channel 8 CCU0 compare shadow register
GTM_TOM2_CH8_SR1	.equ	0xf0109208	; TOM2 channel 8 CCU1 compare shadow register
GTM_TOM2_CH8_STAT	.equ	0xf0109218	; TOM2 channel 8 status register
GTM_TOM2_CH9_CM0	.equ	0xf010924c	; TOM2 channel 9 CCU0 compare register
GTM_TOM2_CH9_CM1	.equ	0xf0109250	; TOM2 channel 9 CCU1 compare register
GTM_TOM2_CH9_CN0	.equ	0xf0109254	; TOM2 channel 9 CCU0 counter register
GTM_TOM2_CH9_CTRL	.equ	0xf0109240	; TOM2 channel 9 control register
GTM_TOM2_CH9_IRQ_EN	.equ	0xf0109260	; TOM2 channel 9 interrupt enable register
GTM_TOM2_CH9_IRQ_FORCINT	.equ	0xf0109264	; TOM2 channel 9 force interrupt register
GTM_TOM2_CH9_IRQ_MODE	.equ	0xf0109268	; TOM2 channel 9 interrupt mode register
GTM_TOM2_CH9_IRQ_NOTIFY	.equ	0xf010925c	; TOM2 channel 9 interrupt notification register
GTM_TOM2_CH9_SR0	.equ	0xf0109244	; TOM2 channel 9 CCU0 compare shadow register
GTM_TOM2_CH9_SR1	.equ	0xf0109248	; TOM2 channel 9 CCU1 compare shadow register
GTM_TOM2_CH9_STAT	.equ	0xf0109258	; TOM2 channel 9 status register
GTM_TOM2_OUT   	.equ	0xf0100088	; GTM TOM 2 output level
GTM_TOM2_TGC0_ACT_TB	.equ	0xf0109034	; TOM2 TGC 0 action time base register
GTM_TOM2_TGC0_ENDIS_CTRL	.equ	0xf0109070	; TOM2 TGC 0 enable/disable control register
GTM_TOM2_TGC0_ENDIS_STAT	.equ	0xf0109074	; TOM2 TGC 0 enable/disable status register
GTM_TOM2_TGC0_FUPD_CTRL	.equ	0xf0109038	; TOM2 TGC 0 force update control register
GTM_TOM2_TGC0_GLB_CTRL	.equ	0xf0109030	; TOM2 TGC 0 global control register
GTM_TOM2_TGC0_INT_TRIG	.equ	0xf010903c	; TOM2 TGC 0 internal trigger control register
GTM_TOM2_TGC0_OUTEN_CTRL	.equ	0xf0109078	; TOM2 TGC 0 output enable control register
GTM_TOM2_TGC0_OUTEN_STAT	.equ	0xf010907c	; TOM2 TGC 0 output enable status register
GTM_TOM2_TGC1_ACT_TB	.equ	0xf0109234	; TOM2 TGC 1 action time base register
GTM_TOM2_TGC1_ENDIS_CTRL	.equ	0xf0109270	; TOM2 TGC 1 enable/disable control register
GTM_TOM2_TGC1_ENDIS_STAT	.equ	0xf0109274	; TOM2 TGC 1 enable/disable status register
GTM_TOM2_TGC1_FUPD_CTRL	.equ	0xf0109238	; TOM2 TGC 1 force update control register
GTM_TOM2_TGC1_GLB_CTRL	.equ	0xf0109230	; TOM2 TGC 1 global control register
GTM_TOM2_TGC1_INT_TRIG	.equ	0xf010923c	; TOM2 TGC 1 internal trigger control register
GTM_TOM2_TGC1_OUTEN_CTRL	.equ	0xf0109278	; TOM2 TGC 1 output enable control register
GTM_TOM2_TGC1_OUTEN_STAT	.equ	0xf010927c	; TOM2 TGC 1 output enable status register
GTM_TOM3_CH0_CM0	.equ	0xf010980c	; TOM3 channel 0 CCU0 compare register
GTM_TOM3_CH0_CM1	.equ	0xf0109810	; TOM3 channel 0 CCU1 compare register
GTM_TOM3_CH0_CN0	.equ	0xf0109814	; TOM3 channel 0 CCU0 counter register
GTM_TOM3_CH0_CTRL	.equ	0xf0109800	; TOM3 channel 0 control register
GTM_TOM3_CH0_IRQ_EN	.equ	0xf0109820	; TOM3 channel 0 interrupt enable register
GTM_TOM3_CH0_IRQ_FORCINT	.equ	0xf0109824	; TOM3 channel 0 force interrupt register
GTM_TOM3_CH0_IRQ_MODE	.equ	0xf0109828	; TOM3 channel 0 interrupt mode register
GTM_TOM3_CH0_IRQ_NOTIFY	.equ	0xf010981c	; TOM3 channel 0 interrupt notification register
GTM_TOM3_CH0_SR0	.equ	0xf0109804	; TOM3 channel 0 CCU0 compare shadow register
GTM_TOM3_CH0_SR1	.equ	0xf0109808	; TOM3 channel 0 CCU1 compare shadow register
GTM_TOM3_CH0_STAT	.equ	0xf0109818	; TOM3 channel 0 status register
GTM_TOM3_CH10_CM0	.equ	0xf0109a8c	; TOM3 channel 10 CCU0 compare register
GTM_TOM3_CH10_CM1	.equ	0xf0109a90	; TOM3 channel 10 CCU1 compare register
GTM_TOM3_CH10_CN0	.equ	0xf0109a94	; TOM3 channel 10 CCU0 counter register
GTM_TOM3_CH10_CTRL	.equ	0xf0109a80	; TOM3 channel 10 control register
GTM_TOM3_CH10_IRQ_EN	.equ	0xf0109aa0	; TOM3 channel 10 interrupt enable register
GTM_TOM3_CH10_IRQ_FORCINT	.equ	0xf0109aa4	; TOM3 channel 10 force interrupt register
GTM_TOM3_CH10_IRQ_MODE	.equ	0xf0109aa8	; TOM3 channel 10 interrupt mode register
GTM_TOM3_CH10_IRQ_NOTIFY	.equ	0xf0109a9c	; TOM3 channel 10 interrupt notification register
GTM_TOM3_CH10_SR0	.equ	0xf0109a84	; TOM3 channel 10 CCU0 compare shadow register
GTM_TOM3_CH10_SR1	.equ	0xf0109a88	; TOM3 channel 10 CCU1 compare shadow register
GTM_TOM3_CH10_STAT	.equ	0xf0109a98	; TOM3 channel 10 status register
GTM_TOM3_CH11_CM0	.equ	0xf0109acc	; TOM3 channel 11 CCU0 compare register
GTM_TOM3_CH11_CM1	.equ	0xf0109ad0	; TOM3 channel 11 CCU1 compare register
GTM_TOM3_CH11_CN0	.equ	0xf0109ad4	; TOM3 channel 11 CCU0 counter register
GTM_TOM3_CH11_CTRL	.equ	0xf0109ac0	; TOM3 channel 11 control register
GTM_TOM3_CH11_IRQ_EN	.equ	0xf0109ae0	; TOM3 channel 11 interrupt enable register
GTM_TOM3_CH11_IRQ_FORCINT	.equ	0xf0109ae4	; TOM3 channel 11 force interrupt register
GTM_TOM3_CH11_IRQ_MODE	.equ	0xf0109ae8	; TOM3 channel 11 interrupt mode register
GTM_TOM3_CH11_IRQ_NOTIFY	.equ	0xf0109adc	; TOM3 channel 11 interrupt notification register
GTM_TOM3_CH11_SR0	.equ	0xf0109ac4	; TOM3 channel 11 CCU0 compare shadow register
GTM_TOM3_CH11_SR1	.equ	0xf0109ac8	; TOM3 channel 11 CCU1 compare shadow register
GTM_TOM3_CH11_STAT	.equ	0xf0109ad8	; TOM3 channel 11 status register
GTM_TOM3_CH12_CM0	.equ	0xf0109b0c	; TOM3 channel 12 CCU0 compare register
GTM_TOM3_CH12_CM1	.equ	0xf0109b10	; TOM3 channel 12 CCU1 compare register
GTM_TOM3_CH12_CN0	.equ	0xf0109b14	; TOM3 channel 12 CCU0 counter register
GTM_TOM3_CH12_CTRL	.equ	0xf0109b00	; TOM3 channel 12 control register
GTM_TOM3_CH12_IRQ_EN	.equ	0xf0109b20	; TOM3 channel 12 interrupt enable register
GTM_TOM3_CH12_IRQ_FORCINT	.equ	0xf0109b24	; TOM3 channel 12 force interrupt register
GTM_TOM3_CH12_IRQ_MODE	.equ	0xf0109b28	; TOM3 channel 12 interrupt mode register
GTM_TOM3_CH12_IRQ_NOTIFY	.equ	0xf0109b1c	; TOM3 channel 12 interrupt notification register
GTM_TOM3_CH12_SR0	.equ	0xf0109b04	; TOM3 channel 12 CCU0 compare shadow register
GTM_TOM3_CH12_SR1	.equ	0xf0109b08	; TOM3 channel 12 CCU1 compare shadow register
GTM_TOM3_CH12_STAT	.equ	0xf0109b18	; TOM3 channel 12 status register
GTM_TOM3_CH13_CM0	.equ	0xf0109b4c	; TOM3 channel 13 CCU0 compare register
GTM_TOM3_CH13_CM1	.equ	0xf0109b50	; TOM3 channel 13 CCU1 compare register
GTM_TOM3_CH13_CN0	.equ	0xf0109b54	; TOM3 channel 13 CCU0 counter register
GTM_TOM3_CH13_CTRL	.equ	0xf0109b40	; TOM3 channel 13 control register
GTM_TOM3_CH13_IRQ_EN	.equ	0xf0109b60	; TOM3 channel 13 interrupt enable register
GTM_TOM3_CH13_IRQ_FORCINT	.equ	0xf0109b64	; TOM3 channel 13 force interrupt register
GTM_TOM3_CH13_IRQ_MODE	.equ	0xf0109b68	; TOM3 channel 13 interrupt mode register
GTM_TOM3_CH13_IRQ_NOTIFY	.equ	0xf0109b5c	; TOM3 channel 13 interrupt notification register
GTM_TOM3_CH13_SR0	.equ	0xf0109b44	; TOM3 channel 13 CCU0 compare shadow register
GTM_TOM3_CH13_SR1	.equ	0xf0109b48	; TOM3 channel 13 CCU1 compare shadow register
GTM_TOM3_CH13_STAT	.equ	0xf0109b58	; TOM3 channel 13 status register
GTM_TOM3_CH14_CM0	.equ	0xf0109b8c	; TOM3 channel 14 CCU0 compare register
GTM_TOM3_CH14_CM1	.equ	0xf0109b90	; TOM3 channel 14 CCU1 compare register
GTM_TOM3_CH14_CN0	.equ	0xf0109b94	; TOM3 channel 14 CCU0 counter register
GTM_TOM3_CH14_CTRL	.equ	0xf0109b80	; TOM3 channel 14 control register
GTM_TOM3_CH14_IRQ_EN	.equ	0xf0109ba0	; TOM3 channel 14 interrupt enable register
GTM_TOM3_CH14_IRQ_FORCINT	.equ	0xf0109ba4	; TOM3 channel 14 force interrupt register
GTM_TOM3_CH14_IRQ_MODE	.equ	0xf0109ba8	; TOM3 channel 14 interrupt mode register
GTM_TOM3_CH14_IRQ_NOTIFY	.equ	0xf0109b9c	; TOM3 channel 14 interrupt notification register
GTM_TOM3_CH14_SR0	.equ	0xf0109b84	; TOM3 channel 14 CCU0 compare shadow register
GTM_TOM3_CH14_SR1	.equ	0xf0109b88	; TOM3 channel 14 CCU1 compare shadow register
GTM_TOM3_CH14_STAT	.equ	0xf0109b98	; TOM3 channel 14 status register
GTM_TOM3_CH15_CM0	.equ	0xf0109bcc	; TOM3 channel 15 CCU0 compare register
GTM_TOM3_CH15_CM1	.equ	0xf0109bd0	; TOM3 channel 15 CCU1 compare register
GTM_TOM3_CH15_CN0	.equ	0xf0109bd4	; TOM3 channel 15 CCU0 counter register
GTM_TOM3_CH15_CTRL	.equ	0xf0109bc0	; TOM3 channel 15 control register
GTM_TOM3_CH15_IRQ_EN	.equ	0xf0109be0	; TOM3 channel 15 interrupt enable register
GTM_TOM3_CH15_IRQ_FORCINT	.equ	0xf0109be4	; TOM3 channel 15 force interrupt register
GTM_TOM3_CH15_IRQ_MODE	.equ	0xf0109be8	; TOM3 channel 15 interrupt mode register
GTM_TOM3_CH15_IRQ_NOTIFY	.equ	0xf0109bdc	; TOM3 channel 15 interrupt notification register
GTM_TOM3_CH15_SR0	.equ	0xf0109bc4	; TOM3 channel 15 CCU0 compare shadow register
GTM_TOM3_CH15_SR1	.equ	0xf0109bc8	; TOM3 channel 15 CCU1 compare shadow register
GTM_TOM3_CH15_STAT	.equ	0xf0109bd8	; TOM3 channel 15 status register
GTM_TOM3_CH1_CM0	.equ	0xf010984c	; TOM3 channel 1 CCU0 compare register
GTM_TOM3_CH1_CM1	.equ	0xf0109850	; TOM3 channel 1 CCU1 compare register
GTM_TOM3_CH1_CN0	.equ	0xf0109854	; TOM3 channel 1 CCU0 counter register
GTM_TOM3_CH1_CTRL	.equ	0xf0109840	; TOM3 channel 1 control register
GTM_TOM3_CH1_IRQ_EN	.equ	0xf0109860	; TOM3 channel 1 interrupt enable register
GTM_TOM3_CH1_IRQ_FORCINT	.equ	0xf0109864	; TOM3 channel 1 force interrupt register
GTM_TOM3_CH1_IRQ_MODE	.equ	0xf0109868	; TOM3 channel 1 interrupt mode register
GTM_TOM3_CH1_IRQ_NOTIFY	.equ	0xf010985c	; TOM3 channel 1 interrupt notification register
GTM_TOM3_CH1_SR0	.equ	0xf0109844	; TOM3 channel 1 CCU0 compare shadow register
GTM_TOM3_CH1_SR1	.equ	0xf0109848	; TOM3 channel 1 CCU1 compare shadow register
GTM_TOM3_CH1_STAT	.equ	0xf0109858	; TOM3 channel 1 status register
GTM_TOM3_CH2_CM0	.equ	0xf010988c	; TOM3 channel 2 CCU0 compare register
GTM_TOM3_CH2_CM1	.equ	0xf0109890	; TOM3 channel 2 CCU1 compare register
GTM_TOM3_CH2_CN0	.equ	0xf0109894	; TOM3 channel 2 CCU0 counter register
GTM_TOM3_CH2_CTRL	.equ	0xf0109880	; TOM3 channel 2 control register
GTM_TOM3_CH2_IRQ_EN	.equ	0xf01098a0	; TOM3 channel 2 interrupt enable register
GTM_TOM3_CH2_IRQ_FORCINT	.equ	0xf01098a4	; TOM3 channel 2 force interrupt register
GTM_TOM3_CH2_IRQ_MODE	.equ	0xf01098a8	; TOM3 channel 2 interrupt mode register
GTM_TOM3_CH2_IRQ_NOTIFY	.equ	0xf010989c	; TOM3 channel 2 interrupt notification register
GTM_TOM3_CH2_SR0	.equ	0xf0109884	; TOM3 channel 2 CCU0 compare shadow register
GTM_TOM3_CH2_SR1	.equ	0xf0109888	; TOM3 channel 2 CCU1 compare shadow register
GTM_TOM3_CH2_STAT	.equ	0xf0109898	; TOM3 channel 2 status register
GTM_TOM3_CH3_CM0	.equ	0xf01098cc	; TOM3 channel 3 CCU0 compare register
GTM_TOM3_CH3_CM1	.equ	0xf01098d0	; TOM3 channel 3 CCU1 compare register
GTM_TOM3_CH3_CN0	.equ	0xf01098d4	; TOM3 channel 3 CCU0 counter register
GTM_TOM3_CH3_CTRL	.equ	0xf01098c0	; TOM3 channel 3 control register
GTM_TOM3_CH3_IRQ_EN	.equ	0xf01098e0	; TOM3 channel 3 interrupt enable register
GTM_TOM3_CH3_IRQ_FORCINT	.equ	0xf01098e4	; TOM3 channel 3 force interrupt register
GTM_TOM3_CH3_IRQ_MODE	.equ	0xf01098e8	; TOM3 channel 3 interrupt mode register
GTM_TOM3_CH3_IRQ_NOTIFY	.equ	0xf01098dc	; TOM3 channel 3 interrupt notification register
GTM_TOM3_CH3_SR0	.equ	0xf01098c4	; TOM3 channel 3 CCU0 compare shadow register
GTM_TOM3_CH3_SR1	.equ	0xf01098c8	; TOM3 channel 3 CCU1 compare shadow register
GTM_TOM3_CH3_STAT	.equ	0xf01098d8	; TOM3 channel 3 status register
GTM_TOM3_CH4_CM0	.equ	0xf010990c	; TOM3 channel 4 CCU0 compare register
GTM_TOM3_CH4_CM1	.equ	0xf0109910	; TOM3 channel 4 CCU1 compare register
GTM_TOM3_CH4_CN0	.equ	0xf0109914	; TOM3 channel 4 CCU0 counter register
GTM_TOM3_CH4_CTRL	.equ	0xf0109900	; TOM3 channel 4 control register
GTM_TOM3_CH4_IRQ_EN	.equ	0xf0109920	; TOM3 channel 4 interrupt enable register
GTM_TOM3_CH4_IRQ_FORCINT	.equ	0xf0109924	; TOM3 channel 4 force interrupt register
GTM_TOM3_CH4_IRQ_MODE	.equ	0xf0109928	; TOM3 channel 4 interrupt mode register
GTM_TOM3_CH4_IRQ_NOTIFY	.equ	0xf010991c	; TOM3 channel 4 interrupt notification register
GTM_TOM3_CH4_SR0	.equ	0xf0109904	; TOM3 channel 4 CCU0 compare shadow register
GTM_TOM3_CH4_SR1	.equ	0xf0109908	; TOM3 channel 4 CCU1 compare shadow register
GTM_TOM3_CH4_STAT	.equ	0xf0109918	; TOM3 channel 4 status register
GTM_TOM3_CH5_CM0	.equ	0xf010994c	; TOM3 channel 5 CCU0 compare register
GTM_TOM3_CH5_CM1	.equ	0xf0109950	; TOM3 channel 5 CCU1 compare register
GTM_TOM3_CH5_CN0	.equ	0xf0109954	; TOM3 channel 5 CCU0 counter register
GTM_TOM3_CH5_CTRL	.equ	0xf0109940	; TOM3 channel 5 control register
GTM_TOM3_CH5_IRQ_EN	.equ	0xf0109960	; TOM3 channel 5 interrupt enable register
GTM_TOM3_CH5_IRQ_FORCINT	.equ	0xf0109964	; TOM3 channel 5 force interrupt register
GTM_TOM3_CH5_IRQ_MODE	.equ	0xf0109968	; TOM3 channel 5 interrupt mode register
GTM_TOM3_CH5_IRQ_NOTIFY	.equ	0xf010995c	; TOM3 channel 5 interrupt notification register
GTM_TOM3_CH5_SR0	.equ	0xf0109944	; TOM3 channel 5 CCU0 compare shadow register
GTM_TOM3_CH5_SR1	.equ	0xf0109948	; TOM3 channel 5 CCU1 compare shadow register
GTM_TOM3_CH5_STAT	.equ	0xf0109958	; TOM3 channel 5 status register
GTM_TOM3_CH6_CM0	.equ	0xf010998c	; TOM3 channel 6 CCU0 compare register
GTM_TOM3_CH6_CM1	.equ	0xf0109990	; TOM3 channel 6 CCU1 compare register
GTM_TOM3_CH6_CN0	.equ	0xf0109994	; TOM3 channel 6 CCU0 counter register
GTM_TOM3_CH6_CTRL	.equ	0xf0109980	; TOM3 channel 6 control register
GTM_TOM3_CH6_IRQ_EN	.equ	0xf01099a0	; TOM3 channel 6 interrupt enable register
GTM_TOM3_CH6_IRQ_FORCINT	.equ	0xf01099a4	; TOM3 channel 6 force interrupt register
GTM_TOM3_CH6_IRQ_MODE	.equ	0xf01099a8	; TOM3 channel 6 interrupt mode register
GTM_TOM3_CH6_IRQ_NOTIFY	.equ	0xf010999c	; TOM3 channel 6 interrupt notification register
GTM_TOM3_CH6_SR0	.equ	0xf0109984	; TOM3 channel 6 CCU0 compare shadow register
GTM_TOM3_CH6_SR1	.equ	0xf0109988	; TOM3 channel 6 CCU1 compare shadow register
GTM_TOM3_CH6_STAT	.equ	0xf0109998	; TOM3 channel 6 status register
GTM_TOM3_CH7_CM0	.equ	0xf01099cc	; TOM3 channel 7 CCU0 compare register
GTM_TOM3_CH7_CM1	.equ	0xf01099d0	; TOM3 channel 7 CCU1 compare register
GTM_TOM3_CH7_CN0	.equ	0xf01099d4	; TOM3 channel 7 CCU0 counter register
GTM_TOM3_CH7_CTRL	.equ	0xf01099c0	; TOM3 channel 7 control register
GTM_TOM3_CH7_IRQ_EN	.equ	0xf01099e0	; TOM3 channel 7 interrupt enable register
GTM_TOM3_CH7_IRQ_FORCINT	.equ	0xf01099e4	; TOM3 channel 7 force interrupt register
GTM_TOM3_CH7_IRQ_MODE	.equ	0xf01099e8	; TOM3 channel 7 interrupt mode register
GTM_TOM3_CH7_IRQ_NOTIFY	.equ	0xf01099dc	; TOM3 channel 7 interrupt notification register
GTM_TOM3_CH7_SR0	.equ	0xf01099c4	; TOM3 channel 7 CCU0 compare shadow register
GTM_TOM3_CH7_SR1	.equ	0xf01099c8	; TOM3 channel 7 CCU1 compare shadow register
GTM_TOM3_CH7_STAT	.equ	0xf01099d8	; TOM3 channel 7 status register
GTM_TOM3_CH8_CM0	.equ	0xf0109a0c	; TOM3 channel 8 CCU0 compare register
GTM_TOM3_CH8_CM1	.equ	0xf0109a10	; TOM3 channel 8 CCU1 compare register
GTM_TOM3_CH8_CN0	.equ	0xf0109a14	; TOM3 channel 8 CCU0 counter register
GTM_TOM3_CH8_CTRL	.equ	0xf0109a00	; TOM3 channel 8 control register
GTM_TOM3_CH8_IRQ_EN	.equ	0xf0109a20	; TOM3 channel 8 interrupt enable register
GTM_TOM3_CH8_IRQ_FORCINT	.equ	0xf0109a24	; TOM3 channel 8 force interrupt register
GTM_TOM3_CH8_IRQ_MODE	.equ	0xf0109a28	; TOM3 channel 8 interrupt mode register
GTM_TOM3_CH8_IRQ_NOTIFY	.equ	0xf0109a1c	; TOM3 channel 8 interrupt notification register
GTM_TOM3_CH8_SR0	.equ	0xf0109a04	; TOM3 channel 8 CCU0 compare shadow register
GTM_TOM3_CH8_SR1	.equ	0xf0109a08	; TOM3 channel 8 CCU1 compare shadow register
GTM_TOM3_CH8_STAT	.equ	0xf0109a18	; TOM3 channel 8 status register
GTM_TOM3_CH9_CM0	.equ	0xf0109a4c	; TOM3 channel 9 CCU0 compare register
GTM_TOM3_CH9_CM1	.equ	0xf0109a50	; TOM3 channel 9 CCU1 compare register
GTM_TOM3_CH9_CN0	.equ	0xf0109a54	; TOM3 channel 9 CCU0 counter register
GTM_TOM3_CH9_CTRL	.equ	0xf0109a40	; TOM3 channel 9 control register
GTM_TOM3_CH9_IRQ_EN	.equ	0xf0109a60	; TOM3 channel 9 interrupt enable register
GTM_TOM3_CH9_IRQ_FORCINT	.equ	0xf0109a64	; TOM3 channel 9 force interrupt register
GTM_TOM3_CH9_IRQ_MODE	.equ	0xf0109a68	; TOM3 channel 9 interrupt mode register
GTM_TOM3_CH9_IRQ_NOTIFY	.equ	0xf0109a5c	; TOM3 channel 9 interrupt notification register
GTM_TOM3_CH9_SR0	.equ	0xf0109a44	; TOM3 channel 9 CCU0 compare shadow register
GTM_TOM3_CH9_SR1	.equ	0xf0109a48	; TOM3 channel 9 CCU1 compare shadow register
GTM_TOM3_CH9_STAT	.equ	0xf0109a58	; TOM3 channel 9 status register
GTM_TOM3_OUT   	.equ	0xf010008c	; GTM TOM 3 output level
GTM_TOM3_TGC0_ACT_TB	.equ	0xf0109834	; TOM3 TGC 0 action time base register
GTM_TOM3_TGC0_ENDIS_CTRL	.equ	0xf0109870	; TOM3 TGC 0 enable/disable control register
GTM_TOM3_TGC0_ENDIS_STAT	.equ	0xf0109874	; TOM3 TGC 0 enable/disable status register
GTM_TOM3_TGC0_FUPD_CTRL	.equ	0xf0109838	; TOM3 TGC 0 force update control register
GTM_TOM3_TGC0_GLB_CTRL	.equ	0xf0109830	; TOM3 TGC 0 global control register
GTM_TOM3_TGC0_INT_TRIG	.equ	0xf010983c	; TOM3 TGC 0 internal trigger control register
GTM_TOM3_TGC0_OUTEN_CTRL	.equ	0xf0109878	; TOM3 TGC 0 output enable control register
GTM_TOM3_TGC0_OUTEN_STAT	.equ	0xf010987c	; TOM3 TGC 0 output enable status register
GTM_TOM3_TGC1_ACT_TB	.equ	0xf0109a34	; TOM3 TGC 1 action time base register
GTM_TOM3_TGC1_ENDIS_CTRL	.equ	0xf0109a70	; TOM3 TGC 1 enable/disable control register
GTM_TOM3_TGC1_ENDIS_STAT	.equ	0xf0109a74	; TOM3 TGC 1 enable/disable status register
GTM_TOM3_TGC1_FUPD_CTRL	.equ	0xf0109a38	; TOM3 TGC 1 force update control register
GTM_TOM3_TGC1_GLB_CTRL	.equ	0xf0109a30	; TOM3 TGC 1 global control register
GTM_TOM3_TGC1_INT_TRIG	.equ	0xf0109a3c	; TOM3 TGC 1 internal trigger control register
GTM_TOM3_TGC1_OUTEN_CTRL	.equ	0xf0109a78	; TOM3 TGC 1 output enable control register
GTM_TOM3_TGC1_OUTEN_STAT	.equ	0xf0109a7c	; TOM3 TGC 1 output enable status register
GTM_TOM4_CH0_CM0	.equ	0xf010a00c	; TOM4 channel 0 CCU0 compare register
GTM_TOM4_CH0_CM1	.equ	0xf010a010	; TOM4 channel 0 CCU1 compare register
GTM_TOM4_CH0_CN0	.equ	0xf010a014	; TOM4 channel 0 CCU0 counter register
GTM_TOM4_CH0_CTRL	.equ	0xf010a000	; TOM4 channel 0 control register
GTM_TOM4_CH0_IRQ_EN	.equ	0xf010a020	; TOM4 channel 0 interrupt enable register
GTM_TOM4_CH0_IRQ_FORCINT	.equ	0xf010a024	; TOM4 channel 0 force interrupt register
GTM_TOM4_CH0_IRQ_MODE	.equ	0xf010a028	; TOM4 channel 0 interrupt mode register
GTM_TOM4_CH0_IRQ_NOTIFY	.equ	0xf010a01c	; TOM4 channel 0 interrupt notification register
GTM_TOM4_CH0_SR0	.equ	0xf010a004	; TOM4 channel 0 CCU0 compare shadow register
GTM_TOM4_CH0_SR1	.equ	0xf010a008	; TOM4 channel 0 CCU1 compare shadow register
GTM_TOM4_CH0_STAT	.equ	0xf010a018	; TOM4 channel 0 status register
GTM_TOM4_CH10_CM0	.equ	0xf010a28c	; TOM4 channel 10 CCU0 compare register
GTM_TOM4_CH10_CM1	.equ	0xf010a290	; TOM4 channel 10 CCU1 compare register
GTM_TOM4_CH10_CN0	.equ	0xf010a294	; TOM4 channel 10 CCU0 counter register
GTM_TOM4_CH10_CTRL	.equ	0xf010a280	; TOM4 channel 10 control register
GTM_TOM4_CH10_IRQ_EN	.equ	0xf010a2a0	; TOM4 channel 10 interrupt enable register
GTM_TOM4_CH10_IRQ_FORCINT	.equ	0xf010a2a4	; TOM4 channel 10 force interrupt register
GTM_TOM4_CH10_IRQ_MODE	.equ	0xf010a2a8	; TOM4 channel 10 interrupt mode register
GTM_TOM4_CH10_IRQ_NOTIFY	.equ	0xf010a29c	; TOM4 channel 10 interrupt notification register
GTM_TOM4_CH10_SR0	.equ	0xf010a284	; TOM4 channel 10 CCU0 compare shadow register
GTM_TOM4_CH10_SR1	.equ	0xf010a288	; TOM4 channel 10 CCU1 compare shadow register
GTM_TOM4_CH10_STAT	.equ	0xf010a298	; TOM4 channel 10 status register
GTM_TOM4_CH11_CM0	.equ	0xf010a2cc	; TOM4 channel 11 CCU0 compare register
GTM_TOM4_CH11_CM1	.equ	0xf010a2d0	; TOM4 channel 11 CCU1 compare register
GTM_TOM4_CH11_CN0	.equ	0xf010a2d4	; TOM4 channel 11 CCU0 counter register
GTM_TOM4_CH11_CTRL	.equ	0xf010a2c0	; TOM4 channel 11 control register
GTM_TOM4_CH11_IRQ_EN	.equ	0xf010a2e0	; TOM4 channel 11 interrupt enable register
GTM_TOM4_CH11_IRQ_FORCINT	.equ	0xf010a2e4	; TOM4 channel 11 force interrupt register
GTM_TOM4_CH11_IRQ_MODE	.equ	0xf010a2e8	; TOM4 channel 11 interrupt mode register
GTM_TOM4_CH11_IRQ_NOTIFY	.equ	0xf010a2dc	; TOM4 channel 11 interrupt notification register
GTM_TOM4_CH11_SR0	.equ	0xf010a2c4	; TOM4 channel 11 CCU0 compare shadow register
GTM_TOM4_CH11_SR1	.equ	0xf010a2c8	; TOM4 channel 11 CCU1 compare shadow register
GTM_TOM4_CH11_STAT	.equ	0xf010a2d8	; TOM4 channel 11 status register
GTM_TOM4_CH12_CM0	.equ	0xf010a30c	; TOM4 channel 12 CCU0 compare register
GTM_TOM4_CH12_CM1	.equ	0xf010a310	; TOM4 channel 12 CCU1 compare register
GTM_TOM4_CH12_CN0	.equ	0xf010a314	; TOM4 channel 12 CCU0 counter register
GTM_TOM4_CH12_CTRL	.equ	0xf010a300	; TOM4 channel 12 control register
GTM_TOM4_CH12_IRQ_EN	.equ	0xf010a320	; TOM4 channel 12 interrupt enable register
GTM_TOM4_CH12_IRQ_FORCINT	.equ	0xf010a324	; TOM4 channel 12 force interrupt register
GTM_TOM4_CH12_IRQ_MODE	.equ	0xf010a328	; TOM4 channel 12 interrupt mode register
GTM_TOM4_CH12_IRQ_NOTIFY	.equ	0xf010a31c	; TOM4 channel 12 interrupt notification register
GTM_TOM4_CH12_SR0	.equ	0xf010a304	; TOM4 channel 12 CCU0 compare shadow register
GTM_TOM4_CH12_SR1	.equ	0xf010a308	; TOM4 channel 12 CCU1 compare shadow register
GTM_TOM4_CH12_STAT	.equ	0xf010a318	; TOM4 channel 12 status register
GTM_TOM4_CH13_CM0	.equ	0xf010a34c	; TOM4 channel 13 CCU0 compare register
GTM_TOM4_CH13_CM1	.equ	0xf010a350	; TOM4 channel 13 CCU1 compare register
GTM_TOM4_CH13_CN0	.equ	0xf010a354	; TOM4 channel 13 CCU0 counter register
GTM_TOM4_CH13_CTRL	.equ	0xf010a340	; TOM4 channel 13 control register
GTM_TOM4_CH13_IRQ_EN	.equ	0xf010a360	; TOM4 channel 13 interrupt enable register
GTM_TOM4_CH13_IRQ_FORCINT	.equ	0xf010a364	; TOM4 channel 13 force interrupt register
GTM_TOM4_CH13_IRQ_MODE	.equ	0xf010a368	; TOM4 channel 13 interrupt mode register
GTM_TOM4_CH13_IRQ_NOTIFY	.equ	0xf010a35c	; TOM4 channel 13 interrupt notification register
GTM_TOM4_CH13_SR0	.equ	0xf010a344	; TOM4 channel 13 CCU0 compare shadow register
GTM_TOM4_CH13_SR1	.equ	0xf010a348	; TOM4 channel 13 CCU1 compare shadow register
GTM_TOM4_CH13_STAT	.equ	0xf010a358	; TOM4 channel 13 status register
GTM_TOM4_CH14_CM0	.equ	0xf010a38c	; TOM4 channel 14 CCU0 compare register
GTM_TOM4_CH14_CM1	.equ	0xf010a390	; TOM4 channel 14 CCU1 compare register
GTM_TOM4_CH14_CN0	.equ	0xf010a394	; TOM4 channel 14 CCU0 counter register
GTM_TOM4_CH14_CTRL	.equ	0xf010a380	; TOM4 channel 14 control register
GTM_TOM4_CH14_IRQ_EN	.equ	0xf010a3a0	; TOM4 channel 14 interrupt enable register
GTM_TOM4_CH14_IRQ_FORCINT	.equ	0xf010a3a4	; TOM4 channel 14 force interrupt register
GTM_TOM4_CH14_IRQ_MODE	.equ	0xf010a3a8	; TOM4 channel 14 interrupt mode register
GTM_TOM4_CH14_IRQ_NOTIFY	.equ	0xf010a39c	; TOM4 channel 14 interrupt notification register
GTM_TOM4_CH14_SR0	.equ	0xf010a384	; TOM4 channel 14 CCU0 compare shadow register
GTM_TOM4_CH14_SR1	.equ	0xf010a388	; TOM4 channel 14 CCU1 compare shadow register
GTM_TOM4_CH14_STAT	.equ	0xf010a398	; TOM4 channel 14 status register
GTM_TOM4_CH15_CM0	.equ	0xf010a3cc	; TOM4 channel 15 CCU0 compare register
GTM_TOM4_CH15_CM1	.equ	0xf010a3d0	; TOM4 channel 15 CCU1 compare register
GTM_TOM4_CH15_CN0	.equ	0xf010a3d4	; TOM4 channel 15 CCU0 counter register
GTM_TOM4_CH15_CTRL	.equ	0xf010a3c0	; TOM4 channel 15 control register
GTM_TOM4_CH15_IRQ_EN	.equ	0xf010a3e0	; TOM4 channel 15 interrupt enable register
GTM_TOM4_CH15_IRQ_FORCINT	.equ	0xf010a3e4	; TOM4 channel 15 force interrupt register
GTM_TOM4_CH15_IRQ_MODE	.equ	0xf010a3e8	; TOM4 channel 15 interrupt mode register
GTM_TOM4_CH15_IRQ_NOTIFY	.equ	0xf010a3dc	; TOM4 channel 15 interrupt notification register
GTM_TOM4_CH15_SR0	.equ	0xf010a3c4	; TOM4 channel 15 CCU0 compare shadow register
GTM_TOM4_CH15_SR1	.equ	0xf010a3c8	; TOM4 channel 15 CCU1 compare shadow register
GTM_TOM4_CH15_STAT	.equ	0xf010a3d8	; TOM4 channel 15 status register
GTM_TOM4_CH1_CM0	.equ	0xf010a04c	; TOM4 channel 1 CCU0 compare register
GTM_TOM4_CH1_CM1	.equ	0xf010a050	; TOM4 channel 1 CCU1 compare register
GTM_TOM4_CH1_CN0	.equ	0xf010a054	; TOM4 channel 1 CCU0 counter register
GTM_TOM4_CH1_CTRL	.equ	0xf010a040	; TOM4 channel 1 control register
GTM_TOM4_CH1_IRQ_EN	.equ	0xf010a060	; TOM4 channel 1 interrupt enable register
GTM_TOM4_CH1_IRQ_FORCINT	.equ	0xf010a064	; TOM4 channel 1 force interrupt register
GTM_TOM4_CH1_IRQ_MODE	.equ	0xf010a068	; TOM4 channel 1 interrupt mode register
GTM_TOM4_CH1_IRQ_NOTIFY	.equ	0xf010a05c	; TOM4 channel 1 interrupt notification register
GTM_TOM4_CH1_SR0	.equ	0xf010a044	; TOM4 channel 1 CCU0 compare shadow register
GTM_TOM4_CH1_SR1	.equ	0xf010a048	; TOM4 channel 1 CCU1 compare shadow register
GTM_TOM4_CH1_STAT	.equ	0xf010a058	; TOM4 channel 1 status register
GTM_TOM4_CH2_CM0	.equ	0xf010a08c	; TOM4 channel 2 CCU0 compare register
GTM_TOM4_CH2_CM1	.equ	0xf010a090	; TOM4 channel 2 CCU1 compare register
GTM_TOM4_CH2_CN0	.equ	0xf010a094	; TOM4 channel 2 CCU0 counter register
GTM_TOM4_CH2_CTRL	.equ	0xf010a080	; TOM4 channel 2 control register
GTM_TOM4_CH2_IRQ_EN	.equ	0xf010a0a0	; TOM4 channel 2 interrupt enable register
GTM_TOM4_CH2_IRQ_FORCINT	.equ	0xf010a0a4	; TOM4 channel 2 force interrupt register
GTM_TOM4_CH2_IRQ_MODE	.equ	0xf010a0a8	; TOM4 channel 2 interrupt mode register
GTM_TOM4_CH2_IRQ_NOTIFY	.equ	0xf010a09c	; TOM4 channel 2 interrupt notification register
GTM_TOM4_CH2_SR0	.equ	0xf010a084	; TOM4 channel 2 CCU0 compare shadow register
GTM_TOM4_CH2_SR1	.equ	0xf010a088	; TOM4 channel 2 CCU1 compare shadow register
GTM_TOM4_CH2_STAT	.equ	0xf010a098	; TOM4 channel 2 status register
GTM_TOM4_CH3_CM0	.equ	0xf010a0cc	; TOM4 channel 3 CCU0 compare register
GTM_TOM4_CH3_CM1	.equ	0xf010a0d0	; TOM4 channel 3 CCU1 compare register
GTM_TOM4_CH3_CN0	.equ	0xf010a0d4	; TOM4 channel 3 CCU0 counter register
GTM_TOM4_CH3_CTRL	.equ	0xf010a0c0	; TOM4 channel 3 control register
GTM_TOM4_CH3_IRQ_EN	.equ	0xf010a0e0	; TOM4 channel 3 interrupt enable register
GTM_TOM4_CH3_IRQ_FORCINT	.equ	0xf010a0e4	; TOM4 channel 3 force interrupt register
GTM_TOM4_CH3_IRQ_MODE	.equ	0xf010a0e8	; TOM4 channel 3 interrupt mode register
GTM_TOM4_CH3_IRQ_NOTIFY	.equ	0xf010a0dc	; TOM4 channel 3 interrupt notification register
GTM_TOM4_CH3_SR0	.equ	0xf010a0c4	; TOM4 channel 3 CCU0 compare shadow register
GTM_TOM4_CH3_SR1	.equ	0xf010a0c8	; TOM4 channel 3 CCU1 compare shadow register
GTM_TOM4_CH3_STAT	.equ	0xf010a0d8	; TOM4 channel 3 status register
GTM_TOM4_CH4_CM0	.equ	0xf010a10c	; TOM4 channel 4 CCU0 compare register
GTM_TOM4_CH4_CM1	.equ	0xf010a110	; TOM4 channel 4 CCU1 compare register
GTM_TOM4_CH4_CN0	.equ	0xf010a114	; TOM4 channel 4 CCU0 counter register
GTM_TOM4_CH4_CTRL	.equ	0xf010a100	; TOM4 channel 4 control register
GTM_TOM4_CH4_IRQ_EN	.equ	0xf010a120	; TOM4 channel 4 interrupt enable register
GTM_TOM4_CH4_IRQ_FORCINT	.equ	0xf010a124	; TOM4 channel 4 force interrupt register
GTM_TOM4_CH4_IRQ_MODE	.equ	0xf010a128	; TOM4 channel 4 interrupt mode register
GTM_TOM4_CH4_IRQ_NOTIFY	.equ	0xf010a11c	; TOM4 channel 4 interrupt notification register
GTM_TOM4_CH4_SR0	.equ	0xf010a104	; TOM4 channel 4 CCU0 compare shadow register
GTM_TOM4_CH4_SR1	.equ	0xf010a108	; TOM4 channel 4 CCU1 compare shadow register
GTM_TOM4_CH4_STAT	.equ	0xf010a118	; TOM4 channel 4 status register
GTM_TOM4_CH5_CM0	.equ	0xf010a14c	; TOM4 channel 5 CCU0 compare register
GTM_TOM4_CH5_CM1	.equ	0xf010a150	; TOM4 channel 5 CCU1 compare register
GTM_TOM4_CH5_CN0	.equ	0xf010a154	; TOM4 channel 5 CCU0 counter register
GTM_TOM4_CH5_CTRL	.equ	0xf010a140	; TOM4 channel 5 control register
GTM_TOM4_CH5_IRQ_EN	.equ	0xf010a160	; TOM4 channel 5 interrupt enable register
GTM_TOM4_CH5_IRQ_FORCINT	.equ	0xf010a164	; TOM4 channel 5 force interrupt register
GTM_TOM4_CH5_IRQ_MODE	.equ	0xf010a168	; TOM4 channel 5 interrupt mode register
GTM_TOM4_CH5_IRQ_NOTIFY	.equ	0xf010a15c	; TOM4 channel 5 interrupt notification register
GTM_TOM4_CH5_SR0	.equ	0xf010a144	; TOM4 channel 5 CCU0 compare shadow register
GTM_TOM4_CH5_SR1	.equ	0xf010a148	; TOM4 channel 5 CCU1 compare shadow register
GTM_TOM4_CH5_STAT	.equ	0xf010a158	; TOM4 channel 5 status register
GTM_TOM4_CH6_CM0	.equ	0xf010a18c	; TOM4 channel 6 CCU0 compare register
GTM_TOM4_CH6_CM1	.equ	0xf010a190	; TOM4 channel 6 CCU1 compare register
GTM_TOM4_CH6_CN0	.equ	0xf010a194	; TOM4 channel 6 CCU0 counter register
GTM_TOM4_CH6_CTRL	.equ	0xf010a180	; TOM4 channel 6 control register
GTM_TOM4_CH6_IRQ_EN	.equ	0xf010a1a0	; TOM4 channel 6 interrupt enable register
GTM_TOM4_CH6_IRQ_FORCINT	.equ	0xf010a1a4	; TOM4 channel 6 force interrupt register
GTM_TOM4_CH6_IRQ_MODE	.equ	0xf010a1a8	; TOM4 channel 6 interrupt mode register
GTM_TOM4_CH6_IRQ_NOTIFY	.equ	0xf010a19c	; TOM4 channel 6 interrupt notification register
GTM_TOM4_CH6_SR0	.equ	0xf010a184	; TOM4 channel 6 CCU0 compare shadow register
GTM_TOM4_CH6_SR1	.equ	0xf010a188	; TOM4 channel 6 CCU1 compare shadow register
GTM_TOM4_CH6_STAT	.equ	0xf010a198	; TOM4 channel 6 status register
GTM_TOM4_CH7_CM0	.equ	0xf010a1cc	; TOM4 channel 7 CCU0 compare register
GTM_TOM4_CH7_CM1	.equ	0xf010a1d0	; TOM4 channel 7 CCU1 compare register
GTM_TOM4_CH7_CN0	.equ	0xf010a1d4	; TOM4 channel 7 CCU0 counter register
GTM_TOM4_CH7_CTRL	.equ	0xf010a1c0	; TOM4 channel 7 control register
GTM_TOM4_CH7_IRQ_EN	.equ	0xf010a1e0	; TOM4 channel 7 interrupt enable register
GTM_TOM4_CH7_IRQ_FORCINT	.equ	0xf010a1e4	; TOM4 channel 7 force interrupt register
GTM_TOM4_CH7_IRQ_MODE	.equ	0xf010a1e8	; TOM4 channel 7 interrupt mode register
GTM_TOM4_CH7_IRQ_NOTIFY	.equ	0xf010a1dc	; TOM4 channel 7 interrupt notification register
GTM_TOM4_CH7_SR0	.equ	0xf010a1c4	; TOM4 channel 7 CCU0 compare shadow register
GTM_TOM4_CH7_SR1	.equ	0xf010a1c8	; TOM4 channel 7 CCU1 compare shadow register
GTM_TOM4_CH7_STAT	.equ	0xf010a1d8	; TOM4 channel 7 status register
GTM_TOM4_CH8_CM0	.equ	0xf010a20c	; TOM4 channel 8 CCU0 compare register
GTM_TOM4_CH8_CM1	.equ	0xf010a210	; TOM4 channel 8 CCU1 compare register
GTM_TOM4_CH8_CN0	.equ	0xf010a214	; TOM4 channel 8 CCU0 counter register
GTM_TOM4_CH8_CTRL	.equ	0xf010a200	; TOM4 channel 8 control register
GTM_TOM4_CH8_IRQ_EN	.equ	0xf010a220	; TOM4 channel 8 interrupt enable register
GTM_TOM4_CH8_IRQ_FORCINT	.equ	0xf010a224	; TOM4 channel 8 force interrupt register
GTM_TOM4_CH8_IRQ_MODE	.equ	0xf010a228	; TOM4 channel 8 interrupt mode register
GTM_TOM4_CH8_IRQ_NOTIFY	.equ	0xf010a21c	; TOM4 channel 8 interrupt notification register
GTM_TOM4_CH8_SR0	.equ	0xf010a204	; TOM4 channel 8 CCU0 compare shadow register
GTM_TOM4_CH8_SR1	.equ	0xf010a208	; TOM4 channel 8 CCU1 compare shadow register
GTM_TOM4_CH8_STAT	.equ	0xf010a218	; TOM4 channel 8 status register
GTM_TOM4_CH9_CM0	.equ	0xf010a24c	; TOM4 channel 9 CCU0 compare register
GTM_TOM4_CH9_CM1	.equ	0xf010a250	; TOM4 channel 9 CCU1 compare register
GTM_TOM4_CH9_CN0	.equ	0xf010a254	; TOM4 channel 9 CCU0 counter register
GTM_TOM4_CH9_CTRL	.equ	0xf010a240	; TOM4 channel 9 control register
GTM_TOM4_CH9_IRQ_EN	.equ	0xf010a260	; TOM4 channel 9 interrupt enable register
GTM_TOM4_CH9_IRQ_FORCINT	.equ	0xf010a264	; TOM4 channel 9 force interrupt register
GTM_TOM4_CH9_IRQ_MODE	.equ	0xf010a268	; TOM4 channel 9 interrupt mode register
GTM_TOM4_CH9_IRQ_NOTIFY	.equ	0xf010a25c	; TOM4 channel 9 interrupt notification register
GTM_TOM4_CH9_SR0	.equ	0xf010a244	; TOM4 channel 9 CCU0 compare shadow register
GTM_TOM4_CH9_SR1	.equ	0xf010a248	; TOM4 channel 9 CCU1 compare shadow register
GTM_TOM4_CH9_STAT	.equ	0xf010a258	; TOM4 channel 9 status register
GTM_TOM4_OUT   	.equ	0xf0100090	; GTM TOM 4 output level
GTM_TOM4_TGC0_ACT_TB	.equ	0xf010a034	; TOM4 TGC 0 action time base register
GTM_TOM4_TGC0_ENDIS_CTRL	.equ	0xf010a070	; TOM4 TGC 0 enable/disable control register
GTM_TOM4_TGC0_ENDIS_STAT	.equ	0xf010a074	; TOM4 TGC 0 enable/disable status register
GTM_TOM4_TGC0_FUPD_CTRL	.equ	0xf010a038	; TOM4 TGC 0 force update control register
GTM_TOM4_TGC0_GLB_CTRL	.equ	0xf010a030	; TOM4 TGC 0 global control register
GTM_TOM4_TGC0_INT_TRIG	.equ	0xf010a03c	; TOM4 TGC 0 internal trigger control register
GTM_TOM4_TGC0_OUTEN_CTRL	.equ	0xf010a078	; TOM4 TGC 0 output enable control register
GTM_TOM4_TGC0_OUTEN_STAT	.equ	0xf010a07c	; TOM4 TGC 0 output enable status register
GTM_TOM4_TGC1_ACT_TB	.equ	0xf010a234	; TOM4 TGC 1 action time base register
GTM_TOM4_TGC1_ENDIS_CTRL	.equ	0xf010a270	; TOM4 TGC 1 enable/disable control register
GTM_TOM4_TGC1_ENDIS_STAT	.equ	0xf010a274	; TOM4 TGC 1 enable/disable status register
GTM_TOM4_TGC1_FUPD_CTRL	.equ	0xf010a238	; TOM4 TGC 1 force update control register
GTM_TOM4_TGC1_GLB_CTRL	.equ	0xf010a230	; TOM4 TGC 1 global control register
GTM_TOM4_TGC1_INT_TRIG	.equ	0xf010a23c	; TOM4 TGC 1 internal trigger control register
GTM_TOM4_TGC1_OUTEN_CTRL	.equ	0xf010a278	; TOM4 TGC 1 output enable control register
GTM_TOM4_TGC1_OUTEN_STAT	.equ	0xf010a27c	; TOM4 TGC 1 output enable status register
GTM_TOM5_CH0_CM0	.equ	0xf010a80c	; TOM5 channel 0 CCU0 compare register
GTM_TOM5_CH0_CM1	.equ	0xf010a810	; TOM5 channel 0 CCU1 compare register
GTM_TOM5_CH0_CN0	.equ	0xf010a814	; TOM5 channel 0 CCU0 counter register
GTM_TOM5_CH0_CTRL	.equ	0xf010a800	; TOM5 channel 0 control register
GTM_TOM5_CH0_IRQ_EN	.equ	0xf010a820	; TOM5 channel 0 interrupt enable register
GTM_TOM5_CH0_IRQ_FORCINT	.equ	0xf010a824	; TOM5 channel 0 force interrupt register
GTM_TOM5_CH0_IRQ_MODE	.equ	0xf010a828	; TOM5 channel 0 interrupt mode register
GTM_TOM5_CH0_IRQ_NOTIFY	.equ	0xf010a81c	; TOM5 channel 0 interrupt notification register
GTM_TOM5_CH0_SR0	.equ	0xf010a804	; TOM5 channel 0 CCU0 compare shadow register
GTM_TOM5_CH0_SR1	.equ	0xf010a808	; TOM5 channel 0 CCU1 compare shadow register
GTM_TOM5_CH0_STAT	.equ	0xf010a818	; TOM5 channel 0 status register
GTM_TOM5_CH10_CM0	.equ	0xf010aa8c	; TOM5 channel 10 CCU0 compare register
GTM_TOM5_CH10_CM1	.equ	0xf010aa90	; TOM5 channel 10 CCU1 compare register
GTM_TOM5_CH10_CN0	.equ	0xf010aa94	; TOM5 channel 10 CCU0 counter register
GTM_TOM5_CH10_CTRL	.equ	0xf010aa80	; TOM5 channel 10 control register
GTM_TOM5_CH10_IRQ_EN	.equ	0xf010aaa0	; TOM5 channel 10 interrupt enable register
GTM_TOM5_CH10_IRQ_FORCINT	.equ	0xf010aaa4	; TOM5 channel 10 force interrupt register
GTM_TOM5_CH10_IRQ_MODE	.equ	0xf010aaa8	; TOM5 channel 10 interrupt mode register
GTM_TOM5_CH10_IRQ_NOTIFY	.equ	0xf010aa9c	; TOM5 channel 10 interrupt notification register
GTM_TOM5_CH10_SR0	.equ	0xf010aa84	; TOM5 channel 10 CCU0 compare shadow register
GTM_TOM5_CH10_SR1	.equ	0xf010aa88	; TOM5 channel 10 CCU1 compare shadow register
GTM_TOM5_CH10_STAT	.equ	0xf010aa98	; TOM5 channel 10 status register
GTM_TOM5_CH11_CM0	.equ	0xf010aacc	; TOM5 channel 11 CCU0 compare register
GTM_TOM5_CH11_CM1	.equ	0xf010aad0	; TOM5 channel 11 CCU1 compare register
GTM_TOM5_CH11_CN0	.equ	0xf010aad4	; TOM5 channel 11 CCU0 counter register
GTM_TOM5_CH11_CTRL	.equ	0xf010aac0	; TOM5 channel 11 control register
GTM_TOM5_CH11_IRQ_EN	.equ	0xf010aae0	; TOM5 channel 11 interrupt enable register
GTM_TOM5_CH11_IRQ_FORCINT	.equ	0xf010aae4	; TOM5 channel 11 force interrupt register
GTM_TOM5_CH11_IRQ_MODE	.equ	0xf010aae8	; TOM5 channel 11 interrupt mode register
GTM_TOM5_CH11_IRQ_NOTIFY	.equ	0xf010aadc	; TOM5 channel 11 interrupt notification register
GTM_TOM5_CH11_SR0	.equ	0xf010aac4	; TOM5 channel 11 CCU0 compare shadow register
GTM_TOM5_CH11_SR1	.equ	0xf010aac8	; TOM5 channel 11 CCU1 compare shadow register
GTM_TOM5_CH11_STAT	.equ	0xf010aad8	; TOM5 channel 11 status register
GTM_TOM5_CH12_CM0	.equ	0xf010ab0c	; TOM5 channel 12 CCU0 compare register
GTM_TOM5_CH12_CM1	.equ	0xf010ab10	; TOM5 channel 12 CCU1 compare register
GTM_TOM5_CH12_CN0	.equ	0xf010ab14	; TOM5 channel 12 CCU0 counter register
GTM_TOM5_CH12_CTRL	.equ	0xf010ab00	; TOM5 channel 12 control register
GTM_TOM5_CH12_IRQ_EN	.equ	0xf010ab20	; TOM5 channel 12 interrupt enable register
GTM_TOM5_CH12_IRQ_FORCINT	.equ	0xf010ab24	; TOM5 channel 12 force interrupt register
GTM_TOM5_CH12_IRQ_MODE	.equ	0xf010ab28	; TOM5 channel 12 interrupt mode register
GTM_TOM5_CH12_IRQ_NOTIFY	.equ	0xf010ab1c	; TOM5 channel 12 interrupt notification register
GTM_TOM5_CH12_SR0	.equ	0xf010ab04	; TOM5 channel 12 CCU0 compare shadow register
GTM_TOM5_CH12_SR1	.equ	0xf010ab08	; TOM5 channel 12 CCU1 compare shadow register
GTM_TOM5_CH12_STAT	.equ	0xf010ab18	; TOM5 channel 12 status register
GTM_TOM5_CH13_CM0	.equ	0xf010ab4c	; TOM5 channel 13 CCU0 compare register
GTM_TOM5_CH13_CM1	.equ	0xf010ab50	; TOM5 channel 13 CCU1 compare register
GTM_TOM5_CH13_CN0	.equ	0xf010ab54	; TOM5 channel 13 CCU0 counter register
GTM_TOM5_CH13_CTRL	.equ	0xf010ab40	; TOM5 channel 13 control register
GTM_TOM5_CH13_IRQ_EN	.equ	0xf010ab60	; TOM5 channel 13 interrupt enable register
GTM_TOM5_CH13_IRQ_FORCINT	.equ	0xf010ab64	; TOM5 channel 13 force interrupt register
GTM_TOM5_CH13_IRQ_MODE	.equ	0xf010ab68	; TOM5 channel 13 interrupt mode register
GTM_TOM5_CH13_IRQ_NOTIFY	.equ	0xf010ab5c	; TOM5 channel 13 interrupt notification register
GTM_TOM5_CH13_SR0	.equ	0xf010ab44	; TOM5 channel 13 CCU0 compare shadow register
GTM_TOM5_CH13_SR1	.equ	0xf010ab48	; TOM5 channel 13 CCU1 compare shadow register
GTM_TOM5_CH13_STAT	.equ	0xf010ab58	; TOM5 channel 13 status register
GTM_TOM5_CH14_CM0	.equ	0xf010ab8c	; TOM5 channel 14 CCU0 compare register
GTM_TOM5_CH14_CM1	.equ	0xf010ab90	; TOM5 channel 14 CCU1 compare register
GTM_TOM5_CH14_CN0	.equ	0xf010ab94	; TOM5 channel 14 CCU0 counter register
GTM_TOM5_CH14_CTRL	.equ	0xf010ab80	; TOM5 channel 14 control register
GTM_TOM5_CH14_IRQ_EN	.equ	0xf010aba0	; TOM5 channel 14 interrupt enable register
GTM_TOM5_CH14_IRQ_FORCINT	.equ	0xf010aba4	; TOM5 channel 14 force interrupt register
GTM_TOM5_CH14_IRQ_MODE	.equ	0xf010aba8	; TOM5 channel 14 interrupt mode register
GTM_TOM5_CH14_IRQ_NOTIFY	.equ	0xf010ab9c	; TOM5 channel 14 interrupt notification register
GTM_TOM5_CH14_SR0	.equ	0xf010ab84	; TOM5 channel 14 CCU0 compare shadow register
GTM_TOM5_CH14_SR1	.equ	0xf010ab88	; TOM5 channel 14 CCU1 compare shadow register
GTM_TOM5_CH14_STAT	.equ	0xf010ab98	; TOM5 channel 14 status register
GTM_TOM5_CH15_CM0	.equ	0xf010abcc	; TOM5 channel 15 CCU0 compare register
GTM_TOM5_CH15_CM1	.equ	0xf010abd0	; TOM5 channel 15 CCU1 compare register
GTM_TOM5_CH15_CN0	.equ	0xf010abd4	; TOM5 channel 15 CCU0 counter register
GTM_TOM5_CH15_CTRL	.equ	0xf010abc0	; TOM5 channel 15 control register
GTM_TOM5_CH15_IRQ_EN	.equ	0xf010abe0	; TOM5 channel 15 interrupt enable register
GTM_TOM5_CH15_IRQ_FORCINT	.equ	0xf010abe4	; TOM5 channel 15 force interrupt register
GTM_TOM5_CH15_IRQ_MODE	.equ	0xf010abe8	; TOM5 channel 15 interrupt mode register
GTM_TOM5_CH15_IRQ_NOTIFY	.equ	0xf010abdc	; TOM5 channel 15 interrupt notification register
GTM_TOM5_CH15_SR0	.equ	0xf010abc4	; TOM5 channel 15 CCU0 compare shadow register
GTM_TOM5_CH15_SR1	.equ	0xf010abc8	; TOM5 channel 15 CCU1 compare shadow register
GTM_TOM5_CH15_STAT	.equ	0xf010abd8	; TOM5 channel 15 status register
GTM_TOM5_CH1_CM0	.equ	0xf010a84c	; TOM5 channel 1 CCU0 compare register
GTM_TOM5_CH1_CM1	.equ	0xf010a850	; TOM5 channel 1 CCU1 compare register
GTM_TOM5_CH1_CN0	.equ	0xf010a854	; TOM5 channel 1 CCU0 counter register
GTM_TOM5_CH1_CTRL	.equ	0xf010a840	; TOM5 channel 1 control register
GTM_TOM5_CH1_IRQ_EN	.equ	0xf010a860	; TOM5 channel 1 interrupt enable register
GTM_TOM5_CH1_IRQ_FORCINT	.equ	0xf010a864	; TOM5 channel 1 force interrupt register
GTM_TOM5_CH1_IRQ_MODE	.equ	0xf010a868	; TOM5 channel 1 interrupt mode register
GTM_TOM5_CH1_IRQ_NOTIFY	.equ	0xf010a85c	; TOM5 channel 1 interrupt notification register
GTM_TOM5_CH1_SR0	.equ	0xf010a844	; TOM5 channel 1 CCU0 compare shadow register
GTM_TOM5_CH1_SR1	.equ	0xf010a848	; TOM5 channel 1 CCU1 compare shadow register
GTM_TOM5_CH1_STAT	.equ	0xf010a858	; TOM5 channel 1 status register
GTM_TOM5_CH2_CM0	.equ	0xf010a88c	; TOM5 channel 2 CCU0 compare register
GTM_TOM5_CH2_CM1	.equ	0xf010a890	; TOM5 channel 2 CCU1 compare register
GTM_TOM5_CH2_CN0	.equ	0xf010a894	; TOM5 channel 2 CCU0 counter register
GTM_TOM5_CH2_CTRL	.equ	0xf010a880	; TOM5 channel 2 control register
GTM_TOM5_CH2_IRQ_EN	.equ	0xf010a8a0	; TOM5 channel 2 interrupt enable register
GTM_TOM5_CH2_IRQ_FORCINT	.equ	0xf010a8a4	; TOM5 channel 2 force interrupt register
GTM_TOM5_CH2_IRQ_MODE	.equ	0xf010a8a8	; TOM5 channel 2 interrupt mode register
GTM_TOM5_CH2_IRQ_NOTIFY	.equ	0xf010a89c	; TOM5 channel 2 interrupt notification register
GTM_TOM5_CH2_SR0	.equ	0xf010a884	; TOM5 channel 2 CCU0 compare shadow register
GTM_TOM5_CH2_SR1	.equ	0xf010a888	; TOM5 channel 2 CCU1 compare shadow register
GTM_TOM5_CH2_STAT	.equ	0xf010a898	; TOM5 channel 2 status register
GTM_TOM5_CH3_CM0	.equ	0xf010a8cc	; TOM5 channel 3 CCU0 compare register
GTM_TOM5_CH3_CM1	.equ	0xf010a8d0	; TOM5 channel 3 CCU1 compare register
GTM_TOM5_CH3_CN0	.equ	0xf010a8d4	; TOM5 channel 3 CCU0 counter register
GTM_TOM5_CH3_CTRL	.equ	0xf010a8c0	; TOM5 channel 3 control register
GTM_TOM5_CH3_IRQ_EN	.equ	0xf010a8e0	; TOM5 channel 3 interrupt enable register
GTM_TOM5_CH3_IRQ_FORCINT	.equ	0xf010a8e4	; TOM5 channel 3 force interrupt register
GTM_TOM5_CH3_IRQ_MODE	.equ	0xf010a8e8	; TOM5 channel 3 interrupt mode register
GTM_TOM5_CH3_IRQ_NOTIFY	.equ	0xf010a8dc	; TOM5 channel 3 interrupt notification register
GTM_TOM5_CH3_SR0	.equ	0xf010a8c4	; TOM5 channel 3 CCU0 compare shadow register
GTM_TOM5_CH3_SR1	.equ	0xf010a8c8	; TOM5 channel 3 CCU1 compare shadow register
GTM_TOM5_CH3_STAT	.equ	0xf010a8d8	; TOM5 channel 3 status register
GTM_TOM5_CH4_CM0	.equ	0xf010a90c	; TOM5 channel 4 CCU0 compare register
GTM_TOM5_CH4_CM1	.equ	0xf010a910	; TOM5 channel 4 CCU1 compare register
GTM_TOM5_CH4_CN0	.equ	0xf010a914	; TOM5 channel 4 CCU0 counter register
GTM_TOM5_CH4_CTRL	.equ	0xf010a900	; TOM5 channel 4 control register
GTM_TOM5_CH4_IRQ_EN	.equ	0xf010a920	; TOM5 channel 4 interrupt enable register
GTM_TOM5_CH4_IRQ_FORCINT	.equ	0xf010a924	; TOM5 channel 4 force interrupt register
GTM_TOM5_CH4_IRQ_MODE	.equ	0xf010a928	; TOM5 channel 4 interrupt mode register
GTM_TOM5_CH4_IRQ_NOTIFY	.equ	0xf010a91c	; TOM5 channel 4 interrupt notification register
GTM_TOM5_CH4_SR0	.equ	0xf010a904	; TOM5 channel 4 CCU0 compare shadow register
GTM_TOM5_CH4_SR1	.equ	0xf010a908	; TOM5 channel 4 CCU1 compare shadow register
GTM_TOM5_CH4_STAT	.equ	0xf010a918	; TOM5 channel 4 status register
GTM_TOM5_CH5_CM0	.equ	0xf010a94c	; TOM5 channel 5 CCU0 compare register
GTM_TOM5_CH5_CM1	.equ	0xf010a950	; TOM5 channel 5 CCU1 compare register
GTM_TOM5_CH5_CN0	.equ	0xf010a954	; TOM5 channel 5 CCU0 counter register
GTM_TOM5_CH5_CTRL	.equ	0xf010a940	; TOM5 channel 5 control register
GTM_TOM5_CH5_IRQ_EN	.equ	0xf010a960	; TOM5 channel 5 interrupt enable register
GTM_TOM5_CH5_IRQ_FORCINT	.equ	0xf010a964	; TOM5 channel 5 force interrupt register
GTM_TOM5_CH5_IRQ_MODE	.equ	0xf010a968	; TOM5 channel 5 interrupt mode register
GTM_TOM5_CH5_IRQ_NOTIFY	.equ	0xf010a95c	; TOM5 channel 5 interrupt notification register
GTM_TOM5_CH5_SR0	.equ	0xf010a944	; TOM5 channel 5 CCU0 compare shadow register
GTM_TOM5_CH5_SR1	.equ	0xf010a948	; TOM5 channel 5 CCU1 compare shadow register
GTM_TOM5_CH5_STAT	.equ	0xf010a958	; TOM5 channel 5 status register
GTM_TOM5_CH6_CM0	.equ	0xf010a98c	; TOM5 channel 6 CCU0 compare register
GTM_TOM5_CH6_CM1	.equ	0xf010a990	; TOM5 channel 6 CCU1 compare register
GTM_TOM5_CH6_CN0	.equ	0xf010a994	; TOM5 channel 6 CCU0 counter register
GTM_TOM5_CH6_CTRL	.equ	0xf010a980	; TOM5 channel 6 control register
GTM_TOM5_CH6_IRQ_EN	.equ	0xf010a9a0	; TOM5 channel 6 interrupt enable register
GTM_TOM5_CH6_IRQ_FORCINT	.equ	0xf010a9a4	; TOM5 channel 6 force interrupt register
GTM_TOM5_CH6_IRQ_MODE	.equ	0xf010a9a8	; TOM5 channel 6 interrupt mode register
GTM_TOM5_CH6_IRQ_NOTIFY	.equ	0xf010a99c	; TOM5 channel 6 interrupt notification register
GTM_TOM5_CH6_SR0	.equ	0xf010a984	; TOM5 channel 6 CCU0 compare shadow register
GTM_TOM5_CH6_SR1	.equ	0xf010a988	; TOM5 channel 6 CCU1 compare shadow register
GTM_TOM5_CH6_STAT	.equ	0xf010a998	; TOM5 channel 6 status register
GTM_TOM5_CH7_CM0	.equ	0xf010a9cc	; TOM5 channel 7 CCU0 compare register
GTM_TOM5_CH7_CM1	.equ	0xf010a9d0	; TOM5 channel 7 CCU1 compare register
GTM_TOM5_CH7_CN0	.equ	0xf010a9d4	; TOM5 channel 7 CCU0 counter register
GTM_TOM5_CH7_CTRL	.equ	0xf010a9c0	; TOM5 channel 7 control register
GTM_TOM5_CH7_IRQ_EN	.equ	0xf010a9e0	; TOM5 channel 7 interrupt enable register
GTM_TOM5_CH7_IRQ_FORCINT	.equ	0xf010a9e4	; TOM5 channel 7 force interrupt register
GTM_TOM5_CH7_IRQ_MODE	.equ	0xf010a9e8	; TOM5 channel 7 interrupt mode register
GTM_TOM5_CH7_IRQ_NOTIFY	.equ	0xf010a9dc	; TOM5 channel 7 interrupt notification register
GTM_TOM5_CH7_SR0	.equ	0xf010a9c4	; TOM5 channel 7 CCU0 compare shadow register
GTM_TOM5_CH7_SR1	.equ	0xf010a9c8	; TOM5 channel 7 CCU1 compare shadow register
GTM_TOM5_CH7_STAT	.equ	0xf010a9d8	; TOM5 channel 7 status register
GTM_TOM5_CH8_CM0	.equ	0xf010aa0c	; TOM5 channel 8 CCU0 compare register
GTM_TOM5_CH8_CM1	.equ	0xf010aa10	; TOM5 channel 8 CCU1 compare register
GTM_TOM5_CH8_CN0	.equ	0xf010aa14	; TOM5 channel 8 CCU0 counter register
GTM_TOM5_CH8_CTRL	.equ	0xf010aa00	; TOM5 channel 8 control register
GTM_TOM5_CH8_IRQ_EN	.equ	0xf010aa20	; TOM5 channel 8 interrupt enable register
GTM_TOM5_CH8_IRQ_FORCINT	.equ	0xf010aa24	; TOM5 channel 8 force interrupt register
GTM_TOM5_CH8_IRQ_MODE	.equ	0xf010aa28	; TOM5 channel 8 interrupt mode register
GTM_TOM5_CH8_IRQ_NOTIFY	.equ	0xf010aa1c	; TOM5 channel 8 interrupt notification register
GTM_TOM5_CH8_SR0	.equ	0xf010aa04	; TOM5 channel 8 CCU0 compare shadow register
GTM_TOM5_CH8_SR1	.equ	0xf010aa08	; TOM5 channel 8 CCU1 compare shadow register
GTM_TOM5_CH8_STAT	.equ	0xf010aa18	; TOM5 channel 8 status register
GTM_TOM5_CH9_CM0	.equ	0xf010aa4c	; TOM5 channel 9 CCU0 compare register
GTM_TOM5_CH9_CM1	.equ	0xf010aa50	; TOM5 channel 9 CCU1 compare register
GTM_TOM5_CH9_CN0	.equ	0xf010aa54	; TOM5 channel 9 CCU0 counter register
GTM_TOM5_CH9_CTRL	.equ	0xf010aa40	; TOM5 channel 9 control register
GTM_TOM5_CH9_IRQ_EN	.equ	0xf010aa60	; TOM5 channel 9 interrupt enable register
GTM_TOM5_CH9_IRQ_FORCINT	.equ	0xf010aa64	; TOM5 channel 9 force interrupt register
GTM_TOM5_CH9_IRQ_MODE	.equ	0xf010aa68	; TOM5 channel 9 interrupt mode register
GTM_TOM5_CH9_IRQ_NOTIFY	.equ	0xf010aa5c	; TOM5 channel 9 interrupt notification register
GTM_TOM5_CH9_SR0	.equ	0xf010aa44	; TOM5 channel 9 CCU0 compare shadow register
GTM_TOM5_CH9_SR1	.equ	0xf010aa48	; TOM5 channel 9 CCU1 compare shadow register
GTM_TOM5_CH9_STAT	.equ	0xf010aa58	; TOM5 channel 9 status register
GTM_TOM5_OUT   	.equ	0xf0100094	; GTM TOM5 output level
GTM_TOM5_TGC0_ACT_TB	.equ	0xf010a834	; TOM5 TGC 0 action time base register
GTM_TOM5_TGC0_ENDIS_CTRL	.equ	0xf010a870	; TOM5 TGC 0 enable/disable control register
GTM_TOM5_TGC0_ENDIS_STAT	.equ	0xf010a874	; TOM5 TGC 0 enable/disable status register
GTM_TOM5_TGC0_FUPD_CTRL	.equ	0xf010a838	; TOM5 TGC 0 force update control register
GTM_TOM5_TGC0_GLB_CTRL	.equ	0xf010a830	; TOM5 TGC 0 global control register
GTM_TOM5_TGC0_INT_TRIG	.equ	0xf010a83c	; TOM5 TGC 0 internal trigger control register
GTM_TOM5_TGC0_OUTEN_CTRL	.equ	0xf010a878	; TOM5 TGC 0 output enable control register
GTM_TOM5_TGC0_OUTEN_STAT	.equ	0xf010a87c	; TOM5 TGC 0 output enable status register
GTM_TOM5_TGC1_ACT_TB	.equ	0xf010aa34	; TOM5 TGC 1 action time base register
GTM_TOM5_TGC1_ENDIS_CTRL	.equ	0xf010aa70	; TOM5 TGC 1 enable/disable control register
GTM_TOM5_TGC1_ENDIS_STAT	.equ	0xf010aa74	; TOM5 TGC 1 enable/disable status register
GTM_TOM5_TGC1_FUPD_CTRL	.equ	0xf010aa38	; TOM5 TGC 1 force update control register
GTM_TOM5_TGC1_GLB_CTRL	.equ	0xf010aa30	; TOM5 TGC 1 global control register
GTM_TOM5_TGC1_INT_TRIG	.equ	0xf010aa3c	; TOM5 TGC 1 internal trigger control register
GTM_TOM5_TGC1_OUTEN_CTRL	.equ	0xf010aa78	; TOM5 TGC 1 output enable control register
GTM_TOM5_TGC1_OUTEN_STAT	.equ	0xf010aa7c	; TOM5 TGC 1 output enable status register
GTM_TOUTSEL0   	.equ	0xf019fd30	; Timer Output Select Register
GTM_TOUTSEL1   	.equ	0xf019fd34	; Timer Output Select Register
GTM_TOUTSEL10  	.equ	0xf019fd58	; Timer Output Select Register
GTM_TOUTSEL11  	.equ	0xf019fd5c	; Timer Output Select Register
GTM_TOUTSEL12  	.equ	0xf019fd60	; Timer Output Select Register
GTM_TOUTSEL13  	.equ	0xf019fd64	; Timer Output Select Register
GTM_TOUTSEL14  	.equ	0xf019fd68	; Timer Output Select Register
GTM_TOUTSEL15  	.equ	0xf019fd6c	; Timer Output Select Register
GTM_TOUTSEL16  	.equ	0xf019fd70	; Timer Output Select Register
GTM_TOUTSEL17  	.equ	0xf019fd74	; Timer Output Select Register
GTM_TOUTSEL18  	.equ	0xf019fd78	; Timer Output Select Register
GTM_TOUTSEL19  	.equ	0xf019fd7c	; Timer Output Select Register
GTM_TOUTSEL2   	.equ	0xf019fd38	; Timer Output Select Register
GTM_TOUTSEL20  	.equ	0xf019fd80	; Timer Output Select Register
GTM_TOUTSEL21  	.equ	0xf019fd84	; Timer Output Select Register
GTM_TOUTSEL22  	.equ	0xf019fd88	; Timer Output Select Register
GTM_TOUTSEL23  	.equ	0xf019fd8c	; Timer Output Select Register
GTM_TOUTSEL24  	.equ	0xf019fd90	; Timer Output Select Register
GTM_TOUTSEL25  	.equ	0xf019fd94	; Timer Output Select Register
GTM_TOUTSEL26  	.equ	0xf019fd98	; Timer Output Select Register
GTM_TOUTSEL27  	.equ	0xf019fd9c	; Timer Output Select Register
GTM_TOUTSEL28  	.equ	0xf019fda0	; Timer Output Select Register
GTM_TOUTSEL29  	.equ	0xf019fda4	; Timer Output Select Register
GTM_TOUTSEL3   	.equ	0xf019fd3c	; Timer Output Select Register
GTM_TOUTSEL30  	.equ	0xf019fda8	; Timer Output Select Register
GTM_TOUTSEL31  	.equ	0xf019fdac	; Timer Output Select Register
GTM_TOUTSEL32  	.equ	0xf019fdb0	; Timer Output Select Register
GTM_TOUTSEL33  	.equ	0xf019fdb4	; Timer Output Select Register
GTM_TOUTSEL4   	.equ	0xf019fd40	; Timer Output Select Register
GTM_TOUTSEL5   	.equ	0xf019fd44	; Timer Output Select Register
GTM_TOUTSEL6   	.equ	0xf019fd48	; Timer Output Select Register
GTM_TOUTSEL7   	.equ	0xf019fd4c	; Timer Output Select Register
GTM_TOUTSEL8   	.equ	0xf019fd50	; Timer Output Select Register
GTM_TOUTSEL9   	.equ	0xf019fd54	; Timer Output Select Register
GTM_TRIGOUT0   	.equ	0xf019fe4c	; Trigger Output Register 0
GTM_TRIGOUT1   	.equ	0xf019fe50	; Trigger Output Register 1
GTM_TRIGOUT2   	.equ	0xf019fe54	; Trigger Output Register 2
GTM_TRIGOUT3   	.equ	0xf019fe58	; Trigger Output Register 3
GTM_TRIGOUT4   	.equ	0xf019fe5c	; Trigger Output Register 4
GTM_TRIGOUT5   	.equ	0xf019fe60	; Trigger Output Register 5
GTM_TRIGOUT6   	.equ	0xf019fe64	; Trigger Output Register 6
GTM_TRIGOUT7   	.equ	0xf019fe68	; Trigger Output Register 7
GTM_TRIGOUT8   	.equ	0xf019fe6c	; Trigger Output Register 8
GTM_TRIGOUT9   	.equ	0xf019fe70	; Trigger Output Register 9
STM0_ACCEN0    	.equ	0xf00010fc	; Access Enable Register 0
STM0_ACCEN1    	.equ	0xf00010f8	; Access Enable Register 1
STM0_CAP       	.equ	0xf000102c	; Timer Capture Register
STM0_CAPSV     	.equ	0xf0001054	; Timer Capture Register Second View
STM0_CLC       	.equ	0xf0001000	; Clock Control Register
STM0_CMCON     	.equ	0xf0001038	; Compare Match Control Register
STM0_CMP0      	.equ	0xf0001030	; Compare Register 0
STM0_CMP1      	.equ	0xf0001034	; Compare Register 1
STM0_ICR       	.equ	0xf000103c	; Interrupt Control Register
STM0_ID        	.equ	0xf0001008	; Module Identification Register
STM0_ISCR      	.equ	0xf0001040	; Interrupt Set/Clear Register
STM0_KRST0     	.equ	0xf00010f4	; Kernel Reset Register 0
STM0_KRST1     	.equ	0xf00010f0	; Kernel Reset Register 1
STM0_KRSTCLR   	.equ	0xf00010ec	; Kernel Reset Status Clear Register
STM0_OCS       	.equ	0xf00010e8	; OCDS Control and Status Register
STM0_TIM0      	.equ	0xf0001010	; Timer Register 0
STM0_TIM0SV    	.equ	0xf0001050	; Timer Register 0 Second View
STM0_TIM1      	.equ	0xf0001014	; Timer Register 1
STM0_TIM2      	.equ	0xf0001018	; Timer Register 2
STM0_TIM3      	.equ	0xf000101c	; Timer Register 3
STM0_TIM4      	.equ	0xf0001020	; Timer Register 4
STM0_TIM5      	.equ	0xf0001024	; Timer Register 5
STM0_TIM6      	.equ	0xf0001028	; Timer Register 6
STM1_ACCEN0    	.equ	0xf00011fc	; Access Enable Register 0
STM1_ACCEN1    	.equ	0xf00011f8	; Access Enable Register 1
STM1_CAP       	.equ	0xf000112c	; Timer Capture Register
STM1_CAPSV     	.equ	0xf0001154	; Timer Capture Register Second View
STM1_CLC       	.equ	0xf0001100	; Clock Control Register
STM1_CMCON     	.equ	0xf0001138	; Compare Match Control Register
STM1_CMP0      	.equ	0xf0001130	; Compare Register 0
STM1_CMP1      	.equ	0xf0001134	; Compare Register 1
STM1_ICR       	.equ	0xf000113c	; Interrupt Control Register
STM1_ID        	.equ	0xf0001108	; Module Identification Register
STM1_ISCR      	.equ	0xf0001140	; Interrupt Set/Clear Register
STM1_KRST0     	.equ	0xf00011f4	; Kernel Reset Register 0
STM1_KRST1     	.equ	0xf00011f0	; Kernel Reset Register 1
STM1_KRSTCLR   	.equ	0xf00011ec	; Kernel Reset Status Clear Register
STM1_OCS       	.equ	0xf00011e8	; OCDS Control and Status Register
STM1_TIM0      	.equ	0xf0001110	; Timer Register 0
STM1_TIM0SV    	.equ	0xf0001150	; Timer Register 0 Second View
STM1_TIM1      	.equ	0xf0001114	; Timer Register 1
STM1_TIM2      	.equ	0xf0001118	; Timer Register 2
STM1_TIM3      	.equ	0xf000111c	; Timer Register 3
STM1_TIM4      	.equ	0xf0001120	; Timer Register 4
STM1_TIM5      	.equ	0xf0001124	; Timer Register 5
STM1_TIM6      	.equ	0xf0001128	; Timer Register 6
STM2_ACCEN0    	.equ	0xf00012fc	; Access Enable Register 0
STM2_ACCEN1    	.equ	0xf00012f8	; Access Enable Register 1
STM2_CAP       	.equ	0xf000122c	; Timer Capture Register
STM2_CAPSV     	.equ	0xf0001254	; Timer Capture Register Second View
STM2_CLC       	.equ	0xf0001200	; Clock Control Register
STM2_CMCON     	.equ	0xf0001238	; Compare Match Control Register
STM2_CMP0      	.equ	0xf0001230	; Compare Register 0
STM2_CMP1      	.equ	0xf0001234	; Compare Register 1
STM2_ICR       	.equ	0xf000123c	; Interrupt Control Register
STM2_ID        	.equ	0xf0001208	; Module Identification Register
STM2_ISCR      	.equ	0xf0001240	; Interrupt Set/Clear Register
STM2_KRST0     	.equ	0xf00012f4	; Kernel Reset Register 0
STM2_KRST1     	.equ	0xf00012f0	; Kernel Reset Register 1
STM2_KRSTCLR   	.equ	0xf00012ec	; Kernel Reset Status Clear Register
STM2_OCS       	.equ	0xf00012e8	; OCDS Control and Status Register
STM2_TIM0      	.equ	0xf0001210	; Timer Register 0
STM2_TIM0SV    	.equ	0xf0001250	; Timer Register 0 Second View
STM2_TIM1      	.equ	0xf0001214	; Timer Register 1
STM2_TIM2      	.equ	0xf0001218	; Timer Register 2
STM2_TIM3      	.equ	0xf000121c	; Timer Register 3
STM2_TIM4      	.equ	0xf0001220	; Timer Register 4
STM2_TIM5      	.equ	0xf0001224	; Timer Register 5
STM2_TIM6      	.equ	0xf0001228	; Timer Register 6
STM3_ACCEN0    	.equ	0xf00013fc	; Access Enable Register 0
STM3_ACCEN1    	.equ	0xf00013f8	; Access Enable Register 1
STM3_CAP       	.equ	0xf000132c	; Timer Capture Register
STM3_CAPSV     	.equ	0xf0001354	; Timer Capture Register Second View
STM3_CLC       	.equ	0xf0001300	; Clock Control Register
STM3_CMCON     	.equ	0xf0001338	; Compare Match Control Register
STM3_CMP0      	.equ	0xf0001330	; Compare Register 0
STM3_CMP1      	.equ	0xf0001334	; Compare Register 1
STM3_ICR       	.equ	0xf000133c	; Interrupt Control Register
STM3_ID        	.equ	0xf0001308	; Module Identification Register
STM3_ISCR      	.equ	0xf0001340	; Interrupt Set/Clear Register
STM3_KRST0     	.equ	0xf00013f4	; Kernel Reset Register 0
STM3_KRST1     	.equ	0xf00013f0	; Kernel Reset Register 1
STM3_KRSTCLR   	.equ	0xf00013ec	; Kernel Reset Status Clear Register
STM3_OCS       	.equ	0xf00013e8	; OCDS Control and Status Register
STM3_TIM0      	.equ	0xf0001310	; Timer Register 0
STM3_TIM0SV    	.equ	0xf0001350	; Timer Register 0 Second View
STM3_TIM1      	.equ	0xf0001314	; Timer Register 1
STM3_TIM2      	.equ	0xf0001318	; Timer Register 2
STM3_TIM3      	.equ	0xf000131c	; Timer Register 3
STM3_TIM4      	.equ	0xf0001320	; Timer Register 4
STM3_TIM5      	.equ	0xf0001324	; Timer Register 5
STM3_TIM6      	.equ	0xf0001328	; Timer Register 6
STM4_ACCEN0    	.equ	0xf00014fc	; Access Enable Register 0
STM4_ACCEN1    	.equ	0xf00014f8	; Access Enable Register 1
STM4_CAP       	.equ	0xf000142c	; Timer Capture Register
STM4_CAPSV     	.equ	0xf0001454	; Timer Capture Register Second View
STM4_CLC       	.equ	0xf0001400	; Clock Control Register
STM4_CMCON     	.equ	0xf0001438	; Compare Match Control Register
STM4_CMP0      	.equ	0xf0001430	; Compare Register 0
STM4_CMP1      	.equ	0xf0001434	; Compare Register 1
STM4_ICR       	.equ	0xf000143c	; Interrupt Control Register
STM4_ID        	.equ	0xf0001408	; Module Identification Register
STM4_ISCR      	.equ	0xf0001440	; Interrupt Set/Clear Register
STM4_KRST0     	.equ	0xf00014f4	; Kernel Reset Register 0
STM4_KRST1     	.equ	0xf00014f0	; Kernel Reset Register 1
STM4_KRSTCLR   	.equ	0xf00014ec	; Kernel Reset Status Clear Register
STM4_OCS       	.equ	0xf00014e8	; OCDS Control and Status Register
STM4_TIM0      	.equ	0xf0001410	; Timer Register 0
STM4_TIM0SV    	.equ	0xf0001450	; Timer Register 0 Second View
STM4_TIM1      	.equ	0xf0001414	; Timer Register 1
STM4_TIM2      	.equ	0xf0001418	; Timer Register 2
STM4_TIM3      	.equ	0xf000141c	; Timer Register 3
STM4_TIM4      	.equ	0xf0001420	; Timer Register 4
STM4_TIM5      	.equ	0xf0001424	; Timer Register 5
STM4_TIM6      	.equ	0xf0001428	; Timer Register 6
STM5_ACCEN0    	.equ	0xf00015fc	; Access Enable Register 0
STM5_ACCEN1    	.equ	0xf00015f8	; Access Enable Register 1
STM5_CAP       	.equ	0xf000152c	; Timer Capture Register
STM5_CAPSV     	.equ	0xf0001554	; Timer Capture Register Second View
STM5_CLC       	.equ	0xf0001500	; Clock Control Register
STM5_CMCON     	.equ	0xf0001538	; Compare Match Control Register
STM5_CMP0      	.equ	0xf0001530	; Compare Register 0
STM5_CMP1      	.equ	0xf0001534	; Compare Register 1
STM5_ICR       	.equ	0xf000153c	; Interrupt Control Register
STM5_ID        	.equ	0xf0001508	; Module Identification Register
STM5_ISCR      	.equ	0xf0001540	; Interrupt Set/Clear Register
STM5_KRST0     	.equ	0xf00015f4	; Kernel Reset Register 0
STM5_KRST1     	.equ	0xf00015f0	; Kernel Reset Register 1
STM5_KRSTCLR   	.equ	0xf00015ec	; Kernel Reset Status Clear Register
STM5_OCS       	.equ	0xf00015e8	; OCDS Control and Status Register
STM5_TIM0      	.equ	0xf0001510	; Timer Register 0
STM5_TIM0SV    	.equ	0xf0001550	; Timer Register 0 Second View
STM5_TIM1      	.equ	0xf0001514	; Timer Register 1
STM5_TIM2      	.equ	0xf0001518	; Timer Register 2
STM5_TIM3      	.equ	0xf000151c	; Timer Register 3
STM5_TIM4      	.equ	0xf0001520	; Timer Register 4
STM5_TIM5      	.equ	0xf0001524	; Timer Register 5
STM5_TIM6      	.equ	0xf0001528	; Timer Register 6
MCDS_CLC       	.equ	0xfa010000	; Clock Control Register
MCDS_CT        	.equ	0xfa010010	; MCDS Control Register
MCDS_FIFOBOT   	.equ	0xfa010204	; Trace Buffer Bottom Register
MCDS_FIFOCTL   	.equ	0xfa010210	; Trace Buffer Control Register
MCDS_FIFONOW   	.equ	0xfa010200	; Trace Buffer Write Pointer
MCDS_FIFOPRE   	.equ	0xfa010208	; Trace Buffer PRE/POST Register
MCDS_FIFOTOP   	.equ	0xfa01020c	; Trace Buffer Top Register
MCDS_FIFOWARN0 	.equ	0xfa010214	; Trace Buffer Comparator Register
MCDS_FIFOWARN1 	.equ	0xfa010218	; Trace Buffer Comparator Register
MCDS_ID        	.equ	0xfa010008	; Module Identification Register
MCDS_MCXACT0   	.equ	0xfa010880	; Action Definition Register 0
MCDS_MCXACT1   	.equ	0xfa010884	; Action Definition Register 1
MCDS_MCXACT10  	.equ	0xfa0108a8	; Action Definition Register 10
MCDS_MCXACT11  	.equ	0xfa0108ac	; Action Definition Register 11
MCDS_MCXACT12  	.equ	0xfa0108b0	; Action Definition Register 12
MCDS_MCXACT13  	.equ	0xfa0108b4	; Action Definition Register 13
MCDS_MCXACT14  	.equ	0xfa0108b8	; Action Definition Register 14
MCDS_MCXACT15  	.equ	0xfa0108bc	; Action Definition Register 15
MCDS_MCXACT16  	.equ	0xfa0108c0	; Action Definition Register 16
MCDS_MCXACT17  	.equ	0xfa0108c4	; Action Definition Register 17
MCDS_MCXACT18  	.equ	0xfa0108c8	; Action Definition Register 18
MCDS_MCXACT19  	.equ	0xfa0108cc	; Action Definition Register 19
MCDS_MCXACT2   	.equ	0xfa010888	; Action Definition Register 2
MCDS_MCXACT20  	.equ	0xfa0108d0	; Action Definition Register 20
MCDS_MCXACT21  	.equ	0xfa0108d4	; Action Definition Register 21
MCDS_MCXACT22  	.equ	0xfa0108d8	; Action Definition Register 22
MCDS_MCXACT23  	.equ	0xfa0108dc	; Action Definition Register 23
MCDS_MCXACT24  	.equ	0xfa0108e0	; Action Definition Register 24
MCDS_MCXACT25  	.equ	0xfa0108e4	; Action Definition Register 25
MCDS_MCXACT26  	.equ	0xfa0108e8	; Action Definition Register 26
MCDS_MCXACT27  	.equ	0xfa0108ec	; Action Definition Register 27
MCDS_MCXACT28  	.equ	0xfa0108f0	; Action Definition Register 28
MCDS_MCXACT29  	.equ	0xfa0108f4	; Action Definition Register 29
MCDS_MCXACT3   	.equ	0xfa01088c	; Action Definition Register 3
MCDS_MCXACT30  	.equ	0xfa0108f8	; Action Definition Register 30
MCDS_MCXACT31  	.equ	0xfa0108fc	; Action Definition Register 31
MCDS_MCXACT32  	.equ	0xfa010900	; Action Definition Register 32
MCDS_MCXACT33  	.equ	0xfa010904	; Action Definition Register 33
MCDS_MCXACT34  	.equ	0xfa010908	; Action Definition Register 34
MCDS_MCXACT35  	.equ	0xfa01090c	; Action Definition Register 35
MCDS_MCXACT36  	.equ	0xfa010910	; Action Definition Register 36
MCDS_MCXACT37  	.equ	0xfa010914	; Action Definition Register 37
MCDS_MCXACT38  	.equ	0xfa010918	; Action Definition Register 38
MCDS_MCXACT39  	.equ	0xfa01091c	; Action Definition Register 39
MCDS_MCXACT4   	.equ	0xfa010890	; Action Definition Register 4
MCDS_MCXACT40  	.equ	0xfa010920	; Action Definition Register 40
MCDS_MCXACT41  	.equ	0xfa010924	; Action Definition Register 41
MCDS_MCXACT42  	.equ	0xfa010928	; Action Definition Register 42
MCDS_MCXACT43  	.equ	0xfa01092c	; Action Definition Register 43
MCDS_MCXACT44  	.equ	0xfa010930	; Action Definition Register 44
MCDS_MCXACT45  	.equ	0xfa010934	; Action Definition Register 45
MCDS_MCXACT46  	.equ	0xfa010938	; Action Definition Register 46
MCDS_MCXACT47  	.equ	0xfa01093c	; Action Definition Register 47
MCDS_MCXACT48  	.equ	0xfa010940	; Action Definition Register 48
MCDS_MCXACT49  	.equ	0xfa010944	; Action Definition Register 49
MCDS_MCXACT5   	.equ	0xfa010894	; Action Definition Register 5
MCDS_MCXACT50  	.equ	0xfa010948	; Action Definition Register 50
MCDS_MCXACT51  	.equ	0xfa01094c	; Action Definition Register 51
MCDS_MCXACT52  	.equ	0xfa010950	; Action Definition Register 52
MCDS_MCXACT53  	.equ	0xfa010954	; Action Definition Register 53
MCDS_MCXACT54  	.equ	0xfa010958	; Action Definition Register 54
MCDS_MCXACT55  	.equ	0xfa01095c	; Action Definition Register 55
MCDS_MCXACT56  	.equ	0xfa010960	; Action Definition Register 56
MCDS_MCXACT57  	.equ	0xfa010964	; Action Definition Register 57
MCDS_MCXACT58  	.equ	0xfa010968	; Action Definition Register 58
MCDS_MCXACT59  	.equ	0xfa01096c	; Action Definition Register 59
MCDS_MCXACT6   	.equ	0xfa010898	; Action Definition Register 6
MCDS_MCXACT60  	.equ	0xfa010970	; Action Definition Register 60
MCDS_MCXACT61  	.equ	0xfa010974	; Action Definition Register 61
MCDS_MCXACT62  	.equ	0xfa010978	; Action Definition Register 62
MCDS_MCXACT63  	.equ	0xfa01097c	; Action Definition Register 63
MCDS_MCXACT64  	.equ	0xfa010980	; Action Definition Register 64
MCDS_MCXACT65  	.equ	0xfa010984	; Action Definition Register 65
MCDS_MCXACT66  	.equ	0xfa010988	; Action Definition Register 66
MCDS_MCXACT67  	.equ	0xfa01098c	; Action Definition Register 67
MCDS_MCXACT68  	.equ	0xfa010990	; Action Definition Register 68
MCDS_MCXACT69  	.equ	0xfa010994	; Action Definition Register 69
MCDS_MCXACT7   	.equ	0xfa01089c	; Action Definition Register 7
MCDS_MCXACT70  	.equ	0xfa010998	; Action Definition Register 70
MCDS_MCXACT71  	.equ	0xfa01099c	; Action Definition Register 71
MCDS_MCXACT8   	.equ	0xfa0108a0	; Action Definition Register 8
MCDS_MCXACT9   	.equ	0xfa0108a4	; Action Definition Register 9
MCDS_MCXCCL0   	.equ	0xfa010a00	; Counter Control Register
MCDS_MCXCCL1   	.equ	0xfa010a10	; Counter Control Register
MCDS_MCXCCL10  	.equ	0xfa010aa0	; Counter Control Register
MCDS_MCXCCL11  	.equ	0xfa010ab0	; Counter Control Register
MCDS_MCXCCL12  	.equ	0xfa010ac0	; Counter Control Register
MCDS_MCXCCL13  	.equ	0xfa010ad0	; Counter Control Register
MCDS_MCXCCL14  	.equ	0xfa010ae0	; Counter Control Register
MCDS_MCXCCL15  	.equ	0xfa010af0	; Counter Control Register
MCDS_MCXCCL16  	.equ	0xfa010b00	; Counter Control Register
MCDS_MCXCCL17  	.equ	0xfa010b10	; Counter Control Register
MCDS_MCXCCL18  	.equ	0xfa010b20	; Counter Control Register
MCDS_MCXCCL19  	.equ	0xfa010b30	; Counter Control Register
MCDS_MCXCCL2   	.equ	0xfa010a20	; Counter Control Register
MCDS_MCXCCL20  	.equ	0xfa010b40	; Counter Control Register
MCDS_MCXCCL21  	.equ	0xfa010b50	; Counter Control Register
MCDS_MCXCCL22  	.equ	0xfa010b60	; Counter Control Register
MCDS_MCXCCL23  	.equ	0xfa010b70	; Counter Control Register
MCDS_MCXCCL24  	.equ	0xfa010b80	; Counter Control Register
MCDS_MCXCCL25  	.equ	0xfa010b90	; Counter Control Register
MCDS_MCXCCL26  	.equ	0xfa010ba0	; Counter Control Register
MCDS_MCXCCL27  	.equ	0xfa010bb0	; Counter Control Register
MCDS_MCXCCL28  	.equ	0xfa010bc0	; Counter Control Register
MCDS_MCXCCL29  	.equ	0xfa010bd0	; Counter Control Register
MCDS_MCXCCL3   	.equ	0xfa010a30	; Counter Control Register
MCDS_MCXCCL30  	.equ	0xfa010be0	; Counter Control Register
MCDS_MCXCCL31  	.equ	0xfa010bf0	; Counter Control Register
MCDS_MCXCCL4   	.equ	0xfa010a40	; Counter Control Register
MCDS_MCXCCL5   	.equ	0xfa010a50	; Counter Control Register
MCDS_MCXCCL6   	.equ	0xfa010a60	; Counter Control Register
MCDS_MCXCCL7   	.equ	0xfa010a70	; Counter Control Register
MCDS_MCXCCL8   	.equ	0xfa010a80	; Counter Control Register
MCDS_MCXCCL9   	.equ	0xfa010a90	; Counter Control Register
MCDS_MCXCNT0   	.equ	0xfa010a08	; Current Count Register
MCDS_MCXCNT1   	.equ	0xfa010a18	; Current Count Register
MCDS_MCXCNT10  	.equ	0xfa010aa8	; Current Count Register
MCDS_MCXCNT11  	.equ	0xfa010ab8	; Current Count Register
MCDS_MCXCNT12  	.equ	0xfa010ac8	; Current Count Register
MCDS_MCXCNT13  	.equ	0xfa010ad8	; Current Count Register
MCDS_MCXCNT14  	.equ	0xfa010ae8	; Current Count Register
MCDS_MCXCNT15  	.equ	0xfa010af8	; Current Count Register
MCDS_MCXCNT16  	.equ	0xfa010b08	; Current Count Register
MCDS_MCXCNT17  	.equ	0xfa010b18	; Current Count Register
MCDS_MCXCNT18  	.equ	0xfa010b28	; Current Count Register
MCDS_MCXCNT19  	.equ	0xfa010b38	; Current Count Register
MCDS_MCXCNT2   	.equ	0xfa010a28	; Current Count Register
MCDS_MCXCNT20  	.equ	0xfa010b48	; Current Count Register
MCDS_MCXCNT21  	.equ	0xfa010b58	; Current Count Register
MCDS_MCXCNT22  	.equ	0xfa010b68	; Current Count Register
MCDS_MCXCNT23  	.equ	0xfa010b78	; Current Count Register
MCDS_MCXCNT24  	.equ	0xfa010b88	; Current Count Register
MCDS_MCXCNT25  	.equ	0xfa010b98	; Current Count Register
MCDS_MCXCNT26  	.equ	0xfa010ba8	; Current Count Register
MCDS_MCXCNT27  	.equ	0xfa010bb8	; Current Count Register
MCDS_MCXCNT28  	.equ	0xfa010bc8	; Current Count Register
MCDS_MCXCNT29  	.equ	0xfa010bd8	; Current Count Register
MCDS_MCXCNT3   	.equ	0xfa010a38	; Current Count Register
MCDS_MCXCNT30  	.equ	0xfa010be8	; Current Count Register
MCDS_MCXCNT31  	.equ	0xfa010bf8	; Current Count Register
MCDS_MCXCNT4   	.equ	0xfa010a48	; Current Count Register
MCDS_MCXCNT5   	.equ	0xfa010a58	; Current Count Register
MCDS_MCXCNT6   	.equ	0xfa010a68	; Current Count Register
MCDS_MCXCNT7   	.equ	0xfa010a78	; Current Count Register
MCDS_MCXCNT8   	.equ	0xfa010a88	; Current Count Register
MCDS_MCXCNT9   	.equ	0xfa010a98	; Current Count Register
MCDS_MCXEVT0   	.equ	0xfa010800	; Event Definition Register 0
MCDS_MCXEVT1   	.equ	0xfa010804	; Event Definition Register 1
MCDS_MCXEVT10  	.equ	0xfa010828	; Event Definition Register 10
MCDS_MCXEVT11  	.equ	0xfa01082c	; Event Definition Register 11
MCDS_MCXEVT12  	.equ	0xfa010830	; Event Definition Register 12
MCDS_MCXEVT13  	.equ	0xfa010834	; Event Definition Register 13
MCDS_MCXEVT14  	.equ	0xfa010838	; Event Definition Register 14
MCDS_MCXEVT15  	.equ	0xfa01083c	; Event Definition Register 15
MCDS_MCXEVT16  	.equ	0xfa010840	; Event Definition Register 16
MCDS_MCXEVT17  	.equ	0xfa010844	; Event Definition Register 17
MCDS_MCXEVT18  	.equ	0xfa010848	; Event Definition Register 18
MCDS_MCXEVT19  	.equ	0xfa01084c	; Event Definition Register 19
MCDS_MCXEVT2   	.equ	0xfa010808	; Event Definition Register 2
MCDS_MCXEVT20  	.equ	0xfa010850	; Event Definition Register 20
MCDS_MCXEVT21  	.equ	0xfa010854	; Event Definition Register 21
MCDS_MCXEVT22  	.equ	0xfa010858	; Event Definition Register 22
MCDS_MCXEVT23  	.equ	0xfa01085c	; Event Definition Register 23
MCDS_MCXEVT3   	.equ	0xfa01080c	; Event Definition Register 3
MCDS_MCXEVT4   	.equ	0xfa010810	; Event Definition Register 4
MCDS_MCXEVT5   	.equ	0xfa010814	; Event Definition Register 5
MCDS_MCXEVT6   	.equ	0xfa010818	; Event Definition Register 6
MCDS_MCXEVT7   	.equ	0xfa01081c	; Event Definition Register 7
MCDS_MCXEVT8   	.equ	0xfa010820	; Event Definition Register 8
MCDS_MCXEVT9   	.equ	0xfa010824	; Event Definition Register 9
MCDS_MCXLMT0   	.equ	0xfa010a04	; Counter Limit Register
MCDS_MCXLMT1   	.equ	0xfa010a14	; Counter Limit Register
MCDS_MCXLMT10  	.equ	0xfa010aa4	; Counter Limit Register
MCDS_MCXLMT11  	.equ	0xfa010ab4	; Counter Limit Register
MCDS_MCXLMT12  	.equ	0xfa010ac4	; Counter Limit Register
MCDS_MCXLMT13  	.equ	0xfa010ad4	; Counter Limit Register
MCDS_MCXLMT14  	.equ	0xfa010ae4	; Counter Limit Register
MCDS_MCXLMT15  	.equ	0xfa010af4	; Counter Limit Register
MCDS_MCXLMT16  	.equ	0xfa010b04	; Counter Limit Register
MCDS_MCXLMT17  	.equ	0xfa010b14	; Counter Limit Register
MCDS_MCXLMT18  	.equ	0xfa010b24	; Counter Limit Register
MCDS_MCXLMT19  	.equ	0xfa010b34	; Counter Limit Register
MCDS_MCXLMT2   	.equ	0xfa010a24	; Counter Limit Register
MCDS_MCXLMT20  	.equ	0xfa010b44	; Counter Limit Register
MCDS_MCXLMT21  	.equ	0xfa010b54	; Counter Limit Register
MCDS_MCXLMT22  	.equ	0xfa010b64	; Counter Limit Register
MCDS_MCXLMT23  	.equ	0xfa010b74	; Counter Limit Register
MCDS_MCXLMT24  	.equ	0xfa010b84	; Counter Limit Register
MCDS_MCXLMT25  	.equ	0xfa010b94	; Counter Limit Register
MCDS_MCXLMT26  	.equ	0xfa010ba4	; Counter Limit Register
MCDS_MCXLMT27  	.equ	0xfa010bb4	; Counter Limit Register
MCDS_MCXLMT28  	.equ	0xfa010bc4	; Counter Limit Register
MCDS_MCXLMT29  	.equ	0xfa010bd4	; Counter Limit Register
MCDS_MCXLMT3   	.equ	0xfa010a34	; Counter Limit Register
MCDS_MCXLMT30  	.equ	0xfa010be4	; Counter Limit Register
MCDS_MCXLMT31  	.equ	0xfa010bf4	; Counter Limit Register
MCDS_MCXLMT4   	.equ	0xfa010a44	; Counter Limit Register
MCDS_MCXLMT5   	.equ	0xfa010a54	; Counter Limit Register
MCDS_MCXLMT6   	.equ	0xfa010a64	; Counter Limit Register
MCDS_MCXLMT7   	.equ	0xfa010a74	; Counter Limit Register
MCDS_MCXLMT8   	.equ	0xfa010a84	; Counter Limit Register
MCDS_MCXLMT9   	.equ	0xfa010a94	; Counter Limit Register
MCDS_MUX       	.equ	0xfa010014	; MCDS Signal Source Control
MCDS_OCS       	.equ	0xfa010004	; OCDS Control and Status
MCDS_SESSIDH   	.equ	0xfa01001c	; Session ID High Register
MCDS_SESSIDL   	.equ	0xfa010018	; Session ID Low Register
MCDS_SPBACBND0 	.equ	0xfa016500	; Comparator Bound Register 0
MCDS_SPBACBND1 	.equ	0xfa016510	; Comparator Bound Register 1
MCDS_SPBACBND2 	.equ	0xfa016520	; Comparator Bound Register 2
MCDS_SPBACBND3 	.equ	0xfa016530	; Comparator Bound Register 3
MCDS_SPBACMSK0 	.equ	0xfa016508	; Comparator Mask Register 0
MCDS_SPBACMSK1 	.equ	0xfa016518	; Comparator Mask Register 1
MCDS_SPBACMSK2 	.equ	0xfa016528	; Comparator Mask Register 2
MCDS_SPBACMSK3 	.equ	0xfa016538	; Comparator Mask Register 3
MCDS_SPBACRNG0 	.equ	0xfa016504	; Comparator Range Register 0
MCDS_SPBACRNG1 	.equ	0xfa016514	; Comparator Range Register 1
MCDS_SPBACRNG2 	.equ	0xfa016524	; Comparator Range Register 2
MCDS_SPBACRNG3 	.equ	0xfa016534	; Comparator Range Register 3
MCDS_SPBACT0   	.equ	0xfa016880	; Action Definition Register 0
MCDS_SPBACT1   	.equ	0xfa016884	; Action Definition Register 1
MCDS_SPBACT10  	.equ	0xfa0168a8	; Action Definition Register 10
MCDS_SPBACT11  	.equ	0xfa0168ac	; Action Definition Register 11
MCDS_SPBACT12  	.equ	0xfa0168b0	; Action Definition Register 12
MCDS_SPBACT13  	.equ	0xfa0168b4	; Action Definition Register 13
MCDS_SPBACT14  	.equ	0xfa0168b8	; Action Definition Register 14
MCDS_SPBACT2   	.equ	0xfa016888	; Action Definition Register 2
MCDS_SPBACT3   	.equ	0xfa01688c	; Action Definition Register 3
MCDS_SPBACT4   	.equ	0xfa016890	; Action Definition Register 4
MCDS_SPBACT5   	.equ	0xfa016894	; Action Definition Register 5
MCDS_SPBACT6   	.equ	0xfa016898	; Action Definition Register 6
MCDS_SPBACT7   	.equ	0xfa01689c	; Action Definition Register 7
MCDS_SPBACT8   	.equ	0xfa0168a0	; Action Definition Register 8
MCDS_SPBACT9   	.equ	0xfa0168a4	; Action Definition Register 9
MCDS_SPBDCSTS  	.equ	0xfa016000	; Debug Status Register
MCDS_SPBEABND0 	.equ	0xfa016400	; Comparator Bound Register 0
MCDS_SPBEABND1 	.equ	0xfa016410	; Comparator Bound Register 1
MCDS_SPBEABND2 	.equ	0xfa016420	; Comparator Bound Register 2
MCDS_SPBEABND3 	.equ	0xfa016430	; Comparator Bound Register 3
MCDS_SPBEARNG0 	.equ	0xfa016404	; Comparator Range Register 0
MCDS_SPBEARNG1 	.equ	0xfa016414	; Comparator Range Register 1
MCDS_SPBEARNG2 	.equ	0xfa016424	; Comparator Range Register 2
MCDS_SPBEARNG3 	.equ	0xfa016434	; Comparator Range Register 3
MCDS_SPBEVT0   	.equ	0xfa016800	; Event Definition Register 0
MCDS_SPBEVT1   	.equ	0xfa016804	; Event Definition Register 1
MCDS_SPBEVT10  	.equ	0xfa016828	; Event Definition Register 10
MCDS_SPBEVT11  	.equ	0xfa01682c	; Event Definition Register 11
MCDS_SPBEVT12  	.equ	0xfa016830	; Event Definition Register 12
MCDS_SPBEVT13  	.equ	0xfa016834	; Event Definition Register 13
MCDS_SPBEVT14  	.equ	0xfa016838	; Event Definition Register 14
MCDS_SPBEVT15  	.equ	0xfa01683c	; Event Definition Register 15
MCDS_SPBEVT2   	.equ	0xfa016808	; Event Definition Register 2
MCDS_SPBEVT3   	.equ	0xfa01680c	; Event Definition Register 3
MCDS_SPBEVT4   	.equ	0xfa016810	; Event Definition Register 4
MCDS_SPBEVT5   	.equ	0xfa016814	; Event Definition Register 5
MCDS_SPBEVT6   	.equ	0xfa016818	; Event Definition Register 6
MCDS_SPBEVT7   	.equ	0xfa01681c	; Event Definition Register 7
MCDS_SPBEVT8   	.equ	0xfa016820	; Event Definition Register 8
MCDS_SPBEVT9   	.equ	0xfa016824	; Event Definition Register 9
MCDS_SPBWDBND0 	.equ	0xfa016480	; Comparator Bound Register 0
MCDS_SPBWDBND1 	.equ	0xfa016490	; Comparator Bound Register 1
MCDS_SPBWDBND2 	.equ	0xfa0164a0	; Comparator Bound Register 2
MCDS_SPBWDBND3 	.equ	0xfa0164b0	; Comparator Bound Register 3
MCDS_SPBWDMSK0 	.equ	0xfa016488	; Comparator Mask Register 0
MCDS_SPBWDMSK1 	.equ	0xfa016498	; Comparator Mask Register 1
MCDS_SPBWDMSK2 	.equ	0xfa0164a8	; Comparator Mask Register 2
MCDS_SPBWDMSK3 	.equ	0xfa0164b8	; Comparator Mask Register 3
MCDS_SPBWDRNG0 	.equ	0xfa016484	; Comparator Range Register 0
MCDS_SPBWDRNG1 	.equ	0xfa016494	; Comparator Range Register 1
MCDS_SPBWDRNG2 	.equ	0xfa0164a4	; Comparator Range Register 2
MCDS_SPBWDRNG3 	.equ	0xfa0164b4	; Comparator Range Register 3
MCDS_SPBWDSGN0 	.equ	0xfa01648c	; Comparator Sign Register 0
MCDS_SPBWDSGN1 	.equ	0xfa01649c	; Comparator Sign Register 1
MCDS_SPBWDSGN2 	.equ	0xfa0164ac	; Comparator Sign Register 2
MCDS_SPBWDSGN3 	.equ	0xfa0164bc	; Comparator Sign Register 3
MCDS_SRI1ACBND0	.equ	0xfa017500	; Comparator Bound Register 0
MCDS_SRI1ACBND1	.equ	0xfa017510	; Comparator Bound Register 1
MCDS_SRI1ACBND2	.equ	0xfa017520	; Comparator Bound Register 2
MCDS_SRI1ACBND3	.equ	0xfa017530	; Comparator Bound Register 3
MCDS_SRI1ACMSK0	.equ	0xfa017508	; Comparator Mask Register 0
MCDS_SRI1ACMSK1	.equ	0xfa017518	; Comparator Mask Register 1
MCDS_SRI1ACMSK2	.equ	0xfa017528	; Comparator Mask Register 2
MCDS_SRI1ACMSK3	.equ	0xfa017538	; Comparator Mask Register 3
MCDS_SRI1ACRNG0	.equ	0xfa017504	; Comparator Range Register 0
MCDS_SRI1ACRNG1	.equ	0xfa017514	; Comparator Range Register 1
MCDS_SRI1ACRNG2	.equ	0xfa017524	; Comparator Range Register 2
MCDS_SRI1ACRNG3	.equ	0xfa017534	; Comparator Range Register 3
MCDS_SRI1BALBND0	.equ	0xfa017210	; Lookup Table Base Register
MCDS_SRI1BALBND1	.equ	0xfa017220	; Lookup Table Base Register
MCDS_SRI1BALBND2	.equ	0xfa017230	; Lookup Table Base Register
MCDS_SRI1BALBND3	.equ	0xfa017240	; Lookup Table Base Register
MCDS_SRI1BALLUTA	.equ	0xfa017204	; Lookup Table Address Register
MCDS_SRI1BALLUTD	.equ	0xfa017200	; Lookup Table Data Register
MCDS_SRI1BALMAP0	.equ	0xfa017218	; Lookup Table Mapping Register
MCDS_SRI1BALMAP1	.equ	0xfa017228	; Lookup Table Mapping Register
MCDS_SRI1BALMAP2	.equ	0xfa017238	; Lookup Table Mapping Register
MCDS_SRI1BALMAP3	.equ	0xfa017248	; Lookup Table Mapping Register
MCDS_SRI1BALRNG0	.equ	0xfa017214	; Lookup Table Range Register
MCDS_SRI1BALRNG1	.equ	0xfa017224	; Lookup Table Range Register
MCDS_SRI1BALRNG2	.equ	0xfa017234	; Lookup Table Range Register
MCDS_SRI1BALRNG3	.equ	0xfa017244	; Lookup Table Range Register
MCDS_SRI1EABND0	.equ	0xfa017400	; Comparator Bound Register 0
MCDS_SRI1EABND1	.equ	0xfa017410	; Comparator Bound Register 1
MCDS_SRI1EABND2	.equ	0xfa017420	; Comparator Bound Register 2
MCDS_SRI1EABND3	.equ	0xfa017430	; Comparator Bound Register 3
MCDS_SRI1EARNG0	.equ	0xfa017404	; Comparator Range Register 0
MCDS_SRI1EARNG1	.equ	0xfa017414	; Comparator Range Register 1
MCDS_SRI1EARNG2	.equ	0xfa017424	; Comparator Range Register 2
MCDS_SRI1EARNG3	.equ	0xfa017434	; Comparator Range Register 3
MCDS_SRI1WDBND0	.equ	0xfa017480	; Comparator Bound Register 0
MCDS_SRI1WDBND1	.equ	0xfa0174a0	; Comparator Bound Register 1
MCDS_SRI1WDBND2	.equ	0xfa0174c0	; Comparator Bound Register 2
MCDS_SRI1WDBND3	.equ	0xfa0174e0	; Comparator Bound Register 3
MCDS_SRI1WDHBND0	.equ	0xfa017484	; Comparator Bound Register 0
MCDS_SRI1WDHBND1	.equ	0xfa0174a4	; Comparator Bound Register 1
MCDS_SRI1WDHBND2	.equ	0xfa0174c4	; Comparator Bound Register 2
MCDS_SRI1WDHBND3	.equ	0xfa0174e4	; Comparator Bound Register 3
MCDS_SRI1WDHMSK0	.equ	0xfa017494	; Comparator Mask Register 0
MCDS_SRI1WDHMSK1	.equ	0xfa0174b4	; Comparator Mask Register 1
MCDS_SRI1WDHMSK2	.equ	0xfa0174d4	; Comparator Mask Register 2
MCDS_SRI1WDHMSK3	.equ	0xfa0174f4	; Comparator Mask Register 3
MCDS_SRI1WDHRNG0	.equ	0xfa01748c	; Comparator Range Register 0
MCDS_SRI1WDHRNG1	.equ	0xfa0174ac	; Comparator Range Register 1
MCDS_SRI1WDHRNG2	.equ	0xfa0174cc	; Comparator Range Register 2
MCDS_SRI1WDHRNG3	.equ	0xfa0174ec	; Comparator Range Register 3
MCDS_SRI1WDMSK0	.equ	0xfa017490	; Comparator Mask Register 0
MCDS_SRI1WDMSK1	.equ	0xfa0174b0	; Comparator Mask Register 1
MCDS_SRI1WDMSK2	.equ	0xfa0174d0	; Comparator Mask Register 2
MCDS_SRI1WDMSK3	.equ	0xfa0174f0	; Comparator Mask Register 3
MCDS_SRI1WDRNG0	.equ	0xfa017488	; Comparator Range Register 0
MCDS_SRI1WDRNG1	.equ	0xfa0174a8	; Comparator Range Register 1
MCDS_SRI1WDRNG2	.equ	0xfa0174c8	; Comparator Range Register 2
MCDS_SRI1WDRNG3	.equ	0xfa0174e8	; Comparator Range Register 3
MCDS_SRI1WDSGN0	.equ	0xfa01749c	; Comparator Sign Register 0
MCDS_SRI1WDSGN1	.equ	0xfa0174bc	; Comparator Sign Register 1
MCDS_SRI1WDSGN2	.equ	0xfa0174dc	; Comparator Sign Register 2
MCDS_SRI1WDSGN3	.equ	0xfa0174fc	; Comparator Sign Register 3
MCDS_SRI2ACBND0	.equ	0xfa017700	; Comparator Bound Register 0
MCDS_SRI2ACBND1	.equ	0xfa017710	; Comparator Bound Register 1
MCDS_SRI2ACBND2	.equ	0xfa017720	; Comparator Bound Register 2
MCDS_SRI2ACBND3	.equ	0xfa017730	; Comparator Bound Register 3
MCDS_SRI2ACMSK0	.equ	0xfa017708	; Comparator Mask Register 0
MCDS_SRI2ACMSK1	.equ	0xfa017718	; Comparator Mask Register 1
MCDS_SRI2ACMSK2	.equ	0xfa017728	; Comparator Mask Register 2
MCDS_SRI2ACMSK3	.equ	0xfa017738	; Comparator Mask Register 3
MCDS_SRI2ACRNG0	.equ	0xfa017704	; Comparator Range Register 0
MCDS_SRI2ACRNG1	.equ	0xfa017714	; Comparator Range Register 1
MCDS_SRI2ACRNG2	.equ	0xfa017724	; Comparator Range Register 2
MCDS_SRI2ACRNG3	.equ	0xfa017734	; Comparator Range Register 3
MCDS_SRI2BALBND0	.equ	0xfa017310	; Lookup Table Base Register
MCDS_SRI2BALBND1	.equ	0xfa017320	; Lookup Table Base Register
MCDS_SRI2BALBND2	.equ	0xfa017330	; Lookup Table Base Register
MCDS_SRI2BALBND3	.equ	0xfa017340	; Lookup Table Base Register
MCDS_SRI2BALLUTA	.equ	0xfa017304	; Lookup Table Address Register
MCDS_SRI2BALLUTD	.equ	0xfa017300	; Lookup Table Data Register
MCDS_SRI2BALMAP0	.equ	0xfa017318	; Lookup Table Mapping Register
MCDS_SRI2BALMAP1	.equ	0xfa017328	; Lookup Table Mapping Register
MCDS_SRI2BALMAP2	.equ	0xfa017338	; Lookup Table Mapping Register
MCDS_SRI2BALMAP3	.equ	0xfa017348	; Lookup Table Mapping Register
MCDS_SRI2BALRNG0	.equ	0xfa017314	; Lookup Table Range Register
MCDS_SRI2BALRNG1	.equ	0xfa017324	; Lookup Table Range Register
MCDS_SRI2BALRNG2	.equ	0xfa017334	; Lookup Table Range Register
MCDS_SRI2BALRNG3	.equ	0xfa017344	; Lookup Table Range Register
MCDS_SRI2EABND0	.equ	0xfa017600	; Comparator Bound Register 0
MCDS_SRI2EABND1	.equ	0xfa017610	; Comparator Bound Register 1
MCDS_SRI2EABND2	.equ	0xfa017620	; Comparator Bound Register 2
MCDS_SRI2EABND3	.equ	0xfa017630	; Comparator Bound Register 3
MCDS_SRI2EARNG0	.equ	0xfa017604	; Comparator Range Register 0
MCDS_SRI2EARNG1	.equ	0xfa017614	; Comparator Range Register 1
MCDS_SRI2EARNG2	.equ	0xfa017624	; Comparator Range Register 2
MCDS_SRI2EARNG3	.equ	0xfa017634	; Comparator Range Register 3
MCDS_SRI2WDBND0	.equ	0xfa017680	; Comparator Bound Register 0
MCDS_SRI2WDBND1	.equ	0xfa0176a0	; Comparator Bound Register 1
MCDS_SRI2WDBND2	.equ	0xfa0176c0	; Comparator Bound Register 2
MCDS_SRI2WDBND3	.equ	0xfa0176e0	; Comparator Bound Register 3
MCDS_SRI2WDHBND0	.equ	0xfa017684	; Comparator Bound Register 0
MCDS_SRI2WDHBND1	.equ	0xfa0176a4	; Comparator Bound Register 1
MCDS_SRI2WDHBND2	.equ	0xfa0176c4	; Comparator Bound Register 2
MCDS_SRI2WDHBND3	.equ	0xfa0176e4	; Comparator Bound Register 3
MCDS_SRI2WDHMSK0	.equ	0xfa017694	; Comparator Mask Register 0
MCDS_SRI2WDHMSK1	.equ	0xfa0176b4	; Comparator Mask Register 1
MCDS_SRI2WDHMSK2	.equ	0xfa0176d4	; Comparator Mask Register 2
MCDS_SRI2WDHMSK3	.equ	0xfa0176f4	; Comparator Mask Register 3
MCDS_SRI2WDHRNG0	.equ	0xfa01768c	; Comparator Range Register 0
MCDS_SRI2WDHRNG1	.equ	0xfa0176ac	; Comparator Range Register 1
MCDS_SRI2WDHRNG2	.equ	0xfa0176cc	; Comparator Range Register 2
MCDS_SRI2WDHRNG3	.equ	0xfa0176ec	; Comparator Range Register 3
MCDS_SRI2WDMSK0	.equ	0xfa017690	; Comparator Mask Register 0
MCDS_SRI2WDMSK1	.equ	0xfa0176b0	; Comparator Mask Register 1
MCDS_SRI2WDMSK2	.equ	0xfa0176d0	; Comparator Mask Register 2
MCDS_SRI2WDMSK3	.equ	0xfa0176f0	; Comparator Mask Register 3
MCDS_SRI2WDRNG0	.equ	0xfa017688	; Comparator Range Register 0
MCDS_SRI2WDRNG1	.equ	0xfa0176a8	; Comparator Range Register 1
MCDS_SRI2WDRNG2	.equ	0xfa0176c8	; Comparator Range Register 2
MCDS_SRI2WDRNG3	.equ	0xfa0176e8	; Comparator Range Register 3
MCDS_SRI2WDSGN0	.equ	0xfa01769c	; Comparator Sign Register 0
MCDS_SRI2WDSGN1	.equ	0xfa0176bc	; Comparator Sign Register 1
MCDS_SRI2WDSGN2	.equ	0xfa0176dc	; Comparator Sign Register 2
MCDS_SRI2WDSGN3	.equ	0xfa0176fc	; Comparator Sign Register 3
MCDS_SRIACT0   	.equ	0xfa017880	; Action Definition Register 0
MCDS_SRIACT1   	.equ	0xfa017884	; Action Definition Register 1
MCDS_SRIACT10  	.equ	0xfa0178a8	; Action Definition Register 10
MCDS_SRIACT11  	.equ	0xfa0178ac	; Action Definition Register 11
MCDS_SRIACT12  	.equ	0xfa0178b0	; Action Definition Register 12
MCDS_SRIACT13  	.equ	0xfa0178b4	; Action Definition Register 13
MCDS_SRIACT14  	.equ	0xfa0178b8	; Action Definition Register 14
MCDS_SRIACT15  	.equ	0xfa0178bc	; Action Definition Register 15
MCDS_SRIACT16  	.equ	0xfa0178c0	; Action Definition Register 16
MCDS_SRIACT17  	.equ	0xfa0178c4	; Action Definition Register 17
MCDS_SRIACT18  	.equ	0xfa0178c8	; Action Definition Register 18
MCDS_SRIACT19  	.equ	0xfa0178cc	; Action Definition Register 19
MCDS_SRIACT2   	.equ	0xfa017888	; Action Definition Register 2
MCDS_SRIACT20  	.equ	0xfa0178d0	; Action Definition Register 20
MCDS_SRIACT21  	.equ	0xfa0178d4	; Action Definition Register 21
MCDS_SRIACT22  	.equ	0xfa0178d8	; Action Definition Register 22
MCDS_SRIACT23  	.equ	0xfa0178dc	; Action Definition Register 23
MCDS_SRIACT24  	.equ	0xfa0178e0	; Action Definition Register 24
MCDS_SRIACT25  	.equ	0xfa0178e4	; Action Definition Register 25
MCDS_SRIACT26  	.equ	0xfa0178e8	; Action Definition Register 26
MCDS_SRIACT3   	.equ	0xfa01788c	; Action Definition Register 3
MCDS_SRIACT4   	.equ	0xfa017890	; Action Definition Register 4
MCDS_SRIACT5   	.equ	0xfa017894	; Action Definition Register 5
MCDS_SRIACT6   	.equ	0xfa017898	; Action Definition Register 6
MCDS_SRIACT7   	.equ	0xfa01789c	; Action Definition Register 7
MCDS_SRIACT8   	.equ	0xfa0178a0	; Action Definition Register 8
MCDS_SRIACT9   	.equ	0xfa0178a4	; Action Definition Register 9
MCDS_SRIDCSTS  	.equ	0xfa017000	; Debug Status Register
MCDS_SRIEVT0   	.equ	0xfa017800	; Event Definition Register 0
MCDS_SRIEVT1   	.equ	0xfa017804	; Event Definition Register 1
MCDS_SRIEVT10  	.equ	0xfa017828	; Event Definition Register 10
MCDS_SRIEVT11  	.equ	0xfa01782c	; Event Definition Register 11
MCDS_SRIEVT12  	.equ	0xfa017830	; Event Definition Register 12
MCDS_SRIEVT13  	.equ	0xfa017834	; Event Definition Register 13
MCDS_SRIEVT14  	.equ	0xfa017838	; Event Definition Register 14
MCDS_SRIEVT15  	.equ	0xfa01783c	; Event Definition Register 15
MCDS_SRIEVT2   	.equ	0xfa017808	; Event Definition Register 2
MCDS_SRIEVT3   	.equ	0xfa01780c	; Event Definition Register 3
MCDS_SRIEVT4   	.equ	0xfa017810	; Event Definition Register 4
MCDS_SRIEVT5   	.equ	0xfa017814	; Event Definition Register 5
MCDS_SRIEVT6   	.equ	0xfa017818	; Event Definition Register 6
MCDS_SRIEVT7   	.equ	0xfa01781c	; Event Definition Register 7
MCDS_SRIEVT8   	.equ	0xfa017820	; Event Definition Register 8
MCDS_SRIEVT9   	.equ	0xfa017824	; Event Definition Register 9
MCDS_TCXACT0   	.equ	0xfa012880	; Action Definition Register 0
MCDS_TCXACT1   	.equ	0xfa012884	; Action Definition Register 1
MCDS_TCXACT10  	.equ	0xfa0128a8	; Action Definition Register 10
MCDS_TCXACT11  	.equ	0xfa0128ac	; Action Definition Register 11
MCDS_TCXACT12  	.equ	0xfa0128b0	; Action Definition Register 12
MCDS_TCXACT13  	.equ	0xfa0128b4	; Action Definition Register 13
MCDS_TCXACT14  	.equ	0xfa0128b8	; Action Definition Register 14
MCDS_TCXACT15  	.equ	0xfa0128bc	; Action Definition Register 15
MCDS_TCXACT16  	.equ	0xfa0128c0	; Action Definition Register 16
MCDS_TCXACT17  	.equ	0xfa0128c4	; Action Definition Register 17
MCDS_TCXACT18  	.equ	0xfa0128c8	; Action Definition Register 18
MCDS_TCXACT19  	.equ	0xfa0128cc	; Action Definition Register 19
MCDS_TCXACT2   	.equ	0xfa012888	; Action Definition Register 2
MCDS_TCXACT20  	.equ	0xfa0128d0	; Action Definition Register 20
MCDS_TCXACT21  	.equ	0xfa0128d4	; Action Definition Register 21
MCDS_TCXACT22  	.equ	0xfa0128d8	; Action Definition Register 22
MCDS_TCXACT3   	.equ	0xfa01288c	; Action Definition Register 3
MCDS_TCXACT4   	.equ	0xfa012890	; Action Definition Register 4
MCDS_TCXACT5   	.equ	0xfa012894	; Action Definition Register 5
MCDS_TCXACT6   	.equ	0xfa012898	; Action Definition Register 6
MCDS_TCXACT7   	.equ	0xfa01289c	; Action Definition Register 7
MCDS_TCXACT8   	.equ	0xfa0128a0	; Action Definition Register 8
MCDS_TCXACT9   	.equ	0xfa0128a4	; Action Definition Register 9
MCDS_TCXCFT    	.equ	0xfa01200c	; Compact Function Trace Register
MCDS_TCXCID    	.equ	0xfa012004	; Current Process ID
MCDS_TCXCIP    	.equ	0xfa012008	; Current Instruction Pointer
MCDS_TCXDCSTS  	.equ	0xfa012000	; Debug Status Register
MCDS_TCXEABND0 	.equ	0xfa012400	; Comparator Bound Register 0
MCDS_TCXEABND1 	.equ	0xfa012410	; Comparator Bound Register 1
MCDS_TCXEABND2 	.equ	0xfa012420	; Comparator Bound Register 2
MCDS_TCXEABND3 	.equ	0xfa012430	; Comparator Bound Register 3
MCDS_TCXEABND4 	.equ	0xfa012440	; Comparator Bound Register 4
MCDS_TCXEABND5 	.equ	0xfa012450	; Comparator Bound Register 5
MCDS_TCXEABND6 	.equ	0xfa012460	; Comparator Bound Register 6
MCDS_TCXEABND7 	.equ	0xfa012470	; Comparator Bound Register 7
MCDS_TCXEARNG0 	.equ	0xfa012404	; Comparator Range Register 0
MCDS_TCXEARNG1 	.equ	0xfa012414	; Comparator Range Register 1
MCDS_TCXEARNG2 	.equ	0xfa012424	; Comparator Range Register 2
MCDS_TCXEARNG3 	.equ	0xfa012434	; Comparator Range Register 3
MCDS_TCXEARNG4 	.equ	0xfa012444	; Comparator Range Register 4
MCDS_TCXEARNG5 	.equ	0xfa012454	; Comparator Range Register 5
MCDS_TCXEARNG6 	.equ	0xfa012464	; Comparator Range Register 6
MCDS_TCXEARNG7 	.equ	0xfa012474	; Comparator Range Register 7
MCDS_TCXEVT0   	.equ	0xfa012800	; Event Definition Register 0
MCDS_TCXEVT1   	.equ	0xfa012804	; Event Definition Register 1
MCDS_TCXEVT10  	.equ	0xfa012828	; Event Definition Register 10
MCDS_TCXEVT11  	.equ	0xfa01282c	; Event Definition Register 11
MCDS_TCXEVT12  	.equ	0xfa012830	; Event Definition Register 12
MCDS_TCXEVT13  	.equ	0xfa012834	; Event Definition Register 13
MCDS_TCXEVT14  	.equ	0xfa012838	; Event Definition Register 14
MCDS_TCXEVT15  	.equ	0xfa01283c	; Event Definition Register 15
MCDS_TCXEVT2   	.equ	0xfa012808	; Event Definition Register 2
MCDS_TCXEVT3   	.equ	0xfa01280c	; Event Definition Register 3
MCDS_TCXEVT4   	.equ	0xfa012810	; Event Definition Register 4
MCDS_TCXEVT5   	.equ	0xfa012814	; Event Definition Register 5
MCDS_TCXEVT6   	.equ	0xfa012818	; Event Definition Register 6
MCDS_TCXEVT7   	.equ	0xfa01281c	; Event Definition Register 7
MCDS_TCXEVT8   	.equ	0xfa012820	; Event Definition Register 8
MCDS_TCXEVT9   	.equ	0xfa012824	; Event Definition Register 9
MCDS_TCXIDBND0 	.equ	0xfa012c00	; Comparator Bound Register 0
MCDS_TCXIDBND1 	.equ	0xfa012c10	; Comparator Bound Register 1
MCDS_TCXIDMSK0 	.equ	0xfa012c08	; Comparator Mask Register 0
MCDS_TCXIDMSK1 	.equ	0xfa012c18	; Comparator Mask Register 1
MCDS_TCXIDRNG0 	.equ	0xfa012c04	; Comparator Range Register 0
MCDS_TCXIDRNG1 	.equ	0xfa012c14	; Comparator Range Register 1
MCDS_TCXIDSGN0 	.equ	0xfa012c0c	; Comparator Sign Register 0
MCDS_TCXIDSGN1 	.equ	0xfa012c1c	; Comparator Sign Register 1
MCDS_TCXIPBND0 	.equ	0xfa013000	; Comparator Bound Register 0
MCDS_TCXIPBND1 	.equ	0xfa013010	; Comparator Bound Register 1
MCDS_TCXIPBND2 	.equ	0xfa013020	; Comparator Bound Register 2
MCDS_TCXIPBND3 	.equ	0xfa013030	; Comparator Bound Register 3
MCDS_TCXIPBND4 	.equ	0xfa013040	; Comparator Bound Register 4
MCDS_TCXIPBND5 	.equ	0xfa013050	; Comparator Bound Register 5
MCDS_TCXIPRNG0 	.equ	0xfa013004	; Comparator Range Register 0
MCDS_TCXIPRNG1 	.equ	0xfa013014	; Comparator Range Register 1
MCDS_TCXIPRNG2 	.equ	0xfa013024	; Comparator Range Register 2
MCDS_TCXIPRNG3 	.equ	0xfa013034	; Comparator Range Register 3
MCDS_TCXIPRNG4 	.equ	0xfa013044	; Comparator Range Register 4
MCDS_TCXIPRNG5 	.equ	0xfa013054	; Comparator Range Register 5
MCDS_TCXPALBND0	.equ	0xfa012210	; Lookup Table Base Register
MCDS_TCXPALBND1	.equ	0xfa012220	; Lookup Table Base Register
MCDS_TCXPALBND2	.equ	0xfa012230	; Lookup Table Base Register
MCDS_TCXPALBND3	.equ	0xfa012240	; Lookup Table Base Register
MCDS_TCXPALLUTA	.equ	0xfa012204	; Lookup Table Address Register
MCDS_TCXPALLUTD	.equ	0xfa012200	; Lookup Table Data Register
MCDS_TCXPALMAP0	.equ	0xfa012218	; Lookup Table Mapping Register
MCDS_TCXPALMAP1	.equ	0xfa012228	; Lookup Table Mapping Register
MCDS_TCXPALMAP2	.equ	0xfa012238	; Lookup Table Mapping Register
MCDS_TCXPALMAP3	.equ	0xfa012248	; Lookup Table Mapping Register
MCDS_TCXPALRNG0	.equ	0xfa012214	; Lookup Table Range Register
MCDS_TCXPALRNG1	.equ	0xfa012224	; Lookup Table Range Register
MCDS_TCXPALRNG2	.equ	0xfa012234	; Lookup Table Range Register
MCDS_TCXPALRNG3	.equ	0xfa012244	; Lookup Table Range Register
MCDS_TCXWDBND0 	.equ	0xfa012480	; Comparator Bound Register 0
MCDS_TCXWDBND1 	.equ	0xfa0124a0	; Comparator Bound Register 1
MCDS_TCXWDBND2 	.equ	0xfa0124c0	; Comparator Bound Register 2
MCDS_TCXWDBND3 	.equ	0xfa0124e0	; Comparator Bound Register 3
MCDS_TCXWDHBND0	.equ	0xfa012484	; Comparator Bound Register 0
MCDS_TCXWDHBND1	.equ	0xfa0124a4	; Comparator Bound Register 1
MCDS_TCXWDHBND2	.equ	0xfa0124c4	; Comparator Bound Register 2
MCDS_TCXWDHBND3	.equ	0xfa0124e4	; Comparator Bound Register 3
MCDS_TCXWDHMSK0	.equ	0xfa012494	; Comparator Mask Register 0
MCDS_TCXWDHMSK1	.equ	0xfa0124b4	; Comparator Mask Register 1
MCDS_TCXWDHMSK2	.equ	0xfa0124d4	; Comparator Mask Register 2
MCDS_TCXWDHMSK3	.equ	0xfa0124f4	; Comparator Mask Register 3
MCDS_TCXWDHRNG0	.equ	0xfa01248c	; Comparator Range Register 0
MCDS_TCXWDHRNG1	.equ	0xfa0124ac	; Comparator Range Register 1
MCDS_TCXWDHRNG2	.equ	0xfa0124cc	; Comparator Range Register 2
MCDS_TCXWDHRNG3	.equ	0xfa0124ec	; Comparator Range Register 3
MCDS_TCXWDMSK0 	.equ	0xfa012490	; Comparator Mask Register 0
MCDS_TCXWDMSK1 	.equ	0xfa0124b0	; Comparator Mask Register 1
MCDS_TCXWDMSK2 	.equ	0xfa0124d0	; Comparator Mask Register 2
MCDS_TCXWDMSK3 	.equ	0xfa0124f0	; Comparator Mask Register 3
MCDS_TCXWDRNG0 	.equ	0xfa012488	; Comparator Range Register 0
MCDS_TCXWDRNG1 	.equ	0xfa0124a8	; Comparator Range Register 1
MCDS_TCXWDRNG2 	.equ	0xfa0124c8	; Comparator Range Register 2
MCDS_TCXWDRNG3 	.equ	0xfa0124e8	; Comparator Range Register 3
MCDS_TCXWDSGN0 	.equ	0xfa01249c	; Comparator Sign Register 0
MCDS_TCXWDSGN1 	.equ	0xfa0124bc	; Comparator Sign Register 1
MCDS_TCXWDSGN2 	.equ	0xfa0124dc	; Comparator Sign Register 2
MCDS_TCXWDSGN3 	.equ	0xfa0124fc	; Comparator Sign Register 3
MCDS_TCYACT0   	.equ	0xfa014880	; Action Definition Register 0
MCDS_TCYACT1   	.equ	0xfa014884	; Action Definition Register 1
MCDS_TCYACT10  	.equ	0xfa0148a8	; Action Definition Register 10
MCDS_TCYACT11  	.equ	0xfa0148ac	; Action Definition Register 11
MCDS_TCYACT12  	.equ	0xfa0148b0	; Action Definition Register 12
MCDS_TCYACT13  	.equ	0xfa0148b4	; Action Definition Register 13
MCDS_TCYACT14  	.equ	0xfa0148b8	; Action Definition Register 14
MCDS_TCYACT15  	.equ	0xfa0148bc	; Action Definition Register 15
MCDS_TCYACT16  	.equ	0xfa0148c0	; Action Definition Register 16
MCDS_TCYACT17  	.equ	0xfa0148c4	; Action Definition Register 17
MCDS_TCYACT18  	.equ	0xfa0148c8	; Action Definition Register 18
MCDS_TCYACT19  	.equ	0xfa0148cc	; Action Definition Register 19
MCDS_TCYACT2   	.equ	0xfa014888	; Action Definition Register 2
MCDS_TCYACT20  	.equ	0xfa0148d0	; Action Definition Register 20
MCDS_TCYACT21  	.equ	0xfa0148d4	; Action Definition Register 21
MCDS_TCYACT22  	.equ	0xfa0148d8	; Action Definition Register 22
MCDS_TCYACT3   	.equ	0xfa01488c	; Action Definition Register 3
MCDS_TCYACT4   	.equ	0xfa014890	; Action Definition Register 4
MCDS_TCYACT5   	.equ	0xfa014894	; Action Definition Register 5
MCDS_TCYACT6   	.equ	0xfa014898	; Action Definition Register 6
MCDS_TCYACT7   	.equ	0xfa01489c	; Action Definition Register 7
MCDS_TCYACT8   	.equ	0xfa0148a0	; Action Definition Register 8
MCDS_TCYACT9   	.equ	0xfa0148a4	; Action Definition Register 9
MCDS_TCYCFT    	.equ	0xfa01400c	; Compact Function Trace Register
MCDS_TCYCID    	.equ	0xfa014004	; Current Process ID
MCDS_TCYCIP    	.equ	0xfa014008	; Current Instruction Pointer
MCDS_TCYDCSTS  	.equ	0xfa014000	; Debug Status Register
MCDS_TCYEABND0 	.equ	0xfa014400	; Comparator Bound Register 0
MCDS_TCYEABND1 	.equ	0xfa014410	; Comparator Bound Register 1
MCDS_TCYEABND2 	.equ	0xfa014420	; Comparator Bound Register 2
MCDS_TCYEABND3 	.equ	0xfa014430	; Comparator Bound Register 3
MCDS_TCYEABND4 	.equ	0xfa014440	; Comparator Bound Register 4
MCDS_TCYEABND5 	.equ	0xfa014450	; Comparator Bound Register 5
MCDS_TCYEABND6 	.equ	0xfa014460	; Comparator Bound Register 6
MCDS_TCYEABND7 	.equ	0xfa014470	; Comparator Bound Register 7
MCDS_TCYEARNG0 	.equ	0xfa014404	; Comparator Range Register 0
MCDS_TCYEARNG1 	.equ	0xfa014414	; Comparator Range Register 1
MCDS_TCYEARNG2 	.equ	0xfa014424	; Comparator Range Register 2
MCDS_TCYEARNG3 	.equ	0xfa014434	; Comparator Range Register 3
MCDS_TCYEARNG4 	.equ	0xfa014444	; Comparator Range Register 4
MCDS_TCYEARNG5 	.equ	0xfa014454	; Comparator Range Register 5
MCDS_TCYEARNG6 	.equ	0xfa014464	; Comparator Range Register 6
MCDS_TCYEARNG7 	.equ	0xfa014474	; Comparator Range Register 7
MCDS_TCYEVT0   	.equ	0xfa014800	; Event Definition Register 0
MCDS_TCYEVT1   	.equ	0xfa014804	; Event Definition Register 1
MCDS_TCYEVT10  	.equ	0xfa014828	; Event Definition Register 10
MCDS_TCYEVT11  	.equ	0xfa01482c	; Event Definition Register 11
MCDS_TCYEVT12  	.equ	0xfa014830	; Event Definition Register 12
MCDS_TCYEVT13  	.equ	0xfa014834	; Event Definition Register 13
MCDS_TCYEVT14  	.equ	0xfa014838	; Event Definition Register 14
MCDS_TCYEVT15  	.equ	0xfa01483c	; Event Definition Register 15
MCDS_TCYEVT2   	.equ	0xfa014808	; Event Definition Register 2
MCDS_TCYEVT3   	.equ	0xfa01480c	; Event Definition Register 3
MCDS_TCYEVT4   	.equ	0xfa014810	; Event Definition Register 4
MCDS_TCYEVT5   	.equ	0xfa014814	; Event Definition Register 5
MCDS_TCYEVT6   	.equ	0xfa014818	; Event Definition Register 6
MCDS_TCYEVT7   	.equ	0xfa01481c	; Event Definition Register 7
MCDS_TCYEVT8   	.equ	0xfa014820	; Event Definition Register 8
MCDS_TCYEVT9   	.equ	0xfa014824	; Event Definition Register 9
MCDS_TCYIDBND0 	.equ	0xfa014c00	; Comparator Bound Register 0
MCDS_TCYIDBND1 	.equ	0xfa014c10	; Comparator Bound Register 1
MCDS_TCYIDMSK0 	.equ	0xfa014c08	; Comparator Mask Register 0
MCDS_TCYIDMSK1 	.equ	0xfa014c18	; Comparator Mask Register 1
MCDS_TCYIDRNG0 	.equ	0xfa014c04	; Comparator Range Register 0
MCDS_TCYIDRNG1 	.equ	0xfa014c14	; Comparator Range Register 1
MCDS_TCYIDSGN0 	.equ	0xfa014c0c	; Comparator Sign Register 0
MCDS_TCYIDSGN1 	.equ	0xfa014c1c	; Comparator Sign Register 1
MCDS_TCYIPBND0 	.equ	0xfa015000	; Comparator Bound Register 0
MCDS_TCYIPBND1 	.equ	0xfa015010	; Comparator Bound Register 1
MCDS_TCYIPBND2 	.equ	0xfa015020	; Comparator Bound Register 2
MCDS_TCYIPBND3 	.equ	0xfa015030	; Comparator Bound Register 3
MCDS_TCYIPBND4 	.equ	0xfa015040	; Comparator Bound Register 4
MCDS_TCYIPBND5 	.equ	0xfa015050	; Comparator Bound Register 5
MCDS_TCYIPRNG0 	.equ	0xfa015004	; Comparator Range Register 0
MCDS_TCYIPRNG1 	.equ	0xfa015014	; Comparator Range Register 1
MCDS_TCYIPRNG2 	.equ	0xfa015024	; Comparator Range Register 2
MCDS_TCYIPRNG3 	.equ	0xfa015034	; Comparator Range Register 3
MCDS_TCYIPRNG4 	.equ	0xfa015044	; Comparator Range Register 4
MCDS_TCYIPRNG5 	.equ	0xfa015054	; Comparator Range Register 5
MCDS_TCYPALBND0	.equ	0xfa014210	; Lookup Table Base Register
MCDS_TCYPALBND1	.equ	0xfa014220	; Lookup Table Base Register
MCDS_TCYPALBND2	.equ	0xfa014230	; Lookup Table Base Register
MCDS_TCYPALBND3	.equ	0xfa014240	; Lookup Table Base Register
MCDS_TCYPALLUTA	.equ	0xfa014204	; Lookup Table Address Register
MCDS_TCYPALLUTD	.equ	0xfa014200	; Lookup Table Data Register
MCDS_TCYPALMAP0	.equ	0xfa014218	; Lookup Table Mapping Register
MCDS_TCYPALMAP1	.equ	0xfa014228	; Lookup Table Mapping Register
MCDS_TCYPALMAP2	.equ	0xfa014238	; Lookup Table Mapping Register
MCDS_TCYPALMAP3	.equ	0xfa014248	; Lookup Table Mapping Register
MCDS_TCYPALRNG0	.equ	0xfa014214	; Lookup Table Range Register
MCDS_TCYPALRNG1	.equ	0xfa014224	; Lookup Table Range Register
MCDS_TCYPALRNG2	.equ	0xfa014234	; Lookup Table Range Register
MCDS_TCYPALRNG3	.equ	0xfa014244	; Lookup Table Range Register
MCDS_TCYWDBND0 	.equ	0xfa014480	; Comparator Bound Register 0
MCDS_TCYWDBND1 	.equ	0xfa0144a0	; Comparator Bound Register 1
MCDS_TCYWDBND2 	.equ	0xfa0144c0	; Comparator Bound Register 2
MCDS_TCYWDBND3 	.equ	0xfa0144e0	; Comparator Bound Register 3
MCDS_TCYWDHBND0	.equ	0xfa014484	; Comparator Bound Register 0
MCDS_TCYWDHBND1	.equ	0xfa0144a4	; Comparator Bound Register 1
MCDS_TCYWDHBND2	.equ	0xfa0144c4	; Comparator Bound Register 2
MCDS_TCYWDHBND3	.equ	0xfa0144e4	; Comparator Bound Register 3
MCDS_TCYWDHMSK0	.equ	0xfa014494	; Comparator Mask Register 0
MCDS_TCYWDHMSK1	.equ	0xfa0144b4	; Comparator Mask Register 1
MCDS_TCYWDHMSK2	.equ	0xfa0144d4	; Comparator Mask Register 2
MCDS_TCYWDHMSK3	.equ	0xfa0144f4	; Comparator Mask Register 3
MCDS_TCYWDHRNG0	.equ	0xfa01448c	; Comparator Range Register 0
MCDS_TCYWDHRNG1	.equ	0xfa0144ac	; Comparator Range Register 1
MCDS_TCYWDHRNG2	.equ	0xfa0144cc	; Comparator Range Register 2
MCDS_TCYWDHRNG3	.equ	0xfa0144ec	; Comparator Range Register 3
MCDS_TCYWDMSK0 	.equ	0xfa014490	; Comparator Mask Register 0
MCDS_TCYWDMSK1 	.equ	0xfa0144b0	; Comparator Mask Register 1
MCDS_TCYWDMSK2 	.equ	0xfa0144d0	; Comparator Mask Register 2
MCDS_TCYWDMSK3 	.equ	0xfa0144f0	; Comparator Mask Register 3
MCDS_TCYWDRNG0 	.equ	0xfa014488	; Comparator Range Register 0
MCDS_TCYWDRNG1 	.equ	0xfa0144a8	; Comparator Range Register 1
MCDS_TCYWDRNG2 	.equ	0xfa0144c8	; Comparator Range Register 2
MCDS_TCYWDRNG3 	.equ	0xfa0144e8	; Comparator Range Register 3
MCDS_TCYWDSGN0 	.equ	0xfa01449c	; Comparator Sign Register 0
MCDS_TCYWDSGN1 	.equ	0xfa0144bc	; Comparator Sign Register 1
MCDS_TCYWDSGN2 	.equ	0xfa0144dc	; Comparator Sign Register 2
MCDS_TCYWDSGN3 	.equ	0xfa0144fc	; Comparator Sign Register 3
MCDS_TSUEMUCNT 	.equ	0xfa010408	; Clock Counter Register
MCDS_TSUPRSCL  	.equ	0xfa010404	; Clock Prescaler Register
MCDS_TSUREFCNT 	.equ	0xfa010400	; Clock Counter Register
AGBT_ACCEN0    	.equ	0xfa0010fc	; Access Enable Register 0
AGBT_ACCEN1    	.equ	0xfa0010f8	; Access Enable Register 1
AGBT_CLC       	.equ	0xfa001000	; Clock Control Register
AGBT_DFT1      	.equ	0xfa001050	; Design For Test Register 1
AGBT_DFT2      	.equ	0xfa001054	; Design For Test Register 2
AGBT_DFT3      	.equ	0xfa001058	; Design For Test Register 3
AGBT_DFT4      	.equ	0xfa00105c	; Design For Test Register 4
AGBT_DFT5      	.equ	0xfa001060	; Design For Test Register 5
AGBT_DFT6      	.equ	0xfa001064	; Design For Test Register 6
AGBT_FBFLV     	.equ	0xfa001020	; FIFO Block Fill Level
AGBT_FCTRL     	.equ	0xfa001018	; FIFO Control Register
AGBT_ID        	.equ	0xfa001008	; Module Identification Register
AGBT_IRE       	.equ	0xfa001028	; Interrupt enable register
AGBT_IRS       	.equ	0xfa001024	; Interrupt Status Register
AGBT_KRST0     	.equ	0xfa0010f4	; Kernel Reset Register 0
AGBT_KRST1     	.equ	0xfa0010f0	; Kernel Reset Register 1
AGBT_KRSTCLR   	.equ	0xfa0010ec	; Kernel Reset Status Clear Register
AGBT_PACR1     	.equ	0xfa001038	; PLL analog part, Control Register 1
AGBT_PACR2     	.equ	0xfa00103c	; PLL analog part, Control Register 2
AGBT_PDCR1     	.equ	0xfa001040	; PLL digital part, Control Register 1
AGBT_PDST1     	.equ	0xfa00104c	; PLL digital part, status Register 1
AGBT_PYCR1     	.equ	0xfa001030	; Physical layer Control Register 1
AGBT_PYCR2     	.equ	0xfa001034	; Physical layer Control Register 2
AGBT_TACU      	.equ	0xfa00101c	; Trace Auto Channel UP
AGBT_TCR       	.equ	0xfa001010	; Trace Control Register
AGBT_TPAC1     	.equ	0xfa001068	; Test Power analog Control Register 1
AGBT_TPDC1     	.equ	0xfa00106c	; Test PLL digital Control Register 1
AGBT_TPDC2     	.equ	0xfa001070	; Test PLL Digital Control Register 2
AGBT_TPDC3     	.equ	0xfa001074	; Test PLL Digital Control Register3
AGBT_TPDS1     	.equ	0xfa001078	; Test PLL Digital Status Register 1
AGBT_TPDS2     	.equ	0xfa00107c	; Test PLL Digital Status Register 2
AGBT_TSR       	.equ	0xfa001014	; Trace Status Register
	.endif ; !@DEF('_REGTC39X_DEF')
