\hypertarget{at91rm9200__emac_8h}{}\section{bsps/arm/csb337/include/at91rm9200\+\_\+emac.h File Reference}
\label{at91rm9200__emac_8h}\index{bsps/arm/csb337/include/at91rm9200\_emac.h@{bsps/arm/csb337/include/at91rm9200\_emac.h}}


Atmel A\+T91\+R\+M9200 E\+M\+AC Register definitions.  


{\ttfamily \#include $<$bits.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a170cf2d873ac725273c8fb143fafabd4}\label{at91rm9200__emac_8h_a170cf2d873ac725273c8fb143fafabd4}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+TL}~0x00          /$\ast$ Network Control Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a6ce0e3f351e3ac8f1eb5f35af3b40d9a}\label{at91rm9200__emac_8h_a6ce0e3f351e3ac8f1eb5f35af3b40d9a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+FG}~0x04          /$\ast$ Network Configuration Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aec9d405d4e2548c125f3c4405033ad67}\label{at91rm9200__emac_8h_aec9d405d4e2548c125f3c4405033ad67}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+SR}~0x08          /$\ast$ Network Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a1c1e6868504bb117196a978516f7ad6b}\label{at91rm9200__emac_8h_a1c1e6868504bb117196a978516f7ad6b}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+AR}~0x0\+C          /$\ast$ Transmit Address Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7f5b41bfbc8557f22c22dcd9cae7c5af}\label{at91rm9200__emac_8h_a7f5b41bfbc8557f22c22dcd9cae7c5af}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+CR}~0x10          /$\ast$ Transmit Control Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a018b6d5a56f5288b155f03f9614bc0ea}\label{at91rm9200__emac_8h_a018b6d5a56f5288b155f03f9614bc0ea}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+SR}~0x14          /$\ast$ Transmit Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8cd087d097ebce1cdac58c04d69d6fe7}\label{at91rm9200__emac_8h_a8cd087d097ebce1cdac58c04d69d6fe7}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+B\+QP}~0x18          /$\ast$ Receive Buffer Queue Pointer $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a9b67c87744f4cbcfb453895faa342f2c}\label{at91rm9200__emac_8h_a9b67c87744f4cbcfb453895faa342f2c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+SR}~0x20          /$\ast$ Receive Status Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7f2015eec476e55cebcf7a1629071bfd}\label{at91rm9200__emac_8h_a7f2015eec476e55cebcf7a1629071bfd}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+SR}~0x24          /$\ast$ Interrupt Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3c18ef69a8cf2eccb6c005edff7409cd}\label{at91rm9200__emac_8h_a3c18ef69a8cf2eccb6c005edff7409cd}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+ER}~0x28          /$\ast$ Interrupt Enable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a51c4d668d1e91b17e947ffb95b938256}\label{at91rm9200__emac_8h_a51c4d668d1e91b17e947ffb95b938256}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+DR}~0x2\+C          /$\ast$ Interrupt Disable Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a2aaff95ad744632ee60684a7cb7b302d}\label{at91rm9200__emac_8h_a2aaff95ad744632ee60684a7cb7b302d}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+MR}~0x30          /$\ast$ Interrupt Mask Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a38a80fc41435d8a92627b1c1819634bc}\label{at91rm9200__emac_8h_a38a80fc41435d8a92627b1c1819634bc}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+AN}~0x34          /$\ast$ P\+H\+Y Maintenance Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a75798380382043ed4fa941803b487d16}\label{at91rm9200__emac_8h_a75798380382043ed4fa941803b487d16}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+F\+RA}~0x40          /$\ast$ Frames Transmitted O\+K Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ad79ee48d3eec168bd99bf85eb4a2c936}\label{at91rm9200__emac_8h_ad79ee48d3eec168bd99bf85eb4a2c936}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+C\+OL}~0x44          /$\ast$ Single Collision Frame Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a1e1a88bddaff31878c3ab6b8283bc27d}\label{at91rm9200__emac_8h_a1e1a88bddaff31878c3ab6b8283bc27d}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+C\+OL}~0x48          /$\ast$ Multiple Collision Frame Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0fc804b5c95346930fdc5188db0700f9}\label{at91rm9200__emac_8h_a0fc804b5c95346930fdc5188db0700f9}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+OK}~0x4\+C          /$\ast$ Frames Received O\+K Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0333a5a1ee88b726e0068ac7e631d941}\label{at91rm9200__emac_8h_a0333a5a1ee88b726e0068ac7e631d941}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+E\+QE}~0x50          /$\ast$ Frame Check Sequence Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0daa9b748559056d49718bb4910e7649}\label{at91rm9200__emac_8h_a0daa9b748559056d49718bb4910e7649}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+A\+LE}~0x54          /$\ast$ Alignment Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_af9aa36a1a881373d5ccb2f234bd6d1e3}\label{at91rm9200__emac_8h_af9aa36a1a881373d5ccb2f234bd6d1e3}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+D\+TE}~0x58          /$\ast$ Deferred Transmission Frame Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a06915ff3f0e80e38cc8d92f814d6759f}\label{at91rm9200__emac_8h_a06915ff3f0e80e38cc8d92f814d6759f}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+L\+C\+OL}~0x5\+C          /$\ast$ Late Collision Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ab09d4197b2882531151d64bcf318238a}\label{at91rm9200__emac_8h_ab09d4197b2882531151d64bcf318238a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+E\+C\+OL}~0x60          /$\ast$ Excessive Collision Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aec7187645b2891cc797c9ac2b4d3e52a}\label{at91rm9200__emac_8h_aec7187645b2891cc797c9ac2b4d3e52a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+SE}~0x64          /$\ast$ Carrier Sense Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a5159c5602a2853cd7cb4aac88f6a6ac5}\label{at91rm9200__emac_8h_a5159c5602a2853cd7cb4aac88f6a6ac5}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+UE}~0x68          /$\ast$ Transmit Underrun Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a6244bc078a2e3ca809c3f1dd790c8b1e}\label{at91rm9200__emac_8h_a6244bc078a2e3ca809c3f1dd790c8b1e}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+DE}~0x6\+C          /$\ast$ Code Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_afab85149e6e584aacd4a34d5a301fed6}\label{at91rm9200__emac_8h_afab85149e6e584aacd4a34d5a301fed6}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+E\+LR}~0x70          /$\ast$ Excessive Length Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ae9100c95bd1e5713f98b3a1ab3787058}\label{at91rm9200__emac_8h_ae9100c95bd1e5713f98b3a1ab3787058}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+JB}~0x74          /$\ast$ Receive Jabber Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a53b256ff3fdbbf65e6f6efe54e81335a}\label{at91rm9200__emac_8h_a53b256ff3fdbbf65e6f6efe54e81335a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+U\+SF}~0x78          /$\ast$ Undersize Frame Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0d9bc6208dac7db3c3ac4c57dc310f4b}\label{at91rm9200__emac_8h_a0d9bc6208dac7db3c3ac4c57dc310f4b}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+Q\+EE}~0x7\+C          /$\ast$ S\+Q\+E Test Error Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a70bea9ed0f4924e36d066da3493af8da}\label{at91rm9200__emac_8h_a70bea9ed0f4924e36d066da3493af8da}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+D\+R\+FC}~0x80          /$\ast$ Discarded R\+X Frame Register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8347717405af7244dc13202df3352d82}\label{at91rm9200__emac_8h_a8347717405af7244dc13202df3352d82}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+H\+SH}~0x90          /$\ast$ Hash Address High\mbox{[}63\+:32\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a60c1a658f65045dbac9468caf878ce6f}\label{at91rm9200__emac_8h_a60c1a658f65045dbac9468caf878ce6f}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+H\+SL}~0x94          /$\ast$ Hash Address Low\mbox{[}31\+:0\mbox{]} $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8bbccf460ce309ab87bb16bdd54fce1d}\label{at91rm9200__emac_8h_a8bbccf460ce309ab87bb16bdd54fce1d}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A1L}~0x98          /$\ast$ Specific Addr 1 Low, First 4 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3800a621fca5324a32c88b7764bfabcf}\label{at91rm9200__emac_8h_a3800a621fca5324a32c88b7764bfabcf}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A1H}~0x9\+C          /$\ast$ Specific Addr 1 High, Last 2 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a18a41a0b99621f461a68dec098d96e69}\label{at91rm9200__emac_8h_a18a41a0b99621f461a68dec098d96e69}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A2L}~0x\+A0          /$\ast$ Specific Addr 2 Low, First 4 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a93cc2dddf38bd639924cb55010b7680f}\label{at91rm9200__emac_8h_a93cc2dddf38bd639924cb55010b7680f}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A2H}~0x\+A4          /$\ast$ Specific Addr 2 High, Last 2 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a4d8e534ec1f6276014cc927caf04d20c}\label{at91rm9200__emac_8h_a4d8e534ec1f6276014cc927caf04d20c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A3L}~0x\+A8          /$\ast$ Specific Addr 3 Low, First 4 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a5b18d7e943b1475627579d4fcf80d964}\label{at91rm9200__emac_8h_a5b18d7e943b1475627579d4fcf80d964}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A3H}~0x\+A\+C          /$\ast$ Specific Addr 3 High, Last 2 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a41d61bf39d7147d943a18f6667ecbaa2}\label{at91rm9200__emac_8h_a41d61bf39d7147d943a18f6667ecbaa2}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A4L}~0x\+B0          /$\ast$ Specific Addr 4 Low, First 4 bytes $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3b0fdda2888b74952d3a76d3ce58e113}\label{at91rm9200__emac_8h_a3b0fdda2888b74952d3a76d3ce58e113}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+S\+A4H}~0x\+B4          /$\ast$ Specific Addr 4 High, Last 2 bytesr $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a41dff1db1a3bf3ba148c3b0606dde188}\label{at91rm9200__emac_8h_a41dff1db1a3bf3ba148c3b0606dde188}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+LB}~B\+I\+T0          /$\ast$ 1 = Set Loopback output signal $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ad553c8bc0e9fd0b6267d71d59d90df07}\label{at91rm9200__emac_8h_ad553c8bc0e9fd0b6267d71d59d90df07}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+L\+BL}~B\+I\+T1          /$\ast$ 1 = Loopback local.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0a6823c11ab4fe3f56f32fcec44f7c4c}\label{at91rm9200__emac_8h_a0a6823c11ab4fe3f56f32fcec44f7c4c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+RE}~B\+I\+T2          /$\ast$ 1 = Receive enable.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a02343c30b692a78ccf3adc8fa85317c0}\label{at91rm9200__emac_8h_a02343c30b692a78ccf3adc8fa85317c0}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+TE}~B\+I\+T3          /$\ast$ 1 = Transmit enable.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a43f7fb558a265826c1488de45ce66d23}\label{at91rm9200__emac_8h_a43f7fb558a265826c1488de45ce66d23}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+M\+PE}~B\+I\+T4          /$\ast$ 1 = Management port enable.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a9972b07dc07839ae37ff1ddab26210fb}\label{at91rm9200__emac_8h_a9972b07dc07839ae37ff1ddab26210fb}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+C\+SR}~B\+I\+T5          /$\ast$ Write 1 to clear stats registers.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a28417d4ac1c80ac50f846738b7e9dbd0}\label{at91rm9200__emac_8h_a28417d4ac1c80ac50f846738b7e9dbd0}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+I\+SR}~B\+I\+T6          /$\ast$ Write to increment stats registers $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ab766976da7ed01138f318a3a5964fb0c}\label{at91rm9200__emac_8h_ab766976da7ed01138f318a3a5964fb0c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+W\+ES}~B\+I\+T7          /$\ast$ 1 = Enable writing to stats regs $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aeeea1c0de63936ba697c0930d0d16c1f}\label{at91rm9200__emac_8h_aeeea1c0de63936ba697c0930d0d16c1f}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+T\+L\+\_\+\+BP}~B\+I\+T8          /$\ast$ 1 = Force collision on all RX frames $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aab15c9ef28cbf3b22849e33646829e05}\label{at91rm9200__emac_8h_aab15c9ef28cbf3b22849e33646829e05}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+S\+PD}~B\+I\+T0          /$\ast$ 1 = 10/100 Speed (not functional?) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a5398ce569e4e764d6228c41ff8dda1fc}\label{at91rm9200__emac_8h_a5398ce569e4e764d6228c41ff8dda1fc}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+FD}~B\+I\+T1          /$\ast$ 1 = Full duplex.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aa8cbdda66631a8285ed0f32dda670065}\label{at91rm9200__emac_8h_aa8cbdda66631a8285ed0f32dda670065}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+BR}~B\+I\+T2          /$\ast$ \mbox{\hyperlink{libcsupport_2src_2write_8c_a448dd253ee4c0e3d3b1275df845e7146}{write}} 0  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aff7f8e9793c960e7d064760c0ba1ae9c}\label{at91rm9200__emac_8h_aff7f8e9793c960e7d064760c0ba1ae9c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+AF}~B\+I\+T4          /$\ast$ 1 = accept all frames $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a5f11a31538428ba088181ecdd44a4048}\label{at91rm9200__emac_8h_a5f11a31538428ba088181ecdd44a4048}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+N\+BC}~B\+I\+T5          /$\ast$ 1 = disable reception of bcast frms $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a244b3abde8fb2f4dd97657fcf77855dc}\label{at91rm9200__emac_8h_a244b3abde8fb2f4dd97657fcf77855dc}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+M\+TI}~B\+I\+T6          /$\ast$ 1 = Multicast hash enable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a4e6287f1979b17b7b369f788a86c8fdc}\label{at91rm9200__emac_8h_a4e6287f1979b17b7b369f788a86c8fdc}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+U\+NI}~B\+I\+T7          /$\ast$ 1 = Unicast hash enable.  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7ee0fb41e8a78d38b73816f2a0565047}\label{at91rm9200__emac_8h_a7ee0fb41e8a78d38b73816f2a0565047}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+B\+IG}~B\+I\+T8          /$\ast$ 1 = enable reception 1522 byte frms $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aa790c5a9cb72df55dc83912cb765bed8}\label{at91rm9200__emac_8h_aa790c5a9cb72df55dc83912cb765bed8}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+E\+AE}~B\+I\+T9          /$\ast$ \mbox{\hyperlink{libcsupport_2src_2write_8c_a448dd253ee4c0e3d3b1275df845e7146}{write}} 0 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a4c1b3065ededc9f6ebf23abba1cd3a0a}\label{at91rm9200__emac_8h_a4c1b3065ededc9f6ebf23abba1cd3a0a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+8}~(0 $<$$<$ 10)     /$\ast$ M\+II Clock = H\+C\+LK divided by 8 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ae2b90aa7c96834772e32aab6978655c4}\label{at91rm9200__emac_8h_ae2b90aa7c96834772e32aab6978655c4}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+16}~(1 $<$$<$ 10)     /$\ast$ M\+II Clock = H\+C\+LK divided by 16 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ad404163241573727f146803fab89c83c}\label{at91rm9200__emac_8h_ad404163241573727f146803fab89c83c}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+32}~(2 $<$$<$ 10)     /$\ast$ M\+II Clock = H\+C\+LK divided by 32 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a48fb5b69d379d8e4169adc32559872a1}\label{at91rm9200__emac_8h_a48fb5b69d379d8e4169adc32559872a1}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+64}~(3 $<$$<$ 10)     /$\ast$ M\+II Clock = H\+C\+LK divided by 64 $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a610602e2bf042f4d32c4f6b2f7ee66e8}\label{at91rm9200__emac_8h_a610602e2bf042f4d32c4f6b2f7ee66e8}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+C\+L\+K\+\_\+\+M\+A\+SK}~(3 $<$$<$ 10)   /$\ast$ M\+II Clock mask $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a78638c30c82c1431a76170362ed5e2cd}\label{at91rm9200__emac_8h_a78638c30c82c1431a76170362ed5e2cd}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+R\+TY}~B\+I\+T12         /$\ast$ Retry Test Mode -\/ Must be 0  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3d3adda0aee64f36d233c483b618e678}\label{at91rm9200__emac_8h_a3d3adda0aee64f36d233c483b618e678}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+C\+F\+G\+\_\+\+R\+M\+II}~B\+I\+T13         /$\ast$ Reduced M\+II Mode Enable $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a9d86f0b9e7a1615324f6ba6c418ee4a4}\label{at91rm9200__emac_8h_a9d86f0b9e7a1615324f6ba6c418ee4a4}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+L\+I\+NK}~B\+I\+T0          /$\ast$ Link pin  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aef54c11d901b518ed60756b927bce971}\label{at91rm9200__emac_8h_aef54c11d901b518ed60756b927bce971}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+D\+IO}~B\+I\+T1          /$\ast$ Real Time state of M\+D\+IO pin $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_af59ec45bfa1966c8198c17e485c9fb8a}\label{at91rm9200__emac_8h_af59ec45bfa1966c8198c17e485c9fb8a}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+D\+LE}~B\+I\+T2          /$\ast$ 0 = P\+HY Logic is idle $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_adcbad1c64166ae63b0e501cc4e91a449}\label{at91rm9200__emac_8h_adcbad1c64166ae63b0e501cc4e91a449}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+C\+R\+\_\+\+L\+EN}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x7\+F\+F) $<$$<$  0) /$\ast$ Tx frame len minus C\+R\+C $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ac735e48825066bc52916624efafc8646}\label{at91rm9200__emac_8h_ac735e48825066bc52916624efafc8646}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+C\+R\+\_\+\+N\+C\+RC}~B\+I\+T15                    /$\ast$ Do\textquotesingle{}nt append C\+RC on Tx $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a03c6ae2c7bff02dcdfb168fea7c07c8b}\label{at91rm9200__emac_8h_a03c6ae2c7bff02dcdfb168fea7c07c8b}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+O\+VR}~B\+I\+T0          /$\ast$ 1 = Transmit buffer overrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ac231a9f862cb7af2ba4743d655d7b0f2}\label{at91rm9200__emac_8h_ac231a9f862cb7af2ba4743d655d7b0f2}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+C\+OL}~B\+I\+T1          /$\ast$ 1 = Collision occured $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a120885ebd3e1a0d3f9aa31123e0cba5d}\label{at91rm9200__emac_8h_a120885ebd3e1a0d3f9aa31123e0cba5d}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+R\+LE}~B\+I\+T2          /$\ast$ 1 = Retry lmimt exceeded $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a146bcb9defe496b15a146be6df3a557e}\label{at91rm9200__emac_8h_a146bcb9defe496b15a146be6df3a557e}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+T\+X\+I\+D\+LE}~B\+I\+T3          /$\ast$ 1 = Transmitter is idle $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ab16626e09d0e9d6429747d55af6096e1}\label{at91rm9200__emac_8h_ab16626e09d0e9d6429747d55af6096e1}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+B\+NQ}~B\+I\+T4          /$\ast$ 1 = Transmit buffer not queued $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7efe8e9375c1dc3ac6234012743d78af}\label{at91rm9200__emac_8h_a7efe8e9375c1dc3ac6234012743d78af}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+C\+O\+MP}~B\+I\+T5          /$\ast$ 1 = Transmit complete $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ab0045c2b3454c85a71bfdf7ed3bf8b66}\label{at91rm9200__emac_8h_ab0045c2b3454c85a71bfdf7ed3bf8b66}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+T\+S\+R\+\_\+\+U\+ND}~B\+I\+T6          /$\ast$ 1 = Transmit underrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aa57f18a687a55a28de8096cd06e328d5}\label{at91rm9200__emac_8h_aa57f18a687a55a28de8096cd06e328d5}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+S\+R\+\_\+\+B\+NA}~B\+I\+T0          /$\ast$ 1 = Buffer not available $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a95f671948933b58fba6063509395b342}\label{at91rm9200__emac_8h_a95f671948933b58fba6063509395b342}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+S\+R\+\_\+\+R\+EC}~B\+I\+T1          /$\ast$ 1 = \mbox{\hyperlink{structFrameStruct}{Frame}} received $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3d262e3911c647fbde53345d0f6e37c0}\label{at91rm9200__emac_8h_a3d262e3911c647fbde53345d0f6e37c0}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+R\+S\+R\+\_\+\+O\+VR}~B\+I\+T2          /$\ast$ 1 = Receive overrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a01c4dfaae68fa58bbef3deefa21e154b}\label{at91rm9200__emac_8h_a01c4dfaae68fa58bbef3deefa21e154b}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+D\+O\+NE}~B\+I\+T0          /$\ast$ Phy management done  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aa4aa840482f0114f283bef24be1554b0}\label{at91rm9200__emac_8h_aa4aa840482f0114f283bef24be1554b0}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+R\+C\+OM}~B\+I\+T1          /$\ast$ Receive complete $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a13b2b47081de6ae0b5614bb5c5a62e43}\label{at91rm9200__emac_8h_a13b2b47081de6ae0b5614bb5c5a62e43}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+R\+B\+NA}~B\+I\+T2          /$\ast$ Receive buffer not available $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a76dc81f5f0ecfd4a2f0fa4577511babe}\label{at91rm9200__emac_8h_a76dc81f5f0ecfd4a2f0fa4577511babe}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+T\+O\+VR}~B\+I\+T3          /$\ast$ Transmit buffer overrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aedb070717c2c70d18f1b5792317daa2e}\label{at91rm9200__emac_8h_aedb070717c2c70d18f1b5792317daa2e}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+T\+U\+ND}~B\+I\+T4          /$\ast$ Transmit buffer underrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3bb7210d612a28025b60821da4bf6e87}\label{at91rm9200__emac_8h_a3bb7210d612a28025b60821da4bf6e87}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+R\+T\+RY}~B\+I\+T5          /$\ast$ Transmit Retry limt $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a5c951e07ff00c353bf983e09f5f42816}\label{at91rm9200__emac_8h_a5c951e07ff00c353bf983e09f5f42816}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+T\+B\+RE}~B\+I\+T6          /$\ast$ Transmit buffer register empty $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a6249e216e4a9be429dfe8cc5910941b7}\label{at91rm9200__emac_8h_a6249e216e4a9be429dfe8cc5910941b7}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+T\+C\+OM}~B\+I\+T7          /$\ast$ Transmit complete $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ae92d2f9194464021a35b3c5550fd57f4}\label{at91rm9200__emac_8h_ae92d2f9194464021a35b3c5550fd57f4}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+T\+I\+D\+LE}~B\+I\+T8          /$\ast$ Transmit idle $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aae6de11f8b7fb74824edf76a59064906}\label{at91rm9200__emac_8h_aae6de11f8b7fb74824edf76a59064906}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+L\+I\+NK}~B\+I\+T9          /$\ast$ Link pin changed value $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a811d36eca2faaa553e30762cab70e025}\label{at91rm9200__emac_8h_a811d36eca2faaa553e30762cab70e025}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+R\+O\+VR}~B\+I\+T10         /$\ast$ Receive overrun $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ab596e50e73c7ac808f1cfec66d1b5d5d}\label{at91rm9200__emac_8h_ab596e50e73c7ac808f1cfec66d1b5d5d}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+I\+N\+T\+\_\+\+A\+BT}~B\+I\+T11         /$\ast$ Abort on D\+MA transfer $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a3a54cd0ea7746e957c038c16c69e0428}\label{at91rm9200__emac_8h_a3a54cd0ea7746e957c038c16c69e0428}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+D\+A\+TA}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x\+F\+F\+F\+F) $<$$<$  0)/$\ast$ P\+H\+Y data register $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ae6030012cde981dd6a001af584906544}\label{at91rm9200__emac_8h_ae6030012cde981dd6a001af584906544}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+C\+O\+DE}~(0x2 $<$$<$ 16)           /$\ast$ I\+E\+E\+E Code $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8b013cc3bb486ff4d6d47ed8c06ef344}\label{at91rm9200__emac_8h_a8b013cc3bb486ff4d6d47ed8c06ef344}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+R\+E\+GA}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x1\+F) $<$$<$ 18)  /$\ast$ P\+H\+Y register address $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ac197009aadb56b383bf78a10eb8e7e1f}\label{at91rm9200__emac_8h_ac197009aadb56b383bf78a10eb8e7e1f}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+P\+H\+YA}(\+\_\+x\+\_\+)~((\+\_\+x\+\_\+ \& 0x1\+F) $<$$<$ 23)  /$\ast$ P\+H\+Y address $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_aa4ca8c9293f5132316bca28ba08fcd05}\label{at91rm9200__emac_8h_aa4ca8c9293f5132316bca28ba08fcd05}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+W\+R\+I\+TE}~(0x1 $<$$<$ 28)           /$\ast$ Transfer is a write $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7e691bdc91c9a4df51f276ad6238a9e3}\label{at91rm9200__emac_8h_a7e691bdc91c9a4df51f276ad6238a9e3}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+R\+E\+AD}~(0x2 $<$$<$ 28)           /$\ast$ Transfer is a read $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a057b0905d312c831b0f636dead7ecc64}\label{at91rm9200__emac_8h_a057b0905d312c831b0f636dead7ecc64}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+H\+I\+GH}~B\+I\+T30                 /$\ast$ Must be set $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8591e22daedcc61a61f3b9064e9ef56b}\label{at91rm9200__emac_8h_a8591e22daedcc61a61f3b9064e9ef56b}} 
\#define {\bfseries E\+M\+A\+C\+\_\+\+M\+A\+N\+\_\+\+L\+OW}~B\+I\+T31
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ac1d651e61c9e61e10a2e0bd0db7296d9}\label{at91rm9200__emac_8h_ac1d651e61c9e61e10a2e0bd0db7296d9}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+A\+D\+D\+\_\+\+B\+A\+S\+E\+\_\+\+M\+A\+SK}~0xfffffffc    /$\ast$ Base addr of the rx buf $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7fd917a5d7518d89d4f23527cd01053e}\label{at91rm9200__emac_8h_a7fd917a5d7518d89d4f23527cd01053e}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+A\+D\+D\+\_\+\+W\+R\+AP}~B\+I\+T1          /$\ast$ set indicates last buf  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a8676031d0653f42c30bde78139dde548}\label{at91rm9200__emac_8h_a8676031d0653f42c30bde78139dde548}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+A\+D\+D\+\_\+\+O\+W\+N\+ED}~B\+I\+T0          /$\ast$ 1 = SW owns the pointer $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a63ecb8670ee84249d84470d81a427d64}\label{at91rm9200__emac_8h_a63ecb8670ee84249d84470d81a427d64}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+B\+C\+A\+ST}~B\+I\+T31         /$\ast$ Global bcast addr detected $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ac4c3a0e4cc9835d5fe001421a8c54554}\label{at91rm9200__emac_8h_ac4c3a0e4cc9835d5fe001421a8c54554}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+M\+U\+L\+TI}~B\+I\+T30         /$\ast$ Multicast hash match $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ad5974ae4751179f5ba5b8179ec6266ca}\label{at91rm9200__emac_8h_ad5974ae4751179f5ba5b8179ec6266ca}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+U\+NI}~B\+I\+T29         /$\ast$ Unicast hash match $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a73c81c8e2c2c65d978d77ac77bc7e563}\label{at91rm9200__emac_8h_a73c81c8e2c2c65d978d77ac77bc7e563}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+E\+XT}~B\+I\+T28         /$\ast$ External address (optional) $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a7d13e5a7aab6eb92b725c652a8120ae1}\label{at91rm9200__emac_8h_a7d13e5a7aab6eb92b725c652a8120ae1}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+U\+NK}~B\+I\+T27         /$\ast$ Unknown source address  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a293258070136411484fc00372a25f254}\label{at91rm9200__emac_8h_a293258070136411484fc00372a25f254}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+L\+O\+C1}~B\+I\+T26         /$\ast$ Local address 1 match $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a88f5e7b32336a34d09cda93114f332ca}\label{at91rm9200__emac_8h_a88f5e7b32336a34d09cda93114f332ca}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+L\+O\+C2}~B\+I\+T25         /$\ast$ Local address 2 match $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_adcc2f749f7eaa299d994a783e51abb3c}\label{at91rm9200__emac_8h_adcc2f749f7eaa299d994a783e51abb3c}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+L\+O\+C3}~B\+I\+T24         /$\ast$ Local address 3 match $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_ada3b56f58aef18626ee05890955d54f8}\label{at91rm9200__emac_8h_ada3b56f58aef18626ee05890955d54f8}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+L\+O\+C4}~B\+I\+T23         /$\ast$ Local address 4 match  $\ast$/
\item 
\mbox{\Hypertarget{at91rm9200__emac_8h_a0b24eafaaf832406d9526704b6eeea40}\label{at91rm9200__emac_8h_a0b24eafaaf832406d9526704b6eeea40}} 
\#define {\bfseries R\+X\+B\+U\+F\+\_\+\+S\+T\+A\+T\+\_\+\+L\+E\+N\+\_\+\+M\+A\+SK}~0x7ff         /$\ast$ Len of frame including F\+C\+S $\ast$/
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Atmel A\+T91\+R\+M9200 E\+M\+AC Register definitions. 

