SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode yes
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily spartan7
SET_PREFERENCE device xc7s25
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package csga225
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/fpga/u1_library/k2_smart_eye/smart_eye_upl_exp/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE subworkingdirectory /home/fpga/u1_library/k2_smart_eye/smart_eye_upl_exp/mig_7series_0_ex/mig_7series_0_ex.gen/sources_1/ip/mig_7series_0/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_7series_0
SET_PARAMETER xml_input_file /home/fpga/u1_library/k2_smart_eye/smart_eye_upl_exp/mig_7series_0_ex/mig_7series_0_ex.srcs/sources_1/ip/mig_7series_0/mig_b.prj
SET_PARAMETER data_dir_path /tools/Xilinx/Vivado/2021.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /tools/Xilinx/Vivado/2021.1/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /tools/Xilinx/Vivado/2021.1/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
