
//------> ./myproject.v 
// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2023.1/1033555 Production Release
//  HLS Date:       Mon Feb 13 11:32:25 PST 2023
// 
//  Generated by:   gdg@kona-ubuntu
//  Generated date: Mon Mar 20 21:55:05 2023
// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    myproject
// ------------------------------------------------------------------


module myproject (
  input_1, layer7_out, w2, b2, w5, b5
);
  input [95:0] input_1;
  output [1:0] layer7_out;
  input [5119:0] w2;
  input [319:0] b2;
  input [959:0] w5;
  input [14:0] b5;


  // Interconnect Declarations
  wire [8:0] Accum2_acc_127_psp_1;
  wire [9:0] nl_Accum2_acc_127_psp_1;
  wire [8:0] Accum2_acc_126_psp_1;
  wire [9:0] nl_Accum2_acc_126_psp_1;
  wire [8:0] Accum2_acc_125_psp_1;
  wire [9:0] nl_Accum2_acc_125_psp_1;
  wire [8:0] Accum2_acc_124_psp_1;
  wire [9:0] nl_Accum2_acc_124_psp_1;
  wire [8:0] Accum2_acc_123_psp_1;
  wire [9:0] nl_Accum2_acc_123_psp_1;
  wire [8:0] Accum2_acc_122_psp_1;
  wire [9:0] nl_Accum2_acc_122_psp_1;
  wire [8:0] Accum2_acc_121_psp_1;
  wire [9:0] nl_Accum2_acc_121_psp_1;
  wire [8:0] Accum2_acc_120_psp_1;
  wire [9:0] nl_Accum2_acc_120_psp_1;
  wire [8:0] Accum2_acc_119_psp_1;
  wire [9:0] nl_Accum2_acc_119_psp_1;
  wire [8:0] Accum2_acc_118_psp_1;
  wire [9:0] nl_Accum2_acc_118_psp_1;
  wire [8:0] Accum2_acc_117_psp_1;
  wire [9:0] nl_Accum2_acc_117_psp_1;
  wire [8:0] Accum2_acc_116_psp_1;
  wire [9:0] nl_Accum2_acc_116_psp_1;
  wire [8:0] Accum2_acc_115_psp_1;
  wire [9:0] nl_Accum2_acc_115_psp_1;
  wire [8:0] Accum2_acc_114_psp_1;
  wire [9:0] nl_Accum2_acc_114_psp_1;
  wire [8:0] Accum2_acc_113_psp_1;
  wire [9:0] nl_Accum2_acc_113_psp_1;
  wire [8:0] Accum2_acc_112_psp_1;
  wire [9:0] nl_Accum2_acc_112_psp_1;
  wire [8:0] Accum2_acc_111_psp_1;
  wire [9:0] nl_Accum2_acc_111_psp_1;
  wire [8:0] Accum2_acc_110_psp_1;
  wire [9:0] nl_Accum2_acc_110_psp_1;
  wire [8:0] Accum2_acc_109_psp_1;
  wire [9:0] nl_Accum2_acc_109_psp_1;
  wire [8:0] Accum2_acc_108_psp_1;
  wire [9:0] nl_Accum2_acc_108_psp_1;
  wire [8:0] Accum2_acc_107_psp_1;
  wire [9:0] nl_Accum2_acc_107_psp_1;
  wire [8:0] Accum2_acc_106_psp_1;
  wire [9:0] nl_Accum2_acc_106_psp_1;
  wire [8:0] Accum2_acc_105_psp_1;
  wire [9:0] nl_Accum2_acc_105_psp_1;
  wire [8:0] Accum2_acc_104_psp_1;
  wire [9:0] nl_Accum2_acc_104_psp_1;
  wire [8:0] Accum2_acc_103_psp_1;
  wire [9:0] nl_Accum2_acc_103_psp_1;
  wire [8:0] Accum2_acc_102_psp_1;
  wire [9:0] nl_Accum2_acc_102_psp_1;
  wire [8:0] Accum2_acc_101_psp_1;
  wire [9:0] nl_Accum2_acc_101_psp_1;
  wire [8:0] Accum2_acc_100_psp_1;
  wire [9:0] nl_Accum2_acc_100_psp_1;
  wire [8:0] Accum2_acc_99_psp_1;
  wire [9:0] nl_Accum2_acc_99_psp_1;
  wire [8:0] Accum2_acc_98_psp_1;
  wire [9:0] nl_Accum2_acc_98_psp_1;
  wire [8:0] Accum2_acc_97_psp_1;
  wire [9:0] nl_Accum2_acc_97_psp_1;
  wire [8:0] Accum2_acc_96_psp_1;
  wire [9:0] nl_Accum2_acc_96_psp_1;
  wire [8:0] Accum2_acc_95_psp_1;
  wire [9:0] nl_Accum2_acc_95_psp_1;
  wire [8:0] Accum2_acc_94_psp_1;
  wire [9:0] nl_Accum2_acc_94_psp_1;
  wire [8:0] Accum2_acc_93_psp_1;
  wire [9:0] nl_Accum2_acc_93_psp_1;
  wire [8:0] Accum2_acc_92_psp_1;
  wire [9:0] nl_Accum2_acc_92_psp_1;
  wire [8:0] Accum2_acc_91_psp_1;
  wire [9:0] nl_Accum2_acc_91_psp_1;
  wire [8:0] Accum2_acc_90_psp_1;
  wire [9:0] nl_Accum2_acc_90_psp_1;
  wire [8:0] Accum2_acc_89_psp_1;
  wire [9:0] nl_Accum2_acc_89_psp_1;
  wire [8:0] Accum2_acc_88_psp_1;
  wire [9:0] nl_Accum2_acc_88_psp_1;
  wire [8:0] Accum2_acc_87_psp_1;
  wire [9:0] nl_Accum2_acc_87_psp_1;
  wire [8:0] Accum2_acc_86_psp_1;
  wire [9:0] nl_Accum2_acc_86_psp_1;
  wire [8:0] Accum2_acc_85_psp_1;
  wire [9:0] nl_Accum2_acc_85_psp_1;
  wire [8:0] Accum2_acc_84_psp_1;
  wire [9:0] nl_Accum2_acc_84_psp_1;
  wire [8:0] Accum2_acc_83_psp_1;
  wire [9:0] nl_Accum2_acc_83_psp_1;
  wire [8:0] Accum2_acc_82_psp_1;
  wire [9:0] nl_Accum2_acc_82_psp_1;
  wire [8:0] Accum2_acc_81_psp_1;
  wire [9:0] nl_Accum2_acc_81_psp_1;
  wire [8:0] Accum2_acc_80_psp_1;
  wire [9:0] nl_Accum2_acc_80_psp_1;
  wire [8:0] Accum2_acc_79_psp_1;
  wire [9:0] nl_Accum2_acc_79_psp_1;
  wire [8:0] Accum2_acc_78_psp_1;
  wire [9:0] nl_Accum2_acc_78_psp_1;
  wire [8:0] Accum2_acc_77_psp_1;
  wire [9:0] nl_Accum2_acc_77_psp_1;
  wire [8:0] Accum2_acc_76_psp_1;
  wire [9:0] nl_Accum2_acc_76_psp_1;
  wire [8:0] Accum2_acc_75_psp_1;
  wire [9:0] nl_Accum2_acc_75_psp_1;
  wire [8:0] Accum2_acc_74_psp_1;
  wire [9:0] nl_Accum2_acc_74_psp_1;
  wire [8:0] Accum2_acc_73_psp_1;
  wire [9:0] nl_Accum2_acc_73_psp_1;
  wire [8:0] Accum2_acc_72_psp_1;
  wire [9:0] nl_Accum2_acc_72_psp_1;
  wire [8:0] Accum2_acc_71_psp_1;
  wire [9:0] nl_Accum2_acc_71_psp_1;
  wire [8:0] Accum2_acc_70_psp_1;
  wire [9:0] nl_Accum2_acc_70_psp_1;
  wire [8:0] Accum2_acc_69_psp_1;
  wire [9:0] nl_Accum2_acc_69_psp_1;
  wire [8:0] Accum2_acc_68_psp_1;
  wire [9:0] nl_Accum2_acc_68_psp_1;
  wire [8:0] Accum2_acc_67_psp_1;
  wire [9:0] nl_Accum2_acc_67_psp_1;
  wire [8:0] Accum2_acc_66_psp_1;
  wire [9:0] nl_Accum2_acc_66_psp_1;
  wire [8:0] Accum2_acc_65_psp_1;
  wire [9:0] nl_Accum2_acc_65_psp_1;
  wire [8:0] layer3_out_0_9_1_1;
  wire [9:0] nl_layer3_out_0_9_1_1;
  wire layer4_out_0_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_120;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_121;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_122;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_123;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_124;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_125;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_126;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_127;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_8_6;
  wire layer4_out_conc_4_9;
  wire [2:0] layer4_out_conc_4_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_8_6;
  wire nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_9;
  wire [2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_8_6;
  wire [9:0] Accum2_1_slc_Accum2_1_Accum2_1_acc_192_12_3_itm;
  wire [8:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_14_6_1;
  wire [9:0] Accum2_1_Accum2_1_acc_191_itm_12_3_1;
  wire [8:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_itm_14_6_1;
  wire [8:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_14_6_1;
  wire [9:0] Accum2_1_Accum2_1_acc_190_itm_12_3_1;
  wire argmax_acc_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_63_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_62_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_61_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_60_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_59_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_58_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_57_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_56_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_55_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_54_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_53_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_52_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_51_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_50_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_49_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_48_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_47_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_46_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_45_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_44_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_43_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_42_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_41_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_40_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_39_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_38_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_37_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_36_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_35_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_34_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_33_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_32_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_31_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_30_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_29_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_28_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_27_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_26_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_25_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_24_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_23_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_22_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_21_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_20_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_19_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_18_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_17_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_16_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_15_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_14_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_13_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_12_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_11_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_10_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_9_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_8_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_7_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_6_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_5_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_4_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_3_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_2_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_1_itm_10_1;
  wire operator_10_5_true_AC_TRN_AC_WRAP_acc_itm_10_1;
  wire argmax_aif_acc_itm_10_1;

  wire[1:0] argmax_if_mux_nl;
  wire and_3_nl;
  wire[10:0] argmax_else_aif_acc_nl;
  wire[11:0] nl_argmax_else_aif_acc_nl;
  wire[10:0] argmax_else_acc_nl;
  wire[11:0] nl_argmax_else_acc_nl;
  wire nor_nl;
  wire[8:0] Accum2_acc_1274_nl;
  wire[9:0] nl_Accum2_acc_1274_nl;
  wire[8:0] Accum2_acc_1272_nl;
  wire[9:0] nl_Accum2_acc_1272_nl;
  wire[8:0] Accum2_acc_1268_nl;
  wire[9:0] nl_Accum2_acc_1268_nl;
  wire[8:0] Accum2_acc_1260_nl;
  wire[9:0] nl_Accum2_acc_1260_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl;
  wire[8:0] Accum2_acc_1267_nl;
  wire[9:0] nl_Accum2_acc_1267_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl;
  wire[8:0] Accum2_acc_1271_nl;
  wire[10:0] nl_Accum2_acc_1271_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl;
  wire[8:0] Accum2_acc_1273_nl;
  wire[11:0] nl_Accum2_acc_1273_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl;
  wire[8:0] Accum2_acc_nl;
  wire[9:0] nl_Accum2_acc_nl;
  wire[8:0] Accum2_acc_329_nl;
  wire[9:0] nl_Accum2_acc_329_nl;
  wire[8:0] Accum2_acc_327_nl;
  wire[9:0] nl_Accum2_acc_327_nl;
  wire[8:0] Accum2_acc_323_nl;
  wire[9:0] nl_Accum2_acc_323_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl;
  wire[8:0] Accum2_acc_322_nl;
  wire[9:0] nl_Accum2_acc_322_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl;
  wire[8:0] Accum2_acc_326_nl;
  wire[10:0] nl_Accum2_acc_326_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl;
  wire[8:0] Accum2_acc_328_nl;
  wire[11:0] nl_Accum2_acc_328_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl;
  wire[8:0] Accum2_acc_344_nl;
  wire[9:0] nl_Accum2_acc_344_nl;
  wire[8:0] Accum2_acc_342_nl;
  wire[9:0] nl_Accum2_acc_342_nl;
  wire[8:0] Accum2_acc_338_nl;
  wire[9:0] nl_Accum2_acc_338_nl;
  wire[8:0] Accum2_acc_330_nl;
  wire[9:0] nl_Accum2_acc_330_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl;
  wire[8:0] Accum2_acc_337_nl;
  wire[9:0] nl_Accum2_acc_337_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl;
  wire[8:0] Accum2_acc_341_nl;
  wire[10:0] nl_Accum2_acc_341_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl;
  wire[8:0] Accum2_acc_343_nl;
  wire[11:0] nl_Accum2_acc_343_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl;
  wire[8:0] Accum2_acc_359_nl;
  wire[9:0] nl_Accum2_acc_359_nl;
  wire[8:0] Accum2_acc_357_nl;
  wire[9:0] nl_Accum2_acc_357_nl;
  wire[8:0] Accum2_acc_353_nl;
  wire[9:0] nl_Accum2_acc_353_nl;
  wire[8:0] Accum2_acc_345_nl;
  wire[9:0] nl_Accum2_acc_345_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl;
  wire[8:0] Accum2_acc_352_nl;
  wire[9:0] nl_Accum2_acc_352_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl;
  wire[8:0] Accum2_acc_356_nl;
  wire[10:0] nl_Accum2_acc_356_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl;
  wire[8:0] Accum2_acc_358_nl;
  wire[11:0] nl_Accum2_acc_358_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl;
  wire[8:0] Accum2_acc_374_nl;
  wire[9:0] nl_Accum2_acc_374_nl;
  wire[8:0] Accum2_acc_372_nl;
  wire[9:0] nl_Accum2_acc_372_nl;
  wire[8:0] Accum2_acc_368_nl;
  wire[9:0] nl_Accum2_acc_368_nl;
  wire[8:0] Accum2_acc_360_nl;
  wire[9:0] nl_Accum2_acc_360_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl;
  wire[8:0] Accum2_acc_367_nl;
  wire[9:0] nl_Accum2_acc_367_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl;
  wire[8:0] Accum2_acc_371_nl;
  wire[10:0] nl_Accum2_acc_371_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl;
  wire[8:0] Accum2_acc_373_nl;
  wire[11:0] nl_Accum2_acc_373_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl;
  wire[8:0] Accum2_acc_389_nl;
  wire[9:0] nl_Accum2_acc_389_nl;
  wire[8:0] Accum2_acc_387_nl;
  wire[9:0] nl_Accum2_acc_387_nl;
  wire[8:0] Accum2_acc_383_nl;
  wire[9:0] nl_Accum2_acc_383_nl;
  wire[8:0] Accum2_acc_375_nl;
  wire[9:0] nl_Accum2_acc_375_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl;
  wire[8:0] Accum2_acc_382_nl;
  wire[9:0] nl_Accum2_acc_382_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl;
  wire[8:0] Accum2_acc_386_nl;
  wire[10:0] nl_Accum2_acc_386_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl;
  wire[8:0] Accum2_acc_388_nl;
  wire[11:0] nl_Accum2_acc_388_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl;
  wire[8:0] Accum2_acc_404_nl;
  wire[9:0] nl_Accum2_acc_404_nl;
  wire[8:0] Accum2_acc_402_nl;
  wire[9:0] nl_Accum2_acc_402_nl;
  wire[8:0] Accum2_acc_398_nl;
  wire[9:0] nl_Accum2_acc_398_nl;
  wire[8:0] Accum2_acc_390_nl;
  wire[9:0] nl_Accum2_acc_390_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl;
  wire[8:0] Accum2_acc_397_nl;
  wire[9:0] nl_Accum2_acc_397_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl;
  wire[8:0] Accum2_acc_401_nl;
  wire[10:0] nl_Accum2_acc_401_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl;
  wire[8:0] Accum2_acc_403_nl;
  wire[11:0] nl_Accum2_acc_403_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl;
  wire[8:0] Accum2_acc_419_nl;
  wire[9:0] nl_Accum2_acc_419_nl;
  wire[8:0] Accum2_acc_417_nl;
  wire[9:0] nl_Accum2_acc_417_nl;
  wire[8:0] Accum2_acc_413_nl;
  wire[9:0] nl_Accum2_acc_413_nl;
  wire[8:0] Accum2_acc_405_nl;
  wire[9:0] nl_Accum2_acc_405_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl;
  wire[8:0] Accum2_acc_412_nl;
  wire[9:0] nl_Accum2_acc_412_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl;
  wire[8:0] Accum2_acc_416_nl;
  wire[10:0] nl_Accum2_acc_416_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl;
  wire[8:0] Accum2_acc_418_nl;
  wire[11:0] nl_Accum2_acc_418_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl;
  wire[8:0] Accum2_acc_434_nl;
  wire[9:0] nl_Accum2_acc_434_nl;
  wire[8:0] Accum2_acc_432_nl;
  wire[9:0] nl_Accum2_acc_432_nl;
  wire[8:0] Accum2_acc_428_nl;
  wire[9:0] nl_Accum2_acc_428_nl;
  wire[8:0] Accum2_acc_420_nl;
  wire[9:0] nl_Accum2_acc_420_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl;
  wire[8:0] Accum2_acc_427_nl;
  wire[9:0] nl_Accum2_acc_427_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl;
  wire[8:0] Accum2_acc_431_nl;
  wire[10:0] nl_Accum2_acc_431_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl;
  wire[8:0] Accum2_acc_433_nl;
  wire[11:0] nl_Accum2_acc_433_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl;
  wire[8:0] Accum2_acc_449_nl;
  wire[9:0] nl_Accum2_acc_449_nl;
  wire[8:0] Accum2_acc_447_nl;
  wire[9:0] nl_Accum2_acc_447_nl;
  wire[8:0] Accum2_acc_443_nl;
  wire[9:0] nl_Accum2_acc_443_nl;
  wire[8:0] Accum2_acc_435_nl;
  wire[9:0] nl_Accum2_acc_435_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl;
  wire[8:0] Accum2_acc_442_nl;
  wire[9:0] nl_Accum2_acc_442_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl;
  wire[8:0] Accum2_acc_446_nl;
  wire[10:0] nl_Accum2_acc_446_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl;
  wire[8:0] Accum2_acc_448_nl;
  wire[11:0] nl_Accum2_acc_448_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl;
  wire[8:0] Accum2_acc_464_nl;
  wire[9:0] nl_Accum2_acc_464_nl;
  wire[8:0] Accum2_acc_462_nl;
  wire[9:0] nl_Accum2_acc_462_nl;
  wire[8:0] Accum2_acc_458_nl;
  wire[9:0] nl_Accum2_acc_458_nl;
  wire[8:0] Accum2_acc_450_nl;
  wire[9:0] nl_Accum2_acc_450_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl;
  wire[8:0] Accum2_acc_457_nl;
  wire[9:0] nl_Accum2_acc_457_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl;
  wire[8:0] Accum2_acc_461_nl;
  wire[10:0] nl_Accum2_acc_461_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl;
  wire[8:0] Accum2_acc_463_nl;
  wire[11:0] nl_Accum2_acc_463_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl;
  wire[8:0] Accum2_acc_479_nl;
  wire[9:0] nl_Accum2_acc_479_nl;
  wire[8:0] Accum2_acc_477_nl;
  wire[9:0] nl_Accum2_acc_477_nl;
  wire[8:0] Accum2_acc_473_nl;
  wire[9:0] nl_Accum2_acc_473_nl;
  wire[8:0] Accum2_acc_465_nl;
  wire[9:0] nl_Accum2_acc_465_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl;
  wire[8:0] Accum2_acc_472_nl;
  wire[9:0] nl_Accum2_acc_472_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl;
  wire[8:0] Accum2_acc_476_nl;
  wire[10:0] nl_Accum2_acc_476_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl;
  wire[8:0] Accum2_acc_478_nl;
  wire[11:0] nl_Accum2_acc_478_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl;
  wire[8:0] Accum2_acc_494_nl;
  wire[9:0] nl_Accum2_acc_494_nl;
  wire[8:0] Accum2_acc_492_nl;
  wire[9:0] nl_Accum2_acc_492_nl;
  wire[8:0] Accum2_acc_488_nl;
  wire[9:0] nl_Accum2_acc_488_nl;
  wire[8:0] Accum2_acc_480_nl;
  wire[9:0] nl_Accum2_acc_480_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl;
  wire[8:0] Accum2_acc_487_nl;
  wire[9:0] nl_Accum2_acc_487_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl;
  wire[8:0] Accum2_acc_491_nl;
  wire[10:0] nl_Accum2_acc_491_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl;
  wire[8:0] Accum2_acc_493_nl;
  wire[11:0] nl_Accum2_acc_493_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl;
  wire[8:0] Accum2_acc_509_nl;
  wire[9:0] nl_Accum2_acc_509_nl;
  wire[8:0] Accum2_acc_507_nl;
  wire[9:0] nl_Accum2_acc_507_nl;
  wire[8:0] Accum2_acc_503_nl;
  wire[9:0] nl_Accum2_acc_503_nl;
  wire[8:0] Accum2_acc_495_nl;
  wire[9:0] nl_Accum2_acc_495_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl;
  wire[8:0] Accum2_acc_502_nl;
  wire[9:0] nl_Accum2_acc_502_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl;
  wire[8:0] Accum2_acc_506_nl;
  wire[10:0] nl_Accum2_acc_506_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl;
  wire[8:0] Accum2_acc_508_nl;
  wire[11:0] nl_Accum2_acc_508_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl;
  wire[8:0] Accum2_acc_524_nl;
  wire[9:0] nl_Accum2_acc_524_nl;
  wire[8:0] Accum2_acc_522_nl;
  wire[9:0] nl_Accum2_acc_522_nl;
  wire[8:0] Accum2_acc_518_nl;
  wire[9:0] nl_Accum2_acc_518_nl;
  wire[8:0] Accum2_acc_510_nl;
  wire[9:0] nl_Accum2_acc_510_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl;
  wire[8:0] Accum2_acc_517_nl;
  wire[9:0] nl_Accum2_acc_517_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl;
  wire[8:0] Accum2_acc_521_nl;
  wire[10:0] nl_Accum2_acc_521_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl;
  wire[8:0] Accum2_acc_523_nl;
  wire[11:0] nl_Accum2_acc_523_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl;
  wire[8:0] Accum2_acc_539_nl;
  wire[9:0] nl_Accum2_acc_539_nl;
  wire[8:0] Accum2_acc_537_nl;
  wire[9:0] nl_Accum2_acc_537_nl;
  wire[8:0] Accum2_acc_533_nl;
  wire[9:0] nl_Accum2_acc_533_nl;
  wire[8:0] Accum2_acc_525_nl;
  wire[9:0] nl_Accum2_acc_525_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl;
  wire[8:0] Accum2_acc_532_nl;
  wire[9:0] nl_Accum2_acc_532_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl;
  wire[8:0] Accum2_acc_536_nl;
  wire[10:0] nl_Accum2_acc_536_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl;
  wire[8:0] Accum2_acc_538_nl;
  wire[11:0] nl_Accum2_acc_538_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl;
  wire[8:0] Accum2_acc_554_nl;
  wire[9:0] nl_Accum2_acc_554_nl;
  wire[8:0] Accum2_acc_552_nl;
  wire[9:0] nl_Accum2_acc_552_nl;
  wire[8:0] Accum2_acc_548_nl;
  wire[9:0] nl_Accum2_acc_548_nl;
  wire[8:0] Accum2_acc_540_nl;
  wire[9:0] nl_Accum2_acc_540_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl;
  wire[8:0] Accum2_acc_547_nl;
  wire[9:0] nl_Accum2_acc_547_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl;
  wire[8:0] Accum2_acc_551_nl;
  wire[10:0] nl_Accum2_acc_551_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl;
  wire[8:0] Accum2_acc_553_nl;
  wire[11:0] nl_Accum2_acc_553_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl;
  wire[8:0] Accum2_acc_569_nl;
  wire[9:0] nl_Accum2_acc_569_nl;
  wire[8:0] Accum2_acc_567_nl;
  wire[9:0] nl_Accum2_acc_567_nl;
  wire[8:0] Accum2_acc_563_nl;
  wire[9:0] nl_Accum2_acc_563_nl;
  wire[8:0] Accum2_acc_555_nl;
  wire[9:0] nl_Accum2_acc_555_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl;
  wire[8:0] Accum2_acc_562_nl;
  wire[9:0] nl_Accum2_acc_562_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl;
  wire[8:0] Accum2_acc_566_nl;
  wire[10:0] nl_Accum2_acc_566_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl;
  wire[8:0] Accum2_acc_568_nl;
  wire[11:0] nl_Accum2_acc_568_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl;
  wire[8:0] Accum2_acc_584_nl;
  wire[9:0] nl_Accum2_acc_584_nl;
  wire[8:0] Accum2_acc_582_nl;
  wire[9:0] nl_Accum2_acc_582_nl;
  wire[8:0] Accum2_acc_578_nl;
  wire[9:0] nl_Accum2_acc_578_nl;
  wire[8:0] Accum2_acc_570_nl;
  wire[9:0] nl_Accum2_acc_570_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl;
  wire[8:0] Accum2_acc_577_nl;
  wire[9:0] nl_Accum2_acc_577_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl;
  wire[8:0] Accum2_acc_581_nl;
  wire[10:0] nl_Accum2_acc_581_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl;
  wire[8:0] Accum2_acc_583_nl;
  wire[11:0] nl_Accum2_acc_583_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl;
  wire[8:0] Accum2_acc_599_nl;
  wire[9:0] nl_Accum2_acc_599_nl;
  wire[8:0] Accum2_acc_597_nl;
  wire[9:0] nl_Accum2_acc_597_nl;
  wire[8:0] Accum2_acc_593_nl;
  wire[9:0] nl_Accum2_acc_593_nl;
  wire[8:0] Accum2_acc_585_nl;
  wire[9:0] nl_Accum2_acc_585_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl;
  wire[8:0] Accum2_acc_592_nl;
  wire[9:0] nl_Accum2_acc_592_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl;
  wire[8:0] Accum2_acc_596_nl;
  wire[10:0] nl_Accum2_acc_596_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl;
  wire[8:0] Accum2_acc_598_nl;
  wire[11:0] nl_Accum2_acc_598_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl;
  wire[8:0] Accum2_acc_614_nl;
  wire[9:0] nl_Accum2_acc_614_nl;
  wire[8:0] Accum2_acc_612_nl;
  wire[9:0] nl_Accum2_acc_612_nl;
  wire[8:0] Accum2_acc_608_nl;
  wire[9:0] nl_Accum2_acc_608_nl;
  wire[8:0] Accum2_acc_600_nl;
  wire[9:0] nl_Accum2_acc_600_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl;
  wire[8:0] Accum2_acc_607_nl;
  wire[9:0] nl_Accum2_acc_607_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl;
  wire[8:0] Accum2_acc_611_nl;
  wire[10:0] nl_Accum2_acc_611_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl;
  wire[8:0] Accum2_acc_613_nl;
  wire[11:0] nl_Accum2_acc_613_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl;
  wire[8:0] Accum2_acc_629_nl;
  wire[9:0] nl_Accum2_acc_629_nl;
  wire[8:0] Accum2_acc_627_nl;
  wire[9:0] nl_Accum2_acc_627_nl;
  wire[8:0] Accum2_acc_623_nl;
  wire[9:0] nl_Accum2_acc_623_nl;
  wire[8:0] Accum2_acc_615_nl;
  wire[9:0] nl_Accum2_acc_615_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl;
  wire[8:0] Accum2_acc_622_nl;
  wire[9:0] nl_Accum2_acc_622_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl;
  wire[8:0] Accum2_acc_626_nl;
  wire[10:0] nl_Accum2_acc_626_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl;
  wire[8:0] Accum2_acc_628_nl;
  wire[11:0] nl_Accum2_acc_628_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl;
  wire[8:0] Accum2_acc_644_nl;
  wire[9:0] nl_Accum2_acc_644_nl;
  wire[8:0] Accum2_acc_642_nl;
  wire[9:0] nl_Accum2_acc_642_nl;
  wire[8:0] Accum2_acc_638_nl;
  wire[9:0] nl_Accum2_acc_638_nl;
  wire[8:0] Accum2_acc_630_nl;
  wire[9:0] nl_Accum2_acc_630_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl;
  wire[8:0] Accum2_acc_637_nl;
  wire[9:0] nl_Accum2_acc_637_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl;
  wire[8:0] Accum2_acc_641_nl;
  wire[10:0] nl_Accum2_acc_641_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl;
  wire[8:0] Accum2_acc_643_nl;
  wire[11:0] nl_Accum2_acc_643_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl;
  wire[8:0] Accum2_acc_659_nl;
  wire[9:0] nl_Accum2_acc_659_nl;
  wire[8:0] Accum2_acc_657_nl;
  wire[9:0] nl_Accum2_acc_657_nl;
  wire[8:0] Accum2_acc_653_nl;
  wire[9:0] nl_Accum2_acc_653_nl;
  wire[8:0] Accum2_acc_645_nl;
  wire[9:0] nl_Accum2_acc_645_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl;
  wire[8:0] Accum2_acc_652_nl;
  wire[9:0] nl_Accum2_acc_652_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl;
  wire[8:0] Accum2_acc_656_nl;
  wire[10:0] nl_Accum2_acc_656_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl;
  wire[8:0] Accum2_acc_658_nl;
  wire[11:0] nl_Accum2_acc_658_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl;
  wire[8:0] Accum2_acc_674_nl;
  wire[9:0] nl_Accum2_acc_674_nl;
  wire[8:0] Accum2_acc_672_nl;
  wire[9:0] nl_Accum2_acc_672_nl;
  wire[8:0] Accum2_acc_668_nl;
  wire[9:0] nl_Accum2_acc_668_nl;
  wire[8:0] Accum2_acc_660_nl;
  wire[9:0] nl_Accum2_acc_660_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl;
  wire[8:0] Accum2_acc_667_nl;
  wire[9:0] nl_Accum2_acc_667_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl;
  wire[8:0] Accum2_acc_671_nl;
  wire[10:0] nl_Accum2_acc_671_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl;
  wire[8:0] Accum2_acc_673_nl;
  wire[11:0] nl_Accum2_acc_673_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl;
  wire[8:0] Accum2_acc_689_nl;
  wire[9:0] nl_Accum2_acc_689_nl;
  wire[8:0] Accum2_acc_687_nl;
  wire[9:0] nl_Accum2_acc_687_nl;
  wire[8:0] Accum2_acc_683_nl;
  wire[9:0] nl_Accum2_acc_683_nl;
  wire[8:0] Accum2_acc_675_nl;
  wire[9:0] nl_Accum2_acc_675_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl;
  wire[8:0] Accum2_acc_682_nl;
  wire[9:0] nl_Accum2_acc_682_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl;
  wire[8:0] Accum2_acc_686_nl;
  wire[10:0] nl_Accum2_acc_686_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl;
  wire[8:0] Accum2_acc_688_nl;
  wire[11:0] nl_Accum2_acc_688_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl;
  wire[8:0] Accum2_acc_704_nl;
  wire[9:0] nl_Accum2_acc_704_nl;
  wire[8:0] Accum2_acc_702_nl;
  wire[9:0] nl_Accum2_acc_702_nl;
  wire[8:0] Accum2_acc_698_nl;
  wire[9:0] nl_Accum2_acc_698_nl;
  wire[8:0] Accum2_acc_690_nl;
  wire[9:0] nl_Accum2_acc_690_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl;
  wire[8:0] Accum2_acc_697_nl;
  wire[9:0] nl_Accum2_acc_697_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl;
  wire[8:0] Accum2_acc_701_nl;
  wire[10:0] nl_Accum2_acc_701_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl;
  wire[8:0] Accum2_acc_703_nl;
  wire[11:0] nl_Accum2_acc_703_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl;
  wire[8:0] Accum2_acc_719_nl;
  wire[9:0] nl_Accum2_acc_719_nl;
  wire[8:0] Accum2_acc_717_nl;
  wire[9:0] nl_Accum2_acc_717_nl;
  wire[8:0] Accum2_acc_713_nl;
  wire[9:0] nl_Accum2_acc_713_nl;
  wire[8:0] Accum2_acc_705_nl;
  wire[9:0] nl_Accum2_acc_705_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl;
  wire[8:0] Accum2_acc_712_nl;
  wire[9:0] nl_Accum2_acc_712_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl;
  wire[8:0] Accum2_acc_716_nl;
  wire[10:0] nl_Accum2_acc_716_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl;
  wire[8:0] Accum2_acc_718_nl;
  wire[11:0] nl_Accum2_acc_718_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl;
  wire[8:0] Accum2_acc_734_nl;
  wire[9:0] nl_Accum2_acc_734_nl;
  wire[8:0] Accum2_acc_732_nl;
  wire[9:0] nl_Accum2_acc_732_nl;
  wire[8:0] Accum2_acc_728_nl;
  wire[9:0] nl_Accum2_acc_728_nl;
  wire[8:0] Accum2_acc_720_nl;
  wire[9:0] nl_Accum2_acc_720_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl;
  wire[8:0] Accum2_acc_727_nl;
  wire[9:0] nl_Accum2_acc_727_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl;
  wire[8:0] Accum2_acc_731_nl;
  wire[10:0] nl_Accum2_acc_731_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl;
  wire[8:0] Accum2_acc_733_nl;
  wire[11:0] nl_Accum2_acc_733_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl;
  wire[8:0] Accum2_acc_749_nl;
  wire[9:0] nl_Accum2_acc_749_nl;
  wire[8:0] Accum2_acc_747_nl;
  wire[9:0] nl_Accum2_acc_747_nl;
  wire[8:0] Accum2_acc_743_nl;
  wire[9:0] nl_Accum2_acc_743_nl;
  wire[8:0] Accum2_acc_735_nl;
  wire[9:0] nl_Accum2_acc_735_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl;
  wire[8:0] Accum2_acc_742_nl;
  wire[9:0] nl_Accum2_acc_742_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl;
  wire[8:0] Accum2_acc_746_nl;
  wire[10:0] nl_Accum2_acc_746_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl;
  wire[8:0] Accum2_acc_748_nl;
  wire[11:0] nl_Accum2_acc_748_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl;
  wire[8:0] Accum2_acc_764_nl;
  wire[9:0] nl_Accum2_acc_764_nl;
  wire[8:0] Accum2_acc_762_nl;
  wire[9:0] nl_Accum2_acc_762_nl;
  wire[8:0] Accum2_acc_758_nl;
  wire[9:0] nl_Accum2_acc_758_nl;
  wire[8:0] Accum2_acc_750_nl;
  wire[9:0] nl_Accum2_acc_750_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl;
  wire[8:0] Accum2_acc_757_nl;
  wire[9:0] nl_Accum2_acc_757_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl;
  wire[8:0] Accum2_acc_761_nl;
  wire[10:0] nl_Accum2_acc_761_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl;
  wire[8:0] Accum2_acc_763_nl;
  wire[11:0] nl_Accum2_acc_763_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl;
  wire[8:0] Accum2_acc_779_nl;
  wire[9:0] nl_Accum2_acc_779_nl;
  wire[8:0] Accum2_acc_777_nl;
  wire[9:0] nl_Accum2_acc_777_nl;
  wire[8:0] Accum2_acc_773_nl;
  wire[9:0] nl_Accum2_acc_773_nl;
  wire[8:0] Accum2_acc_765_nl;
  wire[9:0] nl_Accum2_acc_765_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl;
  wire[8:0] Accum2_acc_772_nl;
  wire[9:0] nl_Accum2_acc_772_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl;
  wire[8:0] Accum2_acc_776_nl;
  wire[10:0] nl_Accum2_acc_776_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl;
  wire[8:0] Accum2_acc_778_nl;
  wire[11:0] nl_Accum2_acc_778_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl;
  wire[8:0] Accum2_acc_794_nl;
  wire[9:0] nl_Accum2_acc_794_nl;
  wire[8:0] Accum2_acc_792_nl;
  wire[9:0] nl_Accum2_acc_792_nl;
  wire[8:0] Accum2_acc_788_nl;
  wire[9:0] nl_Accum2_acc_788_nl;
  wire[8:0] Accum2_acc_780_nl;
  wire[9:0] nl_Accum2_acc_780_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl;
  wire[8:0] Accum2_acc_787_nl;
  wire[9:0] nl_Accum2_acc_787_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl;
  wire[8:0] Accum2_acc_791_nl;
  wire[10:0] nl_Accum2_acc_791_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl;
  wire[8:0] Accum2_acc_793_nl;
  wire[11:0] nl_Accum2_acc_793_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl;
  wire[8:0] Accum2_acc_809_nl;
  wire[9:0] nl_Accum2_acc_809_nl;
  wire[8:0] Accum2_acc_807_nl;
  wire[9:0] nl_Accum2_acc_807_nl;
  wire[8:0] Accum2_acc_803_nl;
  wire[9:0] nl_Accum2_acc_803_nl;
  wire[8:0] Accum2_acc_795_nl;
  wire[9:0] nl_Accum2_acc_795_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl;
  wire[8:0] Accum2_acc_802_nl;
  wire[9:0] nl_Accum2_acc_802_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl;
  wire[8:0] Accum2_acc_806_nl;
  wire[10:0] nl_Accum2_acc_806_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl;
  wire[8:0] Accum2_acc_808_nl;
  wire[11:0] nl_Accum2_acc_808_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl;
  wire[8:0] Accum2_acc_824_nl;
  wire[9:0] nl_Accum2_acc_824_nl;
  wire[8:0] Accum2_acc_822_nl;
  wire[9:0] nl_Accum2_acc_822_nl;
  wire[8:0] Accum2_acc_818_nl;
  wire[9:0] nl_Accum2_acc_818_nl;
  wire[8:0] Accum2_acc_810_nl;
  wire[9:0] nl_Accum2_acc_810_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl;
  wire[8:0] Accum2_acc_817_nl;
  wire[9:0] nl_Accum2_acc_817_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl;
  wire[8:0] Accum2_acc_821_nl;
  wire[10:0] nl_Accum2_acc_821_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl;
  wire[8:0] Accum2_acc_823_nl;
  wire[11:0] nl_Accum2_acc_823_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl;
  wire[8:0] Accum2_acc_839_nl;
  wire[9:0] nl_Accum2_acc_839_nl;
  wire[8:0] Accum2_acc_837_nl;
  wire[9:0] nl_Accum2_acc_837_nl;
  wire[8:0] Accum2_acc_833_nl;
  wire[9:0] nl_Accum2_acc_833_nl;
  wire[8:0] Accum2_acc_825_nl;
  wire[9:0] nl_Accum2_acc_825_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl;
  wire[8:0] Accum2_acc_832_nl;
  wire[9:0] nl_Accum2_acc_832_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl;
  wire[8:0] Accum2_acc_836_nl;
  wire[10:0] nl_Accum2_acc_836_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl;
  wire[8:0] Accum2_acc_838_nl;
  wire[11:0] nl_Accum2_acc_838_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl;
  wire[8:0] Accum2_acc_854_nl;
  wire[9:0] nl_Accum2_acc_854_nl;
  wire[8:0] Accum2_acc_852_nl;
  wire[9:0] nl_Accum2_acc_852_nl;
  wire[8:0] Accum2_acc_848_nl;
  wire[9:0] nl_Accum2_acc_848_nl;
  wire[8:0] Accum2_acc_840_nl;
  wire[9:0] nl_Accum2_acc_840_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl;
  wire[8:0] Accum2_acc_847_nl;
  wire[9:0] nl_Accum2_acc_847_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl;
  wire[8:0] Accum2_acc_851_nl;
  wire[10:0] nl_Accum2_acc_851_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl;
  wire[8:0] Accum2_acc_853_nl;
  wire[11:0] nl_Accum2_acc_853_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl;
  wire[8:0] Accum2_acc_869_nl;
  wire[9:0] nl_Accum2_acc_869_nl;
  wire[8:0] Accum2_acc_867_nl;
  wire[9:0] nl_Accum2_acc_867_nl;
  wire[8:0] Accum2_acc_863_nl;
  wire[9:0] nl_Accum2_acc_863_nl;
  wire[8:0] Accum2_acc_855_nl;
  wire[9:0] nl_Accum2_acc_855_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl;
  wire[8:0] Accum2_acc_862_nl;
  wire[9:0] nl_Accum2_acc_862_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl;
  wire[8:0] Accum2_acc_866_nl;
  wire[10:0] nl_Accum2_acc_866_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl;
  wire[8:0] Accum2_acc_868_nl;
  wire[11:0] nl_Accum2_acc_868_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl;
  wire[8:0] Accum2_acc_884_nl;
  wire[9:0] nl_Accum2_acc_884_nl;
  wire[8:0] Accum2_acc_882_nl;
  wire[9:0] nl_Accum2_acc_882_nl;
  wire[8:0] Accum2_acc_878_nl;
  wire[9:0] nl_Accum2_acc_878_nl;
  wire[8:0] Accum2_acc_870_nl;
  wire[9:0] nl_Accum2_acc_870_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl;
  wire[8:0] Accum2_acc_877_nl;
  wire[9:0] nl_Accum2_acc_877_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl;
  wire[8:0] Accum2_acc_881_nl;
  wire[10:0] nl_Accum2_acc_881_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl;
  wire[8:0] Accum2_acc_883_nl;
  wire[11:0] nl_Accum2_acc_883_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl;
  wire[8:0] Accum2_acc_899_nl;
  wire[9:0] nl_Accum2_acc_899_nl;
  wire[8:0] Accum2_acc_897_nl;
  wire[9:0] nl_Accum2_acc_897_nl;
  wire[8:0] Accum2_acc_893_nl;
  wire[9:0] nl_Accum2_acc_893_nl;
  wire[8:0] Accum2_acc_885_nl;
  wire[9:0] nl_Accum2_acc_885_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl;
  wire[8:0] Accum2_acc_892_nl;
  wire[9:0] nl_Accum2_acc_892_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl;
  wire[8:0] Accum2_acc_896_nl;
  wire[10:0] nl_Accum2_acc_896_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl;
  wire[8:0] Accum2_acc_898_nl;
  wire[11:0] nl_Accum2_acc_898_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl;
  wire[8:0] Accum2_acc_914_nl;
  wire[9:0] nl_Accum2_acc_914_nl;
  wire[8:0] Accum2_acc_912_nl;
  wire[9:0] nl_Accum2_acc_912_nl;
  wire[8:0] Accum2_acc_908_nl;
  wire[9:0] nl_Accum2_acc_908_nl;
  wire[8:0] Accum2_acc_900_nl;
  wire[9:0] nl_Accum2_acc_900_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl;
  wire[8:0] Accum2_acc_907_nl;
  wire[9:0] nl_Accum2_acc_907_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl;
  wire[8:0] Accum2_acc_911_nl;
  wire[10:0] nl_Accum2_acc_911_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl;
  wire[8:0] Accum2_acc_913_nl;
  wire[11:0] nl_Accum2_acc_913_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl;
  wire[8:0] Accum2_acc_929_nl;
  wire[9:0] nl_Accum2_acc_929_nl;
  wire[8:0] Accum2_acc_927_nl;
  wire[9:0] nl_Accum2_acc_927_nl;
  wire[8:0] Accum2_acc_923_nl;
  wire[9:0] nl_Accum2_acc_923_nl;
  wire[8:0] Accum2_acc_915_nl;
  wire[9:0] nl_Accum2_acc_915_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl;
  wire[8:0] Accum2_acc_922_nl;
  wire[9:0] nl_Accum2_acc_922_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl;
  wire[8:0] Accum2_acc_926_nl;
  wire[10:0] nl_Accum2_acc_926_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl;
  wire[8:0] Accum2_acc_928_nl;
  wire[11:0] nl_Accum2_acc_928_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl;
  wire[8:0] Accum2_acc_944_nl;
  wire[9:0] nl_Accum2_acc_944_nl;
  wire[8:0] Accum2_acc_942_nl;
  wire[9:0] nl_Accum2_acc_942_nl;
  wire[8:0] Accum2_acc_938_nl;
  wire[9:0] nl_Accum2_acc_938_nl;
  wire[8:0] Accum2_acc_930_nl;
  wire[9:0] nl_Accum2_acc_930_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl;
  wire[8:0] Accum2_acc_937_nl;
  wire[9:0] nl_Accum2_acc_937_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl;
  wire[8:0] Accum2_acc_941_nl;
  wire[10:0] nl_Accum2_acc_941_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl;
  wire[8:0] Accum2_acc_943_nl;
  wire[11:0] nl_Accum2_acc_943_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl;
  wire[8:0] Accum2_acc_959_nl;
  wire[9:0] nl_Accum2_acc_959_nl;
  wire[8:0] Accum2_acc_957_nl;
  wire[9:0] nl_Accum2_acc_957_nl;
  wire[8:0] Accum2_acc_953_nl;
  wire[9:0] nl_Accum2_acc_953_nl;
  wire[8:0] Accum2_acc_945_nl;
  wire[9:0] nl_Accum2_acc_945_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl;
  wire[8:0] Accum2_acc_952_nl;
  wire[9:0] nl_Accum2_acc_952_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl;
  wire[8:0] Accum2_acc_956_nl;
  wire[10:0] nl_Accum2_acc_956_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl;
  wire[8:0] Accum2_acc_958_nl;
  wire[11:0] nl_Accum2_acc_958_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl;
  wire[8:0] Accum2_acc_974_nl;
  wire[9:0] nl_Accum2_acc_974_nl;
  wire[8:0] Accum2_acc_972_nl;
  wire[9:0] nl_Accum2_acc_972_nl;
  wire[8:0] Accum2_acc_968_nl;
  wire[9:0] nl_Accum2_acc_968_nl;
  wire[8:0] Accum2_acc_960_nl;
  wire[9:0] nl_Accum2_acc_960_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl;
  wire[8:0] Accum2_acc_967_nl;
  wire[9:0] nl_Accum2_acc_967_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl;
  wire[8:0] Accum2_acc_971_nl;
  wire[10:0] nl_Accum2_acc_971_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl;
  wire[8:0] Accum2_acc_973_nl;
  wire[11:0] nl_Accum2_acc_973_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl;
  wire[8:0] Accum2_acc_989_nl;
  wire[9:0] nl_Accum2_acc_989_nl;
  wire[8:0] Accum2_acc_987_nl;
  wire[9:0] nl_Accum2_acc_987_nl;
  wire[8:0] Accum2_acc_983_nl;
  wire[9:0] nl_Accum2_acc_983_nl;
  wire[8:0] Accum2_acc_975_nl;
  wire[9:0] nl_Accum2_acc_975_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl;
  wire[8:0] Accum2_acc_982_nl;
  wire[9:0] nl_Accum2_acc_982_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl;
  wire[8:0] Accum2_acc_986_nl;
  wire[10:0] nl_Accum2_acc_986_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl;
  wire[8:0] Accum2_acc_988_nl;
  wire[11:0] nl_Accum2_acc_988_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl;
  wire[8:0] Accum2_acc_1004_nl;
  wire[9:0] nl_Accum2_acc_1004_nl;
  wire[8:0] Accum2_acc_1002_nl;
  wire[9:0] nl_Accum2_acc_1002_nl;
  wire[8:0] Accum2_acc_998_nl;
  wire[9:0] nl_Accum2_acc_998_nl;
  wire[8:0] Accum2_acc_990_nl;
  wire[9:0] nl_Accum2_acc_990_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl;
  wire[8:0] Accum2_acc_997_nl;
  wire[9:0] nl_Accum2_acc_997_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl;
  wire[8:0] Accum2_acc_1001_nl;
  wire[10:0] nl_Accum2_acc_1001_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl;
  wire[8:0] Accum2_acc_1003_nl;
  wire[11:0] nl_Accum2_acc_1003_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl;
  wire[8:0] Accum2_acc_1019_nl;
  wire[9:0] nl_Accum2_acc_1019_nl;
  wire[8:0] Accum2_acc_1017_nl;
  wire[9:0] nl_Accum2_acc_1017_nl;
  wire[8:0] Accum2_acc_1013_nl;
  wire[9:0] nl_Accum2_acc_1013_nl;
  wire[8:0] Accum2_acc_1005_nl;
  wire[9:0] nl_Accum2_acc_1005_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl;
  wire[8:0] Accum2_acc_1012_nl;
  wire[9:0] nl_Accum2_acc_1012_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl;
  wire[8:0] Accum2_acc_1016_nl;
  wire[10:0] nl_Accum2_acc_1016_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl;
  wire[8:0] Accum2_acc_1018_nl;
  wire[11:0] nl_Accum2_acc_1018_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl;
  wire[8:0] Accum2_acc_1034_nl;
  wire[9:0] nl_Accum2_acc_1034_nl;
  wire[8:0] Accum2_acc_1032_nl;
  wire[9:0] nl_Accum2_acc_1032_nl;
  wire[8:0] Accum2_acc_1028_nl;
  wire[9:0] nl_Accum2_acc_1028_nl;
  wire[8:0] Accum2_acc_1020_nl;
  wire[9:0] nl_Accum2_acc_1020_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl;
  wire[8:0] Accum2_acc_1027_nl;
  wire[9:0] nl_Accum2_acc_1027_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl;
  wire[8:0] Accum2_acc_1031_nl;
  wire[10:0] nl_Accum2_acc_1031_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl;
  wire[8:0] Accum2_acc_1033_nl;
  wire[11:0] nl_Accum2_acc_1033_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl;
  wire[8:0] Accum2_acc_1049_nl;
  wire[9:0] nl_Accum2_acc_1049_nl;
  wire[8:0] Accum2_acc_1047_nl;
  wire[9:0] nl_Accum2_acc_1047_nl;
  wire[8:0] Accum2_acc_1043_nl;
  wire[9:0] nl_Accum2_acc_1043_nl;
  wire[8:0] Accum2_acc_1035_nl;
  wire[9:0] nl_Accum2_acc_1035_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl;
  wire[8:0] Accum2_acc_1042_nl;
  wire[9:0] nl_Accum2_acc_1042_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl;
  wire[8:0] Accum2_acc_1046_nl;
  wire[10:0] nl_Accum2_acc_1046_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl;
  wire[8:0] Accum2_acc_1048_nl;
  wire[11:0] nl_Accum2_acc_1048_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl;
  wire[8:0] Accum2_acc_1064_nl;
  wire[9:0] nl_Accum2_acc_1064_nl;
  wire[8:0] Accum2_acc_1062_nl;
  wire[9:0] nl_Accum2_acc_1062_nl;
  wire[8:0] Accum2_acc_1058_nl;
  wire[9:0] nl_Accum2_acc_1058_nl;
  wire[8:0] Accum2_acc_1050_nl;
  wire[9:0] nl_Accum2_acc_1050_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl;
  wire[8:0] Accum2_acc_1057_nl;
  wire[9:0] nl_Accum2_acc_1057_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl;
  wire[8:0] Accum2_acc_1061_nl;
  wire[10:0] nl_Accum2_acc_1061_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl;
  wire[8:0] Accum2_acc_1063_nl;
  wire[11:0] nl_Accum2_acc_1063_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl;
  wire[8:0] Accum2_acc_1079_nl;
  wire[9:0] nl_Accum2_acc_1079_nl;
  wire[8:0] Accum2_acc_1077_nl;
  wire[9:0] nl_Accum2_acc_1077_nl;
  wire[8:0] Accum2_acc_1073_nl;
  wire[9:0] nl_Accum2_acc_1073_nl;
  wire[8:0] Accum2_acc_1065_nl;
  wire[9:0] nl_Accum2_acc_1065_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl;
  wire[8:0] Accum2_acc_1072_nl;
  wire[9:0] nl_Accum2_acc_1072_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl;
  wire[8:0] Accum2_acc_1076_nl;
  wire[10:0] nl_Accum2_acc_1076_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl;
  wire[8:0] Accum2_acc_1078_nl;
  wire[11:0] nl_Accum2_acc_1078_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl;
  wire[8:0] Accum2_acc_1094_nl;
  wire[9:0] nl_Accum2_acc_1094_nl;
  wire[8:0] Accum2_acc_1092_nl;
  wire[9:0] nl_Accum2_acc_1092_nl;
  wire[8:0] Accum2_acc_1088_nl;
  wire[9:0] nl_Accum2_acc_1088_nl;
  wire[8:0] Accum2_acc_1080_nl;
  wire[9:0] nl_Accum2_acc_1080_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl;
  wire[8:0] Accum2_acc_1087_nl;
  wire[9:0] nl_Accum2_acc_1087_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl;
  wire[8:0] Accum2_acc_1091_nl;
  wire[10:0] nl_Accum2_acc_1091_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl;
  wire[8:0] Accum2_acc_1093_nl;
  wire[11:0] nl_Accum2_acc_1093_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl;
  wire[8:0] Accum2_acc_1109_nl;
  wire[9:0] nl_Accum2_acc_1109_nl;
  wire[8:0] Accum2_acc_1107_nl;
  wire[9:0] nl_Accum2_acc_1107_nl;
  wire[8:0] Accum2_acc_1103_nl;
  wire[9:0] nl_Accum2_acc_1103_nl;
  wire[8:0] Accum2_acc_1095_nl;
  wire[9:0] nl_Accum2_acc_1095_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl;
  wire[8:0] Accum2_acc_1102_nl;
  wire[9:0] nl_Accum2_acc_1102_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl;
  wire[8:0] Accum2_acc_1106_nl;
  wire[10:0] nl_Accum2_acc_1106_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl;
  wire[8:0] Accum2_acc_1108_nl;
  wire[11:0] nl_Accum2_acc_1108_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl;
  wire[8:0] Accum2_acc_1124_nl;
  wire[9:0] nl_Accum2_acc_1124_nl;
  wire[8:0] Accum2_acc_1122_nl;
  wire[9:0] nl_Accum2_acc_1122_nl;
  wire[8:0] Accum2_acc_1118_nl;
  wire[9:0] nl_Accum2_acc_1118_nl;
  wire[8:0] Accum2_acc_1110_nl;
  wire[9:0] nl_Accum2_acc_1110_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl;
  wire[8:0] Accum2_acc_1117_nl;
  wire[9:0] nl_Accum2_acc_1117_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl;
  wire[8:0] Accum2_acc_1121_nl;
  wire[10:0] nl_Accum2_acc_1121_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl;
  wire[8:0] Accum2_acc_1123_nl;
  wire[11:0] nl_Accum2_acc_1123_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl;
  wire[8:0] Accum2_acc_1139_nl;
  wire[9:0] nl_Accum2_acc_1139_nl;
  wire[8:0] Accum2_acc_1137_nl;
  wire[9:0] nl_Accum2_acc_1137_nl;
  wire[8:0] Accum2_acc_1133_nl;
  wire[9:0] nl_Accum2_acc_1133_nl;
  wire[8:0] Accum2_acc_1125_nl;
  wire[9:0] nl_Accum2_acc_1125_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl;
  wire[8:0] Accum2_acc_1132_nl;
  wire[9:0] nl_Accum2_acc_1132_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl;
  wire[8:0] Accum2_acc_1136_nl;
  wire[10:0] nl_Accum2_acc_1136_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl;
  wire[8:0] Accum2_acc_1138_nl;
  wire[11:0] nl_Accum2_acc_1138_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl;
  wire[8:0] Accum2_acc_1154_nl;
  wire[9:0] nl_Accum2_acc_1154_nl;
  wire[8:0] Accum2_acc_1152_nl;
  wire[9:0] nl_Accum2_acc_1152_nl;
  wire[8:0] Accum2_acc_1148_nl;
  wire[9:0] nl_Accum2_acc_1148_nl;
  wire[8:0] Accum2_acc_1140_nl;
  wire[9:0] nl_Accum2_acc_1140_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl;
  wire[8:0] Accum2_acc_1147_nl;
  wire[9:0] nl_Accum2_acc_1147_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl;
  wire[8:0] Accum2_acc_1151_nl;
  wire[10:0] nl_Accum2_acc_1151_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl;
  wire[8:0] Accum2_acc_1153_nl;
  wire[11:0] nl_Accum2_acc_1153_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl;
  wire[8:0] Accum2_acc_1169_nl;
  wire[9:0] nl_Accum2_acc_1169_nl;
  wire[8:0] Accum2_acc_1167_nl;
  wire[9:0] nl_Accum2_acc_1167_nl;
  wire[8:0] Accum2_acc_1163_nl;
  wire[9:0] nl_Accum2_acc_1163_nl;
  wire[8:0] Accum2_acc_1155_nl;
  wire[9:0] nl_Accum2_acc_1155_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl;
  wire[8:0] Accum2_acc_1162_nl;
  wire[9:0] nl_Accum2_acc_1162_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl;
  wire[8:0] Accum2_acc_1166_nl;
  wire[10:0] nl_Accum2_acc_1166_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl;
  wire[8:0] Accum2_acc_1168_nl;
  wire[11:0] nl_Accum2_acc_1168_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl;
  wire[8:0] Accum2_acc_1184_nl;
  wire[9:0] nl_Accum2_acc_1184_nl;
  wire[8:0] Accum2_acc_1182_nl;
  wire[9:0] nl_Accum2_acc_1182_nl;
  wire[8:0] Accum2_acc_1178_nl;
  wire[9:0] nl_Accum2_acc_1178_nl;
  wire[8:0] Accum2_acc_1170_nl;
  wire[9:0] nl_Accum2_acc_1170_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl;
  wire[8:0] Accum2_acc_1177_nl;
  wire[9:0] nl_Accum2_acc_1177_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl;
  wire[8:0] Accum2_acc_1181_nl;
  wire[10:0] nl_Accum2_acc_1181_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl;
  wire[8:0] Accum2_acc_1183_nl;
  wire[11:0] nl_Accum2_acc_1183_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl;
  wire[8:0] Accum2_acc_1199_nl;
  wire[9:0] nl_Accum2_acc_1199_nl;
  wire[8:0] Accum2_acc_1197_nl;
  wire[9:0] nl_Accum2_acc_1197_nl;
  wire[8:0] Accum2_acc_1193_nl;
  wire[9:0] nl_Accum2_acc_1193_nl;
  wire[8:0] Accum2_acc_1185_nl;
  wire[9:0] nl_Accum2_acc_1185_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl;
  wire[8:0] Accum2_acc_1192_nl;
  wire[9:0] nl_Accum2_acc_1192_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl;
  wire[8:0] Accum2_acc_1196_nl;
  wire[10:0] nl_Accum2_acc_1196_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl;
  wire[8:0] Accum2_acc_1198_nl;
  wire[11:0] nl_Accum2_acc_1198_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl;
  wire[8:0] Accum2_acc_1214_nl;
  wire[9:0] nl_Accum2_acc_1214_nl;
  wire[8:0] Accum2_acc_1212_nl;
  wire[9:0] nl_Accum2_acc_1212_nl;
  wire[8:0] Accum2_acc_1208_nl;
  wire[9:0] nl_Accum2_acc_1208_nl;
  wire[8:0] Accum2_acc_1200_nl;
  wire[9:0] nl_Accum2_acc_1200_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl;
  wire[8:0] Accum2_acc_1207_nl;
  wire[9:0] nl_Accum2_acc_1207_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl;
  wire[8:0] Accum2_acc_1211_nl;
  wire[10:0] nl_Accum2_acc_1211_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl;
  wire[8:0] Accum2_acc_1213_nl;
  wire[11:0] nl_Accum2_acc_1213_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl;
  wire[8:0] Accum2_acc_1229_nl;
  wire[9:0] nl_Accum2_acc_1229_nl;
  wire[8:0] Accum2_acc_1227_nl;
  wire[9:0] nl_Accum2_acc_1227_nl;
  wire[8:0] Accum2_acc_1223_nl;
  wire[9:0] nl_Accum2_acc_1223_nl;
  wire[8:0] Accum2_acc_1215_nl;
  wire[9:0] nl_Accum2_acc_1215_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl;
  wire[8:0] Accum2_acc_1222_nl;
  wire[9:0] nl_Accum2_acc_1222_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl;
  wire[8:0] Accum2_acc_1226_nl;
  wire[10:0] nl_Accum2_acc_1226_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl;
  wire[8:0] Accum2_acc_1228_nl;
  wire[11:0] nl_Accum2_acc_1228_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl;
  wire[8:0] Accum2_acc_1244_nl;
  wire[9:0] nl_Accum2_acc_1244_nl;
  wire[8:0] Accum2_acc_1242_nl;
  wire[9:0] nl_Accum2_acc_1242_nl;
  wire[8:0] Accum2_acc_1238_nl;
  wire[9:0] nl_Accum2_acc_1238_nl;
  wire[8:0] Accum2_acc_1230_nl;
  wire[9:0] nl_Accum2_acc_1230_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl;
  wire[8:0] Accum2_acc_1237_nl;
  wire[9:0] nl_Accum2_acc_1237_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl;
  wire[8:0] Accum2_acc_1241_nl;
  wire[10:0] nl_Accum2_acc_1241_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl;
  wire[8:0] Accum2_acc_1243_nl;
  wire[11:0] nl_Accum2_acc_1243_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl;
  wire[8:0] Accum2_acc_1259_nl;
  wire[9:0] nl_Accum2_acc_1259_nl;
  wire[8:0] Accum2_acc_1257_nl;
  wire[9:0] nl_Accum2_acc_1257_nl;
  wire[8:0] Accum2_acc_1253_nl;
  wire[9:0] nl_Accum2_acc_1253_nl;
  wire[8:0] Accum2_acc_1245_nl;
  wire[9:0] nl_Accum2_acc_1245_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl;
  wire[8:0] Accum2_acc_1252_nl;
  wire[9:0] nl_Accum2_acc_1252_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl;
  wire[8:0] Accum2_acc_1256_nl;
  wire[10:0] nl_Accum2_acc_1256_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl;
  wire[8:0] Accum2_acc_1258_nl;
  wire[11:0] nl_Accum2_acc_1258_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl;
  wire[8:0] operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl;
  wire signed [11:0] nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl;
  wire[12:0] Accum2_1_Accum2_1_acc_191_nl;
  wire[17:0] nl_Accum2_1_Accum2_1_acc_191_nl;
  wire[12:0] Accum2_1_acc_63_nl;
  wire[17:0] nl_Accum2_1_acc_63_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl;
  wire[12:0] Accum2_1_acc_64_nl;
  wire[17:0] nl_Accum2_1_acc_64_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl;
  wire[5:0] Accum2_1_acc_191_nl;
  wire[6:0] nl_Accum2_1_acc_191_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl;
  wire[12:0] Accum2_1_Accum2_1_acc_190_nl;
  wire[17:0] nl_Accum2_1_Accum2_1_acc_190_nl;
  wire[12:0] Accum2_1_acc_189_nl;
  wire[17:0] nl_Accum2_1_acc_189_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl;
  wire[12:0] Accum2_1_acc_188_nl;
  wire[17:0] nl_Accum2_1_acc_188_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl;
  wire[5:0] Accum2_1_acc_193_nl;
  wire[6:0] nl_Accum2_1_acc_193_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_135_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_152_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_180_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_144_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_190_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_137_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_173_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_155_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_129_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_138_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_168_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_165_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_156_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_128_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_182_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_159_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_164_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_179_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_189_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_170_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_153_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_140_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_150_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_186_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_183_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_131_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_141_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_167_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_134_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_143_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_161_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_162_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_181_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_132_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_171_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_191_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_147_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_184_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_149_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_176_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_185_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_158_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_177_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_146_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_187_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_174_nl;
  wire[2:0] nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_188_nl;
  wire[12:0] Accum2_1_Accum2_1_acc_192_nl;
  wire[17:0] nl_Accum2_1_Accum2_1_acc_192_nl;
  wire[12:0] Accum2_1_acc_126_nl;
  wire[17:0] nl_Accum2_1_acc_126_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl;
  wire[12:0] Accum2_1_acc_125_nl;
  wire[17:0] nl_Accum2_1_acc_125_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl;
  wire[5:0] Accum2_1_acc_192_nl;
  wire[6:0] nl_Accum2_1_acc_192_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl;
  wire[14:0] nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl;
  wire signed [15:0] nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl;
  wire[10:0] argmax_acc_nl;
  wire[11:0] nl_argmax_acc_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl;
  wire[10:0] operator_10_5_true_AC_TRN_AC_WRAP_acc_nl;
  wire[11:0] nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_nl;
  wire[10:0] argmax_aif_acc_nl;
  wire[11:0] nl_argmax_aif_acc_nl;

  // Interconnect Declarations for Component Instantiations 
  assign nl_argmax_else_aif_acc_nl = conv_s2u_10_11(Accum2_1_Accum2_1_acc_191_itm_12_3_1)
      - conv_s2u_10_11(Accum2_1_slc_Accum2_1_Accum2_1_acc_192_12_3_itm);
  assign argmax_else_aif_acc_nl = nl_argmax_else_aif_acc_nl[10:0];
  assign nl_argmax_else_acc_nl = conv_s2u_10_11(Accum2_1_Accum2_1_acc_191_itm_12_3_1)
      - conv_s2u_10_11(Accum2_1_Accum2_1_acc_190_itm_12_3_1);
  assign argmax_else_acc_nl = nl_argmax_else_acc_nl[10:0];
  assign and_3_nl = (argmax_aif_acc_itm_10_1 | argmax_acc_itm_10_1) & ((readslicef_11_1_10(argmax_else_aif_acc_nl))
      | (readslicef_11_1_10(argmax_else_acc_nl)));
  assign argmax_if_mux_nl = MUX_v_2_2_2(2'b10, 2'b01, and_3_nl);
  assign nor_nl = ~(argmax_aif_acc_itm_10_1 | argmax_acc_itm_10_1);
  assign layer7_out = ~(MUX_v_2_2_2(argmax_if_mux_nl, 2'b11, nor_nl));
  assign layer4_out_0_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4804:4800]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl[8:0];
  assign nl_Accum2_acc_1260_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_960_nl
      + conv_s2s_5_9(b2[4:0]);
  assign Accum2_acc_1260_nl = nl_Accum2_acc_1260_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[4:0]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl[8:0];
  assign nl_Accum2_acc_1268_nl = Accum2_acc_1260_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_nl;
  assign Accum2_acc_1268_nl = nl_Accum2_acc_1268_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[324:320]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[644:640]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl[8:0];
  assign nl_Accum2_acc_1267_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_64_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_128_nl;
  assign Accum2_acc_1267_nl = nl_Accum2_acc_1267_nl[8:0];
  assign nl_Accum2_acc_1272_nl = Accum2_acc_1268_nl + Accum2_acc_1267_nl;
  assign Accum2_acc_1272_nl = nl_Accum2_acc_1272_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[964:960]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1284:1280]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1604:1600]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1924:1920]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl[8:0];
  assign nl_Accum2_acc_1271_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_192_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_256_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_320_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_384_nl;
  assign Accum2_acc_1271_nl = nl_Accum2_acc_1271_nl[8:0];
  assign nl_Accum2_acc_1274_nl = Accum2_acc_1272_nl + Accum2_acc_1271_nl;
  assign Accum2_acc_1274_nl = nl_Accum2_acc_1274_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3524:3520]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3844:3840]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2244:2240]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2564:2560]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2884:2880]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3204:3200]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4164:4160]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4484:4480]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl[8:0];
  assign nl_Accum2_acc_1273_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_704_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_768_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_448_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_512_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_576_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_640_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_832_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_896_nl;
  assign Accum2_acc_1273_nl = nl_Accum2_acc_1273_nl[8:0];
  assign nl_layer3_out_0_9_1_1 = Accum2_acc_1274_nl + Accum2_acc_1273_nl;
  assign layer3_out_0_9_1_1 = nl_layer3_out_0_9_1_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64 = (layer3_out_0_9_1_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_1_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4809:4805]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl[8:0];
  assign nl_Accum2_acc_323_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_961_nl
      + conv_s2s_5_9(b2[9:5]);
  assign Accum2_acc_323_nl = nl_Accum2_acc_323_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[329:325]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl[8:0];
  assign nl_Accum2_acc_327_nl = Accum2_acc_323_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_65_nl;
  assign Accum2_acc_327_nl = nl_Accum2_acc_327_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[649:645]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[969:965]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl[8:0];
  assign nl_Accum2_acc_322_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_129_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_193_nl;
  assign Accum2_acc_322_nl = nl_Accum2_acc_322_nl[8:0];
  assign nl_Accum2_acc_329_nl = Accum2_acc_327_nl + Accum2_acc_322_nl;
  assign Accum2_acc_329_nl = nl_Accum2_acc_329_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1289:1285]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1609:1605]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1929:1925]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2249:2245]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl[8:0];
  assign nl_Accum2_acc_326_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_257_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_321_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_385_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_449_nl;
  assign Accum2_acc_326_nl = nl_Accum2_acc_326_nl[8:0];
  assign nl_Accum2_acc_nl = Accum2_acc_329_nl + Accum2_acc_326_nl;
  assign Accum2_acc_nl = nl_Accum2_acc_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3849:3845]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4169:4165]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2569:2565]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2889:2885]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3209:3205]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3529:3525]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4489:4485]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[9:5]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl[8:0];
  assign nl_Accum2_acc_328_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_769_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_833_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_513_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_577_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_641_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_705_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_897_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1_nl;
  assign Accum2_acc_328_nl = nl_Accum2_acc_328_nl[8:0];
  assign nl_Accum2_acc_65_psp_1 = Accum2_acc_nl + Accum2_acc_328_nl;
  assign Accum2_acc_65_psp_1 = nl_Accum2_acc_65_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65 = (Accum2_acc_65_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_2_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4814:4810]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl[8:0];
  assign nl_Accum2_acc_330_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_962_nl
      + conv_s2s_5_9(b2[14:10]);
  assign Accum2_acc_330_nl = nl_Accum2_acc_330_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[334:330]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl[8:0];
  assign nl_Accum2_acc_338_nl = Accum2_acc_330_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_66_nl;
  assign Accum2_acc_338_nl = nl_Accum2_acc_338_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[654:650]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[974:970]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl[8:0];
  assign nl_Accum2_acc_337_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_130_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_194_nl;
  assign Accum2_acc_337_nl = nl_Accum2_acc_337_nl[8:0];
  assign nl_Accum2_acc_342_nl = Accum2_acc_338_nl + Accum2_acc_337_nl;
  assign Accum2_acc_342_nl = nl_Accum2_acc_342_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1294:1290]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1614:1610]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1934:1930]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2254:2250]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl[8:0];
  assign nl_Accum2_acc_341_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_258_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_322_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_386_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_450_nl;
  assign Accum2_acc_341_nl = nl_Accum2_acc_341_nl[8:0];
  assign nl_Accum2_acc_344_nl = Accum2_acc_342_nl + Accum2_acc_341_nl;
  assign Accum2_acc_344_nl = nl_Accum2_acc_344_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3854:3850]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4174:4170]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2574:2570]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2894:2890]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3214:3210]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3534:3530]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4494:4490]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[14:10]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl[8:0];
  assign nl_Accum2_acc_343_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_770_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_834_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_514_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_578_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_642_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_706_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_898_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_2_nl;
  assign Accum2_acc_343_nl = nl_Accum2_acc_343_nl[8:0];
  assign nl_Accum2_acc_66_psp_1 = Accum2_acc_344_nl + Accum2_acc_343_nl;
  assign Accum2_acc_66_psp_1 = nl_Accum2_acc_66_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66 = (Accum2_acc_66_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_3_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4819:4815]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl[8:0];
  assign nl_Accum2_acc_345_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_963_nl
      + conv_s2s_5_9(b2[19:15]);
  assign Accum2_acc_345_nl = nl_Accum2_acc_345_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[339:335]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl[8:0];
  assign nl_Accum2_acc_353_nl = Accum2_acc_345_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_67_nl;
  assign Accum2_acc_353_nl = nl_Accum2_acc_353_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[659:655]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[979:975]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl[8:0];
  assign nl_Accum2_acc_352_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_131_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_195_nl;
  assign Accum2_acc_352_nl = nl_Accum2_acc_352_nl[8:0];
  assign nl_Accum2_acc_357_nl = Accum2_acc_353_nl + Accum2_acc_352_nl;
  assign Accum2_acc_357_nl = nl_Accum2_acc_357_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1299:1295]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1619:1615]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1939:1935]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2259:2255]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl[8:0];
  assign nl_Accum2_acc_356_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_259_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_323_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_387_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_451_nl;
  assign Accum2_acc_356_nl = nl_Accum2_acc_356_nl[8:0];
  assign nl_Accum2_acc_359_nl = Accum2_acc_357_nl + Accum2_acc_356_nl;
  assign Accum2_acc_359_nl = nl_Accum2_acc_359_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3859:3855]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4179:4175]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2579:2575]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2899:2895]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3219:3215]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3539:3535]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4499:4495]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[19:15]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl[8:0];
  assign nl_Accum2_acc_358_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_771_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_835_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_515_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_579_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_643_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_707_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_899_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_3_nl;
  assign Accum2_acc_358_nl = nl_Accum2_acc_358_nl[8:0];
  assign nl_Accum2_acc_67_psp_1 = Accum2_acc_359_nl + Accum2_acc_358_nl;
  assign Accum2_acc_67_psp_1 = nl_Accum2_acc_67_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67 = (Accum2_acc_67_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_4_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4824:4820]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl[8:0];
  assign nl_Accum2_acc_360_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_964_nl
      + conv_s2s_5_9(b2[24:20]);
  assign Accum2_acc_360_nl = nl_Accum2_acc_360_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[344:340]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl[8:0];
  assign nl_Accum2_acc_368_nl = Accum2_acc_360_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_68_nl;
  assign Accum2_acc_368_nl = nl_Accum2_acc_368_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[664:660]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[984:980]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl[8:0];
  assign nl_Accum2_acc_367_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_132_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_196_nl;
  assign Accum2_acc_367_nl = nl_Accum2_acc_367_nl[8:0];
  assign nl_Accum2_acc_372_nl = Accum2_acc_368_nl + Accum2_acc_367_nl;
  assign Accum2_acc_372_nl = nl_Accum2_acc_372_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1304:1300]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1624:1620]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1944:1940]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2264:2260]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl[8:0];
  assign nl_Accum2_acc_371_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_260_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_324_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_388_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_452_nl;
  assign Accum2_acc_371_nl = nl_Accum2_acc_371_nl[8:0];
  assign nl_Accum2_acc_374_nl = Accum2_acc_372_nl + Accum2_acc_371_nl;
  assign Accum2_acc_374_nl = nl_Accum2_acc_374_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3864:3860]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4184:4180]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2584:2580]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2904:2900]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3224:3220]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3544:3540]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4504:4500]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[24:20]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl[8:0];
  assign nl_Accum2_acc_373_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_772_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_836_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_516_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_580_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_644_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_708_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_900_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_4_nl;
  assign Accum2_acc_373_nl = nl_Accum2_acc_373_nl[8:0];
  assign nl_Accum2_acc_68_psp_1 = Accum2_acc_374_nl + Accum2_acc_373_nl;
  assign Accum2_acc_68_psp_1 = nl_Accum2_acc_68_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68 = (Accum2_acc_68_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_5_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4829:4825]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl[8:0];
  assign nl_Accum2_acc_375_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_965_nl
      + conv_s2s_5_9(b2[29:25]);
  assign Accum2_acc_375_nl = nl_Accum2_acc_375_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[349:345]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl[8:0];
  assign nl_Accum2_acc_383_nl = Accum2_acc_375_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_69_nl;
  assign Accum2_acc_383_nl = nl_Accum2_acc_383_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[669:665]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[989:985]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl[8:0];
  assign nl_Accum2_acc_382_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_133_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_197_nl;
  assign Accum2_acc_382_nl = nl_Accum2_acc_382_nl[8:0];
  assign nl_Accum2_acc_387_nl = Accum2_acc_383_nl + Accum2_acc_382_nl;
  assign Accum2_acc_387_nl = nl_Accum2_acc_387_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1309:1305]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1629:1625]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1949:1945]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2269:2265]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl[8:0];
  assign nl_Accum2_acc_386_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_261_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_325_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_389_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_453_nl;
  assign Accum2_acc_386_nl = nl_Accum2_acc_386_nl[8:0];
  assign nl_Accum2_acc_389_nl = Accum2_acc_387_nl + Accum2_acc_386_nl;
  assign Accum2_acc_389_nl = nl_Accum2_acc_389_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3869:3865]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4189:4185]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2589:2585]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2909:2905]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3229:3225]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3549:3545]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4509:4505]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[29:25]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl[8:0];
  assign nl_Accum2_acc_388_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_773_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_837_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_517_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_581_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_645_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_709_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_901_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_5_nl;
  assign Accum2_acc_388_nl = nl_Accum2_acc_388_nl[8:0];
  assign nl_Accum2_acc_69_psp_1 = Accum2_acc_389_nl + Accum2_acc_388_nl;
  assign Accum2_acc_69_psp_1 = nl_Accum2_acc_69_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69 = (Accum2_acc_69_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_6_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4834:4830]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl[8:0];
  assign nl_Accum2_acc_390_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_966_nl
      + conv_s2s_5_9(b2[34:30]);
  assign Accum2_acc_390_nl = nl_Accum2_acc_390_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[354:350]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl[8:0];
  assign nl_Accum2_acc_398_nl = Accum2_acc_390_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_70_nl;
  assign Accum2_acc_398_nl = nl_Accum2_acc_398_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[674:670]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[994:990]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl[8:0];
  assign nl_Accum2_acc_397_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_134_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_198_nl;
  assign Accum2_acc_397_nl = nl_Accum2_acc_397_nl[8:0];
  assign nl_Accum2_acc_402_nl = Accum2_acc_398_nl + Accum2_acc_397_nl;
  assign Accum2_acc_402_nl = nl_Accum2_acc_402_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1314:1310]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1634:1630]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1954:1950]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2274:2270]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl[8:0];
  assign nl_Accum2_acc_401_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_262_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_326_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_390_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_454_nl;
  assign Accum2_acc_401_nl = nl_Accum2_acc_401_nl[8:0];
  assign nl_Accum2_acc_404_nl = Accum2_acc_402_nl + Accum2_acc_401_nl;
  assign Accum2_acc_404_nl = nl_Accum2_acc_404_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3874:3870]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4194:4190]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2594:2590]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2914:2910]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3234:3230]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3554:3550]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4514:4510]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[34:30]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl[8:0];
  assign nl_Accum2_acc_403_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_774_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_838_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_518_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_582_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_646_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_710_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_902_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_6_nl;
  assign Accum2_acc_403_nl = nl_Accum2_acc_403_nl[8:0];
  assign nl_Accum2_acc_70_psp_1 = Accum2_acc_404_nl + Accum2_acc_403_nl;
  assign Accum2_acc_70_psp_1 = nl_Accum2_acc_70_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70 = (Accum2_acc_70_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_7_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4839:4835]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl[8:0];
  assign nl_Accum2_acc_405_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_967_nl
      + conv_s2s_5_9(b2[39:35]);
  assign Accum2_acc_405_nl = nl_Accum2_acc_405_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[359:355]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl[8:0];
  assign nl_Accum2_acc_413_nl = Accum2_acc_405_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_71_nl;
  assign Accum2_acc_413_nl = nl_Accum2_acc_413_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[679:675]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[999:995]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl[8:0];
  assign nl_Accum2_acc_412_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_135_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_199_nl;
  assign Accum2_acc_412_nl = nl_Accum2_acc_412_nl[8:0];
  assign nl_Accum2_acc_417_nl = Accum2_acc_413_nl + Accum2_acc_412_nl;
  assign Accum2_acc_417_nl = nl_Accum2_acc_417_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1319:1315]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1639:1635]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1959:1955]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2279:2275]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl[8:0];
  assign nl_Accum2_acc_416_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_263_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_327_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_391_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_455_nl;
  assign Accum2_acc_416_nl = nl_Accum2_acc_416_nl[8:0];
  assign nl_Accum2_acc_419_nl = Accum2_acc_417_nl + Accum2_acc_416_nl;
  assign Accum2_acc_419_nl = nl_Accum2_acc_419_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3879:3875]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4199:4195]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2599:2595]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2919:2915]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3239:3235]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3559:3555]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4519:4515]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[39:35]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl[8:0];
  assign nl_Accum2_acc_418_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_775_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_839_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_519_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_583_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_647_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_711_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_903_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_7_nl;
  assign Accum2_acc_418_nl = nl_Accum2_acc_418_nl[8:0];
  assign nl_Accum2_acc_71_psp_1 = Accum2_acc_419_nl + Accum2_acc_418_nl;
  assign Accum2_acc_71_psp_1 = nl_Accum2_acc_71_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71 = (Accum2_acc_71_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_8_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4844:4840]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl[8:0];
  assign nl_Accum2_acc_420_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_968_nl
      + conv_s2s_5_9(b2[44:40]);
  assign Accum2_acc_420_nl = nl_Accum2_acc_420_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[364:360]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl[8:0];
  assign nl_Accum2_acc_428_nl = Accum2_acc_420_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_72_nl;
  assign Accum2_acc_428_nl = nl_Accum2_acc_428_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[684:680]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1004:1000]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl[8:0];
  assign nl_Accum2_acc_427_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_136_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_200_nl;
  assign Accum2_acc_427_nl = nl_Accum2_acc_427_nl[8:0];
  assign nl_Accum2_acc_432_nl = Accum2_acc_428_nl + Accum2_acc_427_nl;
  assign Accum2_acc_432_nl = nl_Accum2_acc_432_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1324:1320]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1644:1640]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1964:1960]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2284:2280]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl[8:0];
  assign nl_Accum2_acc_431_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_264_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_328_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_392_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_456_nl;
  assign Accum2_acc_431_nl = nl_Accum2_acc_431_nl[8:0];
  assign nl_Accum2_acc_434_nl = Accum2_acc_432_nl + Accum2_acc_431_nl;
  assign Accum2_acc_434_nl = nl_Accum2_acc_434_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3884:3880]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4204:4200]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2604:2600]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2924:2920]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3244:3240]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3564:3560]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4524:4520]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[44:40]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl[8:0];
  assign nl_Accum2_acc_433_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_776_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_840_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_520_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_584_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_648_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_712_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_904_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_8_nl;
  assign Accum2_acc_433_nl = nl_Accum2_acc_433_nl[8:0];
  assign nl_Accum2_acc_72_psp_1 = Accum2_acc_434_nl + Accum2_acc_433_nl;
  assign Accum2_acc_72_psp_1 = nl_Accum2_acc_72_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72 = (Accum2_acc_72_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_9_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4849:4845]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl[8:0];
  assign nl_Accum2_acc_435_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_969_nl
      + conv_s2s_5_9(b2[49:45]);
  assign Accum2_acc_435_nl = nl_Accum2_acc_435_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[369:365]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl[8:0];
  assign nl_Accum2_acc_443_nl = Accum2_acc_435_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_73_nl;
  assign Accum2_acc_443_nl = nl_Accum2_acc_443_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[689:685]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1009:1005]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl[8:0];
  assign nl_Accum2_acc_442_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_137_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_201_nl;
  assign Accum2_acc_442_nl = nl_Accum2_acc_442_nl[8:0];
  assign nl_Accum2_acc_447_nl = Accum2_acc_443_nl + Accum2_acc_442_nl;
  assign Accum2_acc_447_nl = nl_Accum2_acc_447_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1329:1325]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1649:1645]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1969:1965]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2289:2285]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl[8:0];
  assign nl_Accum2_acc_446_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_265_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_329_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_393_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_457_nl;
  assign Accum2_acc_446_nl = nl_Accum2_acc_446_nl[8:0];
  assign nl_Accum2_acc_449_nl = Accum2_acc_447_nl + Accum2_acc_446_nl;
  assign Accum2_acc_449_nl = nl_Accum2_acc_449_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3889:3885]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4209:4205]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2609:2605]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2929:2925]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3249:3245]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3569:3565]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4529:4525]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[49:45]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl[8:0];
  assign nl_Accum2_acc_448_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_777_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_841_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_521_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_585_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_649_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_713_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_905_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_9_nl;
  assign Accum2_acc_448_nl = nl_Accum2_acc_448_nl[8:0];
  assign nl_Accum2_acc_73_psp_1 = Accum2_acc_449_nl + Accum2_acc_448_nl;
  assign Accum2_acc_73_psp_1 = nl_Accum2_acc_73_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73 = (Accum2_acc_73_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_10_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4854:4850]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl[8:0];
  assign nl_Accum2_acc_450_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_970_nl
      + conv_s2s_5_9(b2[54:50]);
  assign Accum2_acc_450_nl = nl_Accum2_acc_450_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[374:370]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl[8:0];
  assign nl_Accum2_acc_458_nl = Accum2_acc_450_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_74_nl;
  assign Accum2_acc_458_nl = nl_Accum2_acc_458_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[694:690]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1014:1010]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl[8:0];
  assign nl_Accum2_acc_457_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_138_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_202_nl;
  assign Accum2_acc_457_nl = nl_Accum2_acc_457_nl[8:0];
  assign nl_Accum2_acc_462_nl = Accum2_acc_458_nl + Accum2_acc_457_nl;
  assign Accum2_acc_462_nl = nl_Accum2_acc_462_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1334:1330]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1654:1650]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1974:1970]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2294:2290]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl[8:0];
  assign nl_Accum2_acc_461_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_266_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_330_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_394_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_458_nl;
  assign Accum2_acc_461_nl = nl_Accum2_acc_461_nl[8:0];
  assign nl_Accum2_acc_464_nl = Accum2_acc_462_nl + Accum2_acc_461_nl;
  assign Accum2_acc_464_nl = nl_Accum2_acc_464_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3894:3890]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4214:4210]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2614:2610]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2934:2930]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3254:3250]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3574:3570]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4534:4530]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[54:50]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl[8:0];
  assign nl_Accum2_acc_463_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_778_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_842_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_522_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_586_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_650_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_714_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_906_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_10_nl;
  assign Accum2_acc_463_nl = nl_Accum2_acc_463_nl[8:0];
  assign nl_Accum2_acc_74_psp_1 = Accum2_acc_464_nl + Accum2_acc_463_nl;
  assign Accum2_acc_74_psp_1 = nl_Accum2_acc_74_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74 = (Accum2_acc_74_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_11_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4859:4855]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl[8:0];
  assign nl_Accum2_acc_465_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_971_nl
      + conv_s2s_5_9(b2[59:55]);
  assign Accum2_acc_465_nl = nl_Accum2_acc_465_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[379:375]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl[8:0];
  assign nl_Accum2_acc_473_nl = Accum2_acc_465_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_75_nl;
  assign Accum2_acc_473_nl = nl_Accum2_acc_473_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[699:695]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1019:1015]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl[8:0];
  assign nl_Accum2_acc_472_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_139_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_203_nl;
  assign Accum2_acc_472_nl = nl_Accum2_acc_472_nl[8:0];
  assign nl_Accum2_acc_477_nl = Accum2_acc_473_nl + Accum2_acc_472_nl;
  assign Accum2_acc_477_nl = nl_Accum2_acc_477_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1339:1335]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1659:1655]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1979:1975]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2299:2295]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl[8:0];
  assign nl_Accum2_acc_476_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_267_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_331_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_395_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_459_nl;
  assign Accum2_acc_476_nl = nl_Accum2_acc_476_nl[8:0];
  assign nl_Accum2_acc_479_nl = Accum2_acc_477_nl + Accum2_acc_476_nl;
  assign Accum2_acc_479_nl = nl_Accum2_acc_479_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3899:3895]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4219:4215]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2619:2615]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2939:2935]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3259:3255]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3579:3575]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4539:4535]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[59:55]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl[8:0];
  assign nl_Accum2_acc_478_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_779_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_843_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_523_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_587_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_651_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_715_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_907_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_11_nl;
  assign Accum2_acc_478_nl = nl_Accum2_acc_478_nl[8:0];
  assign nl_Accum2_acc_75_psp_1 = Accum2_acc_479_nl + Accum2_acc_478_nl;
  assign Accum2_acc_75_psp_1 = nl_Accum2_acc_75_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75 = (Accum2_acc_75_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_12_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4864:4860]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl[8:0];
  assign nl_Accum2_acc_480_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_972_nl
      + conv_s2s_5_9(b2[64:60]);
  assign Accum2_acc_480_nl = nl_Accum2_acc_480_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[384:380]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl[8:0];
  assign nl_Accum2_acc_488_nl = Accum2_acc_480_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_76_nl;
  assign Accum2_acc_488_nl = nl_Accum2_acc_488_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[704:700]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1024:1020]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl[8:0];
  assign nl_Accum2_acc_487_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_140_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_204_nl;
  assign Accum2_acc_487_nl = nl_Accum2_acc_487_nl[8:0];
  assign nl_Accum2_acc_492_nl = Accum2_acc_488_nl + Accum2_acc_487_nl;
  assign Accum2_acc_492_nl = nl_Accum2_acc_492_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1344:1340]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1664:1660]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1984:1980]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2304:2300]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl[8:0];
  assign nl_Accum2_acc_491_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_268_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_332_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_396_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_460_nl;
  assign Accum2_acc_491_nl = nl_Accum2_acc_491_nl[8:0];
  assign nl_Accum2_acc_494_nl = Accum2_acc_492_nl + Accum2_acc_491_nl;
  assign Accum2_acc_494_nl = nl_Accum2_acc_494_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3904:3900]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4224:4220]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2624:2620]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2944:2940]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3264:3260]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3584:3580]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4544:4540]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[64:60]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl[8:0];
  assign nl_Accum2_acc_493_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_780_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_844_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_524_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_588_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_652_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_716_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_908_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_12_nl;
  assign Accum2_acc_493_nl = nl_Accum2_acc_493_nl[8:0];
  assign nl_Accum2_acc_76_psp_1 = Accum2_acc_494_nl + Accum2_acc_493_nl;
  assign Accum2_acc_76_psp_1 = nl_Accum2_acc_76_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76 = (Accum2_acc_76_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_13_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4869:4865]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl[8:0];
  assign nl_Accum2_acc_495_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_973_nl
      + conv_s2s_5_9(b2[69:65]);
  assign Accum2_acc_495_nl = nl_Accum2_acc_495_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[389:385]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl[8:0];
  assign nl_Accum2_acc_503_nl = Accum2_acc_495_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_77_nl;
  assign Accum2_acc_503_nl = nl_Accum2_acc_503_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[709:705]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1029:1025]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl[8:0];
  assign nl_Accum2_acc_502_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_141_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_205_nl;
  assign Accum2_acc_502_nl = nl_Accum2_acc_502_nl[8:0];
  assign nl_Accum2_acc_507_nl = Accum2_acc_503_nl + Accum2_acc_502_nl;
  assign Accum2_acc_507_nl = nl_Accum2_acc_507_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1349:1345]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1669:1665]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1989:1985]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2309:2305]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl[8:0];
  assign nl_Accum2_acc_506_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_269_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_333_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_397_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_461_nl;
  assign Accum2_acc_506_nl = nl_Accum2_acc_506_nl[8:0];
  assign nl_Accum2_acc_509_nl = Accum2_acc_507_nl + Accum2_acc_506_nl;
  assign Accum2_acc_509_nl = nl_Accum2_acc_509_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3909:3905]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4229:4225]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2629:2625]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2949:2945]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3269:3265]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3589:3585]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4549:4545]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[69:65]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl[8:0];
  assign nl_Accum2_acc_508_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_781_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_845_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_525_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_589_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_653_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_717_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_909_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_13_nl;
  assign Accum2_acc_508_nl = nl_Accum2_acc_508_nl[8:0];
  assign nl_Accum2_acc_77_psp_1 = Accum2_acc_509_nl + Accum2_acc_508_nl;
  assign Accum2_acc_77_psp_1 = nl_Accum2_acc_77_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77 = (Accum2_acc_77_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_14_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4874:4870]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl[8:0];
  assign nl_Accum2_acc_510_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_974_nl
      + conv_s2s_5_9(b2[74:70]);
  assign Accum2_acc_510_nl = nl_Accum2_acc_510_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[394:390]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl[8:0];
  assign nl_Accum2_acc_518_nl = Accum2_acc_510_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_78_nl;
  assign Accum2_acc_518_nl = nl_Accum2_acc_518_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[714:710]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1034:1030]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl[8:0];
  assign nl_Accum2_acc_517_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_142_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_206_nl;
  assign Accum2_acc_517_nl = nl_Accum2_acc_517_nl[8:0];
  assign nl_Accum2_acc_522_nl = Accum2_acc_518_nl + Accum2_acc_517_nl;
  assign Accum2_acc_522_nl = nl_Accum2_acc_522_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1354:1350]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1674:1670]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1994:1990]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2314:2310]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl[8:0];
  assign nl_Accum2_acc_521_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_270_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_334_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_398_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_462_nl;
  assign Accum2_acc_521_nl = nl_Accum2_acc_521_nl[8:0];
  assign nl_Accum2_acc_524_nl = Accum2_acc_522_nl + Accum2_acc_521_nl;
  assign Accum2_acc_524_nl = nl_Accum2_acc_524_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3914:3910]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4234:4230]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2634:2630]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2954:2950]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3274:3270]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3594:3590]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4554:4550]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[74:70]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl[8:0];
  assign nl_Accum2_acc_523_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_782_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_846_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_526_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_590_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_654_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_718_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_910_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_14_nl;
  assign Accum2_acc_523_nl = nl_Accum2_acc_523_nl[8:0];
  assign nl_Accum2_acc_78_psp_1 = Accum2_acc_524_nl + Accum2_acc_523_nl;
  assign Accum2_acc_78_psp_1 = nl_Accum2_acc_78_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78 = (Accum2_acc_78_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_15_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4879:4875]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl[8:0];
  assign nl_Accum2_acc_525_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_975_nl
      + conv_s2s_5_9(b2[79:75]);
  assign Accum2_acc_525_nl = nl_Accum2_acc_525_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[399:395]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl[8:0];
  assign nl_Accum2_acc_533_nl = Accum2_acc_525_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_79_nl;
  assign Accum2_acc_533_nl = nl_Accum2_acc_533_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[719:715]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1039:1035]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl[8:0];
  assign nl_Accum2_acc_532_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_143_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_207_nl;
  assign Accum2_acc_532_nl = nl_Accum2_acc_532_nl[8:0];
  assign nl_Accum2_acc_537_nl = Accum2_acc_533_nl + Accum2_acc_532_nl;
  assign Accum2_acc_537_nl = nl_Accum2_acc_537_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1359:1355]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1679:1675]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[1999:1995]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2319:2315]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl[8:0];
  assign nl_Accum2_acc_536_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_271_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_335_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_399_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_463_nl;
  assign Accum2_acc_536_nl = nl_Accum2_acc_536_nl[8:0];
  assign nl_Accum2_acc_539_nl = Accum2_acc_537_nl + Accum2_acc_536_nl;
  assign Accum2_acc_539_nl = nl_Accum2_acc_539_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3919:3915]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4239:4235]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2639:2635]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2959:2955]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3279:3275]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3599:3595]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4559:4555]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[79:75]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl[8:0];
  assign nl_Accum2_acc_538_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_783_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_847_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_527_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_591_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_655_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_719_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_911_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_15_nl;
  assign Accum2_acc_538_nl = nl_Accum2_acc_538_nl[8:0];
  assign nl_Accum2_acc_79_psp_1 = Accum2_acc_539_nl + Accum2_acc_538_nl;
  assign Accum2_acc_79_psp_1 = nl_Accum2_acc_79_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79 = (Accum2_acc_79_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_16_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4884:4880]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl[8:0];
  assign nl_Accum2_acc_540_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_976_nl
      + conv_s2s_5_9(b2[84:80]);
  assign Accum2_acc_540_nl = nl_Accum2_acc_540_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[404:400]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl[8:0];
  assign nl_Accum2_acc_548_nl = Accum2_acc_540_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_80_nl;
  assign Accum2_acc_548_nl = nl_Accum2_acc_548_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[724:720]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1044:1040]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl[8:0];
  assign nl_Accum2_acc_547_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_144_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_208_nl;
  assign Accum2_acc_547_nl = nl_Accum2_acc_547_nl[8:0];
  assign nl_Accum2_acc_552_nl = Accum2_acc_548_nl + Accum2_acc_547_nl;
  assign Accum2_acc_552_nl = nl_Accum2_acc_552_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1364:1360]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1684:1680]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2004:2000]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2324:2320]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl[8:0];
  assign nl_Accum2_acc_551_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_272_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_336_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_400_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_464_nl;
  assign Accum2_acc_551_nl = nl_Accum2_acc_551_nl[8:0];
  assign nl_Accum2_acc_554_nl = Accum2_acc_552_nl + Accum2_acc_551_nl;
  assign Accum2_acc_554_nl = nl_Accum2_acc_554_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3924:3920]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4244:4240]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2644:2640]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2964:2960]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3284:3280]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3604:3600]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4564:4560]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[84:80]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl[8:0];
  assign nl_Accum2_acc_553_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_784_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_848_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_528_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_592_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_656_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_720_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_912_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_16_nl;
  assign Accum2_acc_553_nl = nl_Accum2_acc_553_nl[8:0];
  assign nl_Accum2_acc_80_psp_1 = Accum2_acc_554_nl + Accum2_acc_553_nl;
  assign Accum2_acc_80_psp_1 = nl_Accum2_acc_80_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80 = (Accum2_acc_80_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_17_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4889:4885]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl[8:0];
  assign nl_Accum2_acc_555_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_977_nl
      + conv_s2s_5_9(b2[89:85]);
  assign Accum2_acc_555_nl = nl_Accum2_acc_555_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[409:405]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl[8:0];
  assign nl_Accum2_acc_563_nl = Accum2_acc_555_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_81_nl;
  assign Accum2_acc_563_nl = nl_Accum2_acc_563_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[729:725]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1049:1045]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl[8:0];
  assign nl_Accum2_acc_562_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_145_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_209_nl;
  assign Accum2_acc_562_nl = nl_Accum2_acc_562_nl[8:0];
  assign nl_Accum2_acc_567_nl = Accum2_acc_563_nl + Accum2_acc_562_nl;
  assign Accum2_acc_567_nl = nl_Accum2_acc_567_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1369:1365]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1689:1685]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2009:2005]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2329:2325]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl[8:0];
  assign nl_Accum2_acc_566_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_273_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_337_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_401_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_465_nl;
  assign Accum2_acc_566_nl = nl_Accum2_acc_566_nl[8:0];
  assign nl_Accum2_acc_569_nl = Accum2_acc_567_nl + Accum2_acc_566_nl;
  assign Accum2_acc_569_nl = nl_Accum2_acc_569_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3929:3925]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4249:4245]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2649:2645]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2969:2965]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3289:3285]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3609:3605]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4569:4565]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[89:85]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl[8:0];
  assign nl_Accum2_acc_568_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_785_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_849_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_529_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_593_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_657_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_721_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_913_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_17_nl;
  assign Accum2_acc_568_nl = nl_Accum2_acc_568_nl[8:0];
  assign nl_Accum2_acc_81_psp_1 = Accum2_acc_569_nl + Accum2_acc_568_nl;
  assign Accum2_acc_81_psp_1 = nl_Accum2_acc_81_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81 = (Accum2_acc_81_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_18_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4894:4890]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl[8:0];
  assign nl_Accum2_acc_570_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_978_nl
      + conv_s2s_5_9(b2[94:90]);
  assign Accum2_acc_570_nl = nl_Accum2_acc_570_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[414:410]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl[8:0];
  assign nl_Accum2_acc_578_nl = Accum2_acc_570_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_82_nl;
  assign Accum2_acc_578_nl = nl_Accum2_acc_578_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[734:730]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1054:1050]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl[8:0];
  assign nl_Accum2_acc_577_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_146_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_210_nl;
  assign Accum2_acc_577_nl = nl_Accum2_acc_577_nl[8:0];
  assign nl_Accum2_acc_582_nl = Accum2_acc_578_nl + Accum2_acc_577_nl;
  assign Accum2_acc_582_nl = nl_Accum2_acc_582_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1374:1370]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1694:1690]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2014:2010]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2334:2330]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl[8:0];
  assign nl_Accum2_acc_581_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_274_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_338_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_402_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_466_nl;
  assign Accum2_acc_581_nl = nl_Accum2_acc_581_nl[8:0];
  assign nl_Accum2_acc_584_nl = Accum2_acc_582_nl + Accum2_acc_581_nl;
  assign Accum2_acc_584_nl = nl_Accum2_acc_584_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3934:3930]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4254:4250]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2654:2650]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2974:2970]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3294:3290]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3614:3610]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4574:4570]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[94:90]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl[8:0];
  assign nl_Accum2_acc_583_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_786_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_850_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_530_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_594_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_658_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_722_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_914_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_18_nl;
  assign Accum2_acc_583_nl = nl_Accum2_acc_583_nl[8:0];
  assign nl_Accum2_acc_82_psp_1 = Accum2_acc_584_nl + Accum2_acc_583_nl;
  assign Accum2_acc_82_psp_1 = nl_Accum2_acc_82_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82 = (Accum2_acc_82_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_19_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4899:4895]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl[8:0];
  assign nl_Accum2_acc_585_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_979_nl
      + conv_s2s_5_9(b2[99:95]);
  assign Accum2_acc_585_nl = nl_Accum2_acc_585_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[419:415]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl[8:0];
  assign nl_Accum2_acc_593_nl = Accum2_acc_585_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_83_nl;
  assign Accum2_acc_593_nl = nl_Accum2_acc_593_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[739:735]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1059:1055]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl[8:0];
  assign nl_Accum2_acc_592_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_147_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_211_nl;
  assign Accum2_acc_592_nl = nl_Accum2_acc_592_nl[8:0];
  assign nl_Accum2_acc_597_nl = Accum2_acc_593_nl + Accum2_acc_592_nl;
  assign Accum2_acc_597_nl = nl_Accum2_acc_597_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1379:1375]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1699:1695]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2019:2015]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2339:2335]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl[8:0];
  assign nl_Accum2_acc_596_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_275_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_339_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_403_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_467_nl;
  assign Accum2_acc_596_nl = nl_Accum2_acc_596_nl[8:0];
  assign nl_Accum2_acc_599_nl = Accum2_acc_597_nl + Accum2_acc_596_nl;
  assign Accum2_acc_599_nl = nl_Accum2_acc_599_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3939:3935]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4259:4255]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2659:2655]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2979:2975]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3299:3295]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3619:3615]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4579:4575]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[99:95]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl[8:0];
  assign nl_Accum2_acc_598_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_787_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_851_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_531_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_595_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_659_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_723_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_915_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_19_nl;
  assign Accum2_acc_598_nl = nl_Accum2_acc_598_nl[8:0];
  assign nl_Accum2_acc_83_psp_1 = Accum2_acc_599_nl + Accum2_acc_598_nl;
  assign Accum2_acc_83_psp_1 = nl_Accum2_acc_83_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83 = (Accum2_acc_83_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_20_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4904:4900]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl[8:0];
  assign nl_Accum2_acc_600_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_980_nl
      + conv_s2s_5_9(b2[104:100]);
  assign Accum2_acc_600_nl = nl_Accum2_acc_600_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[424:420]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl[8:0];
  assign nl_Accum2_acc_608_nl = Accum2_acc_600_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_84_nl;
  assign Accum2_acc_608_nl = nl_Accum2_acc_608_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[744:740]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1064:1060]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl[8:0];
  assign nl_Accum2_acc_607_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_148_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_212_nl;
  assign Accum2_acc_607_nl = nl_Accum2_acc_607_nl[8:0];
  assign nl_Accum2_acc_612_nl = Accum2_acc_608_nl + Accum2_acc_607_nl;
  assign Accum2_acc_612_nl = nl_Accum2_acc_612_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1384:1380]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1704:1700]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2024:2020]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2344:2340]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl[8:0];
  assign nl_Accum2_acc_611_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_276_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_340_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_404_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_468_nl;
  assign Accum2_acc_611_nl = nl_Accum2_acc_611_nl[8:0];
  assign nl_Accum2_acc_614_nl = Accum2_acc_612_nl + Accum2_acc_611_nl;
  assign Accum2_acc_614_nl = nl_Accum2_acc_614_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3944:3940]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4264:4260]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2664:2660]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2984:2980]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3304:3300]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3624:3620]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4584:4580]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[104:100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl[8:0];
  assign nl_Accum2_acc_613_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_788_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_852_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_532_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_596_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_660_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_724_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_916_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_20_nl;
  assign Accum2_acc_613_nl = nl_Accum2_acc_613_nl[8:0];
  assign nl_Accum2_acc_84_psp_1 = Accum2_acc_614_nl + Accum2_acc_613_nl;
  assign Accum2_acc_84_psp_1 = nl_Accum2_acc_84_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84 = (Accum2_acc_84_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_21_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4909:4905]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl[8:0];
  assign nl_Accum2_acc_615_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_981_nl
      + conv_s2s_5_9(b2[109:105]);
  assign Accum2_acc_615_nl = nl_Accum2_acc_615_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[429:425]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl[8:0];
  assign nl_Accum2_acc_623_nl = Accum2_acc_615_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_85_nl;
  assign Accum2_acc_623_nl = nl_Accum2_acc_623_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[749:745]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1069:1065]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl[8:0];
  assign nl_Accum2_acc_622_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_149_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_213_nl;
  assign Accum2_acc_622_nl = nl_Accum2_acc_622_nl[8:0];
  assign nl_Accum2_acc_627_nl = Accum2_acc_623_nl + Accum2_acc_622_nl;
  assign Accum2_acc_627_nl = nl_Accum2_acc_627_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1389:1385]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1709:1705]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2029:2025]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2349:2345]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl[8:0];
  assign nl_Accum2_acc_626_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_277_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_341_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_405_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_469_nl;
  assign Accum2_acc_626_nl = nl_Accum2_acc_626_nl[8:0];
  assign nl_Accum2_acc_629_nl = Accum2_acc_627_nl + Accum2_acc_626_nl;
  assign Accum2_acc_629_nl = nl_Accum2_acc_629_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3949:3945]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4269:4265]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2669:2665]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2989:2985]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3309:3305]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3629:3625]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4589:4585]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[109:105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl[8:0];
  assign nl_Accum2_acc_628_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_789_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_853_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_533_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_597_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_661_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_725_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_917_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_21_nl;
  assign Accum2_acc_628_nl = nl_Accum2_acc_628_nl[8:0];
  assign nl_Accum2_acc_85_psp_1 = Accum2_acc_629_nl + Accum2_acc_628_nl;
  assign Accum2_acc_85_psp_1 = nl_Accum2_acc_85_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85 = (Accum2_acc_85_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_22_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4914:4910]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl[8:0];
  assign nl_Accum2_acc_630_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_982_nl
      + conv_s2s_5_9(b2[114:110]);
  assign Accum2_acc_630_nl = nl_Accum2_acc_630_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[434:430]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl[8:0];
  assign nl_Accum2_acc_638_nl = Accum2_acc_630_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_86_nl;
  assign Accum2_acc_638_nl = nl_Accum2_acc_638_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[754:750]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1074:1070]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl[8:0];
  assign nl_Accum2_acc_637_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_150_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_214_nl;
  assign Accum2_acc_637_nl = nl_Accum2_acc_637_nl[8:0];
  assign nl_Accum2_acc_642_nl = Accum2_acc_638_nl + Accum2_acc_637_nl;
  assign Accum2_acc_642_nl = nl_Accum2_acc_642_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1394:1390]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1714:1710]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2034:2030]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2354:2350]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl[8:0];
  assign nl_Accum2_acc_641_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_278_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_342_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_406_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_470_nl;
  assign Accum2_acc_641_nl = nl_Accum2_acc_641_nl[8:0];
  assign nl_Accum2_acc_644_nl = Accum2_acc_642_nl + Accum2_acc_641_nl;
  assign Accum2_acc_644_nl = nl_Accum2_acc_644_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3954:3950]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4274:4270]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2674:2670]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2994:2990]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3314:3310]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3634:3630]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4594:4590]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[114:110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl[8:0];
  assign nl_Accum2_acc_643_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_790_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_854_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_534_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_598_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_662_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_726_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_918_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_22_nl;
  assign Accum2_acc_643_nl = nl_Accum2_acc_643_nl[8:0];
  assign nl_Accum2_acc_86_psp_1 = Accum2_acc_644_nl + Accum2_acc_643_nl;
  assign Accum2_acc_86_psp_1 = nl_Accum2_acc_86_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86 = (Accum2_acc_86_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_23_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4919:4915]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl[8:0];
  assign nl_Accum2_acc_645_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_983_nl
      + conv_s2s_5_9(b2[119:115]);
  assign Accum2_acc_645_nl = nl_Accum2_acc_645_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[439:435]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl[8:0];
  assign nl_Accum2_acc_653_nl = Accum2_acc_645_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_87_nl;
  assign Accum2_acc_653_nl = nl_Accum2_acc_653_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[759:755]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1079:1075]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl[8:0];
  assign nl_Accum2_acc_652_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_151_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_215_nl;
  assign Accum2_acc_652_nl = nl_Accum2_acc_652_nl[8:0];
  assign nl_Accum2_acc_657_nl = Accum2_acc_653_nl + Accum2_acc_652_nl;
  assign Accum2_acc_657_nl = nl_Accum2_acc_657_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1399:1395]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1719:1715]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2039:2035]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2359:2355]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl[8:0];
  assign nl_Accum2_acc_656_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_279_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_343_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_407_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_471_nl;
  assign Accum2_acc_656_nl = nl_Accum2_acc_656_nl[8:0];
  assign nl_Accum2_acc_659_nl = Accum2_acc_657_nl + Accum2_acc_656_nl;
  assign Accum2_acc_659_nl = nl_Accum2_acc_659_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3959:3955]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4279:4275]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2679:2675]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[2999:2995]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3319:3315]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3639:3635]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4599:4595]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[119:115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl[8:0];
  assign nl_Accum2_acc_658_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_791_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_855_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_535_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_599_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_663_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_727_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_919_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_23_nl;
  assign Accum2_acc_658_nl = nl_Accum2_acc_658_nl[8:0];
  assign nl_Accum2_acc_87_psp_1 = Accum2_acc_659_nl + Accum2_acc_658_nl;
  assign Accum2_acc_87_psp_1 = nl_Accum2_acc_87_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87 = (Accum2_acc_87_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_24_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4924:4920]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl[8:0];
  assign nl_Accum2_acc_660_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_984_nl
      + conv_s2s_5_9(b2[124:120]);
  assign Accum2_acc_660_nl = nl_Accum2_acc_660_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[444:440]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl[8:0];
  assign nl_Accum2_acc_668_nl = Accum2_acc_660_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_88_nl;
  assign Accum2_acc_668_nl = nl_Accum2_acc_668_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[764:760]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1084:1080]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl[8:0];
  assign nl_Accum2_acc_667_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_152_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_216_nl;
  assign Accum2_acc_667_nl = nl_Accum2_acc_667_nl[8:0];
  assign nl_Accum2_acc_672_nl = Accum2_acc_668_nl + Accum2_acc_667_nl;
  assign Accum2_acc_672_nl = nl_Accum2_acc_672_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1404:1400]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1724:1720]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2044:2040]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2364:2360]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl[8:0];
  assign nl_Accum2_acc_671_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_280_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_344_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_408_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_472_nl;
  assign Accum2_acc_671_nl = nl_Accum2_acc_671_nl[8:0];
  assign nl_Accum2_acc_674_nl = Accum2_acc_672_nl + Accum2_acc_671_nl;
  assign Accum2_acc_674_nl = nl_Accum2_acc_674_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3964:3960]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4284:4280]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2684:2680]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3004:3000]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3324:3320]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3644:3640]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4604:4600]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[124:120]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl[8:0];
  assign nl_Accum2_acc_673_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_792_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_856_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_536_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_600_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_664_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_728_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_920_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_24_nl;
  assign Accum2_acc_673_nl = nl_Accum2_acc_673_nl[8:0];
  assign nl_Accum2_acc_88_psp_1 = Accum2_acc_674_nl + Accum2_acc_673_nl;
  assign Accum2_acc_88_psp_1 = nl_Accum2_acc_88_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88 = (Accum2_acc_88_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_25_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4929:4925]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl[8:0];
  assign nl_Accum2_acc_675_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_985_nl
      + conv_s2s_5_9(b2[129:125]);
  assign Accum2_acc_675_nl = nl_Accum2_acc_675_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[449:445]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl[8:0];
  assign nl_Accum2_acc_683_nl = Accum2_acc_675_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_89_nl;
  assign Accum2_acc_683_nl = nl_Accum2_acc_683_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[769:765]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1089:1085]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl[8:0];
  assign nl_Accum2_acc_682_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_153_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_217_nl;
  assign Accum2_acc_682_nl = nl_Accum2_acc_682_nl[8:0];
  assign nl_Accum2_acc_687_nl = Accum2_acc_683_nl + Accum2_acc_682_nl;
  assign Accum2_acc_687_nl = nl_Accum2_acc_687_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1409:1405]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1729:1725]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2049:2045]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2369:2365]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl[8:0];
  assign nl_Accum2_acc_686_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_281_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_345_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_409_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_473_nl;
  assign Accum2_acc_686_nl = nl_Accum2_acc_686_nl[8:0];
  assign nl_Accum2_acc_689_nl = Accum2_acc_687_nl + Accum2_acc_686_nl;
  assign Accum2_acc_689_nl = nl_Accum2_acc_689_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3969:3965]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4289:4285]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2689:2685]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3009:3005]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3329:3325]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3649:3645]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4609:4605]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[129:125]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl[8:0];
  assign nl_Accum2_acc_688_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_793_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_857_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_537_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_601_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_665_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_729_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_921_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_25_nl;
  assign Accum2_acc_688_nl = nl_Accum2_acc_688_nl[8:0];
  assign nl_Accum2_acc_89_psp_1 = Accum2_acc_689_nl + Accum2_acc_688_nl;
  assign Accum2_acc_89_psp_1 = nl_Accum2_acc_89_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89 = (Accum2_acc_89_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_26_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4934:4930]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl[8:0];
  assign nl_Accum2_acc_690_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_986_nl
      + conv_s2s_5_9(b2[134:130]);
  assign Accum2_acc_690_nl = nl_Accum2_acc_690_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[454:450]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl[8:0];
  assign nl_Accum2_acc_698_nl = Accum2_acc_690_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_90_nl;
  assign Accum2_acc_698_nl = nl_Accum2_acc_698_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[774:770]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1094:1090]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl[8:0];
  assign nl_Accum2_acc_697_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_154_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_218_nl;
  assign Accum2_acc_697_nl = nl_Accum2_acc_697_nl[8:0];
  assign nl_Accum2_acc_702_nl = Accum2_acc_698_nl + Accum2_acc_697_nl;
  assign Accum2_acc_702_nl = nl_Accum2_acc_702_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1414:1410]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1734:1730]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2054:2050]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2374:2370]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl[8:0];
  assign nl_Accum2_acc_701_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_282_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_346_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_410_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_474_nl;
  assign Accum2_acc_701_nl = nl_Accum2_acc_701_nl[8:0];
  assign nl_Accum2_acc_704_nl = Accum2_acc_702_nl + Accum2_acc_701_nl;
  assign Accum2_acc_704_nl = nl_Accum2_acc_704_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3974:3970]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4294:4290]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2694:2690]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3014:3010]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3334:3330]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3654:3650]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4614:4610]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[134:130]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl[8:0];
  assign nl_Accum2_acc_703_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_794_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_858_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_538_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_602_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_666_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_730_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_922_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_26_nl;
  assign Accum2_acc_703_nl = nl_Accum2_acc_703_nl[8:0];
  assign nl_Accum2_acc_90_psp_1 = Accum2_acc_704_nl + Accum2_acc_703_nl;
  assign Accum2_acc_90_psp_1 = nl_Accum2_acc_90_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90 = (Accum2_acc_90_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_27_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4939:4935]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl[8:0];
  assign nl_Accum2_acc_705_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_987_nl
      + conv_s2s_5_9(b2[139:135]);
  assign Accum2_acc_705_nl = nl_Accum2_acc_705_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[459:455]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl[8:0];
  assign nl_Accum2_acc_713_nl = Accum2_acc_705_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_91_nl;
  assign Accum2_acc_713_nl = nl_Accum2_acc_713_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[779:775]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1099:1095]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl[8:0];
  assign nl_Accum2_acc_712_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_155_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_219_nl;
  assign Accum2_acc_712_nl = nl_Accum2_acc_712_nl[8:0];
  assign nl_Accum2_acc_717_nl = Accum2_acc_713_nl + Accum2_acc_712_nl;
  assign Accum2_acc_717_nl = nl_Accum2_acc_717_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1419:1415]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1739:1735]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2059:2055]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2379:2375]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl[8:0];
  assign nl_Accum2_acc_716_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_283_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_347_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_411_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_475_nl;
  assign Accum2_acc_716_nl = nl_Accum2_acc_716_nl[8:0];
  assign nl_Accum2_acc_719_nl = Accum2_acc_717_nl + Accum2_acc_716_nl;
  assign Accum2_acc_719_nl = nl_Accum2_acc_719_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3979:3975]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4299:4295]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2699:2695]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3019:3015]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3339:3335]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3659:3655]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4619:4615]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[139:135]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl[8:0];
  assign nl_Accum2_acc_718_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_795_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_859_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_539_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_603_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_667_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_731_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_923_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_27_nl;
  assign Accum2_acc_718_nl = nl_Accum2_acc_718_nl[8:0];
  assign nl_Accum2_acc_91_psp_1 = Accum2_acc_719_nl + Accum2_acc_718_nl;
  assign Accum2_acc_91_psp_1 = nl_Accum2_acc_91_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91 = (Accum2_acc_91_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_28_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4944:4940]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl[8:0];
  assign nl_Accum2_acc_720_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_988_nl
      + conv_s2s_5_9(b2[144:140]);
  assign Accum2_acc_720_nl = nl_Accum2_acc_720_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[464:460]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl[8:0];
  assign nl_Accum2_acc_728_nl = Accum2_acc_720_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_92_nl;
  assign Accum2_acc_728_nl = nl_Accum2_acc_728_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[784:780]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1104:1100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl[8:0];
  assign nl_Accum2_acc_727_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_156_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_220_nl;
  assign Accum2_acc_727_nl = nl_Accum2_acc_727_nl[8:0];
  assign nl_Accum2_acc_732_nl = Accum2_acc_728_nl + Accum2_acc_727_nl;
  assign Accum2_acc_732_nl = nl_Accum2_acc_732_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1424:1420]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1744:1740]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2064:2060]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2384:2380]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl[8:0];
  assign nl_Accum2_acc_731_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_284_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_348_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_412_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_476_nl;
  assign Accum2_acc_731_nl = nl_Accum2_acc_731_nl[8:0];
  assign nl_Accum2_acc_734_nl = Accum2_acc_732_nl + Accum2_acc_731_nl;
  assign Accum2_acc_734_nl = nl_Accum2_acc_734_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3984:3980]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4304:4300]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2704:2700]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3024:3020]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3344:3340]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3664:3660]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4624:4620]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[144:140]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl[8:0];
  assign nl_Accum2_acc_733_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_796_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_860_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_540_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_604_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_668_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_732_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_924_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_28_nl;
  assign Accum2_acc_733_nl = nl_Accum2_acc_733_nl[8:0];
  assign nl_Accum2_acc_92_psp_1 = Accum2_acc_734_nl + Accum2_acc_733_nl;
  assign Accum2_acc_92_psp_1 = nl_Accum2_acc_92_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92 = (Accum2_acc_92_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_29_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4949:4945]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl[8:0];
  assign nl_Accum2_acc_735_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_989_nl
      + conv_s2s_5_9(b2[149:145]);
  assign Accum2_acc_735_nl = nl_Accum2_acc_735_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[469:465]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl[8:0];
  assign nl_Accum2_acc_743_nl = Accum2_acc_735_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_93_nl;
  assign Accum2_acc_743_nl = nl_Accum2_acc_743_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[789:785]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1109:1105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl[8:0];
  assign nl_Accum2_acc_742_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_157_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_221_nl;
  assign Accum2_acc_742_nl = nl_Accum2_acc_742_nl[8:0];
  assign nl_Accum2_acc_747_nl = Accum2_acc_743_nl + Accum2_acc_742_nl;
  assign Accum2_acc_747_nl = nl_Accum2_acc_747_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1429:1425]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1749:1745]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2069:2065]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2389:2385]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl[8:0];
  assign nl_Accum2_acc_746_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_285_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_349_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_413_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_477_nl;
  assign Accum2_acc_746_nl = nl_Accum2_acc_746_nl[8:0];
  assign nl_Accum2_acc_749_nl = Accum2_acc_747_nl + Accum2_acc_746_nl;
  assign Accum2_acc_749_nl = nl_Accum2_acc_749_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3989:3985]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4309:4305]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2709:2705]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3029:3025]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3349:3345]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3669:3665]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4629:4625]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[149:145]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl[8:0];
  assign nl_Accum2_acc_748_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_797_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_861_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_541_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_605_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_669_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_733_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_925_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_29_nl;
  assign Accum2_acc_748_nl = nl_Accum2_acc_748_nl[8:0];
  assign nl_Accum2_acc_93_psp_1 = Accum2_acc_749_nl + Accum2_acc_748_nl;
  assign Accum2_acc_93_psp_1 = nl_Accum2_acc_93_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93 = (Accum2_acc_93_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_30_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4954:4950]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl[8:0];
  assign nl_Accum2_acc_750_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_990_nl
      + conv_s2s_5_9(b2[154:150]);
  assign Accum2_acc_750_nl = nl_Accum2_acc_750_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[474:470]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl[8:0];
  assign nl_Accum2_acc_758_nl = Accum2_acc_750_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_94_nl;
  assign Accum2_acc_758_nl = nl_Accum2_acc_758_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[794:790]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1114:1110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl[8:0];
  assign nl_Accum2_acc_757_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_158_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_222_nl;
  assign Accum2_acc_757_nl = nl_Accum2_acc_757_nl[8:0];
  assign nl_Accum2_acc_762_nl = Accum2_acc_758_nl + Accum2_acc_757_nl;
  assign Accum2_acc_762_nl = nl_Accum2_acc_762_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1434:1430]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1754:1750]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2074:2070]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2394:2390]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl[8:0];
  assign nl_Accum2_acc_761_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_286_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_350_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_414_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_478_nl;
  assign Accum2_acc_761_nl = nl_Accum2_acc_761_nl[8:0];
  assign nl_Accum2_acc_764_nl = Accum2_acc_762_nl + Accum2_acc_761_nl;
  assign Accum2_acc_764_nl = nl_Accum2_acc_764_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3994:3990]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4314:4310]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2714:2710]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3034:3030]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3354:3350]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3674:3670]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4634:4630]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[154:150]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl[8:0];
  assign nl_Accum2_acc_763_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_798_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_862_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_542_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_606_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_670_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_734_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_926_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_30_nl;
  assign Accum2_acc_763_nl = nl_Accum2_acc_763_nl[8:0];
  assign nl_Accum2_acc_94_psp_1 = Accum2_acc_764_nl + Accum2_acc_763_nl;
  assign Accum2_acc_94_psp_1 = nl_Accum2_acc_94_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94 = (Accum2_acc_94_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_31_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4959:4955]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl[8:0];
  assign nl_Accum2_acc_765_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_991_nl
      + conv_s2s_5_9(b2[159:155]);
  assign Accum2_acc_765_nl = nl_Accum2_acc_765_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[479:475]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl[8:0];
  assign nl_Accum2_acc_773_nl = Accum2_acc_765_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_95_nl;
  assign Accum2_acc_773_nl = nl_Accum2_acc_773_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[799:795]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1119:1115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl[8:0];
  assign nl_Accum2_acc_772_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_159_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_223_nl;
  assign Accum2_acc_772_nl = nl_Accum2_acc_772_nl[8:0];
  assign nl_Accum2_acc_777_nl = Accum2_acc_773_nl + Accum2_acc_772_nl;
  assign Accum2_acc_777_nl = nl_Accum2_acc_777_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1439:1435]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1759:1755]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2079:2075]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2399:2395]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl[8:0];
  assign nl_Accum2_acc_776_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_287_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_351_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_415_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_479_nl;
  assign Accum2_acc_776_nl = nl_Accum2_acc_776_nl[8:0];
  assign nl_Accum2_acc_779_nl = Accum2_acc_777_nl + Accum2_acc_776_nl;
  assign Accum2_acc_779_nl = nl_Accum2_acc_779_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[3999:3995]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4319:4315]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2719:2715]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3039:3035]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3359:3355]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3679:3675]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4639:4635]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[159:155]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl[8:0];
  assign nl_Accum2_acc_778_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_799_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_863_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_543_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_607_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_671_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_735_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_927_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_31_nl;
  assign Accum2_acc_778_nl = nl_Accum2_acc_778_nl[8:0];
  assign nl_Accum2_acc_95_psp_1 = Accum2_acc_779_nl + Accum2_acc_778_nl;
  assign Accum2_acc_95_psp_1 = nl_Accum2_acc_95_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95 = (Accum2_acc_95_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_32_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4964:4960]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl[8:0];
  assign nl_Accum2_acc_780_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_992_nl
      + conv_s2s_5_9(b2[164:160]);
  assign Accum2_acc_780_nl = nl_Accum2_acc_780_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[484:480]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl[8:0];
  assign nl_Accum2_acc_788_nl = Accum2_acc_780_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_96_nl;
  assign Accum2_acc_788_nl = nl_Accum2_acc_788_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[804:800]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1124:1120]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl[8:0];
  assign nl_Accum2_acc_787_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_160_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_224_nl;
  assign Accum2_acc_787_nl = nl_Accum2_acc_787_nl[8:0];
  assign nl_Accum2_acc_792_nl = Accum2_acc_788_nl + Accum2_acc_787_nl;
  assign Accum2_acc_792_nl = nl_Accum2_acc_792_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1444:1440]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1764:1760]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2084:2080]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2404:2400]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl[8:0];
  assign nl_Accum2_acc_791_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_288_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_352_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_416_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_480_nl;
  assign Accum2_acc_791_nl = nl_Accum2_acc_791_nl[8:0];
  assign nl_Accum2_acc_794_nl = Accum2_acc_792_nl + Accum2_acc_791_nl;
  assign Accum2_acc_794_nl = nl_Accum2_acc_794_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4004:4000]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4324:4320]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2724:2720]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3044:3040]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3364:3360]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3684:3680]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4644:4640]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[164:160]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl[8:0];
  assign nl_Accum2_acc_793_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_800_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_864_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_544_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_608_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_672_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_736_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_928_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_32_nl;
  assign Accum2_acc_793_nl = nl_Accum2_acc_793_nl[8:0];
  assign nl_Accum2_acc_96_psp_1 = Accum2_acc_794_nl + Accum2_acc_793_nl;
  assign Accum2_acc_96_psp_1 = nl_Accum2_acc_96_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96 = (Accum2_acc_96_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_33_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4969:4965]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl[8:0];
  assign nl_Accum2_acc_795_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_993_nl
      + conv_s2s_5_9(b2[169:165]);
  assign Accum2_acc_795_nl = nl_Accum2_acc_795_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[489:485]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl[8:0];
  assign nl_Accum2_acc_803_nl = Accum2_acc_795_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_97_nl;
  assign Accum2_acc_803_nl = nl_Accum2_acc_803_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[809:805]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1129:1125]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl[8:0];
  assign nl_Accum2_acc_802_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_161_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_225_nl;
  assign Accum2_acc_802_nl = nl_Accum2_acc_802_nl[8:0];
  assign nl_Accum2_acc_807_nl = Accum2_acc_803_nl + Accum2_acc_802_nl;
  assign Accum2_acc_807_nl = nl_Accum2_acc_807_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1449:1445]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1769:1765]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2089:2085]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2409:2405]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl[8:0];
  assign nl_Accum2_acc_806_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_289_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_353_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_417_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_481_nl;
  assign Accum2_acc_806_nl = nl_Accum2_acc_806_nl[8:0];
  assign nl_Accum2_acc_809_nl = Accum2_acc_807_nl + Accum2_acc_806_nl;
  assign Accum2_acc_809_nl = nl_Accum2_acc_809_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4009:4005]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4329:4325]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2729:2725]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3049:3045]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3369:3365]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3689:3685]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4649:4645]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[169:165]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl[8:0];
  assign nl_Accum2_acc_808_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_801_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_865_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_545_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_609_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_673_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_737_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_929_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_33_nl;
  assign Accum2_acc_808_nl = nl_Accum2_acc_808_nl[8:0];
  assign nl_Accum2_acc_97_psp_1 = Accum2_acc_809_nl + Accum2_acc_808_nl;
  assign Accum2_acc_97_psp_1 = nl_Accum2_acc_97_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97 = (Accum2_acc_97_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_34_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4974:4970]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl[8:0];
  assign nl_Accum2_acc_810_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_994_nl
      + conv_s2s_5_9(b2[174:170]);
  assign Accum2_acc_810_nl = nl_Accum2_acc_810_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[494:490]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl[8:0];
  assign nl_Accum2_acc_818_nl = Accum2_acc_810_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_98_nl;
  assign Accum2_acc_818_nl = nl_Accum2_acc_818_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[814:810]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1134:1130]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl[8:0];
  assign nl_Accum2_acc_817_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_162_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_226_nl;
  assign Accum2_acc_817_nl = nl_Accum2_acc_817_nl[8:0];
  assign nl_Accum2_acc_822_nl = Accum2_acc_818_nl + Accum2_acc_817_nl;
  assign Accum2_acc_822_nl = nl_Accum2_acc_822_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1454:1450]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1774:1770]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2094:2090]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2414:2410]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl[8:0];
  assign nl_Accum2_acc_821_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_290_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_354_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_418_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_482_nl;
  assign Accum2_acc_821_nl = nl_Accum2_acc_821_nl[8:0];
  assign nl_Accum2_acc_824_nl = Accum2_acc_822_nl + Accum2_acc_821_nl;
  assign Accum2_acc_824_nl = nl_Accum2_acc_824_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4014:4010]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4334:4330]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2734:2730]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3054:3050]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3374:3370]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3694:3690]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4654:4650]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[174:170]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl[8:0];
  assign nl_Accum2_acc_823_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_802_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_866_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_546_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_610_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_674_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_738_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_930_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_34_nl;
  assign Accum2_acc_823_nl = nl_Accum2_acc_823_nl[8:0];
  assign nl_Accum2_acc_98_psp_1 = Accum2_acc_824_nl + Accum2_acc_823_nl;
  assign Accum2_acc_98_psp_1 = nl_Accum2_acc_98_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98 = (Accum2_acc_98_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_35_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4979:4975]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl[8:0];
  assign nl_Accum2_acc_825_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_995_nl
      + conv_s2s_5_9(b2[179:175]);
  assign Accum2_acc_825_nl = nl_Accum2_acc_825_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[499:495]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl[8:0];
  assign nl_Accum2_acc_833_nl = Accum2_acc_825_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_99_nl;
  assign Accum2_acc_833_nl = nl_Accum2_acc_833_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[819:815]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1139:1135]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl[8:0];
  assign nl_Accum2_acc_832_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_163_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_227_nl;
  assign Accum2_acc_832_nl = nl_Accum2_acc_832_nl[8:0];
  assign nl_Accum2_acc_837_nl = Accum2_acc_833_nl + Accum2_acc_832_nl;
  assign Accum2_acc_837_nl = nl_Accum2_acc_837_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1459:1455]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1779:1775]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2099:2095]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2419:2415]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl[8:0];
  assign nl_Accum2_acc_836_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_291_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_355_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_419_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_483_nl;
  assign Accum2_acc_836_nl = nl_Accum2_acc_836_nl[8:0];
  assign nl_Accum2_acc_839_nl = Accum2_acc_837_nl + Accum2_acc_836_nl;
  assign Accum2_acc_839_nl = nl_Accum2_acc_839_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4019:4015]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4339:4335]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2739:2735]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3059:3055]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3379:3375]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3699:3695]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4659:4655]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[179:175]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl[8:0];
  assign nl_Accum2_acc_838_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_803_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_867_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_547_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_611_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_675_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_739_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_931_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_35_nl;
  assign Accum2_acc_838_nl = nl_Accum2_acc_838_nl[8:0];
  assign nl_Accum2_acc_99_psp_1 = Accum2_acc_839_nl + Accum2_acc_838_nl;
  assign Accum2_acc_99_psp_1 = nl_Accum2_acc_99_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99 = (Accum2_acc_99_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_36_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4984:4980]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl[8:0];
  assign nl_Accum2_acc_840_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_996_nl
      + conv_s2s_5_9(b2[184:180]);
  assign Accum2_acc_840_nl = nl_Accum2_acc_840_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[504:500]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl[8:0];
  assign nl_Accum2_acc_848_nl = Accum2_acc_840_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_100_nl;
  assign Accum2_acc_848_nl = nl_Accum2_acc_848_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[824:820]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1144:1140]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl[8:0];
  assign nl_Accum2_acc_847_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_164_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_228_nl;
  assign Accum2_acc_847_nl = nl_Accum2_acc_847_nl[8:0];
  assign nl_Accum2_acc_852_nl = Accum2_acc_848_nl + Accum2_acc_847_nl;
  assign Accum2_acc_852_nl = nl_Accum2_acc_852_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1464:1460]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1784:1780]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2104:2100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2424:2420]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl[8:0];
  assign nl_Accum2_acc_851_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_292_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_356_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_420_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_484_nl;
  assign Accum2_acc_851_nl = nl_Accum2_acc_851_nl[8:0];
  assign nl_Accum2_acc_854_nl = Accum2_acc_852_nl + Accum2_acc_851_nl;
  assign Accum2_acc_854_nl = nl_Accum2_acc_854_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4024:4020]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4344:4340]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2744:2740]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3064:3060]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3384:3380]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3704:3700]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4664:4660]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[184:180]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl[8:0];
  assign nl_Accum2_acc_853_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_804_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_868_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_548_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_612_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_676_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_740_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_932_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_36_nl;
  assign Accum2_acc_853_nl = nl_Accum2_acc_853_nl[8:0];
  assign nl_Accum2_acc_100_psp_1 = Accum2_acc_854_nl + Accum2_acc_853_nl;
  assign Accum2_acc_100_psp_1 = nl_Accum2_acc_100_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100 = (Accum2_acc_100_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_37_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4989:4985]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl[8:0];
  assign nl_Accum2_acc_855_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_997_nl
      + conv_s2s_5_9(b2[189:185]);
  assign Accum2_acc_855_nl = nl_Accum2_acc_855_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[509:505]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl[8:0];
  assign nl_Accum2_acc_863_nl = Accum2_acc_855_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_101_nl;
  assign Accum2_acc_863_nl = nl_Accum2_acc_863_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[829:825]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1149:1145]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl[8:0];
  assign nl_Accum2_acc_862_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_165_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_229_nl;
  assign Accum2_acc_862_nl = nl_Accum2_acc_862_nl[8:0];
  assign nl_Accum2_acc_867_nl = Accum2_acc_863_nl + Accum2_acc_862_nl;
  assign Accum2_acc_867_nl = nl_Accum2_acc_867_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1469:1465]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1789:1785]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2109:2105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2429:2425]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl[8:0];
  assign nl_Accum2_acc_866_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_293_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_357_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_421_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_485_nl;
  assign Accum2_acc_866_nl = nl_Accum2_acc_866_nl[8:0];
  assign nl_Accum2_acc_869_nl = Accum2_acc_867_nl + Accum2_acc_866_nl;
  assign Accum2_acc_869_nl = nl_Accum2_acc_869_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4029:4025]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4349:4345]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2749:2745]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3069:3065]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3389:3385]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3709:3705]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4669:4665]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[189:185]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl[8:0];
  assign nl_Accum2_acc_868_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_805_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_869_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_549_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_613_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_677_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_741_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_933_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_37_nl;
  assign Accum2_acc_868_nl = nl_Accum2_acc_868_nl[8:0];
  assign nl_Accum2_acc_101_psp_1 = Accum2_acc_869_nl + Accum2_acc_868_nl;
  assign Accum2_acc_101_psp_1 = nl_Accum2_acc_101_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101 = (Accum2_acc_101_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_38_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4994:4990]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl[8:0];
  assign nl_Accum2_acc_870_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_998_nl
      + conv_s2s_5_9(b2[194:190]);
  assign Accum2_acc_870_nl = nl_Accum2_acc_870_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[514:510]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl[8:0];
  assign nl_Accum2_acc_878_nl = Accum2_acc_870_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_102_nl;
  assign Accum2_acc_878_nl = nl_Accum2_acc_878_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[834:830]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1154:1150]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl[8:0];
  assign nl_Accum2_acc_877_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_166_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_230_nl;
  assign Accum2_acc_877_nl = nl_Accum2_acc_877_nl[8:0];
  assign nl_Accum2_acc_882_nl = Accum2_acc_878_nl + Accum2_acc_877_nl;
  assign Accum2_acc_882_nl = nl_Accum2_acc_882_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1474:1470]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1794:1790]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2114:2110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2434:2430]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl[8:0];
  assign nl_Accum2_acc_881_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_294_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_358_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_422_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_486_nl;
  assign Accum2_acc_881_nl = nl_Accum2_acc_881_nl[8:0];
  assign nl_Accum2_acc_884_nl = Accum2_acc_882_nl + Accum2_acc_881_nl;
  assign Accum2_acc_884_nl = nl_Accum2_acc_884_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4034:4030]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4354:4350]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2754:2750]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3074:3070]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3394:3390]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3714:3710]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4674:4670]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[194:190]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl[8:0];
  assign nl_Accum2_acc_883_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_806_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_870_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_550_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_614_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_678_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_742_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_934_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_38_nl;
  assign Accum2_acc_883_nl = nl_Accum2_acc_883_nl[8:0];
  assign nl_Accum2_acc_102_psp_1 = Accum2_acc_884_nl + Accum2_acc_883_nl;
  assign Accum2_acc_102_psp_1 = nl_Accum2_acc_102_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102 = (Accum2_acc_102_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_39_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[4999:4995]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl[8:0];
  assign nl_Accum2_acc_885_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_999_nl
      + conv_s2s_5_9(b2[199:195]);
  assign Accum2_acc_885_nl = nl_Accum2_acc_885_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[519:515]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl[8:0];
  assign nl_Accum2_acc_893_nl = Accum2_acc_885_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_103_nl;
  assign Accum2_acc_893_nl = nl_Accum2_acc_893_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[839:835]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1159:1155]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl[8:0];
  assign nl_Accum2_acc_892_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_167_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_231_nl;
  assign Accum2_acc_892_nl = nl_Accum2_acc_892_nl[8:0];
  assign nl_Accum2_acc_897_nl = Accum2_acc_893_nl + Accum2_acc_892_nl;
  assign Accum2_acc_897_nl = nl_Accum2_acc_897_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1479:1475]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1799:1795]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2119:2115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2439:2435]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl[8:0];
  assign nl_Accum2_acc_896_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_295_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_359_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_423_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_487_nl;
  assign Accum2_acc_896_nl = nl_Accum2_acc_896_nl[8:0];
  assign nl_Accum2_acc_899_nl = Accum2_acc_897_nl + Accum2_acc_896_nl;
  assign Accum2_acc_899_nl = nl_Accum2_acc_899_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4039:4035]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4359:4355]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2759:2755]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3079:3075]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3399:3395]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3719:3715]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4679:4675]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[199:195]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl[8:0];
  assign nl_Accum2_acc_898_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_807_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_871_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_551_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_615_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_679_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_743_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_935_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_39_nl;
  assign Accum2_acc_898_nl = nl_Accum2_acc_898_nl[8:0];
  assign nl_Accum2_acc_103_psp_1 = Accum2_acc_899_nl + Accum2_acc_898_nl;
  assign Accum2_acc_103_psp_1 = nl_Accum2_acc_103_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103 = (Accum2_acc_103_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_40_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5004:5000]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl[8:0];
  assign nl_Accum2_acc_900_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1000_nl
      + conv_s2s_5_9(b2[204:200]);
  assign Accum2_acc_900_nl = nl_Accum2_acc_900_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[524:520]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl[8:0];
  assign nl_Accum2_acc_908_nl = Accum2_acc_900_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_104_nl;
  assign Accum2_acc_908_nl = nl_Accum2_acc_908_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[844:840]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1164:1160]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl[8:0];
  assign nl_Accum2_acc_907_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_168_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_232_nl;
  assign Accum2_acc_907_nl = nl_Accum2_acc_907_nl[8:0];
  assign nl_Accum2_acc_912_nl = Accum2_acc_908_nl + Accum2_acc_907_nl;
  assign Accum2_acc_912_nl = nl_Accum2_acc_912_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1484:1480]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1804:1800]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2124:2120]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2444:2440]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl[8:0];
  assign nl_Accum2_acc_911_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_296_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_360_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_424_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_488_nl;
  assign Accum2_acc_911_nl = nl_Accum2_acc_911_nl[8:0];
  assign nl_Accum2_acc_914_nl = Accum2_acc_912_nl + Accum2_acc_911_nl;
  assign Accum2_acc_914_nl = nl_Accum2_acc_914_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4044:4040]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4364:4360]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2764:2760]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3084:3080]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3404:3400]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3724:3720]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4684:4680]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[204:200]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl[8:0];
  assign nl_Accum2_acc_913_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_808_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_872_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_552_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_616_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_680_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_744_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_936_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_40_nl;
  assign Accum2_acc_913_nl = nl_Accum2_acc_913_nl[8:0];
  assign nl_Accum2_acc_104_psp_1 = Accum2_acc_914_nl + Accum2_acc_913_nl;
  assign Accum2_acc_104_psp_1 = nl_Accum2_acc_104_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104 = (Accum2_acc_104_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_41_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5009:5005]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl[8:0];
  assign nl_Accum2_acc_915_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1001_nl
      + conv_s2s_5_9(b2[209:205]);
  assign Accum2_acc_915_nl = nl_Accum2_acc_915_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[529:525]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl[8:0];
  assign nl_Accum2_acc_923_nl = Accum2_acc_915_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_105_nl;
  assign Accum2_acc_923_nl = nl_Accum2_acc_923_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[849:845]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1169:1165]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl[8:0];
  assign nl_Accum2_acc_922_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_169_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_233_nl;
  assign Accum2_acc_922_nl = nl_Accum2_acc_922_nl[8:0];
  assign nl_Accum2_acc_927_nl = Accum2_acc_923_nl + Accum2_acc_922_nl;
  assign Accum2_acc_927_nl = nl_Accum2_acc_927_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1489:1485]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1809:1805]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2129:2125]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2449:2445]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl[8:0];
  assign nl_Accum2_acc_926_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_297_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_361_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_425_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_489_nl;
  assign Accum2_acc_926_nl = nl_Accum2_acc_926_nl[8:0];
  assign nl_Accum2_acc_929_nl = Accum2_acc_927_nl + Accum2_acc_926_nl;
  assign Accum2_acc_929_nl = nl_Accum2_acc_929_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4049:4045]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4369:4365]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2769:2765]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3089:3085]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3409:3405]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3729:3725]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4689:4685]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[209:205]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl[8:0];
  assign nl_Accum2_acc_928_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_809_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_873_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_553_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_617_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_681_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_745_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_937_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_41_nl;
  assign Accum2_acc_928_nl = nl_Accum2_acc_928_nl[8:0];
  assign nl_Accum2_acc_105_psp_1 = Accum2_acc_929_nl + Accum2_acc_928_nl;
  assign Accum2_acc_105_psp_1 = nl_Accum2_acc_105_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105 = (Accum2_acc_105_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_42_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5014:5010]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl[8:0];
  assign nl_Accum2_acc_930_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1002_nl
      + conv_s2s_5_9(b2[214:210]);
  assign Accum2_acc_930_nl = nl_Accum2_acc_930_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[534:530]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl[8:0];
  assign nl_Accum2_acc_938_nl = Accum2_acc_930_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_106_nl;
  assign Accum2_acc_938_nl = nl_Accum2_acc_938_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[854:850]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1174:1170]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl[8:0];
  assign nl_Accum2_acc_937_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_170_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_234_nl;
  assign Accum2_acc_937_nl = nl_Accum2_acc_937_nl[8:0];
  assign nl_Accum2_acc_942_nl = Accum2_acc_938_nl + Accum2_acc_937_nl;
  assign Accum2_acc_942_nl = nl_Accum2_acc_942_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1494:1490]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1814:1810]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2134:2130]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2454:2450]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl[8:0];
  assign nl_Accum2_acc_941_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_298_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_362_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_426_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_490_nl;
  assign Accum2_acc_941_nl = nl_Accum2_acc_941_nl[8:0];
  assign nl_Accum2_acc_944_nl = Accum2_acc_942_nl + Accum2_acc_941_nl;
  assign Accum2_acc_944_nl = nl_Accum2_acc_944_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4054:4050]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4374:4370]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2774:2770]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3094:3090]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3414:3410]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3734:3730]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4694:4690]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[214:210]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl[8:0];
  assign nl_Accum2_acc_943_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_810_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_874_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_554_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_618_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_682_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_746_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_938_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_42_nl;
  assign Accum2_acc_943_nl = nl_Accum2_acc_943_nl[8:0];
  assign nl_Accum2_acc_106_psp_1 = Accum2_acc_944_nl + Accum2_acc_943_nl;
  assign Accum2_acc_106_psp_1 = nl_Accum2_acc_106_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106 = (Accum2_acc_106_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_43_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5019:5015]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl[8:0];
  assign nl_Accum2_acc_945_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1003_nl
      + conv_s2s_5_9(b2[219:215]);
  assign Accum2_acc_945_nl = nl_Accum2_acc_945_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[539:535]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl[8:0];
  assign nl_Accum2_acc_953_nl = Accum2_acc_945_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_107_nl;
  assign Accum2_acc_953_nl = nl_Accum2_acc_953_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[859:855]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1179:1175]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl[8:0];
  assign nl_Accum2_acc_952_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_171_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_235_nl;
  assign Accum2_acc_952_nl = nl_Accum2_acc_952_nl[8:0];
  assign nl_Accum2_acc_957_nl = Accum2_acc_953_nl + Accum2_acc_952_nl;
  assign Accum2_acc_957_nl = nl_Accum2_acc_957_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1499:1495]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1819:1815]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2139:2135]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2459:2455]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl[8:0];
  assign nl_Accum2_acc_956_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_299_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_363_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_427_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_491_nl;
  assign Accum2_acc_956_nl = nl_Accum2_acc_956_nl[8:0];
  assign nl_Accum2_acc_959_nl = Accum2_acc_957_nl + Accum2_acc_956_nl;
  assign Accum2_acc_959_nl = nl_Accum2_acc_959_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4059:4055]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4379:4375]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2779:2775]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3099:3095]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3419:3415]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3739:3735]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4699:4695]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[219:215]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl[8:0];
  assign nl_Accum2_acc_958_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_811_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_875_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_555_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_619_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_683_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_747_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_939_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_43_nl;
  assign Accum2_acc_958_nl = nl_Accum2_acc_958_nl[8:0];
  assign nl_Accum2_acc_107_psp_1 = Accum2_acc_959_nl + Accum2_acc_958_nl;
  assign Accum2_acc_107_psp_1 = nl_Accum2_acc_107_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107 = (Accum2_acc_107_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_44_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5024:5020]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl[8:0];
  assign nl_Accum2_acc_960_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1004_nl
      + conv_s2s_5_9(b2[224:220]);
  assign Accum2_acc_960_nl = nl_Accum2_acc_960_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[544:540]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl[8:0];
  assign nl_Accum2_acc_968_nl = Accum2_acc_960_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_108_nl;
  assign Accum2_acc_968_nl = nl_Accum2_acc_968_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[864:860]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1184:1180]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl[8:0];
  assign nl_Accum2_acc_967_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_172_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_236_nl;
  assign Accum2_acc_967_nl = nl_Accum2_acc_967_nl[8:0];
  assign nl_Accum2_acc_972_nl = Accum2_acc_968_nl + Accum2_acc_967_nl;
  assign Accum2_acc_972_nl = nl_Accum2_acc_972_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1504:1500]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1824:1820]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2144:2140]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2464:2460]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl[8:0];
  assign nl_Accum2_acc_971_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_300_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_364_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_428_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_492_nl;
  assign Accum2_acc_971_nl = nl_Accum2_acc_971_nl[8:0];
  assign nl_Accum2_acc_974_nl = Accum2_acc_972_nl + Accum2_acc_971_nl;
  assign Accum2_acc_974_nl = nl_Accum2_acc_974_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4064:4060]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4384:4380]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2784:2780]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3104:3100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3424:3420]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3744:3740]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4704:4700]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[224:220]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl[8:0];
  assign nl_Accum2_acc_973_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_812_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_876_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_556_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_620_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_684_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_748_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_940_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_44_nl;
  assign Accum2_acc_973_nl = nl_Accum2_acc_973_nl[8:0];
  assign nl_Accum2_acc_108_psp_1 = Accum2_acc_974_nl + Accum2_acc_973_nl;
  assign Accum2_acc_108_psp_1 = nl_Accum2_acc_108_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108 = (Accum2_acc_108_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_45_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5029:5025]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl[8:0];
  assign nl_Accum2_acc_975_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1005_nl
      + conv_s2s_5_9(b2[229:225]);
  assign Accum2_acc_975_nl = nl_Accum2_acc_975_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[549:545]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl[8:0];
  assign nl_Accum2_acc_983_nl = Accum2_acc_975_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_109_nl;
  assign Accum2_acc_983_nl = nl_Accum2_acc_983_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[869:865]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1189:1185]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl[8:0];
  assign nl_Accum2_acc_982_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_173_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_237_nl;
  assign Accum2_acc_982_nl = nl_Accum2_acc_982_nl[8:0];
  assign nl_Accum2_acc_987_nl = Accum2_acc_983_nl + Accum2_acc_982_nl;
  assign Accum2_acc_987_nl = nl_Accum2_acc_987_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1509:1505]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1829:1825]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2149:2145]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2469:2465]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl[8:0];
  assign nl_Accum2_acc_986_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_301_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_365_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_429_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_493_nl;
  assign Accum2_acc_986_nl = nl_Accum2_acc_986_nl[8:0];
  assign nl_Accum2_acc_989_nl = Accum2_acc_987_nl + Accum2_acc_986_nl;
  assign Accum2_acc_989_nl = nl_Accum2_acc_989_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4069:4065]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4389:4385]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2789:2785]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3109:3105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3429:3425]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3749:3745]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4709:4705]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[229:225]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl[8:0];
  assign nl_Accum2_acc_988_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_813_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_877_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_557_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_621_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_685_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_749_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_941_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_45_nl;
  assign Accum2_acc_988_nl = nl_Accum2_acc_988_nl[8:0];
  assign nl_Accum2_acc_109_psp_1 = Accum2_acc_989_nl + Accum2_acc_988_nl;
  assign Accum2_acc_109_psp_1 = nl_Accum2_acc_109_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109 = (Accum2_acc_109_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_46_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5034:5030]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl[8:0];
  assign nl_Accum2_acc_990_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1006_nl
      + conv_s2s_5_9(b2[234:230]);
  assign Accum2_acc_990_nl = nl_Accum2_acc_990_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[554:550]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl[8:0];
  assign nl_Accum2_acc_998_nl = Accum2_acc_990_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_110_nl;
  assign Accum2_acc_998_nl = nl_Accum2_acc_998_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[874:870]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1194:1190]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl[8:0];
  assign nl_Accum2_acc_997_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_174_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_238_nl;
  assign Accum2_acc_997_nl = nl_Accum2_acc_997_nl[8:0];
  assign nl_Accum2_acc_1002_nl = Accum2_acc_998_nl + Accum2_acc_997_nl;
  assign Accum2_acc_1002_nl = nl_Accum2_acc_1002_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1514:1510]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1834:1830]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2154:2150]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2474:2470]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl[8:0];
  assign nl_Accum2_acc_1001_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_302_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_366_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_430_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_494_nl;
  assign Accum2_acc_1001_nl = nl_Accum2_acc_1001_nl[8:0];
  assign nl_Accum2_acc_1004_nl = Accum2_acc_1002_nl + Accum2_acc_1001_nl;
  assign Accum2_acc_1004_nl = nl_Accum2_acc_1004_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4074:4070]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4394:4390]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2794:2790]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3114:3110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3434:3430]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3754:3750]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4714:4710]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[234:230]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl[8:0];
  assign nl_Accum2_acc_1003_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_814_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_878_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_558_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_622_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_686_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_750_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_942_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_46_nl;
  assign Accum2_acc_1003_nl = nl_Accum2_acc_1003_nl[8:0];
  assign nl_Accum2_acc_110_psp_1 = Accum2_acc_1004_nl + Accum2_acc_1003_nl;
  assign Accum2_acc_110_psp_1 = nl_Accum2_acc_110_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110 = (Accum2_acc_110_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_47_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5039:5035]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl[8:0];
  assign nl_Accum2_acc_1005_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1007_nl
      + conv_s2s_5_9(b2[239:235]);
  assign Accum2_acc_1005_nl = nl_Accum2_acc_1005_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[559:555]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl[8:0];
  assign nl_Accum2_acc_1013_nl = Accum2_acc_1005_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_111_nl;
  assign Accum2_acc_1013_nl = nl_Accum2_acc_1013_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[879:875]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1199:1195]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl[8:0];
  assign nl_Accum2_acc_1012_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_175_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_239_nl;
  assign Accum2_acc_1012_nl = nl_Accum2_acc_1012_nl[8:0];
  assign nl_Accum2_acc_1017_nl = Accum2_acc_1013_nl + Accum2_acc_1012_nl;
  assign Accum2_acc_1017_nl = nl_Accum2_acc_1017_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1519:1515]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1839:1835]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2159:2155]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2479:2475]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl[8:0];
  assign nl_Accum2_acc_1016_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_303_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_367_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_431_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_495_nl;
  assign Accum2_acc_1016_nl = nl_Accum2_acc_1016_nl[8:0];
  assign nl_Accum2_acc_1019_nl = Accum2_acc_1017_nl + Accum2_acc_1016_nl;
  assign Accum2_acc_1019_nl = nl_Accum2_acc_1019_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4079:4075]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4399:4395]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2799:2795]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3119:3115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3439:3435]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3759:3755]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4719:4715]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[239:235]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl[8:0];
  assign nl_Accum2_acc_1018_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_815_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_879_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_559_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_623_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_687_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_751_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_943_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_47_nl;
  assign Accum2_acc_1018_nl = nl_Accum2_acc_1018_nl[8:0];
  assign nl_Accum2_acc_111_psp_1 = Accum2_acc_1019_nl + Accum2_acc_1018_nl;
  assign Accum2_acc_111_psp_1 = nl_Accum2_acc_111_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111 = (Accum2_acc_111_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_48_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5044:5040]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl[8:0];
  assign nl_Accum2_acc_1020_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1008_nl
      + conv_s2s_5_9(b2[244:240]);
  assign Accum2_acc_1020_nl = nl_Accum2_acc_1020_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[564:560]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl[8:0];
  assign nl_Accum2_acc_1028_nl = Accum2_acc_1020_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_112_nl;
  assign Accum2_acc_1028_nl = nl_Accum2_acc_1028_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[884:880]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1204:1200]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl[8:0];
  assign nl_Accum2_acc_1027_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_176_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_240_nl;
  assign Accum2_acc_1027_nl = nl_Accum2_acc_1027_nl[8:0];
  assign nl_Accum2_acc_1032_nl = Accum2_acc_1028_nl + Accum2_acc_1027_nl;
  assign Accum2_acc_1032_nl = nl_Accum2_acc_1032_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1524:1520]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1844:1840]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2164:2160]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2484:2480]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl[8:0];
  assign nl_Accum2_acc_1031_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_304_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_368_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_432_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_496_nl;
  assign Accum2_acc_1031_nl = nl_Accum2_acc_1031_nl[8:0];
  assign nl_Accum2_acc_1034_nl = Accum2_acc_1032_nl + Accum2_acc_1031_nl;
  assign Accum2_acc_1034_nl = nl_Accum2_acc_1034_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4084:4080]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4404:4400]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2804:2800]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3124:3120]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3444:3440]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3764:3760]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4724:4720]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[244:240]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl[8:0];
  assign nl_Accum2_acc_1033_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_816_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_880_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_560_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_624_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_688_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_752_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_944_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_48_nl;
  assign Accum2_acc_1033_nl = nl_Accum2_acc_1033_nl[8:0];
  assign nl_Accum2_acc_112_psp_1 = Accum2_acc_1034_nl + Accum2_acc_1033_nl;
  assign Accum2_acc_112_psp_1 = nl_Accum2_acc_112_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112 = (Accum2_acc_112_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_49_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5049:5045]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl[8:0];
  assign nl_Accum2_acc_1035_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1009_nl
      + conv_s2s_5_9(b2[249:245]);
  assign Accum2_acc_1035_nl = nl_Accum2_acc_1035_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[569:565]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl[8:0];
  assign nl_Accum2_acc_1043_nl = Accum2_acc_1035_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_113_nl;
  assign Accum2_acc_1043_nl = nl_Accum2_acc_1043_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[889:885]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1209:1205]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl[8:0];
  assign nl_Accum2_acc_1042_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_177_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_241_nl;
  assign Accum2_acc_1042_nl = nl_Accum2_acc_1042_nl[8:0];
  assign nl_Accum2_acc_1047_nl = Accum2_acc_1043_nl + Accum2_acc_1042_nl;
  assign Accum2_acc_1047_nl = nl_Accum2_acc_1047_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1529:1525]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1849:1845]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2169:2165]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2489:2485]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl[8:0];
  assign nl_Accum2_acc_1046_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_305_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_369_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_433_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_497_nl;
  assign Accum2_acc_1046_nl = nl_Accum2_acc_1046_nl[8:0];
  assign nl_Accum2_acc_1049_nl = Accum2_acc_1047_nl + Accum2_acc_1046_nl;
  assign Accum2_acc_1049_nl = nl_Accum2_acc_1049_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4089:4085]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4409:4405]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2809:2805]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3129:3125]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3449:3445]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3769:3765]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4729:4725]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[249:245]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl[8:0];
  assign nl_Accum2_acc_1048_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_817_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_881_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_561_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_625_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_689_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_753_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_945_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_49_nl;
  assign Accum2_acc_1048_nl = nl_Accum2_acc_1048_nl[8:0];
  assign nl_Accum2_acc_113_psp_1 = Accum2_acc_1049_nl + Accum2_acc_1048_nl;
  assign Accum2_acc_113_psp_1 = nl_Accum2_acc_113_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113 = (Accum2_acc_113_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_50_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5054:5050]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl[8:0];
  assign nl_Accum2_acc_1050_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1010_nl
      + conv_s2s_5_9(b2[254:250]);
  assign Accum2_acc_1050_nl = nl_Accum2_acc_1050_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[574:570]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl[8:0];
  assign nl_Accum2_acc_1058_nl = Accum2_acc_1050_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_114_nl;
  assign Accum2_acc_1058_nl = nl_Accum2_acc_1058_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[894:890]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1214:1210]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl[8:0];
  assign nl_Accum2_acc_1057_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_178_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_242_nl;
  assign Accum2_acc_1057_nl = nl_Accum2_acc_1057_nl[8:0];
  assign nl_Accum2_acc_1062_nl = Accum2_acc_1058_nl + Accum2_acc_1057_nl;
  assign Accum2_acc_1062_nl = nl_Accum2_acc_1062_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1534:1530]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1854:1850]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2174:2170]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2494:2490]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl[8:0];
  assign nl_Accum2_acc_1061_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_306_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_370_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_434_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_498_nl;
  assign Accum2_acc_1061_nl = nl_Accum2_acc_1061_nl[8:0];
  assign nl_Accum2_acc_1064_nl = Accum2_acc_1062_nl + Accum2_acc_1061_nl;
  assign Accum2_acc_1064_nl = nl_Accum2_acc_1064_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4094:4090]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4414:4410]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2814:2810]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3134:3130]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3454:3450]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3774:3770]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4734:4730]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[254:250]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl[8:0];
  assign nl_Accum2_acc_1063_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_818_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_882_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_562_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_626_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_690_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_754_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_946_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_50_nl;
  assign Accum2_acc_1063_nl = nl_Accum2_acc_1063_nl[8:0];
  assign nl_Accum2_acc_114_psp_1 = Accum2_acc_1064_nl + Accum2_acc_1063_nl;
  assign Accum2_acc_114_psp_1 = nl_Accum2_acc_114_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114 = (Accum2_acc_114_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_51_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5059:5055]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl[8:0];
  assign nl_Accum2_acc_1065_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1011_nl
      + conv_s2s_5_9(b2[259:255]);
  assign Accum2_acc_1065_nl = nl_Accum2_acc_1065_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[579:575]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl[8:0];
  assign nl_Accum2_acc_1073_nl = Accum2_acc_1065_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_115_nl;
  assign Accum2_acc_1073_nl = nl_Accum2_acc_1073_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[899:895]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1219:1215]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl[8:0];
  assign nl_Accum2_acc_1072_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_179_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_243_nl;
  assign Accum2_acc_1072_nl = nl_Accum2_acc_1072_nl[8:0];
  assign nl_Accum2_acc_1077_nl = Accum2_acc_1073_nl + Accum2_acc_1072_nl;
  assign Accum2_acc_1077_nl = nl_Accum2_acc_1077_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1539:1535]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1859:1855]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2179:2175]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2499:2495]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl[8:0];
  assign nl_Accum2_acc_1076_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_307_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_371_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_435_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_499_nl;
  assign Accum2_acc_1076_nl = nl_Accum2_acc_1076_nl[8:0];
  assign nl_Accum2_acc_1079_nl = Accum2_acc_1077_nl + Accum2_acc_1076_nl;
  assign Accum2_acc_1079_nl = nl_Accum2_acc_1079_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4099:4095]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4419:4415]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2819:2815]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3139:3135]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3459:3455]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3779:3775]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4739:4735]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[259:255]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl[8:0];
  assign nl_Accum2_acc_1078_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_819_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_883_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_563_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_627_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_691_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_755_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_947_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_51_nl;
  assign Accum2_acc_1078_nl = nl_Accum2_acc_1078_nl[8:0];
  assign nl_Accum2_acc_115_psp_1 = Accum2_acc_1079_nl + Accum2_acc_1078_nl;
  assign Accum2_acc_115_psp_1 = nl_Accum2_acc_115_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115 = (Accum2_acc_115_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_52_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5064:5060]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl[8:0];
  assign nl_Accum2_acc_1080_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1012_nl
      + conv_s2s_5_9(b2[264:260]);
  assign Accum2_acc_1080_nl = nl_Accum2_acc_1080_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[584:580]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl[8:0];
  assign nl_Accum2_acc_1088_nl = Accum2_acc_1080_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_116_nl;
  assign Accum2_acc_1088_nl = nl_Accum2_acc_1088_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[904:900]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1224:1220]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl[8:0];
  assign nl_Accum2_acc_1087_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_180_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_244_nl;
  assign Accum2_acc_1087_nl = nl_Accum2_acc_1087_nl[8:0];
  assign nl_Accum2_acc_1092_nl = Accum2_acc_1088_nl + Accum2_acc_1087_nl;
  assign Accum2_acc_1092_nl = nl_Accum2_acc_1092_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1544:1540]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1864:1860]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2184:2180]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2504:2500]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl[8:0];
  assign nl_Accum2_acc_1091_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_308_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_372_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_436_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_500_nl;
  assign Accum2_acc_1091_nl = nl_Accum2_acc_1091_nl[8:0];
  assign nl_Accum2_acc_1094_nl = Accum2_acc_1092_nl + Accum2_acc_1091_nl;
  assign Accum2_acc_1094_nl = nl_Accum2_acc_1094_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4104:4100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4424:4420]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2824:2820]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3144:3140]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3464:3460]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3784:3780]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4744:4740]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[264:260]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl[8:0];
  assign nl_Accum2_acc_1093_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_820_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_884_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_564_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_628_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_692_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_756_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_948_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_52_nl;
  assign Accum2_acc_1093_nl = nl_Accum2_acc_1093_nl[8:0];
  assign nl_Accum2_acc_116_psp_1 = Accum2_acc_1094_nl + Accum2_acc_1093_nl;
  assign Accum2_acc_116_psp_1 = nl_Accum2_acc_116_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116 = (Accum2_acc_116_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_53_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5069:5065]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl[8:0];
  assign nl_Accum2_acc_1095_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1013_nl
      + conv_s2s_5_9(b2[269:265]);
  assign Accum2_acc_1095_nl = nl_Accum2_acc_1095_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[589:585]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl[8:0];
  assign nl_Accum2_acc_1103_nl = Accum2_acc_1095_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_117_nl;
  assign Accum2_acc_1103_nl = nl_Accum2_acc_1103_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[909:905]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1229:1225]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl[8:0];
  assign nl_Accum2_acc_1102_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_181_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_245_nl;
  assign Accum2_acc_1102_nl = nl_Accum2_acc_1102_nl[8:0];
  assign nl_Accum2_acc_1107_nl = Accum2_acc_1103_nl + Accum2_acc_1102_nl;
  assign Accum2_acc_1107_nl = nl_Accum2_acc_1107_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1549:1545]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1869:1865]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2189:2185]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2509:2505]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl[8:0];
  assign nl_Accum2_acc_1106_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_309_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_373_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_437_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_501_nl;
  assign Accum2_acc_1106_nl = nl_Accum2_acc_1106_nl[8:0];
  assign nl_Accum2_acc_1109_nl = Accum2_acc_1107_nl + Accum2_acc_1106_nl;
  assign Accum2_acc_1109_nl = nl_Accum2_acc_1109_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4109:4105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4429:4425]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2829:2825]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3149:3145]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3469:3465]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3789:3785]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4749:4745]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[269:265]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl[8:0];
  assign nl_Accum2_acc_1108_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_821_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_885_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_565_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_629_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_693_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_757_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_949_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_53_nl;
  assign Accum2_acc_1108_nl = nl_Accum2_acc_1108_nl[8:0];
  assign nl_Accum2_acc_117_psp_1 = Accum2_acc_1109_nl + Accum2_acc_1108_nl;
  assign Accum2_acc_117_psp_1 = nl_Accum2_acc_117_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117 = (Accum2_acc_117_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_54_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5074:5070]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl[8:0];
  assign nl_Accum2_acc_1110_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1014_nl
      + conv_s2s_5_9(b2[274:270]);
  assign Accum2_acc_1110_nl = nl_Accum2_acc_1110_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[594:590]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl[8:0];
  assign nl_Accum2_acc_1118_nl = Accum2_acc_1110_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_118_nl;
  assign Accum2_acc_1118_nl = nl_Accum2_acc_1118_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[914:910]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1234:1230]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl[8:0];
  assign nl_Accum2_acc_1117_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_182_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_246_nl;
  assign Accum2_acc_1117_nl = nl_Accum2_acc_1117_nl[8:0];
  assign nl_Accum2_acc_1122_nl = Accum2_acc_1118_nl + Accum2_acc_1117_nl;
  assign Accum2_acc_1122_nl = nl_Accum2_acc_1122_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1554:1550]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1874:1870]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2194:2190]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2514:2510]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl[8:0];
  assign nl_Accum2_acc_1121_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_310_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_374_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_438_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_502_nl;
  assign Accum2_acc_1121_nl = nl_Accum2_acc_1121_nl[8:0];
  assign nl_Accum2_acc_1124_nl = Accum2_acc_1122_nl + Accum2_acc_1121_nl;
  assign Accum2_acc_1124_nl = nl_Accum2_acc_1124_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4114:4110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4434:4430]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2834:2830]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3154:3150]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3474:3470]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3794:3790]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4754:4750]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[274:270]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl[8:0];
  assign nl_Accum2_acc_1123_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_822_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_886_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_566_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_630_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_694_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_758_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_950_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_54_nl;
  assign Accum2_acc_1123_nl = nl_Accum2_acc_1123_nl[8:0];
  assign nl_Accum2_acc_118_psp_1 = Accum2_acc_1124_nl + Accum2_acc_1123_nl;
  assign Accum2_acc_118_psp_1 = nl_Accum2_acc_118_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118 = (Accum2_acc_118_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_55_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5079:5075]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl[8:0];
  assign nl_Accum2_acc_1125_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1015_nl
      + conv_s2s_5_9(b2[279:275]);
  assign Accum2_acc_1125_nl = nl_Accum2_acc_1125_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[599:595]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl[8:0];
  assign nl_Accum2_acc_1133_nl = Accum2_acc_1125_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_119_nl;
  assign Accum2_acc_1133_nl = nl_Accum2_acc_1133_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[919:915]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1239:1235]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl[8:0];
  assign nl_Accum2_acc_1132_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_183_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_247_nl;
  assign Accum2_acc_1132_nl = nl_Accum2_acc_1132_nl[8:0];
  assign nl_Accum2_acc_1137_nl = Accum2_acc_1133_nl + Accum2_acc_1132_nl;
  assign Accum2_acc_1137_nl = nl_Accum2_acc_1137_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1559:1555]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1879:1875]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2199:2195]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2519:2515]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl[8:0];
  assign nl_Accum2_acc_1136_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_311_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_375_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_439_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_503_nl;
  assign Accum2_acc_1136_nl = nl_Accum2_acc_1136_nl[8:0];
  assign nl_Accum2_acc_1139_nl = Accum2_acc_1137_nl + Accum2_acc_1136_nl;
  assign Accum2_acc_1139_nl = nl_Accum2_acc_1139_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4119:4115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4439:4435]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2839:2835]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3159:3155]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3479:3475]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3799:3795]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4759:4755]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[279:275]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl[8:0];
  assign nl_Accum2_acc_1138_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_823_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_887_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_567_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_631_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_695_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_759_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_951_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_55_nl;
  assign Accum2_acc_1138_nl = nl_Accum2_acc_1138_nl[8:0];
  assign nl_Accum2_acc_119_psp_1 = Accum2_acc_1139_nl + Accum2_acc_1138_nl;
  assign Accum2_acc_119_psp_1 = nl_Accum2_acc_119_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119 = (Accum2_acc_119_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_120
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_56_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5084:5080]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl[8:0];
  assign nl_Accum2_acc_1140_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1016_nl
      + conv_s2s_5_9(b2[284:280]);
  assign Accum2_acc_1140_nl = nl_Accum2_acc_1140_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[604:600]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl[8:0];
  assign nl_Accum2_acc_1148_nl = Accum2_acc_1140_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_120_nl;
  assign Accum2_acc_1148_nl = nl_Accum2_acc_1148_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[924:920]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1244:1240]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl[8:0];
  assign nl_Accum2_acc_1147_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_184_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_248_nl;
  assign Accum2_acc_1147_nl = nl_Accum2_acc_1147_nl[8:0];
  assign nl_Accum2_acc_1152_nl = Accum2_acc_1148_nl + Accum2_acc_1147_nl;
  assign Accum2_acc_1152_nl = nl_Accum2_acc_1152_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1564:1560]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1884:1880]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2204:2200]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2524:2520]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl[8:0];
  assign nl_Accum2_acc_1151_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_312_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_376_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_440_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_504_nl;
  assign Accum2_acc_1151_nl = nl_Accum2_acc_1151_nl[8:0];
  assign nl_Accum2_acc_1154_nl = Accum2_acc_1152_nl + Accum2_acc_1151_nl;
  assign Accum2_acc_1154_nl = nl_Accum2_acc_1154_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4124:4120]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4444:4440]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2844:2840]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3164:3160]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3484:3480]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3804:3800]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4764:4760]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[284:280]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl[8:0];
  assign nl_Accum2_acc_1153_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_824_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_888_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_568_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_632_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_696_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_760_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_952_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_56_nl;
  assign Accum2_acc_1153_nl = nl_Accum2_acc_1153_nl[8:0];
  assign nl_Accum2_acc_120_psp_1 = Accum2_acc_1154_nl + Accum2_acc_1153_nl;
  assign Accum2_acc_120_psp_1 = nl_Accum2_acc_120_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_120 = (Accum2_acc_120_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_121
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_57_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5089:5085]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl[8:0];
  assign nl_Accum2_acc_1155_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1017_nl
      + conv_s2s_5_9(b2[289:285]);
  assign Accum2_acc_1155_nl = nl_Accum2_acc_1155_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[609:605]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl[8:0];
  assign nl_Accum2_acc_1163_nl = Accum2_acc_1155_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_121_nl;
  assign Accum2_acc_1163_nl = nl_Accum2_acc_1163_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[929:925]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1249:1245]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl[8:0];
  assign nl_Accum2_acc_1162_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_185_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_249_nl;
  assign Accum2_acc_1162_nl = nl_Accum2_acc_1162_nl[8:0];
  assign nl_Accum2_acc_1167_nl = Accum2_acc_1163_nl + Accum2_acc_1162_nl;
  assign Accum2_acc_1167_nl = nl_Accum2_acc_1167_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1569:1565]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1889:1885]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2209:2205]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2529:2525]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl[8:0];
  assign nl_Accum2_acc_1166_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_313_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_377_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_441_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_505_nl;
  assign Accum2_acc_1166_nl = nl_Accum2_acc_1166_nl[8:0];
  assign nl_Accum2_acc_1169_nl = Accum2_acc_1167_nl + Accum2_acc_1166_nl;
  assign Accum2_acc_1169_nl = nl_Accum2_acc_1169_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4129:4125]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4449:4445]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2849:2845]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3169:3165]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3489:3485]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3809:3805]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4769:4765]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[289:285]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl[8:0];
  assign nl_Accum2_acc_1168_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_825_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_889_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_569_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_633_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_697_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_761_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_953_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_57_nl;
  assign Accum2_acc_1168_nl = nl_Accum2_acc_1168_nl[8:0];
  assign nl_Accum2_acc_121_psp_1 = Accum2_acc_1169_nl + Accum2_acc_1168_nl;
  assign Accum2_acc_121_psp_1 = nl_Accum2_acc_121_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_121 = (Accum2_acc_121_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_122
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_58_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5094:5090]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl[8:0];
  assign nl_Accum2_acc_1170_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1018_nl
      + conv_s2s_5_9(b2[294:290]);
  assign Accum2_acc_1170_nl = nl_Accum2_acc_1170_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[614:610]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl[8:0];
  assign nl_Accum2_acc_1178_nl = Accum2_acc_1170_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_122_nl;
  assign Accum2_acc_1178_nl = nl_Accum2_acc_1178_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[934:930]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1254:1250]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl[8:0];
  assign nl_Accum2_acc_1177_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_186_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_250_nl;
  assign Accum2_acc_1177_nl = nl_Accum2_acc_1177_nl[8:0];
  assign nl_Accum2_acc_1182_nl = Accum2_acc_1178_nl + Accum2_acc_1177_nl;
  assign Accum2_acc_1182_nl = nl_Accum2_acc_1182_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1574:1570]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1894:1890]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2214:2210]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2534:2530]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl[8:0];
  assign nl_Accum2_acc_1181_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_314_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_378_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_442_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_506_nl;
  assign Accum2_acc_1181_nl = nl_Accum2_acc_1181_nl[8:0];
  assign nl_Accum2_acc_1184_nl = Accum2_acc_1182_nl + Accum2_acc_1181_nl;
  assign Accum2_acc_1184_nl = nl_Accum2_acc_1184_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4134:4130]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4454:4450]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2854:2850]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3174:3170]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3494:3490]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3814:3810]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4774:4770]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[294:290]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl[8:0];
  assign nl_Accum2_acc_1183_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_826_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_890_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_570_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_634_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_698_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_762_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_954_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_58_nl;
  assign Accum2_acc_1183_nl = nl_Accum2_acc_1183_nl[8:0];
  assign nl_Accum2_acc_122_psp_1 = Accum2_acc_1184_nl + Accum2_acc_1183_nl;
  assign Accum2_acc_122_psp_1 = nl_Accum2_acc_122_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_122 = (Accum2_acc_122_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_123
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_59_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5099:5095]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl[8:0];
  assign nl_Accum2_acc_1185_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1019_nl
      + conv_s2s_5_9(b2[299:295]);
  assign Accum2_acc_1185_nl = nl_Accum2_acc_1185_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[619:615]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl[8:0];
  assign nl_Accum2_acc_1193_nl = Accum2_acc_1185_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_123_nl;
  assign Accum2_acc_1193_nl = nl_Accum2_acc_1193_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[939:935]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1259:1255]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl[8:0];
  assign nl_Accum2_acc_1192_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_187_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_251_nl;
  assign Accum2_acc_1192_nl = nl_Accum2_acc_1192_nl[8:0];
  assign nl_Accum2_acc_1197_nl = Accum2_acc_1193_nl + Accum2_acc_1192_nl;
  assign Accum2_acc_1197_nl = nl_Accum2_acc_1197_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1579:1575]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1899:1895]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2219:2215]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2539:2535]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl[8:0];
  assign nl_Accum2_acc_1196_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_315_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_379_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_443_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_507_nl;
  assign Accum2_acc_1196_nl = nl_Accum2_acc_1196_nl[8:0];
  assign nl_Accum2_acc_1199_nl = Accum2_acc_1197_nl + Accum2_acc_1196_nl;
  assign Accum2_acc_1199_nl = nl_Accum2_acc_1199_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4139:4135]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4459:4455]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2859:2855]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3179:3175]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3499:3495]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3819:3815]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4779:4775]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[299:295]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl[8:0];
  assign nl_Accum2_acc_1198_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_827_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_891_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_571_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_635_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_699_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_763_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_955_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_59_nl;
  assign Accum2_acc_1198_nl = nl_Accum2_acc_1198_nl[8:0];
  assign nl_Accum2_acc_123_psp_1 = Accum2_acc_1199_nl + Accum2_acc_1198_nl;
  assign Accum2_acc_123_psp_1 = nl_Accum2_acc_123_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_123 = (Accum2_acc_123_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_124
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_60_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5104:5100]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl[8:0];
  assign nl_Accum2_acc_1200_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1020_nl
      + conv_s2s_5_9(b2[304:300]);
  assign Accum2_acc_1200_nl = nl_Accum2_acc_1200_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[624:620]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl[8:0];
  assign nl_Accum2_acc_1208_nl = Accum2_acc_1200_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_124_nl;
  assign Accum2_acc_1208_nl = nl_Accum2_acc_1208_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[944:940]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1264:1260]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl[8:0];
  assign nl_Accum2_acc_1207_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_188_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_252_nl;
  assign Accum2_acc_1207_nl = nl_Accum2_acc_1207_nl[8:0];
  assign nl_Accum2_acc_1212_nl = Accum2_acc_1208_nl + Accum2_acc_1207_nl;
  assign Accum2_acc_1212_nl = nl_Accum2_acc_1212_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1584:1580]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1904:1900]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2224:2220]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2544:2540]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl[8:0];
  assign nl_Accum2_acc_1211_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_316_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_380_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_444_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_508_nl;
  assign Accum2_acc_1211_nl = nl_Accum2_acc_1211_nl[8:0];
  assign nl_Accum2_acc_1214_nl = Accum2_acc_1212_nl + Accum2_acc_1211_nl;
  assign Accum2_acc_1214_nl = nl_Accum2_acc_1214_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4144:4140]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4464:4460]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2864:2860]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3184:3180]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3504:3500]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3824:3820]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4784:4780]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[304:300]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl[8:0];
  assign nl_Accum2_acc_1213_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_828_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_892_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_572_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_636_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_700_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_764_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_956_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_60_nl;
  assign Accum2_acc_1213_nl = nl_Accum2_acc_1213_nl[8:0];
  assign nl_Accum2_acc_124_psp_1 = Accum2_acc_1214_nl + Accum2_acc_1213_nl;
  assign Accum2_acc_124_psp_1 = nl_Accum2_acc_124_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_124 = (Accum2_acc_124_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_125
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_61_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5109:5105]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl[8:0];
  assign nl_Accum2_acc_1215_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1021_nl
      + conv_s2s_5_9(b2[309:305]);
  assign Accum2_acc_1215_nl = nl_Accum2_acc_1215_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[629:625]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl[8:0];
  assign nl_Accum2_acc_1223_nl = Accum2_acc_1215_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_125_nl;
  assign Accum2_acc_1223_nl = nl_Accum2_acc_1223_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[949:945]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1269:1265]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl[8:0];
  assign nl_Accum2_acc_1222_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_189_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_253_nl;
  assign Accum2_acc_1222_nl = nl_Accum2_acc_1222_nl[8:0];
  assign nl_Accum2_acc_1227_nl = Accum2_acc_1223_nl + Accum2_acc_1222_nl;
  assign Accum2_acc_1227_nl = nl_Accum2_acc_1227_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1589:1585]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1909:1905]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2229:2225]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2549:2545]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl[8:0];
  assign nl_Accum2_acc_1226_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_317_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_381_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_445_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_509_nl;
  assign Accum2_acc_1226_nl = nl_Accum2_acc_1226_nl[8:0];
  assign nl_Accum2_acc_1229_nl = Accum2_acc_1227_nl + Accum2_acc_1226_nl;
  assign Accum2_acc_1229_nl = nl_Accum2_acc_1229_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4149:4145]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4469:4465]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2869:2865]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3189:3185]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3509:3505]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3829:3825]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4789:4785]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[309:305]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl[8:0];
  assign nl_Accum2_acc_1228_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_829_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_893_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_573_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_637_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_701_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_765_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_957_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_61_nl;
  assign Accum2_acc_1228_nl = nl_Accum2_acc_1228_nl[8:0];
  assign nl_Accum2_acc_125_psp_1 = Accum2_acc_1229_nl + Accum2_acc_1228_nl;
  assign Accum2_acc_125_psp_1 = nl_Accum2_acc_125_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_125 = (Accum2_acc_125_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_126
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_62_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5114:5110]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl[8:0];
  assign nl_Accum2_acc_1230_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1022_nl
      + conv_s2s_5_9(b2[314:310]);
  assign Accum2_acc_1230_nl = nl_Accum2_acc_1230_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[634:630]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl[8:0];
  assign nl_Accum2_acc_1238_nl = Accum2_acc_1230_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_126_nl;
  assign Accum2_acc_1238_nl = nl_Accum2_acc_1238_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[954:950]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1274:1270]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl[8:0];
  assign nl_Accum2_acc_1237_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_190_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_254_nl;
  assign Accum2_acc_1237_nl = nl_Accum2_acc_1237_nl[8:0];
  assign nl_Accum2_acc_1242_nl = Accum2_acc_1238_nl + Accum2_acc_1237_nl;
  assign Accum2_acc_1242_nl = nl_Accum2_acc_1242_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1594:1590]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1914:1910]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2234:2230]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2554:2550]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl[8:0];
  assign nl_Accum2_acc_1241_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_318_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_382_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_446_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_510_nl;
  assign Accum2_acc_1241_nl = nl_Accum2_acc_1241_nl[8:0];
  assign nl_Accum2_acc_1244_nl = Accum2_acc_1242_nl + Accum2_acc_1241_nl;
  assign Accum2_acc_1244_nl = nl_Accum2_acc_1244_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4154:4150]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4474:4470]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2874:2870]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3194:3190]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3514:3510]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3834:3830]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4794:4790]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[314:310]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl[8:0];
  assign nl_Accum2_acc_1243_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_830_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_894_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_574_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_638_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_702_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_766_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_958_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_62_nl;
  assign Accum2_acc_1243_nl = nl_Accum2_acc_1243_nl[8:0];
  assign nl_Accum2_acc_126_psp_1 = Accum2_acc_1244_nl + Accum2_acc_1243_nl;
  assign Accum2_acc_126_psp_1 = nl_Accum2_acc_126_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_126 = (Accum2_acc_126_psp_1[7:4]!=4'b0000);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 = nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_127
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_63_itm_10_1;
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl = $signed(conv_u2s_6_7(input_1[95:90]))
      * $signed((w2[5119:5115]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl[8:0];
  assign nl_Accum2_acc_1245_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_1023_nl
      + conv_s2s_5_9(b2[319:315]);
  assign Accum2_acc_1245_nl = nl_Accum2_acc_1245_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl = $signed(conv_u2s_6_7(input_1[11:6]))
      * $signed((w2[639:635]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl[8:0];
  assign nl_Accum2_acc_1253_nl = Accum2_acc_1245_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_127_nl;
  assign Accum2_acc_1253_nl = nl_Accum2_acc_1253_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl = $signed(conv_u2s_6_7(input_1[17:12]))
      * $signed((w2[959:955]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl = $signed(conv_u2s_6_7(input_1[23:18]))
      * $signed((w2[1279:1275]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl[8:0];
  assign nl_Accum2_acc_1252_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_191_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_255_nl;
  assign Accum2_acc_1252_nl = nl_Accum2_acc_1252_nl[8:0];
  assign nl_Accum2_acc_1257_nl = Accum2_acc_1253_nl + Accum2_acc_1252_nl;
  assign Accum2_acc_1257_nl = nl_Accum2_acc_1257_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl = $signed(conv_u2s_6_7(input_1[29:24]))
      * $signed((w2[1599:1595]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl = $signed(conv_u2s_6_7(input_1[35:30]))
      * $signed((w2[1919:1915]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl = $signed(conv_u2s_6_7(input_1[41:36]))
      * $signed((w2[2239:2235]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl = $signed(conv_u2s_6_7(input_1[47:42]))
      * $signed((w2[2559:2555]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl[8:0];
  assign nl_Accum2_acc_1256_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_319_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_383_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_447_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_511_nl;
  assign Accum2_acc_1256_nl = nl_Accum2_acc_1256_nl[8:0];
  assign nl_Accum2_acc_1259_nl = Accum2_acc_1257_nl + Accum2_acc_1256_nl;
  assign Accum2_acc_1259_nl = nl_Accum2_acc_1259_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl = $signed(conv_u2s_6_7(input_1[77:72]))
      * $signed((w2[4159:4155]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl = $signed(conv_u2s_6_7(input_1[83:78]))
      * $signed((w2[4479:4475]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl = $signed(conv_u2s_6_7(input_1[53:48]))
      * $signed((w2[2879:2875]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl = $signed(conv_u2s_6_7(input_1[59:54]))
      * $signed((w2[3199:3195]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl = $signed(conv_u2s_6_7(input_1[65:60]))
      * $signed((w2[3519:3515]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl = $signed(conv_u2s_6_7(input_1[71:66]))
      * $signed((w2[3839:3835]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl = $signed(conv_u2s_6_7(input_1[89:84]))
      * $signed((w2[4799:4795]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl[8:0];
  assign nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl = $signed(conv_u2s_6_7(input_1[5:0]))
      * $signed((w2[319:315]));
  assign operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl = nl_operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl[8:0];
  assign nl_Accum2_acc_1258_nl = operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_831_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_895_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_575_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_639_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_703_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_767_nl + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_959_nl
      + operator_5_1_true_AC_TRN_AC_WRAP_6_false_mul_63_nl;
  assign Accum2_acc_1258_nl = nl_Accum2_acc_1258_nl[8:0];
  assign nl_Accum2_acc_127_psp_1 = Accum2_acc_1259_nl + Accum2_acc_1258_nl;
  assign Accum2_acc_127_psp_1 = nl_Accum2_acc_127_psp_1[8:0];
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_127 = (Accum2_acc_127_psp_1[7:4]!=4'b0000);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl = $signed(conv_u2s_10_11({layer4_out_conc_4_9
      , layer4_out_conc_4_8_6 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[9:5]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl[14:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_14_6_1 = readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0})) * $signed((w5[204:200]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0})) * $signed((w5[219:215]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0})) * $signed((w5[324:320]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0})) * $signed((w5[339:335]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0})) * $signed((w5[264:260]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0})) * $signed((w5[279:275]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0})) * $signed((w5[564:560]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0})) * $signed((w5[579:575]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0})) * $signed((w5[504:500]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0})) * $signed((w5[519:515]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0})) * $signed((w5[534:530]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0})) * $signed((w5[549:545]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0})) * $signed((w5[384:380]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0})) * $signed((w5[399:395]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0})) * $signed((w5[414:410]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0})) * $signed((w5[429:425]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0})) * $signed((w5[444:440]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0})) * $signed((w5[459:455]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0})) * $signed((w5[474:470]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0})) * $signed((w5[489:485]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0})) * $signed((w5[144:140]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0})) * $signed((w5[159:155]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0})) * $signed((w5[174:170]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0})) * $signed((w5[189:185]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0})) * $signed((w5[234:230]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0})) * $signed((w5[249:245]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0})) * $signed((w5[294:290]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0})) * $signed((w5[309:305]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0})) * $signed((w5[354:350]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0})) * $signed((w5[369:365]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0})) * $signed((w5[594:590]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0})) * $signed((w5[609:605]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl[14:0];
  assign nl_Accum2_1_acc_63_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_40_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_43_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_64_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_67_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_52_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_55_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_112_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_115_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_100_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_103_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_106_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_109_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_76_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_79_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_82_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_85_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_88_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_91_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_94_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_97_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_28_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_31_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_34_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_37_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_46_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_49_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_58_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_61_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_70_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_73_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_118_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_121_nl));
  assign Accum2_1_acc_63_nl = nl_Accum2_1_acc_63_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0})) * $signed((w5[939:935]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0})) * $signed((w5[954:950]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0})) * $signed((w5[909:905]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0})) * $signed((w5[924:920]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0})) * $signed((w5[879:875]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0})) * $signed((w5[894:890]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0})) * $signed((w5[849:845]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0})) * $signed((w5[804:800]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0})) * $signed((w5[759:755]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0})) * $signed((w5[774:770]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0})) * $signed((w5[729:725]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0})) * $signed((w5[864:860]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0})) * $signed((w5[819:815]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0})) * $signed((w5[834:830]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0})) * $signed((w5[789:785]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0})) * $signed((w5[624:620]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0})) * $signed((w5[639:635]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl[14:0];
  assign nl_Accum2_1_acc_64_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_187_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_190_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_181_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_184_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_175_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_178_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_169_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_160_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_151_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_154_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_145_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_172_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_163_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_166_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_157_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_124_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_127_nl));
  assign Accum2_1_acc_64_nl = nl_Accum2_1_acc_64_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0})) * $signed((w5[84:80]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0})) * $signed((w5[99:95]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0})) * $signed((w5[744:740]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0})) * $signed((w5[699:695]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0})) * $signed((w5[714:710]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0})) * $signed((w5[669:665]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl[14:0];
  assign nl_Accum2_1_acc_191_nl = conv_s2s_5_6(b5[9:5]) + conv_s2s_5_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_14_6_1[8:4]);
  assign Accum2_1_acc_191_nl = nl_Accum2_1_acc_191_nl[5:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0})) * $signed((w5[684:680]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0})) * $signed((w5[654:650]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0})) * $signed((w5[24:20]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0})) * $signed((w5[39:35]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0})) * $signed((w5[54:50]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0})) * $signed((w5[69:65]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0})) * $signed((w5[114:110]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0})) * $signed((w5[129:125]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl[14:0];
  assign nl_Accum2_1_Accum2_1_acc_191_nl = Accum2_1_acc_63_nl + Accum2_1_acc_64_nl
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_16_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_19_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_148_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_139_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_142_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_133_nl))
      + conv_s2s_10_13({Accum2_1_acc_191_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_1_itm_14_6_1[3:0])})
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_136_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_130_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_4_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_7_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_10_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_13_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_22_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_25_nl));
  assign Accum2_1_Accum2_1_acc_191_nl = nl_Accum2_1_Accum2_1_acc_191_nl[12:0];
  assign Accum2_1_Accum2_1_acc_191_itm_12_3_1 = readslicef_13_10_3(Accum2_1_Accum2_1_acc_191_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0})) * $signed((w5[659:655]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl[14:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_itm_14_6_1 =
      readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl = $signed(conv_u2s_10_11({layer4_out_conc_4_9
      , layer4_out_conc_4_8_6 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[4:0]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl[14:0];
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_14_6_1 = readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_nl);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0})) * $signed((w5[199:195]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0})) * $signed((w5[214:210]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0})) * $signed((w5[319:315]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0})) * $signed((w5[334:330]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0})) * $signed((w5[259:255]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0})) * $signed((w5[274:270]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0})) * $signed((w5[559:555]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0})) * $signed((w5[574:570]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0})) * $signed((w5[499:495]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0})) * $signed((w5[514:510]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0})) * $signed((w5[529:525]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0})) * $signed((w5[544:540]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0})) * $signed((w5[379:375]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0})) * $signed((w5[394:390]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0})) * $signed((w5[409:405]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0})) * $signed((w5[424:420]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0})) * $signed((w5[439:435]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0})) * $signed((w5[454:450]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0})) * $signed((w5[469:465]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0})) * $signed((w5[484:480]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0})) * $signed((w5[139:135]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0})) * $signed((w5[154:150]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0})) * $signed((w5[169:165]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0})) * $signed((w5[184:180]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0})) * $signed((w5[229:225]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0})) * $signed((w5[244:240]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0})) * $signed((w5[289:285]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0})) * $signed((w5[304:300]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0})) * $signed((w5[349:345]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0})) * $signed((w5[364:360]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0})) * $signed((w5[589:585]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0})) * $signed((w5[604:600]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl[14:0];
  assign nl_Accum2_1_acc_189_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_39_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_42_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_63_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_66_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_51_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_54_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_111_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_114_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_99_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_102_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_105_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_108_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_75_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_78_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_81_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_84_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_87_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_90_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_93_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_96_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_27_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_30_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_33_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_36_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_45_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_48_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_57_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_60_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_69_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_72_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_117_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_120_nl));
  assign Accum2_1_acc_189_nl = nl_Accum2_1_acc_189_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0})) * $signed((w5[934:930]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0})) * $signed((w5[949:945]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0})) * $signed((w5[904:900]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0})) * $signed((w5[919:915]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0})) * $signed((w5[874:870]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0})) * $signed((w5[889:885]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0})) * $signed((w5[844:840]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0})) * $signed((w5[799:795]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0})) * $signed((w5[754:750]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0})) * $signed((w5[769:765]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0})) * $signed((w5[724:720]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0})) * $signed((w5[859:855]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0})) * $signed((w5[814:810]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0})) * $signed((w5[829:825]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0})) * $signed((w5[784:780]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0})) * $signed((w5[619:615]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0})) * $signed((w5[634:630]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl[14:0];
  assign nl_Accum2_1_acc_188_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_186_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_189_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_180_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_183_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_174_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_177_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_168_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_159_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_150_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_153_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_144_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_171_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_162_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_165_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_156_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_123_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_126_nl));
  assign Accum2_1_acc_188_nl = nl_Accum2_1_acc_188_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0})) * $signed((w5[79:75]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0})) * $signed((w5[94:90]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0})) * $signed((w5[739:735]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0})) * $signed((w5[694:690]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0})) * $signed((w5[709:705]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0})) * $signed((w5[664:660]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl[14:0];
  assign nl_Accum2_1_acc_193_nl = conv_s2s_5_6(b5[4:0]) + conv_s2s_5_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_14_6_1[8:4]);
  assign Accum2_1_acc_193_nl = nl_Accum2_1_acc_193_nl[5:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0})) * $signed((w5[679:675]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_53_pmx_3_mx0})) * $signed((w5[649:645]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0})) * $signed((w5[19:15]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0})) * $signed((w5[34:30]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0})) * $signed((w5[49:45]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0})) * $signed((w5[64:60]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0})) * $signed((w5[109:105]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0})) * $signed((w5[124:120]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl[14:0];
  assign nl_Accum2_1_Accum2_1_acc_190_nl = Accum2_1_acc_189_nl + Accum2_1_acc_188_nl
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_15_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_18_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_147_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_138_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_141_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_132_nl))
      + conv_s2s_10_13({Accum2_1_acc_193_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_itm_14_6_1[3:0])})
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_135_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_129_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_3_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_6_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_9_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_12_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_21_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_24_nl));
  assign Accum2_1_Accum2_1_acc_190_nl = nl_Accum2_1_Accum2_1_acc_190_nl[12:0];
  assign Accum2_1_Accum2_1_acc_190_itm_12_3_1 = readslicef_13_10_3(Accum2_1_Accum2_1_acc_190_nl);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_9 = ((Accum2_acc_71_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71) & operator_10_5_true_AC_TRN_AC_WRAP_acc_7_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_135_nl
      = MUX_v_3_2_2((Accum2_acc_71_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_71);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_135_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_7_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_9 = ((Accum2_acc_88_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88) & operator_10_5_true_AC_TRN_AC_WRAP_acc_24_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_152_nl
      = MUX_v_3_2_2((Accum2_acc_88_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_88);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_152_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_24_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_9 = ((Accum2_acc_116_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116) & operator_10_5_true_AC_TRN_AC_WRAP_acc_52_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_180_nl
      = MUX_v_3_2_2((Accum2_acc_116_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_116);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_180_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_52_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_9 = ((Accum2_acc_80_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80) & operator_10_5_true_AC_TRN_AC_WRAP_acc_16_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_144_nl
      = MUX_v_3_2_2((Accum2_acc_80_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_80);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_144_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_16_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_9 = ((Accum2_acc_81_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81) & operator_10_5_true_AC_TRN_AC_WRAP_acc_17_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl
      = MUX_v_3_2_2((Accum2_acc_81_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_81);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_145_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_17_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_9 = ((Accum2_acc_126_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_126) & operator_10_5_true_AC_TRN_AC_WRAP_acc_62_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_190_nl
      = MUX_v_3_2_2((Accum2_acc_126_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_126);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_190_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_62_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_9 = ((Accum2_acc_73_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73) & operator_10_5_true_AC_TRN_AC_WRAP_acc_9_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_137_nl
      = MUX_v_3_2_2((Accum2_acc_73_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_73);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_137_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_9_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_9 = ((Accum2_acc_109_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109) & operator_10_5_true_AC_TRN_AC_WRAP_acc_45_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_173_nl
      = MUX_v_3_2_2((Accum2_acc_109_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_109);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_173_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_45_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_9 = ((Accum2_acc_91_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91) & operator_10_5_true_AC_TRN_AC_WRAP_acc_27_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_155_nl
      = MUX_v_3_2_2((Accum2_acc_91_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_91);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_155_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_27_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_9 = ((Accum2_acc_65_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65) & operator_10_5_true_AC_TRN_AC_WRAP_acc_1_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_129_nl
      = MUX_v_3_2_2((Accum2_acc_65_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_65);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_129_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_1_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_9 = ((Accum2_acc_74_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74) & operator_10_5_true_AC_TRN_AC_WRAP_acc_10_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_138_nl
      = MUX_v_3_2_2((Accum2_acc_74_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_74);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_138_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_10_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_9 = ((Accum2_acc_104_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104) & operator_10_5_true_AC_TRN_AC_WRAP_acc_40_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_168_nl
      = MUX_v_3_2_2((Accum2_acc_104_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_104);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_168_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_40_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_9 = ((Accum2_acc_101_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101) & operator_10_5_true_AC_TRN_AC_WRAP_acc_37_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_165_nl
      = MUX_v_3_2_2((Accum2_acc_101_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_101);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_165_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_37_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_9 = ((Accum2_acc_92_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92) & operator_10_5_true_AC_TRN_AC_WRAP_acc_28_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_156_nl
      = MUX_v_3_2_2((Accum2_acc_92_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_92);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_156_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_28_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_9 = ((Accum2_acc_93_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93) & operator_10_5_true_AC_TRN_AC_WRAP_acc_29_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl
      = MUX_v_3_2_2((Accum2_acc_93_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_93);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_157_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_29_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_9 = ((Accum2_acc_72_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72) & operator_10_5_true_AC_TRN_AC_WRAP_acc_8_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl
      = MUX_v_3_2_2((Accum2_acc_72_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_72);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_136_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_8_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_9 = ((Accum2_acc_108_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108) & operator_10_5_true_AC_TRN_AC_WRAP_acc_44_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl
      = MUX_v_3_2_2((Accum2_acc_108_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_108);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_172_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_44_itm_10_1);
  assign layer4_out_conc_4_9 = ((layer3_out_0_9_1_1[3]) | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64)
      & operator_10_5_true_AC_TRN_AC_WRAP_acc_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_128_nl
      = MUX_v_3_2_2((layer3_out_0_9_1_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_64);
  assign layer4_out_conc_4_8_6 = MUX_v_3_2_2(3'b000, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_128_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_9 = ((Accum2_acc_118_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118) & operator_10_5_true_AC_TRN_AC_WRAP_acc_54_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_182_nl
      = MUX_v_3_2_2((Accum2_acc_118_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_118);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_182_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_54_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_9 = ((Accum2_acc_95_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95) & operator_10_5_true_AC_TRN_AC_WRAP_acc_31_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_159_nl
      = MUX_v_3_2_2((Accum2_acc_95_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_95);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_159_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_31_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_9 = ((Accum2_acc_100_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100) & operator_10_5_true_AC_TRN_AC_WRAP_acc_36_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_164_nl
      = MUX_v_3_2_2((Accum2_acc_100_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_100);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_164_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_36_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_9 = ((Accum2_acc_115_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115) & operator_10_5_true_AC_TRN_AC_WRAP_acc_51_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_179_nl
      = MUX_v_3_2_2((Accum2_acc_115_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_115);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_179_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_51_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_9 = ((Accum2_acc_105_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105) & operator_10_5_true_AC_TRN_AC_WRAP_acc_41_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl
      = MUX_v_3_2_2((Accum2_acc_105_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_105);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_169_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_41_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_9 = ((Accum2_acc_125_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_125) & operator_10_5_true_AC_TRN_AC_WRAP_acc_61_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_189_nl
      = MUX_v_3_2_2((Accum2_acc_125_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_125);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_189_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_61_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_9 = ((Accum2_acc_106_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106) & operator_10_5_true_AC_TRN_AC_WRAP_acc_42_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_170_nl
      = MUX_v_3_2_2((Accum2_acc_106_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_106);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_170_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_42_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_9 = ((Accum2_acc_89_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89) & operator_10_5_true_AC_TRN_AC_WRAP_acc_25_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_153_nl
      = MUX_v_3_2_2((Accum2_acc_89_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_89);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_153_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_25_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_9 = ((Accum2_acc_76_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76) & operator_10_5_true_AC_TRN_AC_WRAP_acc_12_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_140_nl
      = MUX_v_3_2_2((Accum2_acc_76_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_76);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_140_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_12_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_9 = ((Accum2_acc_86_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86) & operator_10_5_true_AC_TRN_AC_WRAP_acc_22_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_150_nl
      = MUX_v_3_2_2((Accum2_acc_86_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_86);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_150_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_22_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_9 = ((Accum2_acc_99_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99) & operator_10_5_true_AC_TRN_AC_WRAP_acc_35_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl
      = MUX_v_3_2_2((Accum2_acc_99_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_99);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_163_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_35_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_9 = ((Accum2_acc_122_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_122) & operator_10_5_true_AC_TRN_AC_WRAP_acc_58_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_186_nl
      = MUX_v_3_2_2((Accum2_acc_122_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_122);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_186_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_58_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_9 = ((Accum2_acc_78_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78) & operator_10_5_true_AC_TRN_AC_WRAP_acc_14_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl
      = MUX_v_3_2_2((Accum2_acc_78_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_78);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_142_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_14_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_9 = ((Accum2_acc_96_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96) & operator_10_5_true_AC_TRN_AC_WRAP_acc_32_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl
      = MUX_v_3_2_2((Accum2_acc_96_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_96);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_160_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_32_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_9 = ((Accum2_acc_119_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119) & operator_10_5_true_AC_TRN_AC_WRAP_acc_55_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_183_nl
      = MUX_v_3_2_2((Accum2_acc_119_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_119);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_183_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_55_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_9 = ((Accum2_acc_66_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66) & operator_10_5_true_AC_TRN_AC_WRAP_acc_2_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl
      = MUX_v_3_2_2((Accum2_acc_66_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_66);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_130_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_2_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_9 = ((Accum2_acc_111_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111) & operator_10_5_true_AC_TRN_AC_WRAP_acc_47_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl
      = MUX_v_3_2_2((Accum2_acc_111_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_111);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_175_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_47_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_9 = ((Accum2_acc_102_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102) & operator_10_5_true_AC_TRN_AC_WRAP_acc_38_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl
      = MUX_v_3_2_2((Accum2_acc_102_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_102);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_166_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_38_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_9 = ((Accum2_acc_67_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67) & operator_10_5_true_AC_TRN_AC_WRAP_acc_3_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_131_nl
      = MUX_v_3_2_2((Accum2_acc_67_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_67);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_131_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_3_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_9 = ((Accum2_acc_77_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77) & operator_10_5_true_AC_TRN_AC_WRAP_acc_13_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_141_nl
      = MUX_v_3_2_2((Accum2_acc_77_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_77);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_141_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_13_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_9 = ((Accum2_acc_103_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103) & operator_10_5_true_AC_TRN_AC_WRAP_acc_39_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_167_nl
      = MUX_v_3_2_2((Accum2_acc_103_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_103);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_167_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_39_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_9 = ((Accum2_acc_87_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87) & operator_10_5_true_AC_TRN_AC_WRAP_acc_23_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl
      = MUX_v_3_2_2((Accum2_acc_87_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_87);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_151_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_23_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_9 = ((Accum2_acc_70_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70) & operator_10_5_true_AC_TRN_AC_WRAP_acc_6_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_134_nl
      = MUX_v_3_2_2((Accum2_acc_70_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_70);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_134_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_6_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_9 = ((Accum2_acc_79_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79) & operator_10_5_true_AC_TRN_AC_WRAP_acc_15_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_143_nl
      = MUX_v_3_2_2((Accum2_acc_79_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_79);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_143_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_15_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_9 = ((Accum2_acc_97_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97) & operator_10_5_true_AC_TRN_AC_WRAP_acc_33_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_161_nl
      = MUX_v_3_2_2((Accum2_acc_97_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_97);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_161_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_33_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_9 = ((Accum2_acc_98_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98) & operator_10_5_true_AC_TRN_AC_WRAP_acc_34_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_162_nl
      = MUX_v_3_2_2((Accum2_acc_98_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_98);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_162_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_34_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_9 = ((Accum2_acc_117_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117) & operator_10_5_true_AC_TRN_AC_WRAP_acc_53_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_181_nl
      = MUX_v_3_2_2((Accum2_acc_117_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_117);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_181_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_53_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_9 = ((Accum2_acc_68_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68) & operator_10_5_true_AC_TRN_AC_WRAP_acc_4_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_132_nl
      = MUX_v_3_2_2((Accum2_acc_68_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_68);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_132_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_4_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_9 = ((Accum2_acc_107_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107) & operator_10_5_true_AC_TRN_AC_WRAP_acc_43_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_171_nl
      = MUX_v_3_2_2((Accum2_acc_107_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_107);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_353_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_171_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_43_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_9 = ((Accum2_acc_127_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_127) & operator_10_5_true_AC_TRN_AC_WRAP_acc_63_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_191_nl
      = MUX_v_3_2_2((Accum2_acc_127_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_127);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_191_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_63_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_9 = ((Accum2_acc_114_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114) & operator_10_5_true_AC_TRN_AC_WRAP_acc_50_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl
      = MUX_v_3_2_2((Accum2_acc_114_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_114);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_178_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_50_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_9 = ((Accum2_acc_83_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83) & operator_10_5_true_AC_TRN_AC_WRAP_acc_19_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_147_nl
      = MUX_v_3_2_2((Accum2_acc_83_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_83);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_147_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_19_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_9 = ((Accum2_acc_75_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75) & operator_10_5_true_AC_TRN_AC_WRAP_acc_11_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl
      = MUX_v_3_2_2((Accum2_acc_75_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_75);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_139_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_11_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_9 = ((Accum2_acc_84_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84) & operator_10_5_true_AC_TRN_AC_WRAP_acc_20_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl
      = MUX_v_3_2_2((Accum2_acc_84_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_84);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_148_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_20_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_9 = ((Accum2_acc_120_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_120) & operator_10_5_true_AC_TRN_AC_WRAP_acc_56_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_184_nl
      = MUX_v_3_2_2((Accum2_acc_120_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_120);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_184_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_56_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_9 = ((Accum2_acc_85_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85) & operator_10_5_true_AC_TRN_AC_WRAP_acc_21_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_149_nl
      = MUX_v_3_2_2((Accum2_acc_85_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_85);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_149_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_21_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_9 = ((Accum2_acc_112_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112) & operator_10_5_true_AC_TRN_AC_WRAP_acc_48_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_176_nl
      = MUX_v_3_2_2((Accum2_acc_112_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_112);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_176_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_48_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_9 = ((Accum2_acc_121_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_121) & operator_10_5_true_AC_TRN_AC_WRAP_acc_57_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_185_nl
      = MUX_v_3_2_2((Accum2_acc_121_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_121);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_185_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_57_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_9 = ((Accum2_acc_94_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94) & operator_10_5_true_AC_TRN_AC_WRAP_acc_30_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_158_nl
      = MUX_v_3_2_2((Accum2_acc_94_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_94);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_158_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_30_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_9 = ((Accum2_acc_113_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113) & operator_10_5_true_AC_TRN_AC_WRAP_acc_49_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_177_nl
      = MUX_v_3_2_2((Accum2_acc_113_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_113);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_177_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_49_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_9 = ((Accum2_acc_90_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90) & operator_10_5_true_AC_TRN_AC_WRAP_acc_26_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl
      = MUX_v_3_2_2((Accum2_acc_90_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_90);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_154_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_26_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_9 = ((Accum2_acc_82_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82) & operator_10_5_true_AC_TRN_AC_WRAP_acc_18_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_146_nl
      = MUX_v_3_2_2((Accum2_acc_82_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_82);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_146_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_18_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_9 = ((Accum2_acc_69_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69) & operator_10_5_true_AC_TRN_AC_WRAP_acc_5_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl
      = MUX_v_3_2_2((Accum2_acc_69_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_69);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_133_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_5_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_9 = ((Accum2_acc_123_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_123) & operator_10_5_true_AC_TRN_AC_WRAP_acc_59_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_187_nl
      = MUX_v_3_2_2((Accum2_acc_123_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_123);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_187_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_59_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_9 = ((Accum2_acc_110_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110) & operator_10_5_true_AC_TRN_AC_WRAP_acc_46_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_174_nl
      = MUX_v_3_2_2((Accum2_acc_110_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_110);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_174_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_46_itm_10_1);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_9 = ((Accum2_acc_124_psp_1[3])
      | nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_124) & operator_10_5_true_AC_TRN_AC_WRAP_acc_60_itm_10_1;
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_188_nl
      = MUX_v_3_2_2((Accum2_acc_124_psp_1[2:0]), 3'b111, nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nor_ovfl_124);
  assign nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_8_6 = MUX_v_3_2_2(3'b000,
      nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_nnet_relu_layer3_t_layer4_t_relu_config4_for_if_or_188_nl,
      operator_10_5_true_AC_TRN_AC_WRAP_acc_60_itm_10_1);
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_313_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_22_pmx_3_mx0})) * $signed((w5[194:190]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_335_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_23_pmx_3_mx0})) * $signed((w5[209:205]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_363_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_30_pmx_3_mx0})) * $signed((w5[314:310]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_367_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_31_pmx_3_mx0})) * $signed((w5[329:325]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_269_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_26_pmx_3_mx0})) * $signed((w5[254:250]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_271_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_27_pmx_3_mx0})) * $signed((w5[269:265]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_301_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_46_pmx_3_mx0})) * $signed((w5[554:550]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_287_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_47_pmx_3_mx0})) * $signed((w5[569:565]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_323_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_42_pmx_3_mx0})) * $signed((w5[494:490]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_345_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_43_pmx_3_mx0})) * $signed((w5[509:505]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_347_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_44_pmx_3_mx0})) * $signed((w5[524:520]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_317_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_45_pmx_3_mx0})) * $signed((w5[539:535]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_265_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_34_pmx_3_mx0})) * $signed((w5[374:370]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_311_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_35_pmx_3_mx0})) * $signed((w5[389:385]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_377_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_36_pmx_3_mx0})) * $signed((w5[404:400]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_279_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_37_pmx_3_mx0})) * $signed((w5[419:415]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_289_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_38_pmx_3_mx0})) * $signed((w5[434:430]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_291_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_39_pmx_3_mx0})) * $signed((w5[449:445]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_373_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_40_pmx_3_mx0})) * $signed((w5[464:460]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_299_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_41_pmx_3_mx0})) * $signed((w5[479:475]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_293_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_18_pmx_3_mx0})) * $signed((w5[134:130]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_275_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_19_pmx_3_mx0})) * $signed((w5[149:145]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_283_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_20_pmx_3_mx0})) * $signed((w5[164:160]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_361_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_21_pmx_3_mx0})) * $signed((w5[179:175]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_321_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_24_pmx_3_mx0})) * $signed((w5[224:220]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_343_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_25_pmx_3_mx0})) * $signed((w5[239:235]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_379_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_28_pmx_3_mx0})) * $signed((w5[284:280]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_359_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_29_pmx_3_mx0})) * $signed((w5[299:295]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_315_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_32_pmx_3_mx0})) * $signed((w5[344:340]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_339_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_33_pmx_3_mx0})) * $signed((w5[359:355]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_331_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_48_pmx_3_mx0})) * $signed((w5[584:580]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_337_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_49_pmx_3_mx0})) * $signed((w5[599:595]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl[14:0];
  assign nl_Accum2_1_acc_126_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_38_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_41_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_62_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_65_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_50_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_53_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_110_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_113_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_98_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_101_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_104_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_107_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_74_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_77_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_80_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_83_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_86_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_89_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_92_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_95_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_26_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_29_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_32_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_35_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_44_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_47_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_56_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_59_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_68_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_71_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_116_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_119_nl));
  assign Accum2_1_acc_126_nl = nl_Accum2_1_acc_126_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_273_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_72_pmx_3_mx0})) * $signed((w5[944:940]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_355_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_73_pmx_3_mx0})) * $signed((w5[959:955]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_387_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_70_pmx_3_mx0})) * $signed((w5[914:910]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_307_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_71_pmx_3_mx0})) * $signed((w5[929:925]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_319_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_68_pmx_3_mx0})) * $signed((w5[884:880]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_383_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_69_pmx_3_mx0})) * $signed((w5[899:895]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_365_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_66_pmx_3_mx0})) * $signed((w5[854:850]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_349_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_63_pmx_3_mx0})) * $signed((w5[809:805]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_357_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_60_pmx_3_mx0})) * $signed((w5[764:760]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_303_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_61_pmx_3_mx0})) * $signed((w5[779:775]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_369_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_58_pmx_3_mx0})) * $signed((w5[734:730]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_371_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_67_pmx_3_mx0})) * $signed((w5[869:865]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_297_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_64_pmx_3_mx0})) * $signed((w5[824:820]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_325_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_65_pmx_3_mx0})) * $signed((w5[839:835]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_267_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_62_pmx_3_mx0})) * $signed((w5[794:790]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_285_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_50_pmx_3_mx0})) * $signed((w5[614:610]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_305_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_51_pmx_3_mx0})) * $signed((w5[629:625]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl[14:0];
  assign nl_Accum2_1_acc_125_nl = conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_188_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_191_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_182_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_185_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_176_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_179_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_170_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_161_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_152_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_155_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_146_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_173_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_164_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_167_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_158_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_122_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_125_nl));
  assign Accum2_1_acc_125_nl = nl_Accum2_1_acc_125_nl[12:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_351_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_14_pmx_3_mx0})) * $signed((w5[74:70]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_381_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_15_pmx_3_mx0})) * $signed((w5[89:85]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_375_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_59_pmx_3_mx0})) * $signed((w5[749:745]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_385_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_56_pmx_3_mx0})) * $signed((w5[704:700]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_329_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_57_pmx_3_mx0})) * $signed((w5[719:715]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_295_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_54_pmx_3_mx0})) * $signed((w5[674:670]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl[14:0];
  assign nl_Accum2_1_acc_192_nl = conv_s2s_5_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_itm_14_6_1[8:4])
      + conv_s2s_5_6(b5[14:10]);
  assign Accum2_1_acc_192_nl = nl_Accum2_1_acc_192_nl[5:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_277_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_55_pmx_3_mx0})) * $signed((w5[689:685]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_309_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_52_pmx_3_mx0})) * $signed((w5[644:640]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl = $signed(conv_u2s_10_11({layer4_out_conc_4_9
      , layer4_out_conc_4_8_6 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0
      , layer4_out_0_3_mx0 , layer4_out_0_3_mx0 , layer4_out_0_3_mx0})) * $signed((w5[14:10]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_281_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_11_pmx_3_mx0})) * $signed((w5[29:25]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_327_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_12_pmx_3_mx0})) * $signed((w5[44:40]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_333_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_13_pmx_3_mx0})) * $signed((w5[59:55]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_341_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_16_pmx_3_mx0})) * $signed((w5[104:100]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl[14:0];
  assign nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl = $signed(conv_u2s_10_11({nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_9
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_263_8_6 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0 , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0
      , nnet_relu_layer3_t_layer4_t_relu_config4_for_if_conc_17_pmx_3_mx0})) * $signed((w5[119:115]));
  assign nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl = nl_nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl[14:0];
  assign nl_Accum2_1_Accum2_1_acc_192_nl = Accum2_1_acc_126_nl + Accum2_1_acc_125_nl
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_14_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_17_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_149_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_140_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_143_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_134_nl))
      + conv_s2s_10_13({Accum2_1_acc_192_nl , (nnet_product_mult_layer4_t_config6_weight_t_product_mul_131_itm_14_6_1[3:0])})
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_137_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_128_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_2_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_5_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_8_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_11_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_20_nl))
      + conv_s2s_9_13(readslicef_15_9_6(nnet_product_mult_layer4_t_config6_weight_t_product_mul_23_nl));
  assign Accum2_1_Accum2_1_acc_192_nl = nl_Accum2_1_Accum2_1_acc_192_nl[12:0];
  assign Accum2_1_slc_Accum2_1_Accum2_1_acc_192_12_3_itm = readslicef_13_10_3(Accum2_1_Accum2_1_acc_192_nl);
  assign nl_argmax_acc_nl = conv_s2u_10_11(Accum2_1_Accum2_1_acc_190_itm_12_3_1)
      - conv_s2u_10_11(Accum2_1_Accum2_1_acc_191_itm_12_3_1);
  assign argmax_acc_nl = nl_argmax_acc_nl[10:0];
  assign argmax_acc_itm_10_1 = readslicef_11_1_10(argmax_acc_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl = conv_s2s_10_11({(~ Accum2_acc_127_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_63_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_63_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl = conv_s2s_10_11({(~ Accum2_acc_126_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_62_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_62_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl = conv_s2s_10_11({(~ Accum2_acc_125_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_61_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_61_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl = conv_s2s_10_11({(~ Accum2_acc_124_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_60_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_60_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl = conv_s2s_10_11({(~ Accum2_acc_123_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_59_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_59_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl = conv_s2s_10_11({(~ Accum2_acc_122_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_58_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_58_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl = conv_s2s_10_11({(~ Accum2_acc_121_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_57_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_57_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl = conv_s2s_10_11({(~ Accum2_acc_120_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_56_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_56_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl = conv_s2s_10_11({(~ Accum2_acc_119_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_55_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_55_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl = conv_s2s_10_11({(~ Accum2_acc_118_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_54_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_54_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl = conv_s2s_10_11({(~ Accum2_acc_117_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_53_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_53_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl = conv_s2s_10_11({(~ Accum2_acc_116_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_52_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_52_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl = conv_s2s_10_11({(~ Accum2_acc_115_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_51_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_51_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl = conv_s2s_10_11({(~ Accum2_acc_114_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_50_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_50_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl = conv_s2s_10_11({(~ Accum2_acc_113_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_49_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_49_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl = conv_s2s_10_11({(~ Accum2_acc_112_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_48_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_48_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl = conv_s2s_10_11({(~ Accum2_acc_111_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_47_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_47_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl = conv_s2s_10_11({(~ Accum2_acc_110_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_46_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_46_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl = conv_s2s_10_11({(~ Accum2_acc_109_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_45_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_45_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl = conv_s2s_10_11({(~ Accum2_acc_108_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_44_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_44_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl = conv_s2s_10_11({(~ Accum2_acc_107_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_43_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_43_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl = conv_s2s_10_11({(~ Accum2_acc_106_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_42_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_42_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl = conv_s2s_10_11({(~ Accum2_acc_105_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_41_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_41_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl = conv_s2s_10_11({(~ Accum2_acc_104_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_40_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_40_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl = conv_s2s_10_11({(~ Accum2_acc_103_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_39_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_39_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl = conv_s2s_10_11({(~ Accum2_acc_102_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_38_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_38_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl = conv_s2s_10_11({(~ Accum2_acc_101_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_37_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_37_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl = conv_s2s_10_11({(~ Accum2_acc_100_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_36_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_36_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl = conv_s2s_10_11({(~ Accum2_acc_99_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_35_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_35_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl = conv_s2s_10_11({(~ Accum2_acc_98_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_34_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_34_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl = conv_s2s_10_11({(~ Accum2_acc_97_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_33_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_33_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl = conv_s2s_10_11({(~ Accum2_acc_96_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_32_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_32_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl = conv_s2s_10_11({(~ Accum2_acc_95_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_31_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_31_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl = conv_s2s_10_11({(~ Accum2_acc_94_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_30_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_30_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl = conv_s2s_10_11({(~ Accum2_acc_93_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_29_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_29_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl = conv_s2s_10_11({(~ Accum2_acc_92_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_28_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_28_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl = conv_s2s_10_11({(~ Accum2_acc_91_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_27_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_27_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl = conv_s2s_10_11({(~ Accum2_acc_90_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_26_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_26_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl = conv_s2s_10_11({(~ Accum2_acc_89_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_25_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_25_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl = conv_s2s_10_11({(~ Accum2_acc_88_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_24_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_24_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl = conv_s2s_10_11({(~ Accum2_acc_87_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_23_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_23_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl = conv_s2s_10_11({(~ Accum2_acc_86_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_22_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_22_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl = conv_s2s_10_11({(~ Accum2_acc_85_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_21_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_21_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl = conv_s2s_10_11({(~ Accum2_acc_84_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_20_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_20_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl = conv_s2s_10_11({(~ Accum2_acc_83_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_19_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_19_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl = conv_s2s_10_11({(~ Accum2_acc_82_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_18_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_18_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl = conv_s2s_10_11({(~ Accum2_acc_81_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_17_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_17_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl = conv_s2s_10_11({(~ Accum2_acc_80_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_16_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_16_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl = conv_s2s_10_11({(~ Accum2_acc_79_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_15_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_15_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl = conv_s2s_10_11({(~ Accum2_acc_78_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_14_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_14_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl = conv_s2s_10_11({(~ Accum2_acc_77_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_13_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_13_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl = conv_s2s_10_11({(~ Accum2_acc_76_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_12_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_12_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl = conv_s2s_10_11({(~ Accum2_acc_75_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_11_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_11_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl = conv_s2s_10_11({(~ Accum2_acc_74_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_10_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_10_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl = conv_s2s_10_11({(~ Accum2_acc_73_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_9_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_9_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl = conv_s2s_10_11({(~ Accum2_acc_72_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_8_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_8_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl = conv_s2s_10_11({(~ Accum2_acc_71_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_7_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_7_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl = conv_s2s_10_11({(~ Accum2_acc_70_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_6_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_6_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl = conv_s2s_10_11({(~ Accum2_acc_69_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_5_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_5_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl = conv_s2s_10_11({(~ Accum2_acc_68_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_4_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_4_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl = conv_s2s_10_11({(~ Accum2_acc_67_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_3_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_3_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl = conv_s2s_10_11({(~ Accum2_acc_66_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_2_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_2_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl = conv_s2s_10_11({(~ Accum2_acc_65_psp_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_1_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_1_nl);
  assign nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_nl = conv_s2s_10_11({(~ layer3_out_0_9_1_1)
      , 1'b1}) + 11'b00000000001;
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_nl = nl_operator_10_5_true_AC_TRN_AC_WRAP_acc_nl[10:0];
  assign operator_10_5_true_AC_TRN_AC_WRAP_acc_itm_10_1 = readslicef_11_1_10(operator_10_5_true_AC_TRN_AC_WRAP_acc_nl);
  assign nl_argmax_aif_acc_nl = conv_s2u_10_11(Accum2_1_Accum2_1_acc_190_itm_12_3_1)
      - conv_s2u_10_11(Accum2_1_slc_Accum2_1_Accum2_1_acc_192_12_3_itm);
  assign argmax_aif_acc_nl = nl_argmax_aif_acc_nl[10:0];
  assign argmax_aif_acc_itm_10_1 = readslicef_11_1_10(argmax_aif_acc_nl);

  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_11_1_10;
    input [10:0] vector;
    reg [10:0] tmp;
  begin
    tmp = vector >> 10;
    readslicef_11_1_10 = tmp[0:0];
  end
  endfunction


  function automatic [9:0] readslicef_13_10_3;
    input [12:0] vector;
    reg [12:0] tmp;
  begin
    tmp = vector >> 3;
    readslicef_13_10_3 = tmp[9:0];
  end
  endfunction


  function automatic [8:0] readslicef_15_9_6;
    input [14:0] vector;
    reg [14:0] tmp;
  begin
    tmp = vector >> 6;
    readslicef_15_9_6 = tmp[8:0];
  end
  endfunction


  function automatic [5:0] conv_s2s_5_6 ;
    input [4:0]  vector ;
  begin
    conv_s2s_5_6 = {vector[4], vector};
  end
  endfunction


  function automatic [8:0] conv_s2s_5_9 ;
    input [4:0]  vector ;
  begin
    conv_s2s_5_9 = {{4{vector[4]}}, vector};
  end
  endfunction


  function automatic [12:0] conv_s2s_9_13 ;
    input [8:0]  vector ;
  begin
    conv_s2s_9_13 = {{4{vector[8]}}, vector};
  end
  endfunction


  function automatic [10:0] conv_s2s_10_11 ;
    input [9:0]  vector ;
  begin
    conv_s2s_10_11 = {vector[9], vector};
  end
  endfunction


  function automatic [12:0] conv_s2s_10_13 ;
    input [9:0]  vector ;
  begin
    conv_s2s_10_13 = {{3{vector[9]}}, vector};
  end
  endfunction


  function automatic [10:0] conv_s2u_10_11 ;
    input [9:0]  vector ;
  begin
    conv_s2u_10_11 = {vector[9], vector};
  end
  endfunction


  function automatic [6:0] conv_u2s_6_7 ;
    input [5:0]  vector ;
  begin
    conv_u2s_6_7 =  {1'b0, vector};
  end
  endfunction


  function automatic [10:0] conv_u2s_10_11 ;
    input [9:0]  vector ;
  begin
    conv_u2s_10_11 =  {1'b0, vector};
  end
  endfunction

endmodule



