<h3 id=x156><a href=PreExecution_IR.html#x156>x156</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: realDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:17:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x171>x171</a>, <a href=PreExecution_IR.html#x179>x179</a>, <a href=PreExecution_IR.html#x181>x181</a>, <a href=PreExecution_IR.html#x186>x186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x156>x156</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x157><a href=PreExecution_IR.html#x157>x157</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: imagDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:18:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x172>x172</a>, <a href=PreExecution_IR.html#x210>x210</a>, <a href=PreExecution_IR.html#x212>x212</a>, <a href=PreExecution_IR.html#x217>x217</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x157>x157</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x158><a href=PreExecution_IR.html#x158>x158</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:19:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x252>x252</a>, <a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x279>x279</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x158>x158</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x173><a href=PreExecution_IR.html#x173>x173</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: realSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:28:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x173>x173</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x203>x203</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x203><a href=PreExecution_IR.html#x203>x203</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x173>x173</a>,data=<a href=PreExecution_IR.html#x202>x202</a>,addr=[<a href=PreExecution_IR.html#b73>b73</a>],ens=[<a href=PreExecution_IR.html#x201>x201</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x80<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x173}, writes={x173})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x203>x203</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b73>b73</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b73>b73</a>:[<a href=PreExecution_IR.html#b73>b73</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b73>b73</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x203>x203</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b73>b73</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x202>x202</a>, <a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x240><a href=PreExecution_IR.html#x240>x240</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x173>x173</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x30<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>, <a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x173})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x240>x240</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x240>x240</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x174><a href=PreExecution_IR.html#x174>x174</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imagSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:29:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>, <a href=PreExecution_IR.html#x242>x242</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x174>x174</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x174>x174</a>,data=<a href=PreExecution_IR.html#x233>x233</a>,addr=[<a href=PreExecution_IR.html#b108>b108</a>],ens=[<a href=PreExecution_IR.html#x232>x232</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x115<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x174}, writes={x174})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b108>b108</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b108>b108</a>:[<a href=PreExecution_IR.html#b108>b108</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b108>b108</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x234>x234</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b108>b108</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x242><a href=PreExecution_IR.html#x242>x242</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x174>x174</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:56<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x32<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x243>x243</a>, <a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x174})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x242>x242</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x175><a href=PreExecution_IR.html#x175>x175</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:30:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x245>x245</a>, <a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x175>x175</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x276>x276</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x245><a href=PreExecution_IR.html#x245>x245</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x175>x175</a>,data=<a href=PreExecution_IR.html#x244>x244</a>,addr=[<a href=PreExecution_IR.html#b28>b28</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x35<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x246>x246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x175}, writes={x175})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b28>b28</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b28>b28</a>:[<a href=PreExecution_IR.html#b28>b28</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b28>b28</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x245>x245</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b28>b28</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x242>x242</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x246>x246</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x266><a href=PreExecution_IR.html#x266>x266</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x175>x175</a>,addr=[<a href=PreExecution_IR.html#b135>b135</a>],ens=[<a href=PreExecution_IR.html#x265>x265</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x141<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x175})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x266>x266</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b135>b135</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b135>b135</a>:[<a href=PreExecution_IR.html#b135>b135</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b135>b135</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x266>x266</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b135>b135</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x176><a href=PreExecution_IR.html#x176>x176</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x49<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x182>x182</a>, <a href=PreExecution_IR.html#x186>x186</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x176>x176</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x182><a href=PreExecution_IR.html#x182>x182</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x176>x176</a>,data=<a href=PreExecution_IR.html#x180>x180</a>,ens=[<a href=PreExecution_IR.html#x181>x181</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x176}, writes={x176})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x182>x182</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x182>x182</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x177><a href=PreExecution_IR.html#x177>x177</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>, <a href=PreExecution_IR.html#x189>x189</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x177>x177</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x184><a href=PreExecution_IR.html#x184>x184</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x177>x177</a>,data=<a href=PreExecution_IR.html#x183>x183</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x57<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x185>x185</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177}, writes={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x184>x184</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x184>x184</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x185>x185</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x189><a href=PreExecution_IR.html#x189>x189</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x177>x177</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x63<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x190>x190</a>, <a href=PreExecution_IR.html#x192>x192</a>, <a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x177}, writes={x177})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x189>x189</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x178><a href=PreExecution_IR.html#x178>x178</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x51<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x186>x186</a>, <a href=PreExecution_IR.html#x202>x202</a>, <a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x178>x178</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x206>x206</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x202>x202</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x202><a href=PreExecution_IR.html#x202>x202</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x178>x178</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x79<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x178}, writes={x178})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x202>x202</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b73>b73</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b73>b73</a>:[<a href=PreExecution_IR.html#b73>b73</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b73>b73</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x202>x202</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b73>b73</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x202>x202</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x187><a href=PreExecution_IR.html#x187>x187</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x61<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x191>x191</a>, <a href=PreExecution_IR.html#x199>x199</a>, <a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x191><a href=PreExecution_IR.html#x191>x191</a> = RegWrite(mem=<a href=PreExecution_IR.html#x187>x187</a>,data=<a href=PreExecution_IR.html#x190>x190</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x187}, writes={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x191>x191</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x191>x191</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x199><a href=PreExecution_IR.html#x199>x199</a> = RegRead(mem=<a href=PreExecution_IR.html#x187>x187</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x76<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x200>x200</a>, <a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x187})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x199>x199</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x199>x199</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x188><a href=PreExecution_IR.html#x188>x188</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>, <a href=PreExecution_IR.html#x195>x195</a>, <a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x193><a href=PreExecution_IR.html#x193>x193</a> = RegWrite(mem=<a href=PreExecution_IR.html#x188>x188</a>,data=<a href=PreExecution_IR.html#x192>x192</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x69<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x194>x194</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x188}, writes={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x193>x193</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x193>x193</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x194>x194</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x195><a href=PreExecution_IR.html#x195>x195</a> = RegRead(mem=<a href=PreExecution_IR.html#x188>x188</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x151, 0014: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x196>x196</a>, <a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x188})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x192>x192</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x192>x192</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x195>x195</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x195>x195</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x205>x205</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x204>x204</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x207><a href=PreExecution_IR.html#x207>x207</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>, <a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x213><a href=PreExecution_IR.html#x213>x213</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x207>x207</a>,data=<a href=PreExecution_IR.html#x211>x211</a>,ens=[<a href=PreExecution_IR.html#x212>x212</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x213>x213</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x213>x213</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x208><a href=PreExecution_IR.html#x208>x208</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>, <a href=PreExecution_IR.html#x220>x220</a>, <a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x215><a href=PreExecution_IR.html#x215>x215</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x208>x208</a>,data=<a href=PreExecution_IR.html#x214>x214</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x216>x216</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x208}, writes={x208})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x215>x215</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x215>x215</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x216>x216</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x220><a href=PreExecution_IR.html#x220>x220</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x208>x208</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x221>x221</a>, <a href=PreExecution_IR.html#x223>x223</a>, <a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x208}, writes={x208})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x220>x220</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x217>x217</a>, <a href=PreExecution_IR.html#x233>x233</a>, <a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x237>x237</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x233><a href=PreExecution_IR.html#x233>x233</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x209>x209</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x234>x234</a>, <a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x209}, writes={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b108>b108</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b108>b108</a>:[<a href=PreExecution_IR.html#b108>b108</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b108>b108</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x233>x233</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b108>b108</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x233>x233</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x218><a href=PreExecution_IR.html#x218>x218</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>, <a href=PreExecution_IR.html#x230>x230</a>, <a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x218>x218</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x222><a href=PreExecution_IR.html#x222>x222</a> = RegWrite(mem=<a href=PreExecution_IR.html#x218>x218</a>,data=<a href=PreExecution_IR.html#x221>x221</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x102<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x218}, writes={x218})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x222>x222</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x222>x222</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x230><a href=PreExecution_IR.html#x230>x230</a> = RegRead(mem=<a href=PreExecution_IR.html#x218>x218</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x111<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x218})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x230>x230</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x219><a href=PreExecution_IR.html#x219>x219</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>, <a href=PreExecution_IR.html#x226>x226</a>, <a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x219>x219</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x224><a href=PreExecution_IR.html#x224>x224</a> = RegWrite(mem=<a href=PreExecution_IR.html#x219>x219</a>,data=<a href=PreExecution_IR.html#x223>x223</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x104<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x225>x225</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x219}, writes={x219})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x224>x224</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x224>x224</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x220>x220</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x225>x225</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x226><a href=PreExecution_IR.html#x226>x226</a> = RegRead(mem=<a href=PreExecution_IR.html#x219>x219</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x152, 0014: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>, <a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x219})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x223>x223</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x223>x223</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x226>x226</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x226>x226</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x236>x236</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x235>x235</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x247><a href=PreExecution_IR.html#x247>x247</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x247>x247</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x247>x247</a>,data=<a href=PreExecution_IR.html#x253>x253</a>,ens=[<a href=PreExecution_IR.html#x254>x254</a>])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x128<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x247}, writes={x247})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x255>x255</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x248><a href=PreExecution_IR.html#x248>x248</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>, <a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x268><a href=PreExecution_IR.html#x268>x268</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x248>x248</a>,data=<a href=PreExecution_IR.html#x267>x267</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x143<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x248}, writes={x248})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b135>b135</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b135>b135</a>:[<a href=PreExecution_IR.html#b135>b135</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b135>b135</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x268>x268</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b135>b135</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x266>x266</a>, <a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x249><a href=PreExecution_IR.html#x249>x249</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x271>x271</a>, <a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x275>x275</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x249>x249</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x275>x275</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x249>x249</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x147<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x249}, writes={x249})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x272>x272</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x273>x273</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x250><a href=PreExecution_IR.html#x250>x250</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x123<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>, <a href=PreExecution_IR.html#x263>x263</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x256><a href=PreExecution_IR.html#x256>x256</a> = RegWrite(mem=<a href=PreExecution_IR.html#x250>x250</a>,data=338283,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x250}, writes={x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x256>x256</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x263><a href=PreExecution_IR.html#x263>x263</a> = RegRead(mem=<a href=PreExecution_IR.html#x250>x250</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x264>x264</a>, <a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x250})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x263>x263</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x263>x263</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x251><a href=PreExecution_IR.html#x251>x251</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x257>x257</a>, <a href=PreExecution_IR.html#x259>x259</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x251>x251</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x257><a href=PreExecution_IR.html#x257>x257</a> = RegWrite(mem=<a href=PreExecution_IR.html#x251>x251</a>,data=338288,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x251}, writes={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x257>x257</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = RegRead(mem=<a href=PreExecution_IR.html#x251>x251</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x153, 0014: x133<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x260>x260</a>, <a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x251})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=338288),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x259>x259</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x270>x270</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x269>x269</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x294><a href=IR.html#x294>x294</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: realDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:17:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x156, 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x309>x309</a>, <a href=IR.html#x317>x317</a>, <a href=IR.html#x319>x319</a>, <a href=IR.html#x324>x324</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x294>x294</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x295><a href=IR.html#x295>x295</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: imagDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:18:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x157, 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x310>x310</a>, <a href=IR.html#x352>x352</a>, <a href=IR.html#x354>x354</a>, <a href=IR.html#x359>x359</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x295>x295</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x296><a href=IR.html#x296>x296</a> = DRAMHostNew(dims=[338283],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:19:31<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x158, 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x402>x402</a>, <a href=IR.html#x404>x404</a>, <a href=IR.html#x424>x424</a>, <a href=IR.html#x432>x432</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x296>x296</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x311><a href=IR.html#x311>x311</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: realSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:28:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x173, 0016: x22<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x345>x345</a>, <a href=IR.html#x388>x388</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x311>x311</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x173>x173</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x388>x388</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x345>x345</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x345><a href=IR.html#x345>x345</a> = SRAMBankedWrite(mem=<a href=IR.html#x311>x311</a>,data=[<a href=IR.html#x344>x344</a>],bank=[[0]],ofs=[<a href=IR.html#b337>b337</a>],enss=[[<a href=IR.html#x342>x342</a>, <a href=IR.html#b338>b338</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x346>x346</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x311}, writes={x311})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x345>x345</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x343>x343</a>, <a href=IR.html#x340>x340</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x346>x346</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x346>x346</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x346>x346</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x203>x203</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x388><a href=IR.html#x388>x388</a> = SRAMBankedRead(mem=<a href=IR.html#x311>x311</a>,bank=[[0]],ofs=[<a href=IR.html#b386>b386</a>],enss=[[<a href=IR.html#b387>b387</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x389>x389</a>, <a href=IR.html#x396>x396</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x311})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x388>x388</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x388>x388</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x396>x396</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x396>x396</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x396>x396</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x240>x240</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x312><a href=IR.html#x312>x312</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: imagSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:29:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x174, 0016: x23<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x380>x380</a>, <a href=IR.html#x391>x391</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x312>x312</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x174>x174</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x391>x391</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x380>x380</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x380><a href=IR.html#x380>x380</a> = SRAMBankedWrite(mem=<a href=IR.html#x312>x312</a>,data=[<a href=IR.html#x379>x379</a>],bank=[[0]],ofs=[<a href=IR.html#b372>b372</a>],enss=[[<a href=IR.html#x377>x377</a>, <a href=IR.html#b373>b373</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x312}, writes={x312})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x380>x380</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x378>x378</a>, <a href=IR.html#x375>x375</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x234>x234</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x391><a href=IR.html#x391>x391</a> = SRAMBankedRead(mem=<a href=IR.html#x312>x312</a>,bank=[[0]],ofs=[<a href=IR.html#b386>b386</a>],enss=[[<a href=IR.html#b387>b387</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:56<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x392>x392</a>, <a href=IR.html#x396>x396</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x312})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x391>x391</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x391>x391</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x396>x396</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x396>x396</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 70<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x396>x396</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x242>x242</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x313><a href=IR.html#x313>x313</a> = SRAMNew(dims=[338283],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:30:33<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x175, 0016: x24<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x395>x395</a>, <a href=IR.html#x418>x418</a>, <a href=IR.html#x444>x444</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x313>x313</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x444>x444</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x444>x444</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x444>x444</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x175>x175</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x418>x418</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x395>x395</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x395><a href=IR.html#x395>x395</a> = SRAMBankedWrite(mem=<a href=IR.html#x313>x313</a>,data=[<a href=IR.html#x442>x442</a>],bank=[[0]],ofs=[<a href=IR.html#b386>b386</a>],enss=[[<a href=IR.html#b387>b387</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:34:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x396>x396</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x313}, writes={x313})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x395>x395</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x388>x388</a>, <a href=IR.html#x391>x391</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x396>x396</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x396>x396</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x396>x396</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x245>x245</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x418><a href=IR.html#x418>x418</a> = SRAMBankedRead(mem=<a href=IR.html#x313>x313</a>,bank=[[0]],ofs=[<a href=IR.html#b412>b412</a>],enss=[[<a href=IR.html#x417>x417</a>, <a href=IR.html#b413>b413</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x419>x419</a>, <a href=IR.html#x422>x422</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x313})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x418>x418</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x418>x418</a>, <a href=IR.html#x415>x415</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x422>x422</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x422>x422</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x422>x422</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x266>x266</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x314><a href=IR.html#x314>x314</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x176, 0016: x49<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x320>x320</a>, <a href=IR.html#x324>x324</a>, <a href=IR.html#x348>x348</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x314>x314</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x348>x348</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x348>x348</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x348>x348</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x320><a href=IR.html#x320>x320</a> = StreamOutBankedWrite(mem=<a href=IR.html#x314>x314</a>,data=[<a href=IR.html#x318>x318</a>],enss=[[<a href=IR.html#x319>x319</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x323>x323</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x314}, writes={x314})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x314>x314</a>, <a href=IR.html#x318>x318</a>, <a href=IR.html#x319>x319</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x320>x320</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x323>x323</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x323>x323</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 11<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x323>x323</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x182>x182</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x315><a href=IR.html#x315>x315</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x177, 0016: x50<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x322>x322</a>, <a href=IR.html#x327>x327</a>, <a href=IR.html#x348>x348</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x315>x315</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x348>x348</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x348>x348</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x348>x348</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x177>x177</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x322>x322</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x322><a href=IR.html#x322>x322</a> = FIFOBankedEnq(mem=<a href=IR.html#x315>x315</a>,data=[<a href=IR.html#x321>x321</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x323>x323</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x315}, writes={x315})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x315>x315</a>, <a href=IR.html#x321>x321</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x322>x322</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x323>x323</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x323>x323</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 13<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x323>x323</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x184>x184</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x327><a href=IR.html#x327>x327</a> = FIFOBankedDeq(mem=<a href=IR.html#x315>x315</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x328>x328</a>, <a href=IR.html#x333>x333</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x315}, writes={x315})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x315>x315</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x333>x333</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x333>x333</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 19<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x333>x333</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x189>x189</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x316><a href=IR.html#x316>x316</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x178, 0016: x51<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x324>x324</a>, <a href=IR.html#x343>x343</a>, <a href=IR.html#x348>x348</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x316>x316</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x348>x348</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x348>x348</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x348>x348</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x343>x343</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x343><a href=IR.html#x343>x343</a> = StreamInBankedRead(mem=<a href=IR.html#x316>x316</a>,enss=[[<a href=IR.html#b338>b338</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x344>x344</a>, <a href=IR.html#x346>x346</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x316}, writes={x316})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x316>x316</a>, <a href=IR.html#b338>b338</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x343>x343</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x343>x343</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x346>x346</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x346>x346</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x346>x346</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x202>x202</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x325><a href=IR.html#x325>x325</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x187, 0016: x61<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x330>x330</a>, <a href=IR.html#x340>x340</a>, <a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x325>x325</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 16<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x187>x187</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x340>x340</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x330><a href=IR.html#x330>x330</a> = RegWrite(mem=<a href=IR.html#x325>x325</a>,data=<a href=IR.html#x329>x329</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x333>x333</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x325}, writes={x325})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x325>x325</a>, <a href=IR.html#x329>x329</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x330>x330</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x333>x333</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x333>x333</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x333>x333</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x191>x191</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x340><a href=IR.html#x340>x340</a> = RegRead(mem=<a href=IR.html#x325>x325</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x341>x341</a>, <a href=IR.html#x346>x346</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x325})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x325>x325</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x340>x340</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x340>x340</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x346>x346</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x346>x346</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 29<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x346>x346</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x199>x199</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x326><a href=IR.html#x326>x326</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x188, 0016: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x332>x332</a>, <a href=IR.html#x439>x439</a>, <a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x326>x326</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x347>x347</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x347>x347</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x188>x188</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x332>x332</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x332><a href=IR.html#x332>x332</a> = RegWrite(mem=<a href=IR.html#x326>x326</a>,data=<a href=IR.html#x331>x331</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x333>x333</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x326}, writes={x326})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x326>x326</a>, <a href=IR.html#x331>x331</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x332>x332</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x327>x327</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x333>x333</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x333>x333</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 23<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x333>x333</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x193>x193</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x439><a href=IR.html#x439>x439</a> = RegRead(mem=<a href=IR.html#x326>x326</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:31:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x334<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x335>x335</a>, <a href=IR.html#x347>x347</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x326})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x347>x347</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x346>x346</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x346>x346</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x195>x195</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x349><a href=IR.html#x349>x349</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x207, 0016: x84<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x355>x355</a>, <a href=IR.html#x359>x359</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x349>x349</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 35<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x355>x355</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x355><a href=IR.html#x355>x355</a> = StreamOutBankedWrite(mem=<a href=IR.html#x349>x349</a>,data=[<a href=IR.html#x353>x353</a>],enss=[[<a href=IR.html#x354>x354</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x349}, writes={x349})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x349>x349</a>, <a href=IR.html#x353>x353</a>, <a href=IR.html#x354>x354</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x355>x355</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x213>x213</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x350><a href=IR.html#x350>x350</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x208, 0016: x85<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x357>x357</a>, <a href=IR.html#x362>x362</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x350>x350</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x208>x208</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x357>x357</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x357><a href=IR.html#x357>x357</a> = FIFOBankedEnq(mem=<a href=IR.html#x350>x350</a>,data=[<a href=IR.html#x356>x356</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x358>x358</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x350}, writes={x350})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x350>x350</a>, <a href=IR.html#x356>x356</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x357>x357</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x358>x358</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x358>x358</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 44<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x358>x358</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x215>x215</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x362><a href=IR.html#x362>x362</a> = FIFOBankedDeq(mem=<a href=IR.html#x350>x350</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x363>x363</a>, <a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x350}, writes={x350})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x350>x350</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 50<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x220>x220</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x351><a href=IR.html#x351>x351</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x209, 0016: x86<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x359>x359</a>, <a href=IR.html#x378>x378</a>, <a href=IR.html#x383>x383</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x351>x351</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x383>x383</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x383>x383</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 37<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x383>x383</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x378>x378</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x378><a href=IR.html#x378>x378</a> = StreamInBankedRead(mem=<a href=IR.html#x351>x351</a>,enss=[[<a href=IR.html#b373>b373</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x379>x379</a>, <a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x351}, writes={x351})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x351>x351</a>, <a href=IR.html#b373>b373</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x378>x378</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x378>x378</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x233>x233</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x360><a href=IR.html#x360>x360</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x218, 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x365>x365</a>, <a href=IR.html#x375>x375</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x382>x382</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x382>x382</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x218>x218</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x365><a href=IR.html#x365>x365</a> = RegWrite(mem=<a href=IR.html#x360>x360</a>,data=<a href=IR.html#x364>x364</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x360}, writes={x360})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x360>x360</a>, <a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 52<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x222>x222</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x375><a href=IR.html#x375>x375</a> = RegRead(mem=<a href=IR.html#x360>x360</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x376>x376</a>, <a href=IR.html#x381>x381</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x360})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x375>x375</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x381>x381</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x230>x230</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x361><a href=IR.html#x361>x361</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x219, 0016: x97<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x367>x367</a>, <a href=IR.html#x440>x440</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x382>x382</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 48<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x382>x382</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x219>x219</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x440>x440</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x367>x367</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x367><a href=IR.html#x367>x367</a> = RegWrite(mem=<a href=IR.html#x361>x361</a>,data=<a href=IR.html#x366>x366</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x368>x368</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x361}, writes={x361})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x361>x361</a>, <a href=IR.html#x366>x366</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x367>x367</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x368>x368</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x368>x368</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x368>x368</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x224>x224</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x440><a href=IR.html#x440>x440</a> = RegRead(mem=<a href=IR.html#x361>x361</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:32:16<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x369<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x370>x370</a>, <a href=IR.html#x382>x382</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x361})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x440>x440</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x440>x440</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x382>x382</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x381>x381</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 55<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x381>x381</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x226>x226</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x397><a href=IR.html#x397>x397</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x247, 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x405>x405</a>, <a href=IR.html#x424>x424</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x429>x429</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x429>x429</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x405><a href=IR.html#x405>x405</a> = StreamOutBankedWrite(mem=<a href=IR.html#x397>x397</a>,data=[<a href=IR.html#x403>x403</a>],enss=[[<a href=IR.html#x404>x404</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x397}, writes={x397})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x397>x397</a>, <a href=IR.html#x403>x403</a>, <a href=IR.html#x404>x404</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x255>x255</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x398><a href=IR.html#x398>x398</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x248, 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x421>x421</a>, <a href=IR.html#x424>x424</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x398>x398</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x429>x429</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x429>x429</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x421>x421</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x421><a href=IR.html#x421>x421</a> = StreamOutBankedWrite(mem=<a href=IR.html#x398>x398</a>,data=[<a href=IR.html#x420>x420</a>],enss=[[<a href=IR.html#b413>b413</a>]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x422>x422</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x398}, writes={x398})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x398>x398</a>, <a href=IR.html#x420>x420</a>, <a href=IR.html#b413>b413</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x421>x421</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x418>x418</a>, <a href=IR.html#x415>x415</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x422>x422</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x422>x422</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 99<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x422>x422</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x268>x268</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x399><a href=IR.html#x399>x399</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x249, 0016: x121<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x424>x424</a>, <a href=IR.html#x425>x425</a>, <a href=IR.html#x429>x429</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x399>x399</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x429>x429</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x429>x429</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x429>x429</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x425>x425</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x425><a href=IR.html#x425>x425</a> = StreamInBankedRead(mem=<a href=IR.html#x399>x399</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x427>x427</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x399}, writes={x399})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x399>x399</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x425>x425</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x427>x427</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x427>x427</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x427>x427</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x272>x272</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x400><a href=IR.html#x400>x400</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x250, 0016: x123<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x406>x406</a>, <a href=IR.html#x415>x415</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x400>x400</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 80<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x250>x250</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x406><a href=IR.html#x406>x406</a> = RegWrite(mem=<a href=IR.html#x400>x400</a>,data=338283,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x400}, writes={x400})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x400>x400</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x406>x406</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 87<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x256>x256</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x415><a href=IR.html#x415>x415</a> = RegRead(mem=<a href=IR.html#x400>x400</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x416>x416</a>, <a href=IR.html#x422>x422</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x400})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x400>x400</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x415>x415</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x422>x422</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x422>x422</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x422>x422</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x263>x263</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x401><a href=IR.html#x401>x401</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x251, 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x407>x407</a>, <a href=IR.html#x441>x441</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x401>x401</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x251>x251</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x441>x441</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x407><a href=IR.html#x407>x407</a> = RegWrite(mem=<a href=IR.html#x401>x401</a>,data=338288,ens=[])</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x408>x408</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x401}, writes={x401})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x401>x401</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x407>x407</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x408>x408</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x408>x408</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x408>x408</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x257>x257</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x441><a href=IR.html#x441>x441</a> = RegRead(mem=<a href=IR.html#x401>x401</a>)</h3>
<text><strong>SrcCtx</strong>: PowerSpectrum.scala:36:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x409<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x410>x410</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x401})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x441>x441</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x441>x441</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x422>x422</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 89<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x422>x422</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x259>x259</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
