Timing Analyzer report for NES_DragonBoard
Sun Feb 13 16:18:56 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'mem_clk'
 16. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'mem_clk'
 19. Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'mem_clk'
 31. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Hold: 'mem_clk'
 34. Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'mem_clk'
 44. Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Hold: 'mem_clk'
 48. Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; NES_DragonBoard                                     ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.53        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.3%      ;
;     Processor 3            ;   9.9%      ;
;     Processor 4            ;   6.9%      ;
;     Processors 5-8         ;   4.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC1.sdc      ; OK     ; Sun Feb 13 16:18:50 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                               ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+
; CLK_50MHZ                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                      ;                                                        ; { CLK_50MHZ }                                            ;
; mem_clk                                              ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2]   ; { sdram_clk }                                            ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHZ                                            ; PLL_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 49.87 MHz  ; 49.87 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 119.75 MHz ; 119.75 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.805  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.316 ; 0.000         ;
; mem_clk                                              ; 12.632 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; mem_clk                                              ; 2.598 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.666 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.178 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.718  ; 0.000         ;
; CLK_50MHZ                                            ; 9.858  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.531 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.805 ; sdram_dq[2]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.070     ; 5.036      ;
; 5.858 ; sdram_dq[4]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.070     ; 4.983      ;
; 5.871 ; sdram_dq[6]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.071     ; 4.969      ;
; 5.878 ; sdram_dq[1]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.070     ; 4.963      ;
; 5.879 ; sdram_dq[0]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.071     ; 4.961      ;
; 5.988 ; sdram_dq[5]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.070     ; 4.853      ;
; 6.043 ; sdram_dq[7]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.071     ; 4.797      ;
; 6.123 ; sdram_dq[3]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -3.070     ; 4.718      ;
; 6.652 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 13.134     ;
; 6.652 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 13.134     ;
; 6.652 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 13.134     ;
; 6.740 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 13.049     ;
; 6.746 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 13.042     ;
; 6.746 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 13.042     ;
; 6.746 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 13.042     ;
; 6.746 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 13.042     ;
; 6.746 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 13.042     ;
; 6.848 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.938     ;
; 6.848 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.938     ;
; 6.848 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.938     ;
; 6.876 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.908     ;
; 6.876 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.908     ;
; 6.876 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.908     ;
; 6.876 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.908     ;
; 6.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.812     ;
; 6.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.812     ;
; 6.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.812     ;
; 7.062 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.727     ;
; 7.068 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.720     ;
; 7.068 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.720     ;
; 7.068 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.720     ;
; 7.068 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.720     ;
; 7.068 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.720     ;
; 7.069 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.717     ;
; 7.069 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.717     ;
; 7.069 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.717     ;
; 7.117 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.672     ;
; 7.117 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.672     ;
; 7.117 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.672     ;
; 7.117 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.672     ;
; 7.117 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.672     ;
; 7.157 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.632     ;
; 7.163 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.625     ;
; 7.163 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.625     ;
; 7.163 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.625     ;
; 7.163 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.625     ;
; 7.163 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.625     ;
; 7.170 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.616     ;
; 7.170 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.616     ;
; 7.170 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.616     ;
; 7.198 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.586     ;
; 7.198 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.586     ;
; 7.198 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.586     ;
; 7.198 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.586     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.221 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.564     ;
; 7.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.521     ;
; 7.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.521     ;
; 7.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.521     ;
; 7.293 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.491     ;
; 7.293 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.491     ;
; 7.293 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.491     ;
; 7.293 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.491     ;
; 7.431 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.353     ;
; 7.431 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.353     ;
; 7.431 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.217     ; 12.353     ;
; 7.439 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.350     ;
; 7.439 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.350     ;
; 7.439 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.350     ;
; 7.439 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.350     ;
; 7.439 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.350     ;
; 7.442 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.344     ;
; 7.442 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.344     ;
; 7.442 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.344     ;
; 7.519 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.214     ; 12.268     ;
; 7.525 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.261     ;
; 7.525 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.261     ;
; 7.525 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.261     ;
; 7.525 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.261     ;
; 7.525 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.215     ; 12.261     ;
; 7.530 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.259     ;
; 7.534 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.255     ;
; 7.534 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.255     ;
; 7.534 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.255     ;
; 7.534 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.255     ;
; 7.534 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.212     ; 12.255     ;
; 7.536 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.252     ;
; 7.536 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.252     ;
; 7.536 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.252     ;
; 7.536 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.252     ;
; 7.536 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.213     ; 12.252     ;
; 7.543 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.242     ;
; 7.543 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.242     ;
; 7.543 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.216     ; 12.242     ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.316 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 9.540      ;
; 10.665 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 9.181      ;
; 11.017 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 8.832      ;
; 11.217 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.639      ;
; 11.420 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.435      ;
; 11.469 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 8.380      ;
; 11.522 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 8.326      ;
; 11.529 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.327      ;
; 11.566 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 8.280      ;
; 11.572 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.280      ;
; 11.572 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.280      ;
; 11.572 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.280      ;
; 11.622 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.145     ; 8.234      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.655 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.147     ; 8.199      ;
; 11.669 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.186      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[0]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[1]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[3]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[2]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.684 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[4]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 8.168      ;
; 11.786 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 8.063      ;
; 11.815 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 8.034      ;
; 11.827 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 8.018      ;
; 11.832 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 8.023      ;
; 11.859 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 7.987      ;
; 11.921 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.927      ;
; 11.934 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.914      ;
; 11.983 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[14]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.865      ;
; 11.983 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.865      ;
; 11.984 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.864      ;
; 11.986 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.862      ;
; 11.987 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.861      ;
; 12.004 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.844      ;
; 12.015 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 7.811      ;
; 12.018 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 7.808      ;
; 12.018 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.827      ;
; 12.044 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.804      ;
; 12.045 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.803      ;
; 12.045 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.803      ;
; 12.046 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.802      ;
; 12.079 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.770      ;
; 12.079 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.770      ;
; 12.128 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.727      ;
; 12.157 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.692      ;
; 12.157 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.692      ;
; 12.205 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.640      ;
; 12.232 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 7.594      ;
; 12.232 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 7.594      ;
; 12.233 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.175     ; 7.593      ;
; 12.238 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.617      ;
; 12.238 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.610      ;
; 12.240 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[4]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 7.606      ;
; 12.311 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.156     ; 7.534      ;
; 12.380 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.468      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[6]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.397 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.148     ; 7.456      ;
; 12.400 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.155     ; 7.446      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.152     ; 7.435      ;
; 12.414 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.146     ; 7.441      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.417 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[7]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.149     ; 7.435      ;
; 12.425 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.153     ; 7.423      ;
; 12.440 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[11]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.150     ; 7.411      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mem_clk'                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 12.632 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 8.394      ;
; 13.112 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.919      ;
; 13.315 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.711      ;
; 13.315 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.711      ;
; 13.315 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.711      ;
; 13.442 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.589      ;
; 13.465 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.561      ;
; 13.547 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.484      ;
; 13.551 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.476      ;
; 13.577 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.454      ;
; 13.579 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.452      ;
; 13.619 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.407      ;
; 13.619 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.407      ;
; 13.634 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.397      ;
; 13.634 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.392      ;
; 13.634 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.392      ;
; 13.639 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.387      ;
; 13.682 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.349      ;
; 13.684 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.347      ;
; 13.706 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.325      ;
; 13.718 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.313      ;
; 13.728 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.303      ;
; 13.729 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.302      ;
; 13.747 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.279      ;
; 13.757 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.274      ;
; 13.759 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.268      ;
; 13.772 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.259      ;
; 13.781 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.250      ;
; 13.801 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.636      ; 7.225      ;
; 13.834 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.197      ;
; 13.852 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.641      ; 7.179      ;
; 13.856 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.637      ; 7.171      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.463 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; PPU_gen2:ppu_inst|spr_row[2]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.485 ; PPU_gen2:ppu_inst|spr_row[0]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.779      ;
; 0.486 ; PPU_gen2:ppu_inst|spr_row[1]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.780      ;
; 0.492 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.784      ;
; 0.500 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[10]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[10]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; PPU_gen2:ppu_inst|VSYNC                                                                                                         ; PPU_gen2:ppu_inst|vsync_out                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[11]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[9]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; PPU_gen2:ppu_inst|pattern_data0[7]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; PPU_gen2:ppu_inst|pattern_data0[3]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; PPU_gen2:ppu_inst|pattern_data0[2]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[7]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[13]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; PPU_gen2:ppu_inst|pattern_data0[6]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; PPU_gen2:ppu_inst|bg_shift2[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|rst_out                                                    ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.503 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.513 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.805      ;
; 0.527 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.529 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.529 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.821      ;
; 0.533 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_active     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.826      ;
; 0.550 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.843      ;
; 0.568 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.860      ;
; 0.628 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.920      ;
; 0.630 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.922      ;
; 0.633 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.925      ;
; 0.645 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.937      ;
; 0.648 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.941      ;
; 0.649 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.942      ;
; 0.652 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.944      ;
; 0.652 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.944      ;
; 0.657 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.950      ;
; 0.664 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.956      ;
; 0.666 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.959      ;
; 0.676 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.969      ;
; 0.679 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.971      ;
; 0.684 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.977      ;
; 0.685 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.977      ;
; 0.695 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.988      ;
; 0.697 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.989      ;
; 0.713 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.006      ;
; 0.714 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.006      ;
; 0.714 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.006      ;
; 0.722 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.013      ;
; 0.725 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.725 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.727 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.019      ;
; 0.730 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.022      ;
; 0.732 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.024      ;
; 0.732 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.024      ;
; 0.733 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.025      ;
; 0.734 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.026      ;
; 0.735 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.028      ;
; 0.741 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.033      ;
; 0.743 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.035      ;
; 0.745 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.042      ;
; 0.751 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.043      ;
; 0.751 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.044      ;
; 0.752 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[2]     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[6]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.046      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mem_clk'                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.598 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.577      ;
; 2.598 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.577      ;
; 2.628 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.611      ;
; 2.630 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.609      ;
; 2.630 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.609      ;
; 2.633 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.616      ;
; 2.639 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.622      ;
; 2.644 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.627      ;
; 2.664 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.647      ;
; 2.717 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.700      ;
; 2.734 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.713      ;
; 2.735 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.718      ;
; 2.756 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.739      ;
; 2.790 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.769      ;
; 2.800 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.783      ;
; 2.804 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.787      ;
; 2.845 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.824      ;
; 2.858 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.841      ;
; 2.865 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.848      ;
; 2.881 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.860      ;
; 2.881 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.860      ;
; 2.881 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.860      ;
; 2.891 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.870      ;
; 2.896 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.875      ;
; 2.912 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.895      ;
; 2.918 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.897      ;
; 3.011 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 6.994      ;
; 3.018 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 6.997      ;
; 3.043 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 7.026      ;
; 3.210 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 7.193      ;
; 3.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.073      ; 7.679      ;
; 4.026 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 3.069      ; 8.005      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.666 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.176      ;
; 13.666 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.159     ; 6.176      ;
; 35.672 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.238      ;
; 35.672 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.238      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.954      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.954      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.954      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.954      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.953      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.953      ;
; 35.974 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.945      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.945      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_BA  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|WRn_i                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMICycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|RstCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_Y     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AX    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 3.943      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_PBR ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_YB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_ZPG ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_X     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AXB   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_ARR           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_XB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_ABC   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_P     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_DL    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_PCH   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 3.939      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_PCL   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.953      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_ANC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ1           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.951      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ2           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.941      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_BIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_XAA           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_CMP           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SBC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.941      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_INC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.941      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_AND           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.090     ; 3.936      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_DEC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.941      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SAX           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.085     ; 3.941      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_SP  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.952      ;
; 35.975 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMIAct                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.954      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.106     ; 3.919      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.944      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.105     ; 3.920      ;
; 35.976 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.944      ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                             ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.178 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.482      ;
; 3.178 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.482      ;
; 3.179 ; reset_s   ; PPU_gen2:ppu_inst|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.483      ;
; 3.179 ; reset_s   ; PPU_gen2:ppu_inst|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 3.483      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.485      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.485      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.485      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.485      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.478      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 3.485      ;
; 3.180 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.478      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.483      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.483      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.479      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.479      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.479      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.480      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.480      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.480      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 3.480      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.479      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.482      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.181 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.481      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.477      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.477      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.477      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.477      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 3.478      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 3.482      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 3.484      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.480      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.479      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
; 3.182 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 3.483      ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.854 ns




+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 52.18 MHz  ; 52.18 MHz       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 124.88 MHz ; 124.88 MHz      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.676  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.773 ; 0.000         ;
; mem_clk                                              ; 13.320 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; mem_clk                                              ; 2.178 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.962 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.862 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.314  ; 0.000         ;
; mem_clk                                              ; 4.314  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.716  ; 0.000         ;
; CLK_50MHZ                                            ; 9.855  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.552 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 6.676 ; sdram_dq[2]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.737     ; 4.499      ;
; 6.709 ; sdram_dq[4]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.737     ; 4.466      ;
; 6.717 ; sdram_dq[1]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.737     ; 4.458      ;
; 6.725 ; sdram_dq[0]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.740     ; 4.447      ;
; 6.751 ; sdram_dq[6]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.740     ; 4.421      ;
; 6.840 ; sdram_dq[5]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.737     ; 4.335      ;
; 6.845 ; sdram_dq[7]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.740     ; 4.327      ;
; 6.960 ; sdram_dq[3]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -2.737     ; 4.215      ;
; 7.460 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.351     ;
; 7.460 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.351     ;
; 7.460 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.351     ;
; 7.546 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 12.267     ;
; 7.551 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.261     ;
; 7.551 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.261     ;
; 7.551 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.261     ;
; 7.551 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.261     ;
; 7.551 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.261     ;
; 7.640 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.172     ;
; 7.640 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.172     ;
; 7.640 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 12.172     ;
; 7.668 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 12.142     ;
; 7.668 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 12.142     ;
; 7.668 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 12.142     ;
; 7.668 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 12.142     ;
; 7.737 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.074     ;
; 7.737 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.074     ;
; 7.737 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 12.074     ;
; 7.823 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.990     ;
; 7.828 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.984     ;
; 7.828 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.984     ;
; 7.828 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.984     ;
; 7.828 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.984     ;
; 7.828 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.984     ;
; 7.829 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.982     ;
; 7.829 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.982     ;
; 7.829 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.982     ;
; 7.903 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.910     ;
; 7.903 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.910     ;
; 7.903 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.910     ;
; 7.903 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.910     ;
; 7.903 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.910     ;
; 7.915 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.898     ;
; 7.917 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.895     ;
; 7.917 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.895     ;
; 7.917 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.895     ;
; 7.920 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.892     ;
; 7.920 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.892     ;
; 7.920 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.892     ;
; 7.920 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.892     ;
; 7.920 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.892     ;
; 7.945 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.865     ;
; 7.945 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.865     ;
; 7.945 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.865     ;
; 7.945 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.865     ;
; 8.009 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.803     ;
; 8.009 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.803     ;
; 8.009 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.803     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.018 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.792     ;
; 8.037 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.773     ;
; 8.037 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.773     ;
; 8.037 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.773     ;
; 8.037 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.192     ; 11.773     ;
; 8.119 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.692     ;
; 8.119 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.692     ;
; 8.119 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.191     ; 11.692     ;
; 8.150 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.656     ;
; 8.150 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.656     ;
; 8.150 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.656     ;
; 8.180 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.633     ;
; 8.180 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.633     ;
; 8.180 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.633     ;
; 8.180 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.633     ;
; 8.180 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.633     ;
; 8.205 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.608     ;
; 8.210 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.602     ;
; 8.210 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.602     ;
; 8.210 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.602     ;
; 8.210 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.602     ;
; 8.210 ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.190     ; 11.602     ;
; 8.220 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.586     ;
; 8.220 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.586     ;
; 8.220 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.196     ; 11.586     ;
; 8.236 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.194     ; 11.572     ;
; 8.241 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.566     ;
; 8.241 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.566     ;
; 8.241 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.566     ;
; 8.241 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.566     ;
; 8.241 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.195     ; 11.566     ;
; 8.272 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.541     ;
; 8.272 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.541     ;
; 8.272 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.541     ;
; 8.272 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.541     ;
; 8.272 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.189     ; 11.541     ;
+-------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.773 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 9.106      ;
; 11.174 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 8.694      ;
; 11.433 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 8.436      ;
; 11.752 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 8.127      ;
; 11.937 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.939      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 11.999 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.873      ;
; 12.011 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.862      ;
; 12.011 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.862      ;
; 12.011 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.862      ;
; 12.015 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.864      ;
; 12.031 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.838      ;
; 12.036 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 7.843      ;
; 12.102 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.764      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[0]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[1]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[3]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[2]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.105 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[4]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.768      ;
; 12.121 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.755      ;
; 12.153 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.715      ;
; 12.165 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.706      ;
; 12.295 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.581      ;
; 12.307 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.562      ;
; 12.338 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.527      ;
; 12.400 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.466      ;
; 12.402 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.469      ;
; 12.402 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.131     ; 7.469      ;
; 12.406 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.462      ;
; 12.447 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[14]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.421      ;
; 12.447 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.421      ;
; 12.448 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.420      ;
; 12.451 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.417      ;
; 12.452 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.416      ;
; 12.455 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.414      ;
; 12.455 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.414      ;
; 12.462 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.406      ;
; 12.470 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.378      ;
; 12.473 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.375      ;
; 12.495 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.371      ;
; 12.502 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.366      ;
; 12.504 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.364      ;
; 12.504 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.364      ;
; 12.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.363      ;
; 12.522 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.343      ;
; 12.542 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.127     ; 7.333      ;
; 12.554 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.322      ;
; 12.657 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.191      ;
; 12.658 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.190      ;
; 12.659 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.154     ; 7.189      ;
; 12.676 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.136     ; 7.190      ;
; 12.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.169      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.728 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.133     ; 7.141      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.734 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[7]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.128     ; 7.140      ;
; 12.752 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[4]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.134     ; 7.116      ;
; 12.765 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.126     ; 7.111      ;
; 12.775 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.137     ; 7.090      ;
; 12.781 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_address[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.092      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[6]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.798 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.075      ;
; 12.799 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[11]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.130     ; 7.073      ;
; 12.807 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[1]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.066      ;
; 12.807 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[5]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.129     ; 7.066      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 13.320 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 7.401      ;
; 13.518 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 7.203      ;
; 13.518 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 7.203      ;
; 13.518 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 7.203      ;
; 13.681 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 7.045      ;
; 13.698 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 7.023      ;
; 13.727 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.999      ;
; 13.788 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.332      ; 6.934      ;
; 13.791 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.936      ;
; 13.797 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.930      ;
; 13.812 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.909      ;
; 13.812 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.909      ;
; 13.821 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.900      ;
; 13.821 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.900      ;
; 13.861 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.860      ;
; 13.862 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.865      ;
; 13.899 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.827      ;
; 13.910 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.816      ;
; 13.914 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.812      ;
; 13.916 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.810      ;
; 13.924 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.802      ;
; 13.965 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.756      ;
; 13.980 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.332      ; 6.742      ;
; 13.992 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.735      ;
; 14.001 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.331      ; 6.720      ;
; 14.002 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.725      ;
; 14.011 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.716      ;
; 14.014 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.336      ; 6.712      ;
; 14.069 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.332      ; 6.653      ;
; 14.088 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.639      ;
; 14.239 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.488      ;
; 14.403 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 2.337      ; 6.324      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; PPU_gen2:ppu_inst|spr_row[2]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.450 ; PPU_gen2:ppu_inst|spr_row[0]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[0]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.717      ;
; 0.451 ; PPU_gen2:ppu_inst|spr_row[1]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[1]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.718      ;
; 0.455 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[7]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.722      ;
; 0.469 ; PPU_gen2:ppu_inst|VSYNC                                                                                                         ; PPU_gen2:ppu_inst|vsync_out                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; PPU_gen2:ppu_inst|pattern_data0[3]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[10]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[10]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PPU_gen2:ppu_inst|pattern_data0[7]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; PPU_gen2:ppu_inst|pattern_data0[2]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[1]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[7]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[11]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[9]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; PPU_gen2:ppu_inst|pattern_data0[6]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|rst_out                                                    ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.470 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.492 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_active     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.761      ;
; 0.494 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.761      ;
; 0.494 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.761      ;
; 0.511 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.778      ;
; 0.524 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.791      ;
; 0.582 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.849      ;
; 0.583 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.850      ;
; 0.586 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.853      ;
; 0.602 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.605 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.606 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.873      ;
; 0.608 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.875      ;
; 0.609 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.615 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.884      ;
; 0.622 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.889      ;
; 0.624 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.892      ;
; 0.624 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.891      ;
; 0.630 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.897      ;
; 0.631 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.631 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.898      ;
; 0.634 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.902      ;
; 0.637 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.904      ;
; 0.644 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.911      ;
; 0.646 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.648 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.915      ;
; 0.653 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.920      ;
; 0.663 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.930      ;
; 0.666 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.933      ;
; 0.667 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.669 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.672 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START                       ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.938      ;
; 0.686 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.695 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.965      ;
; 0.699 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.699 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.966      ;
; 0.700 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.968      ;
; 0.700 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[1]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.968      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.178 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 5.823      ;
; 2.178 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 5.823      ;
; 2.197 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.847      ;
; 2.207 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 5.852      ;
; 2.207 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 5.852      ;
; 2.211 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.861      ;
; 2.218 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.868      ;
; 2.244 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.895      ;
; 2.255 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.906      ;
; 2.312 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.963      ;
; 2.313 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 5.963      ;
; 2.318 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.736      ; 5.964      ;
; 2.344 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 5.995      ;
; 2.365 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.016      ;
; 2.367 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.012      ;
; 2.378 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.029      ;
; 2.413 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.058      ;
; 2.424 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.075      ;
; 2.433 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.078      ;
; 2.433 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.078      ;
; 2.433 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.078      ;
; 2.444 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.094      ;
; 2.445 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.090      ;
; 2.453 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.736      ; 6.099      ;
; 2.470 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.120      ;
; 2.495 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.736      ; 6.141      ;
; 2.516 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.167      ;
; 2.569 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.219      ;
; 2.593 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.238      ;
; 2.668 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.741      ; 6.319      ;
; 3.041 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.740      ; 6.691      ;
; 3.328 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 2.735      ; 6.973      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.962 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 5.900      ;
; 13.962 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.140     ; 5.900      ;
; 35.918 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.000      ;
; 35.918 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.000      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.676      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.676      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.676      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.676      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_BA  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.675      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|WRn_i                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMICycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|RstCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AX    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.674      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_PBR ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.675      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AXB   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.674      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_ARR           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.674      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_ABC   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.674      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_P     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.678      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.677      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ1           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.674      ;
; 36.260 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMIAct                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.679      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.668      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.647      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.668      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.647      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 3.667      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.653      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.647      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_Y     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 3.666      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_YB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.678      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_ZPG ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.673      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.675      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.676      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_X     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.678      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_XB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.063     ; 3.678      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_DL    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.673      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_PCH   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 3.664      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_PCL   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.676      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ2           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.663      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SBC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.663      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_INC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.663      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_DEC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.663      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SAX           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 3.663      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 3.653      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_SP  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.067     ; 3.674      ;
; 36.261 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BCD_en_r                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.095     ; 3.646      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.096     ; 3.644      ;
; 36.262 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.094     ; 3.646      ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.129      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.129      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.129      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 3.129      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.130      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.140      ;
; 2.862 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.140      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.136      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.136      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.138      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.138      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.138      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.138      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|h_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.138      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.135      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[15]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[14]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.863 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[13]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 3.141      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.133      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.133      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.133      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.134      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.134      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.134      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.134      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.133      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 3.135      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|h_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|v_name               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 3.138      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.132      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 3.132      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.137      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
; 2.864 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[5]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 3.136      ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.017 ns




+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.426  ; 0.000         ;
; mem_clk                                              ; 14.947 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 15.659 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.180 ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
; mem_clk                                              ; 0.705 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 16.981 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.408 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK_50MHZ                                            ; 9.423  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; 9.543  ; 0.000         ;
; mem_clk                                              ; 9.543  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.796  ; 0.000         ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.732 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                   ;
+--------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                   ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.426  ; sdram_dq[2]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.620     ; 2.851      ;
; 9.447  ; sdram_dq[4]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.620     ; 2.830      ;
; 9.463  ; sdram_dq[1]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[1]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.620     ; 2.814      ;
; 9.473  ; sdram_dq[7]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.621     ; 2.803      ;
; 9.476  ; sdram_dq[6]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.621     ; 2.800      ;
; 9.478  ; sdram_dq[0]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.621     ; 2.798      ;
; 9.521  ; sdram_dq[5]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.620     ; 2.756      ;
; 9.566  ; sdram_dq[3]                              ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3]      ; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -1.620     ; 2.711      ;
; 14.007 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.876      ;
; 14.007 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.876      ;
; 14.007 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.876      ;
; 14.065 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.819      ;
; 14.065 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.819      ;
; 14.065 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.819      ;
; 14.065 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.819      ;
; 14.065 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.819      ;
; 14.069 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.816      ;
; 14.127 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.757      ;
; 14.127 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.757      ;
; 14.127 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.757      ;
; 14.134 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.747      ;
; 14.134 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.747      ;
; 14.134 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.747      ;
; 14.134 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.747      ;
; 14.138 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.745      ;
; 14.138 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.745      ;
; 14.138 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.745      ;
; 14.187 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.696      ;
; 14.187 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.696      ;
; 14.187 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.696      ;
; 14.196 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.688      ;
; 14.196 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.688      ;
; 14.196 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.688      ;
; 14.196 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.688      ;
; 14.196 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.688      ;
; 14.200 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.685      ;
; 14.240 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.645      ;
; 14.240 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.645      ;
; 14.240 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.645      ;
; 14.240 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.645      ;
; 14.240 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.645      ;
; 14.245 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.639      ;
; 14.245 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.639      ;
; 14.245 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.639      ;
; 14.245 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.639      ;
; 14.245 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.639      ;
; 14.249 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.636      ;
; 14.258 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.626      ;
; 14.258 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.626      ;
; 14.258 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.626      ;
; 14.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.616      ;
; 14.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.616      ;
; 14.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.616      ;
; 14.265 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.616      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.282 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.601      ;
; 14.307 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.577      ;
; 14.307 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.577      ;
; 14.307 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[14] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.103     ; 5.577      ;
; 14.314 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.567      ;
; 14.314 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.567      ;
; 14.314 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.567      ;
; 14.314 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[13] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.567      ;
; 14.358 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.523      ;
; 14.358 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.523      ;
; 14.358 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.523      ;
; 14.371 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.514      ;
; 14.371 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.514      ;
; 14.371 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.514      ;
; 14.371 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.514      ;
; 14.371 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.514      ;
; 14.380 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[17] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.501      ;
; 14.380 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[19] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.501      ;
; 14.380 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.106     ; 5.501      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.413 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.470      ;
; 14.416 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.466      ;
; 14.416 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[12] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.466      ;
; 14.416 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[15] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.466      ;
; 14.416 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[16] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.466      ;
; 14.416 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[18] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.466      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.104     ; 5.463      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.465      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.465      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.465      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.465      ;
; 14.420 ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.102     ; 5.465      ;
; 14.438 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2] ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[11] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.105     ; 5.444      ;
+--------+------------------------------------------+-----------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mem_clk'                                                                                                                                                      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 14.947 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 4.857      ;
; 15.185 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 4.624      ;
; 15.413 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 4.395      ;
; 15.502 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 4.306      ;
; 15.975 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.829      ;
; 16.032 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.777      ;
; 16.074 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.730      ;
; 16.080 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.724      ;
; 16.080 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.724      ;
; 16.080 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.724      ;
; 16.105 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.704      ;
; 16.112 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.692      ;
; 16.130 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.678      ;
; 16.130 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.679      ;
; 16.134 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.413      ; 3.669      ;
; 16.137 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.413      ; 3.666      ;
; 16.151 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.657      ;
; 16.168 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.640      ;
; 16.173 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.413      ; 3.630      ;
; 16.176 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.632      ;
; 16.189 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.619      ;
; 16.207 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.597      ;
; 16.208 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.596      ;
; 16.208 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.596      ;
; 16.218 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.591      ;
; 16.229 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.579      ;
; 16.234 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.418      ; 3.574      ;
; 16.237 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.567      ;
; 16.237 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.414      ; 3.567      ;
; 16.252 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.557      ;
; 16.257 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.552      ;
; 16.275 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 20.000       ; 1.419      ; 3.534      ;
+--------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                                                                                                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 15.659 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 4.267      ;
; 15.898 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 4.019      ;
; 15.954 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[6] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.964      ;
; 15.964 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.961      ;
; 15.971 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.955      ;
; 16.006 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[10]                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.905      ;
; 16.006 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[8]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.905      ;
; 16.006 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[9]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.905      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[0]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[1]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[3]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[7]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[5]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[6]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[2]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.062 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|timer_period[4]                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 3.849      ;
; 16.081 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.836      ;
; 16.088 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.830      ;
; 16.125 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[2]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.801      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[8]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[0]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[1]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[2]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[3]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[4]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[5]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[6]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[7]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[9]                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.142 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|timer_count[10]                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.772      ;
; 16.189 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[7] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 3.737      ;
; 16.203 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[5] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.713      ;
; 16.205 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.709      ;
; 16.210 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.707      ;
; 16.250 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.675      ;
; 16.275 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.639      ;
; 16.275 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 3.639      ;
; 16.282 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.617      ;
; 16.285 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.614      ;
; 16.310 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[14]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.599      ;
; 16.310 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.599      ;
; 16.311 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.598      ;
; 16.312 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[11]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.597      ;
; 16.313 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.596      ;
; 16.314 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[13]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.595      ;
; 16.315 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.610      ;
; 16.331 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[5]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.587      ;
; 16.338 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.571      ;
; 16.339 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[12]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.570      ;
; 16.339 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.570      ;
; 16.340 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 3.569      ;
; 16.347 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[3]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.570      ;
; 16.367 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.550      ;
; 16.374 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[2]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.541      ;
; 16.374 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dma_address[3]                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.541      ;
; 16.378 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.521      ;
; 16.379 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.520      ;
; 16.379 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|apu_cycle_count[9]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 3.520      ;
; 16.429 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[0] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[4]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.488      ;
; 16.432 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[5]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.067     ; 3.488      ;
; 16.432 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[2] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[6]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.070     ; 3.485      ;
; 16.473 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[4] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[8]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 3.452      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[0]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[1]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[2]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[3]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[4]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[6]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.476 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_len[7]                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.442      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[0]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[1]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[3]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[2]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[4]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[5]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[7]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.485 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[6]                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 3.430      ;
; 16.489 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|from_mem[3] ; rp2a03:rp2a03_blk|T65:cpu_inst|BAL[7]                                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.427      ;
; 16.497 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|ri_sample_address[4]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.069     ; 3.421      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[0]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[1]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[3]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[4]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[6]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[8]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[13]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[12]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[11]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[10]                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[9]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[7]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[5]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.505 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[2]                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.071     ; 3.411      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[1]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[2]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[3]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[4]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[5]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
; 16.515 ; cart_00:cart_inst|rst_out                            ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[6]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 3.382      ;
+--------+------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.180 ; PPU_gen2:ppu_inst|sec_OAM_address[0]                                                                                            ; PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.181 ; PPU_gen2:ppu_inst|sec_OAM_address[4]                                                                                            ; PPU_gen2:ppu_inst|altsyncram:m_sec_OAM_rtl_0|altsyncram_ja81:auto_generated|ram_block1a0~porta_address_reg0                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.508      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_READY                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_entered                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQ_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DONE                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_READ                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_DMC_WAIT                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; rp2a03:rp2a03_blk|T65:cpu_inst|NMI_n_o                                                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|buffer_valid                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift_valid                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|dmc_out[0]                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[3]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[0]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[1]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|count[2]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|start_flag     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|lfsr[14]                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|mode                                                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|timer_period[6]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|start_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[2]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[1]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[1]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[2]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_reload                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_triangle_gen2:apu_triangle_inst|linear_counter_halt                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[0]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|irq_enable                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_clk_div                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|state.S_SPR_WRITE                                                                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; rp2a03:rp2a03_blk|joypad:jp_inst|jp_latch                                                                                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sequencer_cnt[0]                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PPU_gen2:ppu_inst|spr0_hit                                                                                                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PPU_gen2:ppu_inst|spr_primary_exists                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[0]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PPU_gen2:ppu_inst|OAM_address[1]                                                                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[4]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PPU_gen2:ppu_inst|gate_sec_OAM                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PPU_gen2:ppu_inst|sec_OAM_address[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PPU_gen2:ppu_inst|state.S_FETCH_NOP                                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PPU_gen2:ppu_inst|ri_vblank                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PPU_gen2:ppu_inst|ri_byte_sel                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PPU_gen2:ppu_inst|ri_v_fine[2]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|frame_interrupt                                                                             ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[2]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|bits_remaining[1]                                                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write_flag                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_frame_counter_gen2:apu_frame_counter_inst|mode_write                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PPU_gen2:ppu_inst|spr_vram_a[3]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PPU_gen2:ppu_inst|prev_active_rows                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PPU_gen2:ppu_inst|active_draw_area                                                                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PPU_gen2:ppu_inst|vert_scaler                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PPU_gen2:ppu_inst|active_render_area                                                                                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PPU_gen2:ppu_inst|active_rows                                                                                                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[2]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[1]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                                                                                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_noise_gen2:apu_noise_inst|apu_envelope_generator_gen2:envelope_generator|divider[0]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_1:apu_pulse_1_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|sweep_count[0]                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|count[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_pulse_2:apu_pulse_2_inst|apu_envelope_generator_gen2:envelope_generator_inst|divider[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_mixer_gen2:apu_mixer_inst|pwm_counter[0]                                                ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[14]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[14]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[9]                                                                            ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[9]                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[10]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[10]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PPU_gen2:ppu_inst|pattern_data0[7]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[8]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; PPU_gen2:ppu_inst|pattern_data0[3]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[12]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; PPU_gen2:ppu_inst|VSYNC                                                                                                         ; PPU_gen2:ppu_inst|vsync_out                                                                                                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[1]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[0]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[6]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[5]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[7]                                                                    ; rp2a03:rp2a03_blk|apu_gen2:apu_inst|apu_dmc:comb_81|shift[6]                                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PPU_gen2:ppu_inst|pattern_data0[6]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[9]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PPU_gen2:ppu_inst|pattern_data0[2]                                                                                              ; PPU_gen2:ppu_inst|bg_shift0[13]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PPU_gen2:ppu_inst|horiz_scaler[0]                                                                                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; PPU_gen2:ppu_inst|spr_row[2]                                                                                                    ; PPU_gen2:ppu_inst|spr_vram_a[2]                                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[11]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[11]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|spr_address[13]                                                                           ; rp2a03:rp2a03_blk|rp2a03_dma:dma_inst|a_out[13]                                                                                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PPU_gen2:ppu_inst|bg_shift3[8]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift3[7]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PPU_gen2:ppu_inst|bg_shift2[7]                                                                                                  ; PPU_gen2:ppu_inst|bg_shift2[6]                                                                                                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|rst_out                                                    ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_i2c        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|stop_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_master_ack                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_flag                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[2]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[0]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[0]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_active      ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[1]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_READ                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[0]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|write_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.327      ;
; 0.212 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_RESET                       ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.332      ;
; 0.221 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_active     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|start_req_flag ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.342      ;
; 0.233 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP3                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_refresh_count[1]               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.353      ;
; 0.239 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_COMP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.360      ;
; 0.253 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[4]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.255 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|data_from_master[2]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW_WAIT            ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_REPEAT_START                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|prev_req                            ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|req_flag                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE_NOP           ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_WRITE                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.378      ;
; 0.257 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[6]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.257 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|i2c_write_req                       ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|prev_write_req ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.259 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_DEVICE_NOP             ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.262 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[8]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DATA_READ_WAIT              ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|ready                               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.384      ;
; 0.266 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_ACTIVATE_NOP                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|address_hold[20]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|read_req_flag  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|tx_frame[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|ready                               ; cart_00:cart_inst|rst_out                                                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|init_req                            ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH                     ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_LOAD                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP                        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_STOP_WAIT                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.393      ;
; 0.275 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP1                ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_REFRESH_NOP2                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.395      ;
; 0.277 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[7]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.277 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_NOP                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_INC                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE                        ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_MODE_NOP                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP1                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_READ_NOP2                   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[2]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[1]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|rx_frame[3]    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START                       ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START_WAIT                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.295 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_LOW                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_DEVICE_WRITE_WAIT           ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_ADDRESS_HIGH                ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[9]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[1]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[2]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[5]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[8]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[4]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|read_flag                           ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[11]                 ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|refresh_timer[6]                    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[8]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[5]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[6]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[6]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[9]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_IDLE                        ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|state.S_START                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[2]     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[2]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|I2C_phy:i2c_phy_inst|clk_div[1]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_hold[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_READ                   ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|state.S_INIT_ACTIVATE               ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[1]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[1]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; cart_00:cart_inst|I2C_EEPROM:EEPROM_inst|address_counter[3]                  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.423      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mem_clk'                                                                                                                                                      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node     ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.705 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[0]  ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.233      ;
; 0.715 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.238      ;
; 0.715 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.238      ;
; 0.726 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[3]  ; sdram_dq[3] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.254      ;
; 0.729 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[6]   ; sdram_a[6]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.257      ;
; 0.731 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[0]   ; sdram_a[0]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.259      ;
; 0.731 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[1]  ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.259      ;
; 0.733 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[9]   ; sdram_a[9]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.256      ;
; 0.733 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[7]  ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.261      ;
; 0.734 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.257      ;
; 0.734 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.257      ;
; 0.763 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[5]   ; sdram_a[5]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.291      ;
; 0.777 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[3]   ; sdram_a[3]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.305      ;
; 0.781 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[4]  ; sdram_dq[4] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.309      ;
; 0.784 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[8]   ; sdram_a[8]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.312      ;
; 0.787 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[2] ; sdram_ras_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.310      ;
; 0.787 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[0] ; sdram_wre_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.310      ;
; 0.790 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_cmd[1] ; sdram_cas_n ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.313      ;
; 0.801 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[1]   ; sdram_a[1]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.329      ;
; 0.805 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_ba     ; sdram_ba    ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.328      ;
; 0.810 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[4]   ; sdram_a[4]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.338      ;
; 0.812 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[5]  ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.340      ;
; 0.848 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[7] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.371      ;
; 0.848 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.371      ;
; 0.848 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[5] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.371      ;
; 0.854 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[10]  ; sdram_a[10] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.377      ;
; 0.894 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[6]  ; sdram_dq[6] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.422      ;
; 0.927 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_dqm    ; sdram_dqm   ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 3.450      ;
; 1.352 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[2]   ; sdram_a[2]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.880      ;
; 1.442 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|sdram_a[7]   ; sdram_a[7]  ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 3.970      ;
; 1.642 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|data_out[2]  ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.618      ; 4.170      ;
; 1.847 ; cart_00:cart_inst|SDRAM_SP8_I:SDRAM_inst|gate_out     ; sdram_dq[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk     ; 0.000        ; 1.613      ; 4.370      ;
+-------+-------------------------------------------------------+-------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                 ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.981 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.927      ;
; 16.981 ; cart_00:cart_inst|rst_out              ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 2.927      ;
; 37.955 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.986      ;
; 37.955 ; button_s[0]                            ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_d                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.046     ; 1.986      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IR[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|WRn_i                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.845      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.845      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|IRQCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMICycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|RstCycle                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_Y     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|MCycle[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.845      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_P     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.844      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|P[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.843      ;
; 38.114 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|NMIAct                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.845      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[6]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.823      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[3]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 1.845      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.823      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[1]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 1.845      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[0]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB_r[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[7]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[7]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 1.845      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[4]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[2]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.834      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[2]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.027     ; 1.845      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[2]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.834      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[6]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[5]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.823      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BAH[5]                        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_BA  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AX    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[2]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[1]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[0]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[4]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[3]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[7]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[5]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|S[6]                          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.833      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_PBR ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_YB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_ZPG ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[6]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|PC[5]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.843      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_X     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_AXB   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_ARR           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_XB    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.028     ; 1.844      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_ABC   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Write_Data_r.Write_Data_DL    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ1           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.841      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_EQ2           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.836      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SBC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.836      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_INC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.836      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_DEC           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.836      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|ALU_Op_r.ALU_OP_SAX           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.836      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|Set_Addr_To_r.Set_Addr_To_SP  ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.030     ; 1.842      ;
; 38.115 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BCD_en_r                      ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.822      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.821      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[3]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.835      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[3]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[3]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.835      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[1]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.822      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[1]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.822      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[1]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[0]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.834      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[0]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.834      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[0]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.821      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[7]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[7]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 1.823      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusA_r[4]                     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.834      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|BusB[4]                       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.834      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|AD[4]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.821      ;
; 38.116 ; rp2a03:rp2a03_blk|T65:cpu_inst|Res_n_i ; rp2a03:rp2a03_blk|T65:cpu_inst|DL[2]                         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 1.842      ;
+--------+----------------------------------------+--------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PLL_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                              ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.408 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_update    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[6]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[7]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_byte_sel          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf_update   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.531      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_address_inc       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.531      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.528      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[5]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.530      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[7]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[2]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[3]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[4]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[5]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_oam_address[6]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|ri_prev_ncs          ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.530      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[3]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[2]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[1]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_tile[4]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|v_fine[0]            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.529      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift1[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.527      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[7]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[6]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[5]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[4]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|pattern_data0[3]     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[12]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[11]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[10]        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[9]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift0[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.536      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[1]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.535      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift3[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|tile_attribute[0]    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 1.535      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[8]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[7]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[6]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[5]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.409 ; reset_s   ; PPU_gen2:ppu_inst|bg_shift2[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.526      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.529      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_enable         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.529      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_bg_clip_enable    ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.529      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_spr_clip_enable   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.529      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[3]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_cpu_data_out[4]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_vblank            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.531      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[2]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.527      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.527      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.527      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[3]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_tile[4]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_v_name            ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 1.527      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[1]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_h_fine[0]         ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_nmi_enable        ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_select     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_sprite_height     ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_background_select ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_inc_sel           ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 1.525      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|ri_read_buf[6]       ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.530      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[2]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.532      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[1]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.532      ;
; 1.410 ; reset_s   ; PPU_gen2:ppu_inst|picture_address[0]   ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.532      ;
+-------+-----------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 4
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 39.051 ns




+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 5.805  ; 0.180 ; 13.666   ; 1.408   ; 4.314               ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.316 ; 0.180 ; 13.666   ; 1.408   ; 19.531              ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 5.805  ; 0.186 ; N/A      ; N/A     ; 9.716               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 4.314               ;
;  mem_clk                                              ; 12.632 ; 0.705 ; N/A      ; N/A     ; 4.314               ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK_50MHZ                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mem_clk                                              ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; i2c_sda                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i2c_scl                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50MHZ               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[3]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[2]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[1]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; button[0]               ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data1                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; jp_data2                ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.09 V              ; -0.0043 V           ; 0.127 V                              ; 0.253 V                              ; 5.96e-09 s                  ; 5.64e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.09 V             ; -0.0043 V          ; 0.127 V                             ; 0.253 V                             ; 5.96e-09 s                 ; 5.64e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-08 V                   ; 3.1 V               ; -0.0354 V           ; 0.126 V                              ; 0.238 V                              ; 7.11e-10 s                  ; 6.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-08 V                  ; 3.1 V              ; -0.0354 V          ; 0.126 V                             ; 0.238 V                             ; 7.11e-10 s                 ; 6.67e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.00415 V          ; 0.069 V                              ; 0.222 V                              ; 5.99e-09 s                  ; 5.65e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.00415 V         ; 0.069 V                             ; 0.222 V                             ; 5.99e-09 s                 ; 5.65e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.42e-08 V                   ; 3.09 V              ; -0.0297 V           ; 0.063 V                              ; 0.266 V                              ; 7.63e-10 s                  ; 6.85e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.42e-08 V                  ; 3.09 V             ; -0.0297 V          ; 0.063 V                             ; 0.266 V                             ; 7.63e-10 s                 ; 6.85e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.00172 V          ; 0.052 V                              ; 0.174 V                              ; 7.27e-09 s                  ; 7.12e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.00172 V         ; 0.052 V                             ; 0.174 V                             ; 7.27e-09 s                 ; 7.12e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.04e-07 V                   ; 3.09 V              ; -0.0143 V           ; 0.06 V                               ; 0.116 V                              ; 8.95e-10 s                  ; 8.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.04e-07 V                  ; 3.09 V             ; -0.0143 V          ; 0.06 V                              ; 0.116 V                             ; 8.95e-10 s                 ; 8.68e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.08 V              ; -0.00171 V          ; 0.022 V                              ; 0.159 V                              ; 7.29e-09 s                  ; 7.17e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.08 V             ; -0.00171 V         ; 0.022 V                             ; 0.159 V                             ; 7.29e-09 s                 ; 7.17e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.2e-06 V                    ; 3.09 V              ; -0.0134 V           ; 0.034 V                              ; 0.132 V                              ; 9.35e-10 s                  ; 8.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.2e-06 V                   ; 3.09 V             ; -0.0134 V          ; 0.034 V                             ; 0.132 V                             ; 9.35e-10 s                 ; 8.97e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_clk2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch1     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; jp_latch2     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_HSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_VSYNC     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_RED[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_RED[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_GREEN[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_GREEN[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; VGA_BLUE[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; VGA_BLUE[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cke     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cs_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_wre_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_cas_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_ras_n   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[0]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[1]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[2]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.47 V              ; -0.00847 V          ; 0.317 V                              ; 0.306 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.47 V             ; -0.00847 V         ; 0.317 V                             ; 0.306 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[3]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_a[4]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[5]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[6]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[7]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_a[8]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[9]    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_a[10]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.99e-07 V                   ; 3.53 V              ; -0.0671 V           ; 0.386 V                              ; 0.18 V                               ; 5.11e-10 s                  ; 6.25e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.99e-07 V                  ; 3.53 V             ; -0.0671 V          ; 0.386 V                             ; 0.18 V                              ; 5.11e-10 s                 ; 6.25e-10 s                 ; No                        ; No                        ;
; sdram_ba      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dqm     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.47 V              ; -0.00819 V          ; 0.32 V                               ; 0.312 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.47 V             ; -0.00819 V         ; 0.32 V                              ; 0.312 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; sdram_dq[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[6]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; sdram_dq[7]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.95e-07 V                   ; 3.52 V              ; -0.0582 V           ; 0.201 V                              ; 0.186 V                              ; 6.35e-10 s                  ; 6.31e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 2.95e-07 V                  ; 3.52 V             ; -0.0582 V          ; 0.201 V                             ; 0.186 V                             ; 6.35e-10 s                 ; 6.31e-10 s                 ; No                        ; No                        ;
; i2c_sda       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; i2c_scl       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 325372   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 821      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12507    ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2752     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; mem_clk                                              ; 32       ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 325372   ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 821      ; 0        ; 0        ; 0        ;
; mem_clk                                              ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 12507    ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; 2752     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 282      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 282      ; 0        ; 0        ; 0        ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK_50MHZ                                            ; CLK_50MHZ                                            ; Base      ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; PLL_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; PLL_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; sdram_clk                                            ; mem_clk                                              ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Feb 13 16:18:48 2022
Info: Command: quartus_sta NES_DragonBoard -c NES_DragonBoard
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[1]} {PLL_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {PLL_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {PLL_inst|altpll_component|auto_generated|pll1|clk[2]} {PLL_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.805
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.805               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.316               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.632               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.598               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 13.666
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.666               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.178               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.718               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.858               0.000 CLK_50MHZ 
    Info (332119):    19.531               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.854 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.676               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.773               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    13.320               0.000 mem_clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.178               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 13.962
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.962               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.862               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.314
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.314               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.314               0.000 mem_clk 
    Info (332119):     9.716               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.855               0.000 CLK_50MHZ 
    Info (332119):    19.552               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.017 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.426
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.426               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.947               0.000 mem_clk 
    Info (332119):    15.659               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.180
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.180               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.705               0.000 mem_clk 
Info (332146): Worst-case recovery slack is 16.981
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.981               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.408
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.408               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.423               0.000 CLK_50MHZ 
    Info (332119):     9.543               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.543               0.000 mem_clk 
    Info (332119):     9.796               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.732               0.000 PLL_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 4 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 4
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 39.051 ns
    Info (332114): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 705 megabytes
    Info: Processing ended: Sun Feb 13 16:18:56 2022
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


