// Seed: 953524083
module module_0 (
    input logic id_0,
    output id_1
    , id_10,
    output logic id_2,
    output reg id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9
);
  always @(1'b0) begin
    id_9 <= (1);
    if (1) begin
      id_3 <= 1'b0;
      id_4 <= 1 * id_10;
    end else id_4 <= id_10;
  end
endmodule
