#ifndef __ARCH_ARM_TSB_CHIP_H
#define __ARCH_ARM_TSB_CHIP_H

/* No peripheral interrupts enabled at the moment */
#define ARMV7M_PERIPHERAL_INTERRUPTS 0

#endif  /* __ARCH_ARM_TSB_CHIP_H */
