+====================+====================+=======================================================================================================================+
| Launch Setup Clock | Launch Hold Clock  | Pin                                                                                                                   |
+====================+====================+=======================================================================================================================+
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[1]/D                  |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[0]/D                  |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/green_reg[3]/D                  |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_s/RST |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_m/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_g/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_r/oserdes_m/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_b/oserdes_m/RST   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vgaToHdmi/inst/serial_clk/oserdes_m/RST |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D                                            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D                                           |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_activeArea_reg/R            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D                                           |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D                                            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[1]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[3]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[4]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[5]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[9]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[7]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[6]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[8]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[2]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[6]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[1]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[4]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[10]/R           |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[9]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[0]/R                    |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[3]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[7]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[8]/R            |
| clk_out1_clk_wiz_0 | clk_out1_clk_wiz_0 | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D                                           |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[0]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[6]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[5]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[8]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[0]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[7]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[5]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[6]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[1]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelHorz_reg[2]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/de_reg/R                      |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_activeArea_reg/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/hs_reg/S                      |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/vs_reg/S                      |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[9]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[10]/R           |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[1]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[4]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[2]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/pixelVert_reg[3]/R            |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[0]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[10]/R               |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/h_cnt_reg[2]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[7]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[8]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[0]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[9]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[10]/R               |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/red_reg[1]/R                    |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[0]/R                   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/scoFace/blue_reg[1]/R                   |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[5]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[4]/R                |
| clk_fpga_0         | clk_fpga_0         | zyncoscope_i/oscope_0/U0/oscilloscope_v1_0_S00_AXI_inst/oscilloscope/datapath/vidSigGen/v_cnt_reg[3]/R                |
+--------------------+--------------------+-----------------------------------------------------------------------------------------------------------------------+
