$date
	Wed Jun 21 23:25:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ rst $end
$scope module a $end
$var wire 1 # C $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 ! Y $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & now_state [1:0] $end
$var reg 1 ' tag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
b0 %
0$
0#
1"
0!
$end
#5
1$
0"
#10
1"
#15
b1 %
0"
1#
#20
b1 &
1"
#25
b11 %
0"
0#
#30
1!
b11 &
1"
#35
b10 %
0"
1#
#40
b10 &
1"
#45
0!
b0 %
0"
0#
#50
b0 &
1"
