

================================================================
== Vitis HLS Report for 'conv_fprop2'
================================================================
* Date:           Wed Mar 12 17:42:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       conv_fprop2_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.983 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_144_1      |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_147_2     |        ?|        ?|         ?|          -|          -|     ?|        no|
        |  ++ VITIS_LOOP_79_1    |        ?|        ?|         ?|          -|          -|     ?|        no|
        |   +++ VITIS_LOOP_81_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 28
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 26 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 14 
13 --> 14 
14 --> 15 8 
15 --> 16 14 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 
26 --> 27 
27 --> 28 
28 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.29>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/hls.cpp:144]   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 30 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer_map_w" [../source/hls.cpp:143]   --->   Operation 31 'read' 'c3_conv_layer_map_w_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer_map_h" [../source/hls.cpp:143]   --->   Operation 32 'read' 'c3_conv_layer_map_h_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.29ns)   --->   "%size = mul i32 %c3_conv_layer_map_h_read, i32 %c3_conv_layer_map_w_read" [../source/hls.cpp:143]   --->   Operation 33 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i32 %c3_conv_layer_map_w_read" [../source/hls.cpp:144]   --->   Operation 34 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln144 = store i31 0, i31 %i" [../source/hls.cpp:144]   --->   Operation 35 'store' 'store_ln144' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 36 [1/2] (2.29ns)   --->   "%size = mul i32 %c3_conv_layer_map_h_read, i32 %c3_conv_layer_map_w_read" [../source/hls.cpp:143]   --->   Operation 36 'mul' 'size' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln140 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../source/hls.cpp:140]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_core"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_core, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_part"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_part, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ap_parent"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ap_parent, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_map_w"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_map_h"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_map_count"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_la_map_data"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_la_map_error"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_la_map_b"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_la_map_db"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_kernel_w"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_kernel_h"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %s2_pooling_la_kernel_count"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s2_pooling_la_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %s2_pooling_la_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %s2_pooling_la_kernel"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s2_pooling_la_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %s2_pooling_la_map_common"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_map_w"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_map_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_map_h"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_map_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_map_count"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_map_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_data, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer_map_data"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_error, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer_map_error"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_b, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer_map_b"   --->   Operation 79 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_db, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer_map_db"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_kernel_w"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_kernel_w, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_kernel_h"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_kernel_h, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %c3_conv_layer_kernel_count"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c3_conv_layer_kernel_count, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3200 %c3_conv_layer_kernel, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3200 %c3_conv_layer_kernel"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c3_conv_layer_map_common, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %c3_conv_layer_map_common"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pconnection, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %pconnection"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer_map_count"   --->   Operation 94 'read' 'c3_conv_layer_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.88ns)   --->   "%empty = icmp_eq  i32 %size, i32 0" [../source/hls.cpp:143]   --->   Operation 95 'icmp' 'empty' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%s2_pooling_la_map_count_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s2_pooling_la_map_count"   --->   Operation 96 'read' 's2_pooling_la_map_count_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %c3_conv_layer_map_count_read"   --->   Operation 97 'trunc' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.body" [../source/hls.cpp:144]   --->   Operation 98 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%i_2 = load i31 %i" [../source/hls.cpp:144]   --->   Operation 99 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i31 %i_2" [../source/hls.cpp:144]   --->   Operation 100 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.88ns)   --->   "%icmp_ln144 = icmp_slt  i32 %zext_ln144_1, i32 %c3_conv_layer_map_count_read" [../source/hls.cpp:144]   --->   Operation 101 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.87ns)   --->   "%add_ln144 = add i31 %i_2, i31 1" [../source/hls.cpp:144]   --->   Operation 102 'add' 'add_ln144' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.end44.loopexit, void %for.body.split" [../source/hls.cpp:144]   --->   Operation 103 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = trunc i31 %i_2" [../source/hls.cpp:144]   --->   Operation 104 'trunc' 'trunc_ln144_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i31 %i_2" [../source/hls.cpp:144]   --->   Operation 105 'zext' 'zext_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln144_1, i10 0" [../source/hls.cpp:163]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = trunc i31 %i_2" [../source/hls.cpp:144]   --->   Operation 107 'trunc' 'trunc_ln144_2' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../source/hls.cpp:144]   --->   Operation 108 'specloopname' 'specloopname_ln144' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %empty, void %memset.loop.preheader, void %VITIS_LOOP_147_2" [../source/hls.cpp:146]   --->   Operation 109 'br' 'br_ln146' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (1.26ns)   --->   "%call_ln143 = call void @conv_fprop2_Pipeline_1, i64 %c3_conv_layer_map_common, i32 %size" [../source/hls.cpp:143]   --->   Operation 110 'call' 'call_ln143' <Predicate = (icmp_ln144 & !empty)> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [../source/hls.cpp:166]   --->   Operation 111 'ret' 'ret_ln166' <Predicate = (!icmp_ln144)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.38>
ST_5 : Operation 112 [1/2] (2.38ns)   --->   "%call_ln143 = call void @conv_fprop2_Pipeline_1, i64 %c3_conv_layer_map_common, i32 %size" [../source/hls.cpp:143]   --->   Operation 112 'call' 'call_ln143' <Predicate = (!empty)> <Delay = 2.38> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_147_2"   --->   Operation 113 'br' 'br_ln0' <Predicate = (!empty)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%c3_conv_layer_kernel_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer_kernel_w" [../source/hls.cpp:157]   --->   Operation 114 'read' 'c3_conv_layer_kernel_w_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i32 %c3_conv_layer_kernel_w_read" [../source/hls.cpp:157]   --->   Operation 115 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%c3_conv_layer_kernel_h_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %c3_conv_layer_kernel_h" [../source/hls.cpp:157]   --->   Operation 116 'read' 'c3_conv_layer_kernel_h_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %c3_conv_layer_kernel_h_read" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 117 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.88ns)   --->   "%empty_19 = icmp_sgt  i32 %c3_conv_layer_kernel_h_read, i32 0" [../source/hls.cpp:157]   --->   Operation 118 'icmp' 'empty_19' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.25ns)   --->   "%smax = select i1 %empty_19, i31 %trunc_ln79, i31 0" [../source/hls.cpp:157]   --->   Operation 119 'select' 'smax' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.88ns)   --->   "%empty_20 = icmp_sgt  i32 %c3_conv_layer_kernel_w_read, i32 0" [../source/hls.cpp:157]   --->   Operation 120 'icmp' 'empty_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.25ns)   --->   "%smax1 = select i1 %empty_20, i31 %trunc_ln157, i31 0" [../source/hls.cpp:157]   --->   Operation 121 'select' 'smax1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.29>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i31 %smax" [../source/hls.cpp:156]   --->   Operation 122 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i31 %smax1" [../source/hls.cpp:156]   --->   Operation 123 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [2/2] (2.29ns)   --->   "%mul_ln156 = mul i62 %zext_ln156, i62 %zext_ln156_1" [../source/hls.cpp:156]   --->   Operation 124 'mul' 'mul_ln156' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.29>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%s2_pooling_la_map_w_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %s2_pooling_la_map_w" [../source/hls.cpp:156]   --->   Operation 125 'read' 's2_pooling_la_map_w_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = trunc i32 %s2_pooling_la_map_w_read" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 126 'trunc' 'trunc_ln79_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/2] (2.29ns)   --->   "%mul_ln156 = mul i62 %zext_ln156, i62 %zext_ln156_1" [../source/hls.cpp:156]   --->   Operation 127 'mul' 'mul_ln156' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.38ns)   --->   "%br_ln147 = br void %for.body6" [../source/hls.cpp:147]   --->   Operation 128 'br' 'br_ln147' <Predicate = true> <Delay = 0.38>

State 8 <SV = 7> <Delay = 1.26>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%j = phi i31 0, void %VITIS_LOOP_147_2, i31 %add_ln147, void %for.inc" [../source/hls.cpp:147]   --->   Operation 129 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i31 %j" [../source/hls.cpp:147]   --->   Operation 130 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.88ns)   --->   "%icmp_ln147 = icmp_slt  i32 %zext_ln147, i32 %s2_pooling_la_map_count_read" [../source/hls.cpp:147]   --->   Operation 131 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 132 [1/1] (0.87ns)   --->   "%add_ln147 = add i31 %j, i31 1" [../source/hls.cpp:147]   --->   Operation 132 'add' 'add_ln147' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln147 = br i1 %icmp_ln147, void %VITIS_LOOP_161_3.loopexit, void %for.body6.split" [../source/hls.cpp:147]   --->   Operation 133 'br' 'br_ln147' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%trunc_ln147 = trunc i31 %j" [../source/hls.cpp:147]   --->   Operation 134 'trunc' 'trunc_ln147' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln147_1 = trunc i31 %j" [../source/hls.cpp:147]   --->   Operation 135 'trunc' 'trunc_ln147_1' <Predicate = (icmp_ln147)> <Delay = 0.00>
ST_8 : Operation 136 [3/3] (0.99ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i11 %trunc_ln147_1, i11 %empty_18" [../source/hls.cpp:149]   --->   Operation 136 'mul' 'mul_ln149' <Predicate = (icmp_ln147)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_b_addr = getelementptr i64 %c3_conv_layer_map_b, i64 0, i64 %zext_ln144" [../source/hls.cpp:144]   --->   Operation 137 'getelementptr' 'c3_conv_layer_map_b_addr' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_8 : Operation 138 [2/2] (1.20ns)   --->   "%c3_conv_layer_map_b_load = load i7 %c3_conv_layer_map_b_addr" [../source/hls.cpp:144]   --->   Operation 138 'load' 'c3_conv_layer_map_b_load' <Predicate = (!icmp_ln147)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>
ST_8 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln144 = store i31 %add_ln144, i31 %i" [../source/hls.cpp:144]   --->   Operation 139 'store' 'store_ln144' <Predicate = (!icmp_ln147)> <Delay = 0.38>

State 9 <SV = 8> <Delay = 0.99>
ST_9 : Operation 140 [2/3] (0.99ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i11 %trunc_ln147_1, i11 %empty_18" [../source/hls.cpp:149]   --->   Operation 140 'mul' 'mul_ln149' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 0.64>
ST_10 : Operation 141 [1/3] (0.00ns) (grouped into DSP with root node add_ln149)   --->   "%mul_ln149 = mul i11 %trunc_ln147_1, i11 %empty_18" [../source/hls.cpp:149]   --->   Operation 141 'mul' 'mul_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 142 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln149 = add i11 %mul_ln149, i11 %trunc_ln144_2" [../source/hls.cpp:149]   --->   Operation 142 'add' 'add_ln149' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 1.18>
ST_11 : Operation 143 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln149 = add i11 %mul_ln149, i11 %trunc_ln144_2" [../source/hls.cpp:149]   --->   Operation 143 'add' 'add_ln149' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i11 %add_ln149" [../source/hls.cpp:150]   --->   Operation 144 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%pconnection_addr = getelementptr i1 %pconnection, i64 0, i64 %zext_ln150" [../source/hls.cpp:150]   --->   Operation 145 'getelementptr' 'pconnection_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [2/2] (0.53ns)   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:150]   --->   Operation 146 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>

State 12 <SV = 11> <Delay = 1.64>
ST_12 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %trunc_ln147, i10 0" [../source/hls.cpp:88->../source/hls.cpp:155]   --->   Operation 147 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln147 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../source/hls.cpp:147]   --->   Operation 148 'specloopname' 'specloopname_ln147' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/2] ( I:0.53ns O:0.53ns )   --->   "%pconnection_load = load i7 %pconnection_addr" [../source/hls.cpp:150]   --->   Operation 149 'load' 'pconnection_load' <Predicate = true> <Delay = 0.53> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.53> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 96> <RAM>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln150 = br i1 %pconnection_load, void %for.inc, void %if.end" [../source/hls.cpp:150]   --->   Operation 150 'br' 'br_ln150' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%c3_conv_layer_kernel_addr = getelementptr i3200 %c3_conv_layer_kernel, i64 0, i64 %zext_ln150" [../source/hls.cpp:150]   --->   Operation 151 'getelementptr' 'c3_conv_layer_kernel_addr' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_12 : Operation 152 [2/2] (1.64ns)   --->   "%c3_conv_layer_kernel_load = load i11 %c3_conv_layer_kernel_addr" [../source/hls.cpp:150]   --->   Operation 152 'load' 'c3_conv_layer_kernel_load' <Predicate = (pconnection_load)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>

State 13 <SV = 12> <Delay = 1.64>
ST_13 : Operation 153 [1/2] ( I:1.64ns O:1.64ns )   --->   "%c3_conv_layer_kernel_load = load i11 %c3_conv_layer_kernel_addr" [../source/hls.cpp:150]   --->   Operation 153 'load' 'c3_conv_layer_kernel_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3200> <Depth = 1920> <RAM>
ST_13 : Operation 154 [1/1] (0.38ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2.i" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 154 'br' 'br_ln79' <Predicate = true> <Delay = 0.38>

State 14 <SV = 13> <Delay = 1.70>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%i_1 = phi i31 0, void %if.end, i31 %add_ln79, void %for.inc32.i.loopexit" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 155 'phi' 'i_1' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 156 'zext' 'zext_ln79' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.88ns)   --->   "%icmp_ln79 = icmp_slt  i32 %zext_ln79, i32 %c3_conv_layer_map_h_read" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 157 'icmp' 'icmp_ln79' <Predicate = (pconnection_load)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.87ns)   --->   "%add_ln79 = add i31 %i_1, i31 1" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 158 'add' 'add_ln79' <Predicate = (pconnection_load)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc.loopexit, void %VITIS_LOOP_81_2.i.split" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 159 'br' 'br_ln79' <Predicate = (pconnection_load)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = trunc i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 160 'trunc' 'trunc_ln79_2' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln79_3 = trunc i31 %i_1" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 161 'trunc' 'trunc_ln79_3' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 162 'specloopname' 'specloopname_ln79' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.70ns)   --->   "%empty_21 = mul i10 %trunc_ln79_3, i10 %trunc_ln144" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 163 'mul' 'empty_21' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 1.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.38ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3.i" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 164 'br' 'br_ln81' <Predicate = (pconnection_load & icmp_ln79)> <Delay = 0.38>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 165 'br' 'br_ln0' <Predicate = (pconnection_load & !icmp_ln79)> <Delay = 0.00>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln147 = br void %for.body6" [../source/hls.cpp:147]   --->   Operation 166 'br' 'br_ln147' <Predicate = (!icmp_ln79) | (!pconnection_load)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 1.92>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %VITIS_LOOP_81_2.i.split, i31 %add_ln81, void %VITIS_LOOP_84_3.i.split" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 167 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 168 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.88ns)   --->   "%icmp_ln81 = icmp_slt  i32 %zext_ln81, i32 %c3_conv_layer_map_w_read" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 169 'icmp' 'icmp_ln81' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (0.87ns)   --->   "%add_ln81 = add i31 %j_1, i31 1" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 170 'add' 'add_ln81' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln81 = br i1 %icmp_ln81, void %for.inc32.i.loopexit, void %VITIS_LOOP_84_3.i.split" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 171 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 172 'trunc' 'trunc_ln81' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln81_1 = trunc i31 %j_1" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 173 'trunc' 'trunc_ln81_1' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 174 [2/2] (0.00ns)   --->   "%call_ln157 = call void @conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %c3_conv_layer_kernel_w_read, i62 %mul_ln156, i17 %trunc_ln79_2, i17 %trunc_ln79_1, i32 %c3_conv_layer_kernel_w_read, i17 %trunc_ln81, i17 %tmp_1, i64 %s2_pooling_la_map_data, i3200 %c3_conv_layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:157]   --->   Operation 174 'call' 'call_ln157' <Predicate = (icmp_ln81)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_15 : Operation 175 [1/1] (0.72ns)   --->   "%add_ln91 = add i10 %trunc_ln81_1, i10 %empty_21" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 175 'add' 'add_ln91' <Predicate = (icmp_ln81)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %add_ln91" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 176 'zext' 'zext_ln91' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (0.00ns)   --->   "%c3_conv_layer_map_common_addr = getelementptr i64 %c3_conv_layer_map_common, i64 0, i64 %zext_ln91" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 177 'getelementptr' 'c3_conv_layer_map_common_addr' <Predicate = (icmp_ln81)> <Delay = 0.00>
ST_15 : Operation 178 [2/2] (1.20ns)   --->   "%c3_conv_layer_map_common_load = load i10 %c3_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 178 'load' 'c3_conv_layer_map_common_load' <Predicate = (icmp_ln81)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_15 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln79 = br void %VITIS_LOOP_81_2.i" [../source/hls.cpp:79->../source/hls.cpp:155]   --->   Operation 179 'br' 'br_ln79' <Predicate = (!icmp_ln81)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 180 [1/2] (0.00ns)   --->   "%call_ln157 = call void @conv_fprop2_Pipeline_VITIS_LOOP_84_3_VITIS_LOOP_86_4, i32 %c3_conv_layer_kernel_w_read, i62 %mul_ln156, i17 %trunc_ln79_2, i17 %trunc_ln79_1, i32 %c3_conv_layer_kernel_w_read, i17 %trunc_ln81, i17 %tmp_1, i64 %s2_pooling_la_map_data, i3200 %c3_conv_layer_kernel_load, i64 %sum_loc" [../source/hls.cpp:157]   --->   Operation 180 'call' 'call_ln157' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_16 : Operation 181 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c3_conv_layer_map_common_load = load i10 %c3_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 181 'load' 'c3_conv_layer_map_common_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 1.90>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%sum_loc_load = load i64 %sum_loc"   --->   Operation 182 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%bitcast_ln91 = bitcast i64 %c3_conv_layer_map_common_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 183 'bitcast' 'bitcast_ln91' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [8/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 184 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.90>
ST_18 : Operation 185 [7/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 185 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.90>
ST_19 : Operation 186 [6/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 186 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.90>
ST_20 : Operation 187 [5/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 187 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.90>
ST_21 : Operation 188 [4/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 188 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.90>
ST_22 : Operation 189 [3/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 189 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.90>
ST_23 : Operation 190 [2/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 190 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.90>
ST_24 : Operation 191 [1/8] (1.90ns)   --->   "%add28_i = dadd i64 %bitcast_ln91, i64 %sum_loc_load" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 191 'dadd' 'add28_i' <Predicate = true> <Delay = 1.90> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln81 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 192 'specloopname' 'specloopname_ln81' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln91_1 = bitcast i64 %add28_i" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 193 'bitcast' 'bitcast_ln91_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 194 [1/1] ( I:1.20ns O:1.20ns )   --->   "%store_ln91 = store i64 %bitcast_ln91_1, i10 %c3_conv_layer_map_common_addr" [../source/hls.cpp:91->../source/hls.cpp:155]   --->   Operation 194 'store' 'store_ln91' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln81 = br void %VITIS_LOOP_84_3.i" [../source/hls.cpp:81->../source/hls.cpp:155]   --->   Operation 195 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 26 <SV = 8> <Delay = 1.20>
ST_26 : Operation 196 [1/2] ( I:1.20ns O:1.20ns )   --->   "%c3_conv_layer_map_b_load = load i7 %c3_conv_layer_map_b_addr" [../source/hls.cpp:144]   --->   Operation 196 'load' 'c3_conv_layer_map_b_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 120> <RAM>

State 27 <SV = 9> <Delay = 1.26>
ST_27 : Operation 197 [1/1] (0.00ns)   --->   "%empty_22 = bitcast i64 %c3_conv_layer_map_b_load" [../source/hls.cpp:144]   --->   Operation 197 'bitcast' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 198 [2/2] (1.26ns)   --->   "%call_ln143 = call void @conv_fprop2_Pipeline_VITIS_LOOP_161_3, i32 %size, i17 %tmp, i64 %c3_conv_layer_map_data, i64 %c3_conv_layer_map_common, i64 %empty_22" [../source/hls.cpp:143]   --->   Operation 198 'call' 'call_ln143' <Predicate = true> <Delay = 1.26> <CoreType = "Generic">   --->   Generic Core

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln143 = call void @conv_fprop2_Pipeline_VITIS_LOOP_161_3, i32 %size, i17 %tmp, i64 %c3_conv_layer_map_data, i64 %c3_conv_layer_map_common, i64 %empty_22" [../source/hls.cpp:143]   --->   Operation 199 'call' 'call_ln143' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_28 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.body" [../source/hls.cpp:144]   --->   Operation 200 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 2.291ns
The critical path consists of the following:
	wire read operation ('out_w', ../source/hls.cpp:143) on port 'c3_conv_layer_map_w' (../source/hls.cpp:143) [88]  (0.000 ns)
	'mul' operation 32 bit ('size', ../source/hls.cpp:143) [90]  (2.291 ns)

 <State 2>: 2.291ns
The critical path consists of the following:
	'mul' operation 32 bit ('size', ../source/hls.cpp:143) [90]  (2.291 ns)

 <State 3>: 0.880ns
The critical path consists of the following:
	'icmp' operation 1 bit ('empty', ../source/hls.cpp:143) [92]  (0.880 ns)

 <State 4>: 2.147ns
The critical path consists of the following:
	'load' operation 31 bit ('i', ../source/hls.cpp:144) on local variable 'i', ../source/hls.cpp:144 [99]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln144', ../source/hls.cpp:144) [101]  (0.880 ns)
	'call' operation 0 bit ('call_ln143', ../source/hls.cpp:143) to 'conv_fprop2_Pipeline_1' [112]  (1.267 ns)

 <State 5>: 2.389ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln143', ../source/hls.cpp:143) to 'conv_fprop2_Pipeline_1' [112]  (2.389 ns)

 <State 6>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln156', ../source/hls.cpp:156) [127]  (2.293 ns)

 <State 7>: 2.293ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln156', ../source/hls.cpp:156) [127]  (2.293 ns)

 <State 8>: 1.267ns
The critical path consists of the following:
	'getelementptr' operation 7 bit ('c3_conv_layer_map_b_addr', ../source/hls.cpp:144) [190]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer_map_b_load', ../source/hls.cpp:144) on array 'c3_conv_layer_map_b' [191]  (1.200 ns)
	blocking operation 0.067 ns on control path)

 <State 9>: 0.996ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[141] ('mul_ln149', ../source/hls.cpp:149) [140]  (0.996 ns)

 <State 10>: 0.645ns
The critical path consists of the following:
	'mul' operation 11 bit of DSP[141] ('mul_ln149', ../source/hls.cpp:149) [140]  (0.000 ns)
	'add' operation 11 bit of DSP[141] ('add_ln149', ../source/hls.cpp:149) [141]  (0.645 ns)

 <State 11>: 1.182ns
The critical path consists of the following:
	'add' operation 11 bit of DSP[141] ('add_ln149', ../source/hls.cpp:149) [141]  (0.645 ns)
	'getelementptr' operation 7 bit ('pconnection_addr', ../source/hls.cpp:150) [143]  (0.000 ns)
	'load' operation 1 bit ('pconnection_load', ../source/hls.cpp:150) on array 'pconnection' [144]  (0.537 ns)

 <State 12>: 1.645ns
The critical path consists of the following:
	'getelementptr' operation 11 bit ('c3_conv_layer_kernel_addr', ../source/hls.cpp:150) [147]  (0.000 ns)
	'load' operation 3200 bit ('c3_conv_layer_kernel_load', ../source/hls.cpp:150) on array 'c3_conv_layer_kernel' [148]  (1.645 ns)

 <State 13>: 1.645ns
The critical path consists of the following:
	'load' operation 3200 bit ('c3_conv_layer_kernel_load', ../source/hls.cpp:150) on array 'c3_conv_layer_kernel' [148]  (1.645 ns)

 <State 14>: 1.700ns
The critical path consists of the following:
	'phi' operation 31 bit ('i', ../source/hls.cpp:79->../source/hls.cpp:155) with incoming values : ('add_ln79', ../source/hls.cpp:79->../source/hls.cpp:155) [151]  (0.000 ns)
	'mul' operation 10 bit ('empty_21', ../source/hls.cpp:79->../source/hls.cpp:155) [160]  (1.700 ns)

 <State 15>: 1.925ns
The critical path consists of the following:
	'phi' operation 31 bit ('j', ../source/hls.cpp:81->../source/hls.cpp:155) with incoming values : ('add_ln81', ../source/hls.cpp:81->../source/hls.cpp:155) [163]  (0.000 ns)
	'add' operation 10 bit ('add_ln91', ../source/hls.cpp:91->../source/hls.cpp:155) [174]  (0.725 ns)
	'getelementptr' operation 10 bit ('c3_conv_layer_map_common_addr', ../source/hls.cpp:91->../source/hls.cpp:155) [176]  (0.000 ns)
	'load' operation 64 bit ('c3_conv_layer_map_common_load', ../source/hls.cpp:91->../source/hls.cpp:155) on array 'c3_conv_layer_map_common' [177]  (1.200 ns)

 <State 16>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c3_conv_layer_map_common_load', ../source/hls.cpp:91->../source/hls.cpp:155) on array 'c3_conv_layer_map_common' [177]  (1.200 ns)

 <State 17>: 1.905ns
The critical path consists of the following:
	'load' operation 64 bit ('sum_loc_load') on local variable 'sum_loc' [173]  (0.000 ns)
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 18>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 19>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 20>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 21>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 22>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 23>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 24>: 1.905ns
The critical path consists of the following:
	'dadd' operation 64 bit ('add28_i', ../source/hls.cpp:91->../source/hls.cpp:155) [179]  (1.905 ns)

 <State 25>: 1.200ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln91', ../source/hls.cpp:91->../source/hls.cpp:155) of variable 'bitcast_ln91_1', ../source/hls.cpp:91->../source/hls.cpp:155 on array 'c3_conv_layer_map_common' [181]  (1.200 ns)

 <State 26>: 1.200ns
The critical path consists of the following:
	'load' operation 64 bit ('c3_conv_layer_map_b_load', ../source/hls.cpp:144) on array 'c3_conv_layer_map_b' [191]  (1.200 ns)

 <State 27>: 1.267ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln143', ../source/hls.cpp:143) to 'conv_fprop2_Pipeline_VITIS_LOOP_161_3' [193]  (1.267 ns)

 <State 28>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
