$date
	Mon Jun  9 22:52:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_concat_shift $end
$var wire 8 ! out [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module dut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 8 & out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b10010100 !
b10010100 &
b101 #
b101 %
b1010 "
b1010 $
#20
