---
content_type: page
title: Labs
uid: 60d7ef1f-e2ac-7a31-acca-64948b8b2321
---

See the [calendar]({{< baseurl >}}/pages/calendar) for due dates and the [syllabus]({{< baseurl >}}/pages/syllabus) for class policies on turning in labs and collaboration. The SMIPS Processor Specification contains details on the SMIPS ISA which is used in several of the labs.

{{< tableopen >}}
{{< theadopen >}}
{{< tropen >}}
{{< thopen >}}
LabÂ #
{{< thclose >}}
{{< thopen >}}
Topics
{{< thclose >}}

{{< trclose >}}

{{< theadclose >}}
{{< tropen >}}
{{< tdopen >}}
1
{{< tdclose >}}
{{< tdopen >}}
RTL Model of a Two-Stage MIPS Processor ([PDF]({{< baseurl >}}/resources/lab1))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
2
{{< tdclose >}}
{{< tdopen >}}
ASIC Implementation of a Two-Stage MIPS Processor ([PDF]({{< baseurl >}}/resources/lab2))
{{< tdclose >}}

{{< trclose >}}
{{< tropen >}}
{{< tdopen >}}
3
{{< tdclose >}}
{{< tdopen >}}
Bluespec Model of a Network Linecard ([PDF]({{< baseurl >}}/resources/lab3))
{{< tdclose >}}

{{< trclose >}}

{{< tableclose >}}