module vgaController #(parameter
							HACTIVE = 10’d640,
HFP 	 	= 10’d16,
							HSYN = 10’d96,
							HBP 	 	= 10’d48,
							HMAX = HACTIVE+HFP+HSYN+HBP,
							VACTIVE = 10’d480,
							VFP 	 	= 10’d11,
							VSYN = 10’d2,
							VBP 	 	= 10’d32,
 VMAX = VACTIVE+VFP+VSYN+VBP)
	 	(input logic vgaclk,
 output logic hsync, vsync, sync_b, blank_b,
	 	output logic [9:0] x, y);
VGA	Controller	Verilog	
VGA	Controller	cont.	
 // counters for horizontal and vertical positions
always @(posedge vgaclk) begin
x++;
if (x == HMAX) begin
	 	x = 0;
	 	y++;
	 	if (y == VMAX) y = 0;
end
end
// compute sync signals (active low)
assign hsync = ~(hcnt >= HACTIVE+HFP & hcnt < HACTIVE+HFP+HSYN);
assign vsync = ~(vcnt >= VACTIVE+VFP & vcnt < VACTIVE+VFP+VSYN);
assign sync_b = hsync & vsync;
// force outputs to black when outside display area
assign blank_b = (hcnt < HACTIVE) & (vcnt < VACTIVE);
endmodule 