# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISCV_project.srcs/sim_1/imports/tb/tb_tcm" --include "../../../../RISCV_project.srcs/sim_1/imports/tb/tb_top" \
"../../../../RISCV_project.srcs/sources_1/new/RandomGenerator.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_alu.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_csr_regfile.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_decode.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_decoder.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_divider.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_exec.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_fetch.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_frontend.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_issue.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_lsu.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_mmu.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_multiplier.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_npc.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_pipe_ctrl.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_regfile.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/biriscv_xilinx_2r1w.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/tcm/dport_axi.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/tcm/dport_mux.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/core/riscv_core.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/top/riscv_tcm_top.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_pmem.v" \
"../../../../RISCV_project.srcs/sources_1/imports/src/tcm/tcm_mem_ram.v" \
"../../../../RISCV_project.srcs/sim_1/imports/tb/tb_core_icarus/tb_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
