
slot-machine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c30  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  08008dd0  08008dd0  00009dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008f6c  08008f6c  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008f6c  08008f6c  00009f6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008f74  08008f74  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008f74  08008f74  00009f74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008f78  08008f78  00009f78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008f7c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000ccf4  2000006c  08008fe8  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000cd60  08008fe8  0000ad60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f46f  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004916  00000000  00000000  0002950b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b58  00000000  00000000  0002de28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000154f  00000000  00000000  0002f980  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b877  00000000  00000000  00030ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020580  00000000  00000000  0004c746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a2d8c  00000000  00000000  0006ccc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010fa52  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007614  00000000  00000000  0010fa98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001170ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008db8 	.word	0x08008db8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08008db8 	.word	0x08008db8

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <__aeabi_uldivmod>:
 80001f4:	b953      	cbnz	r3, 800020c <__aeabi_uldivmod+0x18>
 80001f6:	b94a      	cbnz	r2, 800020c <__aeabi_uldivmod+0x18>
 80001f8:	2900      	cmp	r1, #0
 80001fa:	bf08      	it	eq
 80001fc:	2800      	cmpeq	r0, #0
 80001fe:	bf1c      	itt	ne
 8000200:	f04f 31ff 	movne.w	r1, #4294967295
 8000204:	f04f 30ff 	movne.w	r0, #4294967295
 8000208:	f000 b988 	b.w	800051c <__aeabi_idiv0>
 800020c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000210:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000214:	f000 f806 	bl	8000224 <__udivmoddi4>
 8000218:	f8dd e004 	ldr.w	lr, [sp, #4]
 800021c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000220:	b004      	add	sp, #16
 8000222:	4770      	bx	lr

08000224 <__udivmoddi4>:
 8000224:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000228:	9d08      	ldr	r5, [sp, #32]
 800022a:	468e      	mov	lr, r1
 800022c:	4604      	mov	r4, r0
 800022e:	4688      	mov	r8, r1
 8000230:	2b00      	cmp	r3, #0
 8000232:	d14a      	bne.n	80002ca <__udivmoddi4+0xa6>
 8000234:	428a      	cmp	r2, r1
 8000236:	4617      	mov	r7, r2
 8000238:	d962      	bls.n	8000300 <__udivmoddi4+0xdc>
 800023a:	fab2 f682 	clz	r6, r2
 800023e:	b14e      	cbz	r6, 8000254 <__udivmoddi4+0x30>
 8000240:	f1c6 0320 	rsb	r3, r6, #32
 8000244:	fa01 f806 	lsl.w	r8, r1, r6
 8000248:	fa20 f303 	lsr.w	r3, r0, r3
 800024c:	40b7      	lsls	r7, r6
 800024e:	ea43 0808 	orr.w	r8, r3, r8
 8000252:	40b4      	lsls	r4, r6
 8000254:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000258:	fa1f fc87 	uxth.w	ip, r7
 800025c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000260:	0c23      	lsrs	r3, r4, #16
 8000262:	fb0e 8811 	mls	r8, lr, r1, r8
 8000266:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800026a:	fb01 f20c 	mul.w	r2, r1, ip
 800026e:	429a      	cmp	r2, r3
 8000270:	d909      	bls.n	8000286 <__udivmoddi4+0x62>
 8000272:	18fb      	adds	r3, r7, r3
 8000274:	f101 30ff 	add.w	r0, r1, #4294967295
 8000278:	f080 80ea 	bcs.w	8000450 <__udivmoddi4+0x22c>
 800027c:	429a      	cmp	r2, r3
 800027e:	f240 80e7 	bls.w	8000450 <__udivmoddi4+0x22c>
 8000282:	3902      	subs	r1, #2
 8000284:	443b      	add	r3, r7
 8000286:	1a9a      	subs	r2, r3, r2
 8000288:	b2a3      	uxth	r3, r4
 800028a:	fbb2 f0fe 	udiv	r0, r2, lr
 800028e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000292:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000296:	fb00 fc0c 	mul.w	ip, r0, ip
 800029a:	459c      	cmp	ip, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x8e>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002a4:	f080 80d6 	bcs.w	8000454 <__udivmoddi4+0x230>
 80002a8:	459c      	cmp	ip, r3
 80002aa:	f240 80d3 	bls.w	8000454 <__udivmoddi4+0x230>
 80002ae:	443b      	add	r3, r7
 80002b0:	3802      	subs	r0, #2
 80002b2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002b6:	eba3 030c 	sub.w	r3, r3, ip
 80002ba:	2100      	movs	r1, #0
 80002bc:	b11d      	cbz	r5, 80002c6 <__udivmoddi4+0xa2>
 80002be:	40f3      	lsrs	r3, r6
 80002c0:	2200      	movs	r2, #0
 80002c2:	e9c5 3200 	strd	r3, r2, [r5]
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d905      	bls.n	80002da <__udivmoddi4+0xb6>
 80002ce:	b10d      	cbz	r5, 80002d4 <__udivmoddi4+0xb0>
 80002d0:	e9c5 0100 	strd	r0, r1, [r5]
 80002d4:	2100      	movs	r1, #0
 80002d6:	4608      	mov	r0, r1
 80002d8:	e7f5      	b.n	80002c6 <__udivmoddi4+0xa2>
 80002da:	fab3 f183 	clz	r1, r3
 80002de:	2900      	cmp	r1, #0
 80002e0:	d146      	bne.n	8000370 <__udivmoddi4+0x14c>
 80002e2:	4573      	cmp	r3, lr
 80002e4:	d302      	bcc.n	80002ec <__udivmoddi4+0xc8>
 80002e6:	4282      	cmp	r2, r0
 80002e8:	f200 8105 	bhi.w	80004f6 <__udivmoddi4+0x2d2>
 80002ec:	1a84      	subs	r4, r0, r2
 80002ee:	eb6e 0203 	sbc.w	r2, lr, r3
 80002f2:	2001      	movs	r0, #1
 80002f4:	4690      	mov	r8, r2
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	d0e5      	beq.n	80002c6 <__udivmoddi4+0xa2>
 80002fa:	e9c5 4800 	strd	r4, r8, [r5]
 80002fe:	e7e2      	b.n	80002c6 <__udivmoddi4+0xa2>
 8000300:	2a00      	cmp	r2, #0
 8000302:	f000 8090 	beq.w	8000426 <__udivmoddi4+0x202>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	2e00      	cmp	r6, #0
 800030c:	f040 80a4 	bne.w	8000458 <__udivmoddi4+0x234>
 8000310:	1a8a      	subs	r2, r1, r2
 8000312:	0c03      	lsrs	r3, r0, #16
 8000314:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000318:	b280      	uxth	r0, r0
 800031a:	b2bc      	uxth	r4, r7
 800031c:	2101      	movs	r1, #1
 800031e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000322:	fb0e 221c 	mls	r2, lr, ip, r2
 8000326:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800032a:	fb04 f20c 	mul.w	r2, r4, ip
 800032e:	429a      	cmp	r2, r3
 8000330:	d907      	bls.n	8000342 <__udivmoddi4+0x11e>
 8000332:	18fb      	adds	r3, r7, r3
 8000334:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000338:	d202      	bcs.n	8000340 <__udivmoddi4+0x11c>
 800033a:	429a      	cmp	r2, r3
 800033c:	f200 80e0 	bhi.w	8000500 <__udivmoddi4+0x2dc>
 8000340:	46c4      	mov	ip, r8
 8000342:	1a9b      	subs	r3, r3, r2
 8000344:	fbb3 f2fe 	udiv	r2, r3, lr
 8000348:	fb0e 3312 	mls	r3, lr, r2, r3
 800034c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000350:	fb02 f404 	mul.w	r4, r2, r4
 8000354:	429c      	cmp	r4, r3
 8000356:	d907      	bls.n	8000368 <__udivmoddi4+0x144>
 8000358:	18fb      	adds	r3, r7, r3
 800035a:	f102 30ff 	add.w	r0, r2, #4294967295
 800035e:	d202      	bcs.n	8000366 <__udivmoddi4+0x142>
 8000360:	429c      	cmp	r4, r3
 8000362:	f200 80ca 	bhi.w	80004fa <__udivmoddi4+0x2d6>
 8000366:	4602      	mov	r2, r0
 8000368:	1b1b      	subs	r3, r3, r4
 800036a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0x98>
 8000370:	f1c1 0620 	rsb	r6, r1, #32
 8000374:	408b      	lsls	r3, r1
 8000376:	fa22 f706 	lsr.w	r7, r2, r6
 800037a:	431f      	orrs	r7, r3
 800037c:	fa0e f401 	lsl.w	r4, lr, r1
 8000380:	fa20 f306 	lsr.w	r3, r0, r6
 8000384:	fa2e fe06 	lsr.w	lr, lr, r6
 8000388:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800038c:	4323      	orrs	r3, r4
 800038e:	fa00 f801 	lsl.w	r8, r0, r1
 8000392:	fa1f fc87 	uxth.w	ip, r7
 8000396:	fbbe f0f9 	udiv	r0, lr, r9
 800039a:	0c1c      	lsrs	r4, r3, #16
 800039c:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003a4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a8:	45a6      	cmp	lr, r4
 80003aa:	fa02 f201 	lsl.w	r2, r2, r1
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1a0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003b6:	f080 809c 	bcs.w	80004f2 <__udivmoddi4+0x2ce>
 80003ba:	45a6      	cmp	lr, r4
 80003bc:	f240 8099 	bls.w	80004f2 <__udivmoddi4+0x2ce>
 80003c0:	3802      	subs	r0, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	eba4 040e 	sub.w	r4, r4, lr
 80003c8:	fa1f fe83 	uxth.w	lr, r3
 80003cc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d0:	fb09 4413 	mls	r4, r9, r3, r4
 80003d4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003dc:	45a4      	cmp	ip, r4
 80003de:	d908      	bls.n	80003f2 <__udivmoddi4+0x1ce>
 80003e0:	193c      	adds	r4, r7, r4
 80003e2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003e6:	f080 8082 	bcs.w	80004ee <__udivmoddi4+0x2ca>
 80003ea:	45a4      	cmp	ip, r4
 80003ec:	d97f      	bls.n	80004ee <__udivmoddi4+0x2ca>
 80003ee:	3b02      	subs	r3, #2
 80003f0:	443c      	add	r4, r7
 80003f2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003f6:	eba4 040c 	sub.w	r4, r4, ip
 80003fa:	fba0 ec02 	umull	lr, ip, r0, r2
 80003fe:	4564      	cmp	r4, ip
 8000400:	4673      	mov	r3, lr
 8000402:	46e1      	mov	r9, ip
 8000404:	d362      	bcc.n	80004cc <__udivmoddi4+0x2a8>
 8000406:	d05f      	beq.n	80004c8 <__udivmoddi4+0x2a4>
 8000408:	b15d      	cbz	r5, 8000422 <__udivmoddi4+0x1fe>
 800040a:	ebb8 0203 	subs.w	r2, r8, r3
 800040e:	eb64 0409 	sbc.w	r4, r4, r9
 8000412:	fa04 f606 	lsl.w	r6, r4, r6
 8000416:	fa22 f301 	lsr.w	r3, r2, r1
 800041a:	431e      	orrs	r6, r3
 800041c:	40cc      	lsrs	r4, r1
 800041e:	e9c5 6400 	strd	r6, r4, [r5]
 8000422:	2100      	movs	r1, #0
 8000424:	e74f      	b.n	80002c6 <__udivmoddi4+0xa2>
 8000426:	fbb1 fcf2 	udiv	ip, r1, r2
 800042a:	0c01      	lsrs	r1, r0, #16
 800042c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000430:	b280      	uxth	r0, r0
 8000432:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000436:	463b      	mov	r3, r7
 8000438:	4638      	mov	r0, r7
 800043a:	463c      	mov	r4, r7
 800043c:	46b8      	mov	r8, r7
 800043e:	46be      	mov	lr, r7
 8000440:	2620      	movs	r6, #32
 8000442:	fbb1 f1f7 	udiv	r1, r1, r7
 8000446:	eba2 0208 	sub.w	r2, r2, r8
 800044a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800044e:	e766      	b.n	800031e <__udivmoddi4+0xfa>
 8000450:	4601      	mov	r1, r0
 8000452:	e718      	b.n	8000286 <__udivmoddi4+0x62>
 8000454:	4610      	mov	r0, r2
 8000456:	e72c      	b.n	80002b2 <__udivmoddi4+0x8e>
 8000458:	f1c6 0220 	rsb	r2, r6, #32
 800045c:	fa2e f302 	lsr.w	r3, lr, r2
 8000460:	40b7      	lsls	r7, r6
 8000462:	40b1      	lsls	r1, r6
 8000464:	fa20 f202 	lsr.w	r2, r0, r2
 8000468:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046c:	430a      	orrs	r2, r1
 800046e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000472:	b2bc      	uxth	r4, r7
 8000474:	fb0e 3318 	mls	r3, lr, r8, r3
 8000478:	0c11      	lsrs	r1, r2, #16
 800047a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800047e:	fb08 f904 	mul.w	r9, r8, r4
 8000482:	40b0      	lsls	r0, r6
 8000484:	4589      	cmp	r9, r1
 8000486:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800048a:	b280      	uxth	r0, r0
 800048c:	d93e      	bls.n	800050c <__udivmoddi4+0x2e8>
 800048e:	1879      	adds	r1, r7, r1
 8000490:	f108 3cff 	add.w	ip, r8, #4294967295
 8000494:	d201      	bcs.n	800049a <__udivmoddi4+0x276>
 8000496:	4589      	cmp	r9, r1
 8000498:	d81f      	bhi.n	80004da <__udivmoddi4+0x2b6>
 800049a:	eba1 0109 	sub.w	r1, r1, r9
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fb09 f804 	mul.w	r8, r9, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	b292      	uxth	r2, r2
 80004ac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b0:	4542      	cmp	r2, r8
 80004b2:	d229      	bcs.n	8000508 <__udivmoddi4+0x2e4>
 80004b4:	18ba      	adds	r2, r7, r2
 80004b6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ba:	d2c4      	bcs.n	8000446 <__udivmoddi4+0x222>
 80004bc:	4542      	cmp	r2, r8
 80004be:	d2c2      	bcs.n	8000446 <__udivmoddi4+0x222>
 80004c0:	f1a9 0102 	sub.w	r1, r9, #2
 80004c4:	443a      	add	r2, r7
 80004c6:	e7be      	b.n	8000446 <__udivmoddi4+0x222>
 80004c8:	45f0      	cmp	r8, lr
 80004ca:	d29d      	bcs.n	8000408 <__udivmoddi4+0x1e4>
 80004cc:	ebbe 0302 	subs.w	r3, lr, r2
 80004d0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004d4:	3801      	subs	r0, #1
 80004d6:	46e1      	mov	r9, ip
 80004d8:	e796      	b.n	8000408 <__udivmoddi4+0x1e4>
 80004da:	eba7 0909 	sub.w	r9, r7, r9
 80004de:	4449      	add	r1, r9
 80004e0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e8:	fb09 f804 	mul.w	r8, r9, r4
 80004ec:	e7db      	b.n	80004a6 <__udivmoddi4+0x282>
 80004ee:	4673      	mov	r3, lr
 80004f0:	e77f      	b.n	80003f2 <__udivmoddi4+0x1ce>
 80004f2:	4650      	mov	r0, sl
 80004f4:	e766      	b.n	80003c4 <__udivmoddi4+0x1a0>
 80004f6:	4608      	mov	r0, r1
 80004f8:	e6fd      	b.n	80002f6 <__udivmoddi4+0xd2>
 80004fa:	443b      	add	r3, r7
 80004fc:	3a02      	subs	r2, #2
 80004fe:	e733      	b.n	8000368 <__udivmoddi4+0x144>
 8000500:	f1ac 0c02 	sub.w	ip, ip, #2
 8000504:	443b      	add	r3, r7
 8000506:	e71c      	b.n	8000342 <__udivmoddi4+0x11e>
 8000508:	4649      	mov	r1, r9
 800050a:	e79c      	b.n	8000446 <__udivmoddi4+0x222>
 800050c:	eba1 0109 	sub.w	r1, r1, r9
 8000510:	46c4      	mov	ip, r8
 8000512:	fbb1 f9fe 	udiv	r9, r1, lr
 8000516:	fb09 f804 	mul.w	r8, r9, r4
 800051a:	e7c4      	b.n	80004a6 <__udivmoddi4+0x282>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <LCD_WriteByte>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_WriteByte( uint8_t bt ){
 8000520:	b580      	push	{r7, lr}
 8000522:	b084      	sub	sp, #16
 8000524:	af02      	add	r7, sp, #8
 8000526:	4603      	mov	r3, r0
 8000528:	71fb      	strb	r3, [r7, #7]
	
	#if defined (LCD1602_I2C)
	
		HAL_I2C_Master_Transmit( &LCD_I2C, ADRESS_I2C_LCD, &bt, 1, 1000 );
 800052a:	1dfa      	adds	r2, r7, #7
 800052c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000530:	9300      	str	r3, [sp, #0]
 8000532:	2301      	movs	r3, #1
 8000534:	214e      	movs	r1, #78	@ 0x4e
 8000536:	4803      	ldr	r0, [pc, #12]	@ (8000544 <LCD_WriteByte+0x24>)
 8000538:	f003 f9a4 	bl	8003884 <HAL_I2C_Master_Transmit>
		if( bt & 0x80 ){ DB7_GPIO_Port -> BSRR = DB7_Pin;			}	// SET ( HIGH )
		else{	DB7_GPIO_Port -> BSRR = ((uint32_t)DB7_Pin << 16 );	}	// RESET ( LOW )

	#endif
		
}
 800053c:	bf00      	nop
 800053e:	3708      	adds	r7, #8
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	200080a0 	.word	0x200080a0

08000548 <LCD_SendCmd_8bit>:
	*							Zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd_8bit( uint8_t bt ){
 8000548:	b580      	push	{r7, lr}
 800054a:	b082      	sub	sp, #8
 800054c:	af00      	add	r7, sp, #0
 800054e:	4603      	mov	r3, r0
 8000550:	71fb      	strb	r3, [r7, #7]
	
	LCD_WriteByte( portLcd |= 0x04 );			// Включаем линию Е ставим в 1, активируем дисплей
 8000552:	4b15      	ldr	r3, [pc, #84]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 8000554:	781b      	ldrb	r3, [r3, #0]
 8000556:	f043 0304 	orr.w	r3, r3, #4
 800055a:	b2da      	uxtb	r2, r3
 800055c:	4b12      	ldr	r3, [pc, #72]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 800055e:	701a      	strb	r2, [r3, #0]
 8000560:	4b11      	ldr	r3, [pc, #68]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 8000562:	781b      	ldrb	r3, [r3, #0]
 8000564:	4618      	mov	r0, r3
 8000566:	f7ff ffdb 	bl	8000520 <LCD_WriteByte>
												// Wir schalten Leitung E ein, stellen sie auf 1 und aktivieren das Display
	HAL_Delay( 1 );
 800056a:	2001      	movs	r0, #1
 800056c:	f002 fd70 	bl	8003050 <HAL_Delay>
	LCD_WriteByte( portLcd | bt );				// Отправляем в дисплей полученный и сдвинутый байт
 8000570:	4b0d      	ldr	r3, [pc, #52]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 8000572:	781a      	ldrb	r2, [r3, #0]
 8000574:	79fb      	ldrb	r3, [r7, #7]
 8000576:	4313      	orrs	r3, r2
 8000578:	b2db      	uxtb	r3, r3
 800057a:	4618      	mov	r0, r3
 800057c:	f7ff ffd0 	bl	8000520 <LCD_WriteByte>
												// Wir senden das empfangene und verschobene Byte an das Display
	LCD_WriteByte( portLcd &=~ 0x04 );			// Выключаем линию Е ставим в 0, деактивируем дисплей
 8000580:	4b09      	ldr	r3, [pc, #36]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	f023 0304 	bic.w	r3, r3, #4
 8000588:	b2da      	uxtb	r2, r3
 800058a:	4b07      	ldr	r3, [pc, #28]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 800058c:	701a      	strb	r2, [r3, #0]
 800058e:	4b06      	ldr	r3, [pc, #24]	@ (80005a8 <LCD_SendCmd_8bit+0x60>)
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	4618      	mov	r0, r3
 8000594:	f7ff ffc4 	bl	8000520 <LCD_WriteByte>
												// Schalten Sie Leitung E aus, stellen Sie sie auf 0, deaktivieren Sie die Anzeige
	HAL_Delay( 1 );
 8000598:	2001      	movs	r0, #1
 800059a:	f002 fd59 	bl	8003050 <HAL_Delay>
}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	20000088 	.word	0x20000088

080005ac <LCD_SendCmd>:
	*							zu sendendes Byte
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendCmd( uint8_t bt ){
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	
	bt <<= 4;
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	011b      	lsls	r3, r3, #4
 80005ba:	71fb      	strb	r3, [r7, #7]
	LCD_SendCmd_8bit( bt );
 80005bc:	79fb      	ldrb	r3, [r7, #7]
 80005be:	4618      	mov	r0, r3
 80005c0:	f7ff ffc2 	bl	8000548 <LCD_SendCmd_8bit>
}
 80005c4:	bf00      	nop
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}

080005cc <LCD_SendByte>:
	*							Der erste Parameter ist das Datenbyte, der zweite Modus ist RW 1 - Daten senden, 0 - einen Befehl senden
	* @return  ( возвращает ):	

	******************************************************************************
*/
static void LCD_SendByte( uint8_t bt, uint8_t mode ){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b084      	sub	sp, #16
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	460a      	mov	r2, r1
 80005d6:	71fb      	strb	r3, [r7, #7]
 80005d8:	4613      	mov	r3, r2
 80005da:	71bb      	strb	r3, [r7, #6]
	
	if( mode == 0 ){ 
 80005dc:	79bb      	ldrb	r3, [r7, #6]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d10c      	bne.n	80005fc <LCD_SendByte+0x30>
		LCD_WriteByte( portLcd &=~ 0x01 ); // RS = 0;
 80005e2:	4b15      	ldr	r3, [pc, #84]	@ (8000638 <LCD_SendByte+0x6c>)
 80005e4:	781b      	ldrb	r3, [r3, #0]
 80005e6:	f023 0301 	bic.w	r3, r3, #1
 80005ea:	b2da      	uxtb	r2, r3
 80005ec:	4b12      	ldr	r3, [pc, #72]	@ (8000638 <LCD_SendByte+0x6c>)
 80005ee:	701a      	strb	r2, [r3, #0]
 80005f0:	4b11      	ldr	r3, [pc, #68]	@ (8000638 <LCD_SendByte+0x6c>)
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	4618      	mov	r0, r3
 80005f6:	f7ff ff93 	bl	8000520 <LCD_WriteByte>
 80005fa:	e00b      	b.n	8000614 <LCD_SendByte+0x48>
	}	
	else {
		LCD_WriteByte( portLcd |= 0x01 ); // RS = 1;
 80005fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000638 <LCD_SendByte+0x6c>)
 80005fe:	781b      	ldrb	r3, [r3, #0]
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	b2da      	uxtb	r2, r3
 8000606:	4b0c      	ldr	r3, [pc, #48]	@ (8000638 <LCD_SendByte+0x6c>)
 8000608:	701a      	strb	r2, [r3, #0]
 800060a:	4b0b      	ldr	r3, [pc, #44]	@ (8000638 <LCD_SendByte+0x6c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4618      	mov	r0, r3
 8000610:	f7ff ff86 	bl	8000520 <LCD_WriteByte>
	}	
	
	
	// Дальше отправка команды или данных двумя пакетами ( делим полученный байт на 2 ) и по 4 бита СТАРШпХ передаем
	// Senden Sie anschließend den Befehl oder die Daten in zwei Paketen (teilen Sie das empfangene Byte durch 2) und übertragen Sie 4 Bits des HIGH-Bits
	uint8_t tempBuf = 0;
 8000614:	2300      	movs	r3, #0
 8000616:	73fb      	strb	r3, [r7, #15]
	tempBuf = bt>>4;			// Сдвигаем полученный байт на 4 позичии и записываем в переменную
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	091b      	lsrs	r3, r3, #4
 800061c:	73fb      	strb	r3, [r7, #15]
								// Wir verschieben das empfangene Byte um 4 Positionen und schreiben es in eine Variable
	
	LCD_SendCmd( tempBuf );		// Отправляем первые 4 бита полученного байта
 800061e:	7bfb      	ldrb	r3, [r7, #15]
 8000620:	4618      	mov	r0, r3
 8000622:	f7ff ffc3 	bl	80005ac <LCD_SendCmd>
								// Wir senden die ersten 4 Bits des empfangenen Bytes
	LCD_SendCmd( bt );	   		// Отправляем последние 4 бита полученного байта
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	4618      	mov	r0, r3
 800062a:	f7ff ffbf 	bl	80005ac <LCD_SendCmd>
								// Wir senden die letzten 4 Bits des empfangenen Bytes
}
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	20000088 	.word	0x20000088

0800063c <LCD_Init>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Init(void){
 800063c:	b580      	push	{r7, lr}
 800063e:	af00      	add	r7, sp, #0

//######## вариант инициализации номер 2 #######################################################
//######## Initialisierungsvariante Nr 2 #######################################################	
	// данные пораметры нужны по даташиту экрана -------------------------------------------
	// Diese Parameter werden gemäß dem Datenblatt des Bildschirms benötigt ----------------
	HAL_Delay( 50 );
 8000640:	2032      	movs	r0, #50	@ 0x32
 8000642:	f002 fd05 	bl	8003050 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 8000646:	2003      	movs	r0, #3
 8000648:	f7ff ffb0 	bl	80005ac <LCD_SendCmd>
	HAL_Delay( 5 );
 800064c:	2005      	movs	r0, #5
 800064e:	f002 fcff 	bl	8003050 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 8000652:	2003      	movs	r0, #3
 8000654:	f7ff ffaa 	bl	80005ac <LCD_SendCmd>
	HAL_Delay( 1 );
 8000658:	2001      	movs	r0, #1
 800065a:	f002 fcf9 	bl	8003050 <HAL_Delay>
	LCD_SendCmd( 0x03 );	// 0x03
 800065e:	2003      	movs	r0, #3
 8000660:	f7ff ffa4 	bl	80005ac <LCD_SendCmd>
	HAL_Delay( 10 );
 8000664:	200a      	movs	r0, #10
 8000666:	f002 fcf3 	bl	8003050 <HAL_Delay>
	
	LCD_SendCmd( 0x02 );	// 0x02 // 4bit mode
 800066a:	2002      	movs	r0, #2
 800066c:	f7ff ff9e 	bl	80005ac <LCD_SendCmd>
	HAL_Delay( 2 );
 8000670:	2002      	movs	r0, #2
 8000672:	f002 fced 	bl	8003050 <HAL_Delay>
	
	//---------------------------------------------------------------------------------
	// режим 4 бит, 2 линии ( для 2004 4 линии ), 0x28 шрифт 5*8 ( либо 0x38 режим 4 бит, 2 линии , шрифт 5*7 )	
	// 4-Bit, 2-Zeilen-Modus (für 2004 4 Zeilen), 0x28 Schriftart 5*8 (oder 0x38 4-Bit, 2-Zeilen-Modus, 5*7 Schriftart)
	LCD_SendByte( 0x38, 0 );	
 8000676:	2100      	movs	r1, #0
 8000678:	2038      	movs	r0, #56	@ 0x38
 800067a:	f7ff ffa7 	bl	80005cc <LCD_SendByte>
	HAL_Delay( 2 );
 800067e:	2002      	movs	r0, #2
 8000680:	f002 fce6 	bl	8003050 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_SendByte( 0x02, 0 );	// возвращаем курсор в 0 позицию - Cursor auf Position 0 zurücksetzen
 8000684:	2100      	movs	r1, #0
 8000686:	2002      	movs	r0, #2
 8000688:	f7ff ffa0 	bl	80005cc <LCD_SendByte>
	HAL_Delay( 2 );
 800068c:	2002      	movs	r0, #2
 800068e:	f002 fcdf 	bl	8003050 <HAL_Delay>
	LCD_SendByte( 0x0C, 0 );	// дисплей активируем без курсора - Anzeige ohne Cursor aktivieren
 8000692:	2100      	movs	r1, #0
 8000694:	200c      	movs	r0, #12
 8000696:	f7ff ff99 	bl	80005cc <LCD_SendByte>
	HAL_Delay( 2 );
 800069a:	2002      	movs	r0, #2
 800069c:	f002 fcd8 	bl	8003050 <HAL_Delay>
	LCD_SendByte( 0x01, 0 );	// очищаем дисплей - Display löschen
 80006a0:	2100      	movs	r1, #0
 80006a2:	2001      	movs	r0, #1
 80006a4:	f7ff ff92 	bl	80005cc <LCD_SendByte>
	HAL_Delay( 2 );
 80006a8:	2002      	movs	r0, #2
 80006aa:	f002 fcd1 	bl	8003050 <HAL_Delay>
	LCD_SendByte( 0x06, 0 );	// пишем в лево - Wir schreiben nach links
 80006ae:	2100      	movs	r1, #0
 80006b0:	2006      	movs	r0, #6
 80006b2:	f7ff ff8b 	bl	80005cc <LCD_SendByte>
	HAL_Delay( 1 );
 80006b6:	2001      	movs	r0, #1
 80006b8:	f002 fcca 	bl	8003050 <HAL_Delay>
	//---------------------------------------------------------------------------------
	
	LCD_WriteByte( portLcd |= 0x08 );	// Включаем подсветку - Hintergrundbeleuchtung einschalten 
 80006bc:	4b0c      	ldr	r3, [pc, #48]	@ (80006f0 <LCD_Init+0xb4>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	f043 0308 	orr.w	r3, r3, #8
 80006c4:	b2da      	uxtb	r2, r3
 80006c6:	4b0a      	ldr	r3, [pc, #40]	@ (80006f0 <LCD_Init+0xb4>)
 80006c8:	701a      	strb	r2, [r3, #0]
 80006ca:	4b09      	ldr	r3, [pc, #36]	@ (80006f0 <LCD_Init+0xb4>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f7ff ff26 	bl	8000520 <LCD_WriteByte>
	LCD_WriteByte (portLcd &=~ 0x02 );	// устанавливаем в режим записи ( чтобы отправлять данные или команды )
 80006d4:	4b06      	ldr	r3, [pc, #24]	@ (80006f0 <LCD_Init+0xb4>)
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	f023 0302 	bic.w	r3, r3, #2
 80006dc:	b2da      	uxtb	r2, r3
 80006de:	4b04      	ldr	r3, [pc, #16]	@ (80006f0 <LCD_Init+0xb4>)
 80006e0:	701a      	strb	r2, [r3, #0]
 80006e2:	4b03      	ldr	r3, [pc, #12]	@ (80006f0 <LCD_Init+0xb4>)
 80006e4:	781b      	ldrb	r3, [r3, #0]
 80006e6:	4618      	mov	r0, r3
 80006e8:	f7ff ff1a 	bl	8000520 <LCD_WriteByte>
										// auf Schreibmodus einstellen (zum Senden von Daten oder Befehlen)
	//---------------------------------------------------------------------------------	
	
//###############################################################################################
}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000088 	.word	0x20000088

080006f4 <LCD_PrintString>:
	*				 String
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_PrintString( char* str ){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b084      	sub	sp, #16
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]

	#ifndef	FONT_CYRILLIC
		uint8_t i = 0;
 80006fc:	2300      	movs	r3, #0
 80006fe:	73fb      	strb	r3, [r7, #15]
		
		while( str[i] != 0 ){
 8000700:	e00a      	b.n	8000718 <LCD_PrintString+0x24>
			LCD_SendByte( str[i], 1 );
 8000702:	7bfb      	ldrb	r3, [r7, #15]
 8000704:	687a      	ldr	r2, [r7, #4]
 8000706:	4413      	add	r3, r2
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	2101      	movs	r1, #1
 800070c:	4618      	mov	r0, r3
 800070e:	f7ff ff5d 	bl	80005cc <LCD_SendByte>
			i++;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
 8000714:	3301      	adds	r3, #1
 8000716:	73fb      	strb	r3, [r7, #15]
		while( str[i] != 0 ){
 8000718:	7bfb      	ldrb	r3, [r7, #15]
 800071a:	687a      	ldr	r2, [r7, #4]
 800071c:	4413      	add	r3, r2
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d1ee      	bne.n	8000702 <LCD_PrintString+0xe>
			}
			// увеличеваем индекс
			i++;
		}
	#endif
}
 8000724:	bf00      	nop
 8000726:	bf00      	nop
 8000728:	3710      	adds	r7, #16
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <LCD_Clear>:
	* @param	( параметры ):	
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_Clear(void){
 800072e:	b580      	push	{r7, lr}
 8000730:	af00      	add	r7, sp, #0
	
	LCD_SendByte( 0x01, 0 );
 8000732:	2100      	movs	r1, #0
 8000734:	2001      	movs	r0, #1
 8000736:	f7ff ff49 	bl	80005cc <LCD_SendByte>
	HAL_Delay(2);
 800073a:	2002      	movs	r0, #2
 800073c:	f002 fc88 	bl	8003050 <HAL_Delay>
}
 8000740:	bf00      	nop
 8000742:	bd80      	pop	{r7, pc}

08000744 <LCD_SetCursor>:
	*							(1- Parameter Spalte, 2. Zeile, Start mit 0)
	* @return  ( возвращает ):	

	******************************************************************************
*/
void LCD_SetCursor( uint8_t x, uint8_t y ){
 8000744:	b580      	push	{r7, lr}
 8000746:	b082      	sub	sp, #8
 8000748:	af00      	add	r7, sp, #0
 800074a:	4603      	mov	r3, r0
 800074c:	460a      	mov	r2, r1
 800074e:	71fb      	strb	r3, [r7, #7]
 8000750:	4613      	mov	r3, r2
 8000752:	71bb      	strb	r3, [r7, #6]
	
	switch( y ){
 8000754:	79bb      	ldrb	r3, [r7, #6]
 8000756:	2b03      	cmp	r3, #3
 8000758:	d846      	bhi.n	80007e8 <LCD_SetCursor+0xa4>
 800075a:	a201      	add	r2, pc, #4	@ (adr r2, 8000760 <LCD_SetCursor+0x1c>)
 800075c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000760:	08000771 	.word	0x08000771
 8000764:	08000789 	.word	0x08000789
 8000768:	080007a9 	.word	0x080007a9
 800076c:	080007c9 	.word	0x080007c9
		// Для дисплея 2004 нужно 4 кейса для 1602 два кейса
		// Für das 2004er Display benötigen Sie 4 Zeilen, für das 1602er Display benötigen Sie zwei
		case 0:
			LCD_SendByte( x | 0x80, 0 );
 8000770:	79fb      	ldrb	r3, [r7, #7]
 8000772:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000776:	b2db      	uxtb	r3, r3
 8000778:	2100      	movs	r1, #0
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ff26 	bl	80005cc <LCD_SendByte>
			HAL_Delay( 1 );
 8000780:	2001      	movs	r0, #1
 8000782:	f002 fc65 	bl	8003050 <HAL_Delay>
			break;
 8000786:	e030      	b.n	80007ea <LCD_SetCursor+0xa6>
		case 1:
			LCD_SendByte( ( 0x40 + x ) | 0x80, 0 );
 8000788:	79fb      	ldrb	r3, [r7, #7]
 800078a:	3340      	adds	r3, #64	@ 0x40
 800078c:	b2db      	uxtb	r3, r3
 800078e:	b25b      	sxtb	r3, r3
 8000790:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000794:	b25b      	sxtb	r3, r3
 8000796:	b2db      	uxtb	r3, r3
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff16 	bl	80005cc <LCD_SendByte>
			HAL_Delay( 1 );
 80007a0:	2001      	movs	r0, #1
 80007a2:	f002 fc55 	bl	8003050 <HAL_Delay>
			break;
 80007a6:	e020      	b.n	80007ea <LCD_SetCursor+0xa6>
		case 2:
			LCD_SendByte( ( 0x14 + x ) | 0x80, 0 );
 80007a8:	79fb      	ldrb	r3, [r7, #7]
 80007aa:	3314      	adds	r3, #20
 80007ac:	b2db      	uxtb	r3, r3
 80007ae:	b25b      	sxtb	r3, r3
 80007b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007b4:	b25b      	sxtb	r3, r3
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	2100      	movs	r1, #0
 80007ba:	4618      	mov	r0, r3
 80007bc:	f7ff ff06 	bl	80005cc <LCD_SendByte>
			HAL_Delay( 1 );
 80007c0:	2001      	movs	r0, #1
 80007c2:	f002 fc45 	bl	8003050 <HAL_Delay>
			break;
 80007c6:	e010      	b.n	80007ea <LCD_SetCursor+0xa6>
		case 3:
			LCD_SendByte( ( 0x54 + x ) | 0x80, 0 );
 80007c8:	79fb      	ldrb	r3, [r7, #7]
 80007ca:	3354      	adds	r3, #84	@ 0x54
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	b25b      	sxtb	r3, r3
 80007d0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007d4:	b25b      	sxtb	r3, r3
 80007d6:	b2db      	uxtb	r3, r3
 80007d8:	2100      	movs	r1, #0
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff fef6 	bl	80005cc <LCD_SendByte>
			HAL_Delay( 1 );
 80007e0:	2001      	movs	r0, #1
 80007e2:	f002 fc35 	bl	8003050 <HAL_Delay>
			break;
 80007e6:	e000      	b.n	80007ea <LCD_SetCursor+0xa6>
		default:
			break;
 80007e8:	bf00      	nop
	}
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop

080007f4 <MP3_calculate_check_sum>:
#define MP3_stack_end 9
uint8_t MP3_stack[MP3_SEND_LENGTH] = { 0x7E, 0xFF, 06, 00, 00, 00, 00, 00, 00,
		0xEF };
uint8_t MP3_receive_stack[MP3_SEND_LENGTH];

uint16_t MP3_calculate_check_sum(uint8_t *buffer) {
 80007f4:	b480      	push	{r7}
 80007f6:	b085      	sub	sp, #20
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
	uint16_t sum = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 8000800:	2301      	movs	r3, #1
 8000802:	60bb      	str	r3, [r7, #8]
 8000804:	e00a      	b.n	800081c <MP3_calculate_check_sum+0x28>
		sum += buffer[i];
 8000806:	68bb      	ldr	r3, [r7, #8]
 8000808:	687a      	ldr	r2, [r7, #4]
 800080a:	4413      	add	r3, r2
 800080c:	781b      	ldrb	r3, [r3, #0]
 800080e:	461a      	mov	r2, r3
 8000810:	89fb      	ldrh	r3, [r7, #14]
 8000812:	4413      	add	r3, r2
 8000814:	81fb      	strh	r3, [r7, #14]
	for (int i = MP3_stack_version; i < MP3_stack_check_sum; i++) {
 8000816:	68bb      	ldr	r3, [r7, #8]
 8000818:	3301      	adds	r3, #1
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
 800081e:	2b06      	cmp	r3, #6
 8000820:	ddf1      	ble.n	8000806 <MP3_calculate_check_sum+0x12>
	}
	return (-sum);
 8000822:	89fb      	ldrh	r3, [r7, #14]
 8000824:	425b      	negs	r3, r3
 8000826:	b29b      	uxth	r3, r3
}
 8000828:	4618      	mov	r0, r3
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr

08000834 <MP3_send_stack>:

void MP3_send_stack() {
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
	// add the checksum to the message stack
	MP3_stack[MP3_stack_check_sum] = (uint8_t) (MP3_calculate_check_sum(
 8000838:	480b      	ldr	r0, [pc, #44]	@ (8000868 <MP3_send_stack+0x34>)
 800083a:	f7ff ffdb 	bl	80007f4 <MP3_calculate_check_sum>
 800083e:	4603      	mov	r3, r0
 8000840:	0a1b      	lsrs	r3, r3, #8
 8000842:	b29b      	uxth	r3, r3
 8000844:	b2da      	uxtb	r2, r3
 8000846:	4b08      	ldr	r3, [pc, #32]	@ (8000868 <MP3_send_stack+0x34>)
 8000848:	71da      	strb	r2, [r3, #7]
			MP3_stack) >> 8);
	MP3_stack[MP3_stack_check_sum + 1] = (uint8_t) (MP3_calculate_check_sum(
 800084a:	4807      	ldr	r0, [pc, #28]	@ (8000868 <MP3_send_stack+0x34>)
 800084c:	f7ff ffd2 	bl	80007f4 <MP3_calculate_check_sum>
 8000850:	4603      	mov	r3, r0
 8000852:	b2da      	uxtb	r2, r3
 8000854:	4b04      	ldr	r3, [pc, #16]	@ (8000868 <MP3_send_stack+0x34>)
 8000856:	721a      	strb	r2, [r3, #8]
			MP3_stack));

	HAL_UART_Transmit(&huart6, MP3_stack, MP3_SEND_LENGTH, 10);
 8000858:	230a      	movs	r3, #10
 800085a:	220a      	movs	r2, #10
 800085c:	4902      	ldr	r1, [pc, #8]	@ (8000868 <MP3_send_stack+0x34>)
 800085e:	4803      	ldr	r0, [pc, #12]	@ (800086c <MP3_send_stack+0x38>)
 8000860:	f004 ff44 	bl	80056ec <HAL_UART_Transmit>
}
 8000864:	bf00      	nop
 8000866:	bd80      	pop	{r7, pc}
 8000868:	20000000 	.word	0x20000000
 800086c:	200081ec 	.word	0x200081ec

08000870 <MP3_send_command_with_param>:
void MP3_send_command_with_param(uint8_t command, uint16_t parameter,
		uint8_t ack_required) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b082      	sub	sp, #8
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
 800087a:	460b      	mov	r3, r1
 800087c:	80bb      	strh	r3, [r7, #4]
 800087e:	4613      	mov	r3, r2
 8000880:	71bb      	strb	r3, [r7, #6]

	MP3_stack[MP3_stack_command] = command;
 8000882:	4a0b      	ldr	r2, [pc, #44]	@ (80008b0 <MP3_send_command_with_param+0x40>)
 8000884:	79fb      	ldrb	r3, [r7, #7]
 8000886:	70d3      	strb	r3, [r2, #3]
	MP3_stack[MP3_stack_ACK] = ack_required;
 8000888:	4a09      	ldr	r2, [pc, #36]	@ (80008b0 <MP3_send_command_with_param+0x40>)
 800088a:	79bb      	ldrb	r3, [r7, #6]
 800088c:	7113      	strb	r3, [r2, #4]
	MP3_stack[MP3_stack_parameter_H] = (uint8_t) (parameter >> 8);
 800088e:	88bb      	ldrh	r3, [r7, #4]
 8000890:	0a1b      	lsrs	r3, r3, #8
 8000892:	b29b      	uxth	r3, r3
 8000894:	b2da      	uxtb	r2, r3
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MP3_send_command_with_param+0x40>)
 8000898:	715a      	strb	r2, [r3, #5]
	MP3_stack[MP3_stack_parameter_L] = (uint8_t) (parameter);
 800089a:	88bb      	ldrh	r3, [r7, #4]
 800089c:	b2da      	uxtb	r2, r3
 800089e:	4b04      	ldr	r3, [pc, #16]	@ (80008b0 <MP3_send_command_with_param+0x40>)
 80008a0:	719a      	strb	r2, [r3, #6]

	MP3_send_stack();
 80008a2:	f7ff ffc7 	bl	8000834 <MP3_send_stack>
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	20000000 	.word	0x20000000

080008b4 <MP3_send_command>:
void MP3_send_command(uint8_t command) {
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	4603      	mov	r3, r0
 80008bc:	71fb      	strb	r3, [r7, #7]
	MP3_stack[MP3_stack_command] = command;
 80008be:	4a04      	ldr	r2, [pc, #16]	@ (80008d0 <MP3_send_command+0x1c>)
 80008c0:	79fb      	ldrb	r3, [r7, #7]
 80008c2:	70d3      	strb	r3, [r2, #3]
	MP3_send_stack();
 80008c4:	f7ff ffb6 	bl	8000834 <MP3_send_stack>
}
 80008c8:	bf00      	nop
 80008ca:	3708      	adds	r7, #8
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	20000000 	.word	0x20000000

080008d4 <MP3_init>:
void MP3_init() {
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
	MP3_send_command(MP3_COMMAND_RESET);
 80008d8:	200c      	movs	r0, #12
 80008da:	f7ff ffeb 	bl	80008b4 <MP3_send_command>
	osDelay(2000);
 80008de:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80008e2:	f005 fc09 	bl	80060f8 <osDelay>
	MP3_send_command_with_param(MP3_COMMAND_SET_VOLUME, 18, 0x00);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2112      	movs	r1, #18
 80008ea:	2006      	movs	r0, #6
 80008ec:	f7ff ffc0 	bl	8000870 <MP3_send_command_with_param>
	osDelay(100);
 80008f0:	2064      	movs	r0, #100	@ 0x64
 80008f2:	f005 fc01 	bl	80060f8 <osDelay>
	MP3_set_playback_mode(0x00);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f000 f805 	bl	8000906 <MP3_set_playback_mode>
	osDelay(100);
 80008fc:	2064      	movs	r0, #100	@ 0x64
 80008fe:	f005 fbfb 	bl	80060f8 <osDelay>
}
 8000902:	bf00      	nop
 8000904:	bd80      	pop	{r7, pc}

08000906 <MP3_set_playback_mode>:
	} else {
		snprintf(buffer, 15, "DFPlayer Error");
	}
	return volume;
}
void MP3_set_playback_mode(uint8_t mode) {
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	4603      	mov	r3, r0
 800090e:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x11, 0x01, 0x00);
 8000910:	2200      	movs	r2, #0
 8000912:	2101      	movs	r1, #1
 8000914:	2011      	movs	r0, #17
 8000916:	f7ff ffab 	bl	8000870 <MP3_send_command_with_param>

}
 800091a:	bf00      	nop
 800091c:	3708      	adds	r7, #8
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}

08000922 <MP3_play_folder>:
void MP3_play_track(uint8_t number) {
	MP3_send_command_with_param(0x03, number, 0x00);
}
void MP3_play_folder(uint8_t number) {
 8000922:	b580      	push	{r7, lr}
 8000924:	b082      	sub	sp, #8
 8000926:	af00      	add	r7, sp, #0
 8000928:	4603      	mov	r3, r0
 800092a:	71fb      	strb	r3, [r7, #7]
	MP3_send_command_with_param(0x0D, number, 0x00);
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	b29b      	uxth	r3, r3
 8000930:	2200      	movs	r2, #0
 8000932:	4619      	mov	r1, r3
 8000934:	200d      	movs	r0, #13
 8000936:	f7ff ff9b 	bl	8000870 <MP3_send_command_with_param>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <MP3_play_sound_effect>:
void MP3_play_sound_effect(uint16_t sound_effect_number) {
 8000942:	b580      	push	{r7, lr}
 8000944:	b082      	sub	sp, #8
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	80fb      	strh	r3, [r7, #6]
	MP3_send_command_with_param(MP3_COMMAND_PLAY_ADVERT, sound_effect_number,
 800094c:	88fb      	ldrh	r3, [r7, #6]
 800094e:	2200      	movs	r2, #0
 8000950:	4619      	mov	r1, r3
 8000952:	2013      	movs	r0, #19
 8000954:	f7ff ff8c 	bl	8000870 <MP3_send_command_with_param>
			0x00);
}
 8000958:	bf00      	nop
 800095a:	3708      	adds	r7, #8
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}

08000960 <KeypadGetKey>:
#include "Matrix_Keypad.h"

// Parameter "text" must point to char array large enough to hold no of
// keys to be pressed simulaneously and terminating '\0', i.e. max 17 chars
uint16_t KeypadGetKey(char * text)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b088      	sub	sp, #32
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
	uint16_t index = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	83fb      	strh	r3, [r7, #30]
	
	// Scan column 0 (column 0 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0, GPIO_PIN_RESET);
 800096c:	2200      	movs	r2, #0
 800096e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000972:	48af      	ldr	r0, [pc, #700]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000974:	f002 fe0e 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000978:	2201      	movs	r2, #1
 800097a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800097e:	48ac      	ldr	r0, [pc, #688]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000980:	f002 fe08 	bl	8003594 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000984:	2300      	movs	r3, #0
 8000986:	61bb      	str	r3, [r7, #24]
 8000988:	e003      	b.n	8000992 <KeypadGetKey+0x32>
 800098a:	bf00      	nop
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	3301      	adds	r3, #1
 8000990:	61bb      	str	r3, [r7, #24]
 8000992:	69bb      	ldr	r3, [r7, #24]
 8000994:	2b40      	cmp	r3, #64	@ 0x40
 8000996:	d9f8      	bls.n	800098a <KeypadGetKey+0x2a>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000998:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800099c:	48a4      	ldr	r0, [pc, #656]	@ (8000c30 <KeypadGetKey+0x2d0>)
 800099e:	f002 fde1 	bl	8003564 <HAL_GPIO_ReadPin>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d107      	bne.n	80009b8 <KeypadGetKey+0x58>
		text[index++] = '1';
 80009a8:	8bfb      	ldrh	r3, [r7, #30]
 80009aa:	1c5a      	adds	r2, r3, #1
 80009ac:	83fa      	strh	r2, [r7, #30]
 80009ae:	461a      	mov	r2, r3
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4413      	add	r3, r2
 80009b4:	2231      	movs	r2, #49	@ 0x31
 80009b6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 80009b8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80009bc:	489c      	ldr	r0, [pc, #624]	@ (8000c30 <KeypadGetKey+0x2d0>)
 80009be:	f002 fdd1 	bl	8003564 <HAL_GPIO_ReadPin>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d107      	bne.n	80009d8 <KeypadGetKey+0x78>
		text[index++] = '4';
 80009c8:	8bfb      	ldrh	r3, [r7, #30]
 80009ca:	1c5a      	adds	r2, r3, #1
 80009cc:	83fa      	strh	r2, [r7, #30]
 80009ce:	461a      	mov	r2, r3
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4413      	add	r3, r2
 80009d4:	2234      	movs	r2, #52	@ 0x34
 80009d6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 80009d8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009dc:	4894      	ldr	r0, [pc, #592]	@ (8000c30 <KeypadGetKey+0x2d0>)
 80009de:	f002 fdc1 	bl	8003564 <HAL_GPIO_ReadPin>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d107      	bne.n	80009f8 <KeypadGetKey+0x98>
		text[index++] = '7';
 80009e8:	8bfb      	ldrh	r3, [r7, #30]
 80009ea:	1c5a      	adds	r2, r3, #1
 80009ec:	83fa      	strh	r2, [r7, #30]
 80009ee:	461a      	mov	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	4413      	add	r3, r2
 80009f4:	2237      	movs	r2, #55	@ 0x37
 80009f6:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 80009f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80009fc:	488c      	ldr	r0, [pc, #560]	@ (8000c30 <KeypadGetKey+0x2d0>)
 80009fe:	f002 fdb1 	bl	8003564 <HAL_GPIO_ReadPin>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d107      	bne.n	8000a18 <KeypadGetKey+0xb8>
		text[index++] = '*';
 8000a08:	8bfb      	ldrh	r3, [r7, #30]
 8000a0a:	1c5a      	adds	r2, r3, #1
 8000a0c:	83fa      	strh	r2, [r7, #30]
 8000a0e:	461a      	mov	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	4413      	add	r3, r2
 8000a14:	222a      	movs	r2, #42	@ 0x2a
 8000a16:	701a      	strb	r2, [r3, #0]
		
	// Scan column 1 (column 1 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL1, GPIO_PIN_RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000a1e:	4884      	ldr	r0, [pc, #528]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000a20:	f002 fdb8 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL2 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	f44f 41c2 	mov.w	r1, #24832	@ 0x6100
 8000a2a:	4881      	ldr	r0, [pc, #516]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000a2c:	f002 fdb2 	bl	8003594 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000a30:	2300      	movs	r3, #0
 8000a32:	617b      	str	r3, [r7, #20]
 8000a34:	e003      	b.n	8000a3e <KeypadGetKey+0xde>
 8000a36:	bf00      	nop
 8000a38:	697b      	ldr	r3, [r7, #20]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	2b40      	cmp	r3, #64	@ 0x40
 8000a42:	d9f8      	bls.n	8000a36 <KeypadGetKey+0xd6>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000a44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000a48:	4879      	ldr	r0, [pc, #484]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000a4a:	f002 fd8b 	bl	8003564 <HAL_GPIO_ReadPin>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d107      	bne.n	8000a64 <KeypadGetKey+0x104>
		text[index++] = '2';
 8000a54:	8bfb      	ldrh	r3, [r7, #30]
 8000a56:	1c5a      	adds	r2, r3, #1
 8000a58:	83fa      	strh	r2, [r7, #30]
 8000a5a:	461a      	mov	r2, r3
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	4413      	add	r3, r2
 8000a60:	2232      	movs	r2, #50	@ 0x32
 8000a62:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000a64:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a68:	4871      	ldr	r0, [pc, #452]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000a6a:	f002 fd7b 	bl	8003564 <HAL_GPIO_ReadPin>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d107      	bne.n	8000a84 <KeypadGetKey+0x124>
		text[index++] = '5';
 8000a74:	8bfb      	ldrh	r3, [r7, #30]
 8000a76:	1c5a      	adds	r2, r3, #1
 8000a78:	83fa      	strh	r2, [r7, #30]
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	4413      	add	r3, r2
 8000a80:	2235      	movs	r2, #53	@ 0x35
 8000a82:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000a84:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000a88:	4869      	ldr	r0, [pc, #420]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000a8a:	f002 fd6b 	bl	8003564 <HAL_GPIO_ReadPin>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d107      	bne.n	8000aa4 <KeypadGetKey+0x144>
		text[index++] = '8';
 8000a94:	8bfb      	ldrh	r3, [r7, #30]
 8000a96:	1c5a      	adds	r2, r3, #1
 8000a98:	83fa      	strh	r2, [r7, #30]
 8000a9a:	461a      	mov	r2, r3
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	4413      	add	r3, r2
 8000aa0:	2238      	movs	r2, #56	@ 0x38
 8000aa2:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000aa4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000aa8:	4861      	ldr	r0, [pc, #388]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000aaa:	f002 fd5b 	bl	8003564 <HAL_GPIO_ReadPin>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d107      	bne.n	8000ac4 <KeypadGetKey+0x164>
		text[index++] = '0';
 8000ab4:	8bfb      	ldrh	r3, [r7, #30]
 8000ab6:	1c5a      	adds	r2, r3, #1
 8000ab8:	83fa      	strh	r2, [r7, #30]
 8000aba:	461a      	mov	r2, r3
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	4413      	add	r3, r2
 8000ac0:	2230      	movs	r2, #48	@ 0x30
 8000ac2:	701a      	strb	r2, [r3, #0]
		
	// Scan column 2 (column 2 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL2, GPIO_PIN_RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000aca:	4859      	ldr	r0, [pc, #356]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000acc:	f002 fd62 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL3, GPIO_PIN_SET);
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	f44f 4121 	mov.w	r1, #41216	@ 0xa100
 8000ad6:	4856      	ldr	r0, [pc, #344]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000ad8:	f002 fd5c 	bl	8003594 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000adc:	2300      	movs	r3, #0
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	e003      	b.n	8000aea <KeypadGetKey+0x18a>
 8000ae2:	bf00      	nop
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	2b40      	cmp	r3, #64	@ 0x40
 8000aee:	d9f8      	bls.n	8000ae2 <KeypadGetKey+0x182>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000af0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000af4:	484e      	ldr	r0, [pc, #312]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000af6:	f002 fd35 	bl	8003564 <HAL_GPIO_ReadPin>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b00      	cmp	r3, #0
 8000afe:	d107      	bne.n	8000b10 <KeypadGetKey+0x1b0>
		text[index++] = '3';
 8000b00:	8bfb      	ldrh	r3, [r7, #30]
 8000b02:	1c5a      	adds	r2, r3, #1
 8000b04:	83fa      	strh	r2, [r7, #30]
 8000b06:	461a      	mov	r2, r3
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	4413      	add	r3, r2
 8000b0c:	2233      	movs	r2, #51	@ 0x33
 8000b0e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000b10:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000b14:	4846      	ldr	r0, [pc, #280]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000b16:	f002 fd25 	bl	8003564 <HAL_GPIO_ReadPin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d107      	bne.n	8000b30 <KeypadGetKey+0x1d0>
		text[index++] = '6';
 8000b20:	8bfb      	ldrh	r3, [r7, #30]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	83fa      	strh	r2, [r7, #30]
 8000b26:	461a      	mov	r2, r3
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	2236      	movs	r2, #54	@ 0x36
 8000b2e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000b30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000b34:	483e      	ldr	r0, [pc, #248]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000b36:	f002 fd15 	bl	8003564 <HAL_GPIO_ReadPin>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d107      	bne.n	8000b50 <KeypadGetKey+0x1f0>
		text[index++] = '9';
 8000b40:	8bfb      	ldrh	r3, [r7, #30]
 8000b42:	1c5a      	adds	r2, r3, #1
 8000b44:	83fa      	strh	r2, [r7, #30]
 8000b46:	461a      	mov	r2, r3
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	2239      	movs	r2, #57	@ 0x39
 8000b4e:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000b50:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b54:	4836      	ldr	r0, [pc, #216]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000b56:	f002 fd05 	bl	8003564 <HAL_GPIO_ReadPin>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d107      	bne.n	8000b70 <KeypadGetKey+0x210>
		text[index++] = '#';
 8000b60:	8bfb      	ldrh	r3, [r7, #30]
 8000b62:	1c5a      	adds	r2, r3, #1
 8000b64:	83fa      	strh	r2, [r7, #30]
 8000b66:	461a      	mov	r2, r3
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4413      	add	r3, r2
 8000b6c:	2223      	movs	r2, #35	@ 0x23
 8000b6e:	701a      	strb	r2, [r3, #0]
		
	// Scan column 3 (column 3 pin is grounded, other column pins is open drain)
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL3, GPIO_PIN_RESET);
 8000b70:	2200      	movs	r2, #0
 8000b72:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000b76:	482e      	ldr	r0, [pc, #184]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000b78:	f002 fd0c 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(KEYPAD_GPIO_COL, KEYPAD_PIN_COL0 + KEYPAD_PIN_COL1 + KEYPAD_PIN_COL2, GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f44f 4141 	mov.w	r1, #49408	@ 0xc100
 8000b82:	482b      	ldr	r0, [pc, #172]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000b84:	f002 fd06 	bl	8003594 <HAL_GPIO_WritePin>
	KEYPAD_DELAY;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	60fb      	str	r3, [r7, #12]
 8000b8c:	e003      	b.n	8000b96 <KeypadGetKey+0x236>
 8000b8e:	bf00      	nop
 8000b90:	68fb      	ldr	r3, [r7, #12]
 8000b92:	3301      	adds	r3, #1
 8000b94:	60fb      	str	r3, [r7, #12]
 8000b96:	68fb      	ldr	r3, [r7, #12]
 8000b98:	2b40      	cmp	r3, #64	@ 0x40
 8000b9a:	d9f8      	bls.n	8000b8e <KeypadGetKey+0x22e>
	// Read rows
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW0))
 8000b9c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ba0:	4823      	ldr	r0, [pc, #140]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000ba2:	f002 fcdf 	bl	8003564 <HAL_GPIO_ReadPin>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d107      	bne.n	8000bbc <KeypadGetKey+0x25c>
		text[index++] = 'A';
 8000bac:	8bfb      	ldrh	r3, [r7, #30]
 8000bae:	1c5a      	adds	r2, r3, #1
 8000bb0:	83fa      	strh	r2, [r7, #30]
 8000bb2:	461a      	mov	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	4413      	add	r3, r2
 8000bb8:	2241      	movs	r2, #65	@ 0x41
 8000bba:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW1))
 8000bbc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000bc0:	481b      	ldr	r0, [pc, #108]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000bc2:	f002 fccf 	bl	8003564 <HAL_GPIO_ReadPin>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d107      	bne.n	8000bdc <KeypadGetKey+0x27c>
		text[index++] = 'B';
 8000bcc:	8bfb      	ldrh	r3, [r7, #30]
 8000bce:	1c5a      	adds	r2, r3, #1
 8000bd0:	83fa      	strh	r2, [r7, #30]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	4413      	add	r3, r2
 8000bd8:	2242      	movs	r2, #66	@ 0x42
 8000bda:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW2))
 8000bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000be0:	4813      	ldr	r0, [pc, #76]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000be2:	f002 fcbf 	bl	8003564 <HAL_GPIO_ReadPin>
 8000be6:	4603      	mov	r3, r0
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d107      	bne.n	8000bfc <KeypadGetKey+0x29c>
		text[index++] = 'C';
 8000bec:	8bfb      	ldrh	r3, [r7, #30]
 8000bee:	1c5a      	adds	r2, r3, #1
 8000bf0:	83fa      	strh	r2, [r7, #30]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	4413      	add	r3, r2
 8000bf8:	2243      	movs	r2, #67	@ 0x43
 8000bfa:	701a      	strb	r2, [r3, #0]
	if (!HAL_GPIO_ReadPin(KEYPAD_GPIO_ROW, KEYPAD_PIN_ROW3))
 8000bfc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c00:	480b      	ldr	r0, [pc, #44]	@ (8000c30 <KeypadGetKey+0x2d0>)
 8000c02:	f002 fcaf 	bl	8003564 <HAL_GPIO_ReadPin>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d107      	bne.n	8000c1c <KeypadGetKey+0x2bc>
		text[index++] = 'D';
 8000c0c:	8bfb      	ldrh	r3, [r7, #30]
 8000c0e:	1c5a      	adds	r2, r3, #1
 8000c10:	83fa      	strh	r2, [r7, #30]
 8000c12:	461a      	mov	r2, r3
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4413      	add	r3, r2
 8000c18:	2244      	movs	r2, #68	@ 0x44
 8000c1a:	701a      	strb	r2, [r3, #0]
	
	text[index] = 0;
 8000c1c:	8bfb      	ldrh	r3, [r7, #30]
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	4413      	add	r3, r2
 8000c22:	2200      	movs	r2, #0
 8000c24:	701a      	strb	r2, [r3, #0]
	return index;
 8000c26:	8bfb      	ldrh	r3, [r7, #30]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3720      	adds	r7, #32
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	40020c00 	.word	0x40020c00

08000c34 <RA8876_write>:


enum RA8876_dispMode _text_mode = GRAPHMODE;
uint8_t _symbol = 0;
uint16_t _color = 0;
void RA8876_write(uint8_t write_command, uint8_t data) {
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	460a      	mov	r2, r1
 8000c3e:	71fb      	strb	r3, [r7, #7]
 8000c40:	4613      	mov	r3, r2
 8000c42:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2] = { write_command, data };
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	733b      	strb	r3, [r7, #12]
 8000c48:	79bb      	ldrb	r3, [r7, #6]
 8000c4a:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000c4c:	f107 010c 	add.w	r1, r7, #12
 8000c50:	230a      	movs	r3, #10
 8000c52:	2202      	movs	r2, #2
 8000c54:	4803      	ldr	r0, [pc, #12]	@ (8000c64 <RA8876_write+0x30>)
 8000c56:	f003 fec2 	bl	80049de <HAL_SPI_Transmit>
}
 8000c5a:	bf00      	nop
 8000c5c:	3710      	adds	r7, #16
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000814c 	.word	0x2000814c

08000c68 <RA8876_SDRAM_init>:

void RA8876_SDRAM_init() {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
	// i have W9812G6KH-6 RAM
	// 16Bit 4 Banks 2M Words so

	// attribute reg 0 0 1 01 001 -> 0x29
	// row is A0-A11 and col A0-A8
	RA8876_write_register(0xE0, 0x29);
 8000c6e:	2129      	movs	r1, #41	@ 0x29
 8000c70:	20e0      	movs	r0, #224	@ 0xe0
 8000c72:	f000 f969 	bl	8000f48 <RA8876_write_register>

	//mode and extended mode reg 000 00 011
	// only CAS latency is 3 rest is for mobile sdram (not what i have)
	RA8876_write_register(0xE1, 0x03);
 8000c76:	2103      	movs	r1, #3
 8000c78:	20e1      	movs	r0, #225	@ 0xe1
 8000c7a:	f000 f965 	bl	8000f48 <RA8876_write_register>

	// auto refresh interval reg 0 and 1 E2 is low-byte send first
	// dram frequency will be same as core clock
	uint16_t tref = 64; // ms
 8000c7e:	2340      	movs	r3, #64	@ 0x40
 8000c80:	80fb      	strh	r3, [r7, #6]
	uint16_t row_size = 4096; // 12 Bit
 8000c82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c86:	80bb      	strh	r3, [r7, #4]
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000c88:	88fb      	ldrh	r3, [r7, #6]
 8000c8a:	4a11      	ldr	r2, [pc, #68]	@ (8000cd0 <RA8876_SDRAM_init+0x68>)
 8000c8c:	fb03 f202 	mul.w	r2, r3, r2
			/ (row_size); // the Mega and the milli give us 1000
 8000c90:	88bb      	ldrh	r3, [r7, #4]
 8000c92:	fb92 f3f3 	sdiv	r3, r2, r3
	uint16_t auto_refresh_frequency = (tref * RA8876_CORE_FREQUENCY * 1000)
 8000c96:	807b      	strh	r3, [r7, #2]
	auto_refresh_frequency = 1000 - 2; // saw in other lib
 8000c98:	f240 33e6 	movw	r3, #998	@ 0x3e6
 8000c9c:	807b      	strh	r3, [r7, #2]

	uint8_t low_byte = (uint8_t) (auto_refresh_frequency & 0x00FF);
 8000c9e:	887b      	ldrh	r3, [r7, #2]
 8000ca0:	707b      	strb	r3, [r7, #1]
	uint8_t high_byte = (uint8_t) (auto_refresh_frequency >> 8);
 8000ca2:	887b      	ldrh	r3, [r7, #2]
 8000ca4:	0a1b      	lsrs	r3, r3, #8
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	703b      	strb	r3, [r7, #0]
	RA8876_write_register(0xE2, low_byte);
 8000caa:	787b      	ldrb	r3, [r7, #1]
 8000cac:	4619      	mov	r1, r3
 8000cae:	20e2      	movs	r0, #226	@ 0xe2
 8000cb0:	f000 f94a 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xE3, high_byte);
 8000cb4:	783b      	ldrb	r3, [r7, #0]
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	20e3      	movs	r0, #227	@ 0xe3
 8000cba:	f000 f945 	bl	8000f48 <RA8876_write_register>
	
	// control register
	// 16bit  and 0x01 just starts initialisation
	RA8876_write_register(0xE4, 0x01);
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	20e4      	movs	r0, #228	@ 0xe4
 8000cc2:	f000 f941 	bl	8000f48 <RA8876_write_register>

}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	000186a0 	.word	0x000186a0

08000cd4 <RA8876_display_init>:

void RA8876_display_init() {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b088      	sub	sp, #32
 8000cd8:	af00      	add	r7, sp, #0
	// setup the display, tell it width and height

	// 0x01 chip configuration register
	// we need to switch Bit 4 so we select 16Bit
	// 0 0 0 10 0 0 1 = 0x11
	RA8876_write_register(0x01, 0x11);
 8000cda:	2111      	movs	r1, #17
 8000cdc:	2001      	movs	r0, #1
 8000cde:	f000 f933 	bl	8000f48 <RA8876_write_register>

	// 0x02 memory access control register
	// 01 00 0 00 0 -> 0x40
	RA8876_write_register(0x02, 0x40);
 8000ce2:	2140      	movs	r1, #64	@ 0x40
 8000ce4:	2002      	movs	r0, #2
 8000ce6:	f000 f92f 	bl	8000f48 <RA8876_write_register>

	// 0x03 input control register
	RA8876_write_register(0x03, 0x00);
 8000cea:	2100      	movs	r1, #0
 8000cec:	2003      	movs	r0, #3
 8000cee:	f000 f92b 	bl	8000f48 <RA8876_write_register>

	// main window control register
	// 0 0 0 0 01 0 0 -> 0x08 or 0x0C
	// 24 bit colors, i think the display can do even more ~ 16mio
	// will do 16 instead
	RA8876_write_register(0x10, 0x04);
 8000cf2:	2104      	movs	r1, #4
 8000cf4:	2010      	movs	r0, #16
 8000cf6:	f000 f927 	bl	8000f48 <RA8876_write_register>

	// ignoring 0x11 because thats the pip stuff
	RA8876_write_register(0x11, 0x00);
 8000cfa:	2100      	movs	r1, #0
 8000cfc:	2011      	movs	r0, #17
 8000cfe:	f000 f923 	bl	8000f48 <RA8876_write_register>

	// display configuration register
	// 1	 0 0 0 1 00 -> 0x80 use 0x60 to test colorbar
	RA8876_write_register(0x12, 0x80);
 8000d02:	2180      	movs	r1, #128	@ 0x80
 8000d04:	2012      	movs	r0, #18
 8000d06:	f000 f91f 	bl	8000f48 <RA8876_write_register>

	// 0x13 panel scan clock and data settings register
	RA8876_write_register(0x13, 0xC0);
 8000d0a:	21c0      	movs	r1, #192	@ 0xc0
 8000d0c:	2013      	movs	r0, #19
 8000d0e:	f000 f91b 	bl	8000f48 <RA8876_write_register>

	//horizontal display width in unit of 8 pixels
	uint8_t width = (RA8876_WIDTH / 8) - 1;
 8000d12:	237f      	movs	r3, #127	@ 0x7f
 8000d14:	77fb      	strb	r3, [r7, #31]
	RA8876_write_register(0x14, width);
 8000d16:	7ffb      	ldrb	r3, [r7, #31]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	2014      	movs	r0, #20
 8000d1c:	f000 f914 	bl	8000f48 <RA8876_write_register>

	//0x15 horizontal width fine tune register leave
	RA8876_write_register(0x15, width % 8);
 8000d20:	7ffb      	ldrb	r3, [r7, #31]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	4619      	mov	r1, r3
 8000d2a:	2015      	movs	r0, #21
 8000d2c:	f000 f90c 	bl	8000f48 <RA8876_write_register>

	// 0x16 horizontal non display period register leave
	uint8_t HND = 144;
 8000d30:	2390      	movs	r3, #144	@ 0x90
 8000d32:	77bb      	strb	r3, [r7, #30]
	uint8_t hsync_non_display = (HND / 8) - 1;
 8000d34:	7fbb      	ldrb	r3, [r7, #30]
 8000d36:	08db      	lsrs	r3, r3, #3
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	3b01      	subs	r3, #1
 8000d3c:	777b      	strb	r3, [r7, #29]
	RA8876_write_register(0x16, hsync_non_display);
 8000d3e:	7f7b      	ldrb	r3, [r7, #29]
 8000d40:	4619      	mov	r1, r3
 8000d42:	2016      	movs	r0, #22
 8000d44:	f000 f900 	bl	8000f48 <RA8876_write_register>
	// 0x17 horizontal non display fine tune leave
	RA8876_write_register(0x17, HND % 8);
 8000d48:	7fbb      	ldrb	r3, [r7, #30]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	4619      	mov	r1, r3
 8000d52:	2017      	movs	r0, #23
 8000d54:	f000 f8f8 	bl	8000f48 <RA8876_write_register>

	// 0x18 HSYNC Start position
	uint8_t HST = 160;
 8000d58:	23a0      	movs	r3, #160	@ 0xa0
 8000d5a:	773b      	strb	r3, [r7, #28]
	uint8_t hsync_start_position = (HST / 8) - 1;
 8000d5c:	7f3b      	ldrb	r3, [r7, #28]
 8000d5e:	08db      	lsrs	r3, r3, #3
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	3b01      	subs	r3, #1
 8000d64:	76fb      	strb	r3, [r7, #27]
	RA8876_write_register(0x18, hsync_start_position);
 8000d66:	7efb      	ldrb	r3, [r7, #27]
 8000d68:	4619      	mov	r1, r3
 8000d6a:	2018      	movs	r0, #24
 8000d6c:	f000 f8ec 	bl	8000f48 <RA8876_write_register>

	// 0x19 HSYNC pulse width register
	uint8_t HPW = 20;
 8000d70:	2314      	movs	r3, #20
 8000d72:	76bb      	strb	r3, [r7, #26]
	uint8_t hsync_pulse_width = (HPW / 8) - 1;
 8000d74:	7ebb      	ldrb	r3, [r7, #26]
 8000d76:	08db      	lsrs	r3, r3, #3
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	767b      	strb	r3, [r7, #25]
	RA8876_write_register(0x19, hsync_pulse_width);
 8000d7e:	7e7b      	ldrb	r3, [r7, #25]
 8000d80:	4619      	mov	r1, r3
 8000d82:	2019      	movs	r0, #25
 8000d84:	f000 f8e0 	bl	8000f48 <RA8876_write_register>

	// vertical display height register 1 and 2
	// watch out 0x1B are only 2 bits
	uint16_t height = RA8876_HEIGHT - 1;
 8000d88:	f240 2357 	movw	r3, #599	@ 0x257
 8000d8c:	82fb      	strh	r3, [r7, #22]
	uint8_t low_byte = (uint8_t) (height & 0x00FF);
 8000d8e:	8afb      	ldrh	r3, [r7, #22]
 8000d90:	757b      	strb	r3, [r7, #21]
	uint8_t high_byte = (uint8_t) (height >> 8);
 8000d92:	8afb      	ldrh	r3, [r7, #22]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x1A, low_byte);
 8000d9a:	7d7b      	ldrb	r3, [r7, #21]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	201a      	movs	r0, #26
 8000da0:	f000 f8d2 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x1B, high_byte);
 8000da4:	7d3b      	ldrb	r3, [r7, #20]
 8000da6:	4619      	mov	r1, r3
 8000da8:	201b      	movs	r0, #27
 8000daa:	f000 f8cd 	bl	8000f48 <RA8876_write_register>

	// 0x1C vertical non-display period 0 register leave
	uint8_t VND = 20;
 8000dae:	2314      	movs	r3, #20
 8000db0:	74fb      	strb	r3, [r7, #19]
	uint8_t VSYNC_non_display = VND - 1;
 8000db2:	7cfb      	ldrb	r3, [r7, #19]
 8000db4:	3b01      	subs	r3, #1
 8000db6:	74bb      	strb	r3, [r7, #18]
	RA8876_write_register(0x1C, VSYNC_non_display);
 8000db8:	7cbb      	ldrb	r3, [r7, #18]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	201c      	movs	r0, #28
 8000dbe:	f000 f8c3 	bl	8000f48 <RA8876_write_register>
	// 0x1D vertical non-display period 1 register leave
	RA8876_write_register(0x1D, VSYNC_non_display >> 8);
 8000dc2:	7cbb      	ldrb	r3, [r7, #18]
 8000dc4:	121b      	asrs	r3, r3, #8
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	4619      	mov	r1, r3
 8000dca:	201d      	movs	r0, #29
 8000dcc:	f000 f8bc 	bl	8000f48 <RA8876_write_register>


	// 0x1E vertical VSYNC start position register leave
	uint8_t VST = 12;
 8000dd0:	230c      	movs	r3, #12
 8000dd2:	747b      	strb	r3, [r7, #17]
	uint8_t VSYNC_start_position = VST - 1;
 8000dd4:	7c7b      	ldrb	r3, [r7, #17]
 8000dd6:	3b01      	subs	r3, #1
 8000dd8:	743b      	strb	r3, [r7, #16]
	RA8876_write_register(0x1E, VSYNC_start_position);
 8000dda:	7c3b      	ldrb	r3, [r7, #16]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	201e      	movs	r0, #30
 8000de0:	f000 f8b2 	bl	8000f48 <RA8876_write_register>

	// 0x1F vertical pulse width register leave
	uint8_t VPW = 3;
 8000de4:	2303      	movs	r3, #3
 8000de6:	73fb      	strb	r3, [r7, #15]
	uint8_t VSYNC_pulse_width = VPW - 1;
 8000de8:	7bfb      	ldrb	r3, [r7, #15]
 8000dea:	3b01      	subs	r3, #1
 8000dec:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x1F, VSYNC_pulse_width);
 8000dee:	7bbb      	ldrb	r3, [r7, #14]
 8000df0:	4619      	mov	r1, r3
 8000df2:	201f      	movs	r0, #31
 8000df4:	f000 f8a8 	bl	8000f48 <RA8876_write_register>

	// next up is the canvas configuration
	// 0x50 - 0x53 canvas start address 0 and 1
	RA8876_write_register(0x50, 0x00);
 8000df8:	2100      	movs	r1, #0
 8000dfa:	2050      	movs	r0, #80	@ 0x50
 8000dfc:	f000 f8a4 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x51, 0x00);
 8000e00:	2100      	movs	r1, #0
 8000e02:	2051      	movs	r0, #81	@ 0x51
 8000e04:	f000 f8a0 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x52, 0x00);
 8000e08:	2100      	movs	r1, #0
 8000e0a:	2052      	movs	r0, #82	@ 0x52
 8000e0c:	f000 f89c 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x53, 0x00);
 8000e10:	2100      	movs	r1, #0
 8000e12:	2053      	movs	r0, #83	@ 0x53
 8000e14:	f000 f898 	bl	8000f48 <RA8876_write_register>
	// i'll leave this at 0 (seems fine)

	// 0x54 canvas image width 0 and 1
	// it is in 4pixel resolutions? in 11 bits
	uint16_t canvas_width = RA8876_WIDTH;
 8000e18:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e1c:	81bb      	strh	r3, [r7, #12]

	// this vodoo was the problem
	uint8_t lower_six = (uint8_t) ((canvas_width & 0b0000000000111111) << 2);
 8000e1e:	89bb      	ldrh	r3, [r7, #12]
 8000e20:	b2db      	uxtb	r3, r3
 8000e22:	009b      	lsls	r3, r3, #2
 8000e24:	72fb      	strb	r3, [r7, #11]
	uint8_t higher_five = (uint8_t) ((canvas_width & 0b0000011111000000) >> 6);
 8000e26:	89bb      	ldrh	r3, [r7, #12]
 8000e28:	119b      	asrs	r3, r3, #6
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	f003 031f 	and.w	r3, r3, #31
 8000e30:	72bb      	strb	r3, [r7, #10]

	low_byte = (uint8_t) (canvas_width & 0x00FF);
 8000e32:	89bb      	ldrh	r3, [r7, #12]
 8000e34:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (canvas_width >> 8);
 8000e36:	89bb      	ldrh	r3, [r7, #12]
 8000e38:	0a1b      	lsrs	r3, r3, #8
 8000e3a:	b29b      	uxth	r3, r3
 8000e3c:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x54, low_byte);
 8000e3e:	7d7b      	ldrb	r3, [r7, #21]
 8000e40:	4619      	mov	r1, r3
 8000e42:	2054      	movs	r0, #84	@ 0x54
 8000e44:	f000 f880 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x55, high_byte);
 8000e48:	7d3b      	ldrb	r3, [r7, #20]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	2055      	movs	r0, #85	@ 0x55
 8000e4e:	f000 f87b 	bl	8000f48 <RA8876_write_register>

	// 0x56 0x57 active window upper left corner x leave as 0
	// 0x58 0x59 active window upper left corner y leave as 0

	// 0x5A 0x5B active window width 0 1
	uint16_t window_width = RA8876_WIDTH;
 8000e52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e56:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000e58:	893b      	ldrh	r3, [r7, #8]
 8000e5a:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000e5c:	893b      	ldrh	r3, [r7, #8]
 8000e5e:	0a1b      	lsrs	r3, r3, #8
 8000e60:	b29b      	uxth	r3, r3
 8000e62:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5A, low_byte);
 8000e64:	7d7b      	ldrb	r3, [r7, #21]
 8000e66:	4619      	mov	r1, r3
 8000e68:	205a      	movs	r0, #90	@ 0x5a
 8000e6a:	f000 f86d 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x5B, high_byte);
 8000e6e:	7d3b      	ldrb	r3, [r7, #20]
 8000e70:	4619      	mov	r1, r3
 8000e72:	205b      	movs	r0, #91	@ 0x5b
 8000e74:	f000 f868 	bl	8000f48 <RA8876_write_register>

	// 0x5C 0x5D active window height 0 1
	uint16_t window_height = RA8876_HEIGHT;
 8000e78:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8000e7c:	80fb      	strh	r3, [r7, #6]
	low_byte = (uint8_t) (window_height & 0x00FF);
 8000e7e:	88fb      	ldrh	r3, [r7, #6]
 8000e80:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_height >> 8);
 8000e82:	88fb      	ldrh	r3, [r7, #6]
 8000e84:	0a1b      	lsrs	r3, r3, #8
 8000e86:	b29b      	uxth	r3, r3
 8000e88:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x5C, low_byte);
 8000e8a:	7d7b      	ldrb	r3, [r7, #21]
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	205c      	movs	r0, #92	@ 0x5c
 8000e90:	f000 f85a 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x5D, high_byte);
 8000e94:	7d3b      	ldrb	r3, [r7, #20]
 8000e96:	4619      	mov	r1, r3
 8000e98:	205d      	movs	r0, #93	@ 0x5d
 8000e9a:	f000 f855 	bl	8000f48 <RA8876_write_register>

	// color depth of canvas AND active window
	// 0000 0 0 01 -> 16 Bit
	RA8876_write_register(0x5E, 0x01);
 8000e9e:	2101      	movs	r1, #1
 8000ea0:	205e      	movs	r0, #94	@ 0x5e
 8000ea2:	f000 f851 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x10, 0x04);
 8000ea6:	2104      	movs	r1, #4
 8000ea8:	2010      	movs	r0, #16
 8000eaa:	f000 f84d 	bl	8000f48 <RA8876_write_register>


	// 0x20 - 0x23 main image start address we leave at 0 for now
	RA8876_write_register(0x20, 0x00);
 8000eae:	2100      	movs	r1, #0
 8000eb0:	2020      	movs	r0, #32
 8000eb2:	f000 f849 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x21, 0x00);
 8000eb6:	2100      	movs	r1, #0
 8000eb8:	2021      	movs	r0, #33	@ 0x21
 8000eba:	f000 f845 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x22, 0x00);
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	2022      	movs	r0, #34	@ 0x22
 8000ec2:	f000 f841 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x23, 0x00);
 8000ec6:	2100      	movs	r1, #0
 8000ec8:	2023      	movs	r0, #35	@ 0x23
 8000eca:	f000 f83d 	bl	8000f48 <RA8876_write_register>

	//0x24 main image width 0 and 1
	window_width = RA8876_WIDTH;
 8000ece:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed2:	813b      	strh	r3, [r7, #8]
	low_byte = (uint8_t) (window_width & 0x00FF);
 8000ed4:	893b      	ldrh	r3, [r7, #8]
 8000ed6:	757b      	strb	r3, [r7, #21]
	high_byte = (uint8_t) (window_width >> 8);
 8000ed8:	893b      	ldrh	r3, [r7, #8]
 8000eda:	0a1b      	lsrs	r3, r3, #8
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	753b      	strb	r3, [r7, #20]
	RA8876_write_register(0x24, low_byte);
 8000ee0:	7d7b      	ldrb	r3, [r7, #21]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	2024      	movs	r0, #36	@ 0x24
 8000ee6:	f000 f82f 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x25, high_byte);
 8000eea:	7d3b      	ldrb	r3, [r7, #20]
 8000eec:	4619      	mov	r1, r3
 8000eee:	2025      	movs	r0, #37	@ 0x25
 8000ef0:	f000 f82a 	bl	8000f48 <RA8876_write_register>
}
 8000ef4:	bf00      	nop
 8000ef6:	3720      	adds	r7, #32
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}

08000efc <RA8876_PLL_init>:

void RA8876_PLL_init() {
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
	// copied for the most part from a library from gfcwfzkm
	// but i needed to use different divisors
	// core pll clock speed -> want
	RA8876_write_register(RA8876_PPLLC1, 0x06);
 8000f00:	2106      	movs	r1, #6
 8000f02:	2005      	movs	r0, #5
 8000f04:	f000 f820 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_PPLLC2,
 8000f08:	2127      	movs	r1, #39	@ 0x27
 8000f0a:	2006      	movs	r0, #6
 8000f0c:	f000 f81c 	bl	8000f48 <RA8876_write_register>
			(RA8876_SCAN_FREQ * 8 / RA8876_OSC_FREQ) - 1);
	// dram frequency
	RA8876_write_register(RA8876_MPLLC1, 0x04);
 8000f10:	2104      	movs	r1, #4
 8000f12:	2007      	movs	r0, #7
 8000f14:	f000 f818 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_MPLLC2,
 8000f18:	2127      	movs	r1, #39	@ 0x27
 8000f1a:	2008      	movs	r0, #8
 8000f1c:	f000 f814 	bl	8000f48 <RA8876_write_register>
			(RA8876_DRAM_FREQ * 4 / RA8876_OSC_FREQ) - 1);

	// SPLL
	RA8876_write_register(RA8876_SPLLC1, RA8876_SPLLC1_DIVK_1);
 8000f20:	2104      	movs	r1, #4
 8000f22:	2009      	movs	r0, #9
 8000f24:	f000 f810 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_SPLLC2,
 8000f28:	2127      	movs	r1, #39	@ 0x27
 8000f2a:	200a      	movs	r0, #10
 8000f2c:	f000 f80c 	bl	8000f48 <RA8876_write_register>
			(RA8876_CORE_FREQUENCY * 4 / RA8876_OSC_FREQ) - 1);

	HAL_Delay(2);
 8000f30:	2002      	movs	r0, #2
 8000f32:	f002 f88d 	bl	8003050 <HAL_Delay>
	RA8876_write_register(RA8876_CCR, 0x80);
 8000f36:	2180      	movs	r1, #128	@ 0x80
 8000f38:	2001      	movs	r0, #1
 8000f3a:	f000 f805 	bl	8000f48 <RA8876_write_register>
	HAL_Delay(5);
 8000f3e:	2005      	movs	r0, #5
 8000f40:	f002 f886 	bl	8003050 <HAL_Delay>

}
 8000f44:	bf00      	nop
 8000f46:	bd80      	pop	{r7, pc}

08000f48 <RA8876_write_register>:

void RA8876_write_register(uint8_t register_address, uint8_t data) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	460a      	mov	r2, r1
 8000f52:	71fb      	strb	r3, [r7, #7]
 8000f54:	4613      	mov	r3, r2
 8000f56:	71bb      	strb	r3, [r7, #6]
	// write data to a register
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8000f58:	2200      	movs	r2, #0
 8000f5a:	2140      	movs	r1, #64	@ 0x40
 8000f5c:	480a      	ldr	r0, [pc, #40]	@ (8000f88 <RA8876_write_register+0x40>)
 8000f5e:	f002 fb19 	bl	8003594 <HAL_GPIO_WritePin>
	RA8876_write(RA8876_COMMAND_WRITE, register_address);
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	4619      	mov	r1, r3
 8000f66:	2000      	movs	r0, #0
 8000f68:	f7ff fe64 	bl	8000c34 <RA8876_write>
	RA8876_write(RA8876_DATA_WRITE, data);
 8000f6c:	79bb      	ldrb	r3, [r7, #6]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	2080      	movs	r0, #128	@ 0x80
 8000f72:	f7ff fe5f 	bl	8000c34 <RA8876_write>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2140      	movs	r1, #64	@ 0x40
 8000f7a:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <RA8876_write_register+0x40>)
 8000f7c:	f002 fb0a 	bl	8003594 <HAL_GPIO_WritePin>
}
 8000f80:	bf00      	nop
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40021000 	.word	0x40021000

08000f8c <RA8876_read_register>:
	HAL_SPI_Receive(&hspi5, &status, 1, 10);
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
	return (status);
}

uint8_t RA8876_read_register(uint8_t register_address) {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b088      	sub	sp, #32
 8000f90:	af02      	add	r7, sp, #8
 8000f92:	4603      	mov	r3, r0
 8000f94:	71fb      	strb	r3, [r7, #7]
	uint8_t tx_buf[2];
	uint8_t rx_buf[2] = { 0, 0 };
 8000f96:	2300      	movs	r3, #0
 8000f98:	823b      	strh	r3, [r7, #16]

	uint8_t buf[2] = { RA8876_COMMAND_WRITE, register_address };
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	733b      	strb	r3, [r7, #12]
 8000f9e:	79fb      	ldrb	r3, [r7, #7]
 8000fa0:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2140      	movs	r1, #64	@ 0x40
 8000fa6:	4817      	ldr	r0, [pc, #92]	@ (8001004 <RA8876_read_register+0x78>)
 8000fa8:	f002 faf4 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 8000fac:	f107 010c 	add.w	r1, r7, #12
 8000fb0:	230a      	movs	r3, #10
 8000fb2:	2202      	movs	r2, #2
 8000fb4:	4814      	ldr	r0, [pc, #80]	@ (8001008 <RA8876_read_register+0x7c>)
 8000fb6:	f003 fd12 	bl	80049de <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8000fba:	2201      	movs	r2, #1
 8000fbc:	2140      	movs	r1, #64	@ 0x40
 8000fbe:	4811      	ldr	r0, [pc, #68]	@ (8001004 <RA8876_read_register+0x78>)
 8000fc0:	f002 fae8 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8000fc4:	2001      	movs	r0, #1
 8000fc6:	f002 f843 	bl	8003050 <HAL_Delay>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2140      	movs	r1, #64	@ 0x40
 8000fce:	480d      	ldr	r0, [pc, #52]	@ (8001004 <RA8876_read_register+0x78>)
 8000fd0:	f002 fae0 	bl	8003594 <HAL_GPIO_WritePin>
	tx_buf[0] = 0xC0;
 8000fd4:	23c0      	movs	r3, #192	@ 0xc0
 8000fd6:	753b      	strb	r3, [r7, #20]
	tx_buf[1] = 0x00;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	757b      	strb	r3, [r7, #21]

	HAL_SPI_TransmitReceive(&hspi5, tx_buf, rx_buf, 2, 10);
 8000fdc:	f107 0210 	add.w	r2, r7, #16
 8000fe0:	f107 0114 	add.w	r1, r7, #20
 8000fe4:	230a      	movs	r3, #10
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2302      	movs	r3, #2
 8000fea:	4807      	ldr	r0, [pc, #28]	@ (8001008 <RA8876_read_register+0x7c>)
 8000fec:	f003 fe3b 	bl	8004c66 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	2140      	movs	r1, #64	@ 0x40
 8000ff4:	4803      	ldr	r0, [pc, #12]	@ (8001004 <RA8876_read_register+0x78>)
 8000ff6:	f002 facd 	bl	8003594 <HAL_GPIO_WritePin>

	return rx_buf[1];
 8000ffa:	7c7b      	ldrb	r3, [r7, #17]
}		
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3718      	adds	r7, #24
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40021000 	.word	0x40021000
 8001008:	2000814c 	.word	0x2000814c

0800100c <RA8876_set_mode>:

void RA8876_set_mode(enum RA8876_dispMode text_mode) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	4603      	mov	r3, r0
 8001014:	71fb      	strb	r3, [r7, #7]
	// Activate Text Mode
	uint8_t reg_temp;
	reg_temp = RA8876_read_register(RA8876_ICR);
 8001016:	2003      	movs	r0, #3
 8001018:	f7ff ffb8 	bl	8000f8c <RA8876_read_register>
 800101c:	4603      	mov	r3, r0
 800101e:	73fb      	strb	r3, [r7, #15]
	if (text_mode) {
 8001020:	79fb      	ldrb	r3, [r7, #7]
 8001022:	2b00      	cmp	r3, #0
 8001024:	d004      	beq.n	8001030 <RA8876_set_mode+0x24>
		reg_temp |= RA8876_ICR_TEXT_MODE_EN;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	73fb      	strb	r3, [r7, #15]
 800102e:	e003      	b.n	8001038 <RA8876_set_mode+0x2c>
	} else {
		reg_temp &= ~RA8876_ICR_TEXT_MODE_EN;
 8001030:	7bfb      	ldrb	r3, [r7, #15]
 8001032:	f023 0304 	bic.w	r3, r3, #4
 8001036:	73fb      	strb	r3, [r7, #15]
	}

	RA8876_write_register(RA8876_ICR, reg_temp);
 8001038:	7bfb      	ldrb	r3, [r7, #15]
 800103a:	4619      	mov	r1, r3
 800103c:	2003      	movs	r0, #3
 800103e:	f7ff ff83 	bl	8000f48 <RA8876_write_register>
	_text_mode = text_mode;
 8001042:	4a03      	ldr	r2, [pc, #12]	@ (8001050 <RA8876_set_mode+0x44>)
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	7013      	strb	r3, [r2, #0]
}
 8001048:	bf00      	nop
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000089 	.word	0x20000089

08001054 <RA8876_display_on>:


void RA8876_display_on() {
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
	uint8_t content = RA8876_read_register(0x12);
 800105a:	2012      	movs	r0, #18
 800105c:	f7ff ff96 	bl	8000f8c <RA8876_read_register>
 8001060:	4603      	mov	r3, r0
 8001062:	71fb      	strb	r3, [r7, #7]
	content |= 0x40;
 8001064:	79fb      	ldrb	r3, [r7, #7]
 8001066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800106a:	71fb      	strb	r3, [r7, #7]
	RA8876_write_register(0x12, content);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	4619      	mov	r1, r3
 8001070:	2012      	movs	r0, #18
 8001072:	f7ff ff69 	bl	8000f48 <RA8876_write_register>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <RA8876_set_point_1_and_2>:
void RA8876_color_bar_test_off() {
	RA8876_display_on();
}

void RA8876_set_point_1_and_2(uint16_t x_start, uint16_t y_start,
		uint16_t x_end, uint16_t y_end) {
 800107e:	b590      	push	{r4, r7, lr}
 8001080:	b085      	sub	sp, #20
 8001082:	af00      	add	r7, sp, #0
 8001084:	4604      	mov	r4, r0
 8001086:	4608      	mov	r0, r1
 8001088:	4611      	mov	r1, r2
 800108a:	461a      	mov	r2, r3
 800108c:	4623      	mov	r3, r4
 800108e:	80fb      	strh	r3, [r7, #6]
 8001090:	4603      	mov	r3, r0
 8001092:	80bb      	strh	r3, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	807b      	strh	r3, [r7, #2]
 8001098:	4613      	mov	r3, r2
 800109a:	803b      	strh	r3, [r7, #0]
	// set the points of Line Square Triangle
	// for triangle you also need to set point 3
	// 12 Bit in total
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 800109c:	88fb      	ldrh	r3, [r7, #6]
 800109e:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 80010a0:	88fb      	ldrh	r3, [r7, #6]
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHSR0, low_byte);
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	4619      	mov	r1, r3
 80010ac:	2068      	movs	r0, #104	@ 0x68
 80010ae:	f7ff ff4b 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHSR1, high_byte);
 80010b2:	7bbb      	ldrb	r3, [r7, #14]
 80010b4:	4619      	mov	r1, r3
 80010b6:	2069      	movs	r0, #105	@ 0x69
 80010b8:	f7ff ff46 	bl	8000f48 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 80010bc:	88bb      	ldrh	r3, [r7, #4]
 80010be:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 80010c0:	88bb      	ldrh	r3, [r7, #4]
 80010c2:	0a1b      	lsrs	r3, r3, #8
 80010c4:	b29b      	uxth	r3, r3
 80010c6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVSR0, low_byte);
 80010c8:	7bfb      	ldrb	r3, [r7, #15]
 80010ca:	4619      	mov	r1, r3
 80010cc:	206a      	movs	r0, #106	@ 0x6a
 80010ce:	f7ff ff3b 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVSR1, high_byte);
 80010d2:	7bbb      	ldrb	r3, [r7, #14]
 80010d4:	4619      	mov	r1, r3
 80010d6:	206b      	movs	r0, #107	@ 0x6b
 80010d8:	f7ff ff36 	bl	8000f48 <RA8876_write_register>
	// end point
	low_byte = (uint8_t) (x_end & 0x00FF);
 80010dc:	887b      	ldrh	r3, [r7, #2]
 80010de:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (x_end >> 8);
 80010e0:	887b      	ldrh	r3, [r7, #2]
 80010e2:	0a1b      	lsrs	r3, r3, #8
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLHER0, low_byte);
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	4619      	mov	r1, r3
 80010ec:	206c      	movs	r0, #108	@ 0x6c
 80010ee:	f7ff ff2b 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_DLHER1, high_byte);
 80010f2:	7bbb      	ldrb	r3, [r7, #14]
 80010f4:	4619      	mov	r1, r3
 80010f6:	206d      	movs	r0, #109	@ 0x6d
 80010f8:	f7ff ff26 	bl	8000f48 <RA8876_write_register>
	low_byte = (uint8_t) (y_end & 0x00FF);
 80010fc:	883b      	ldrh	r3, [r7, #0]
 80010fe:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_end >> 8);
 8001100:	883b      	ldrh	r3, [r7, #0]
 8001102:	0a1b      	lsrs	r3, r3, #8
 8001104:	b29b      	uxth	r3, r3
 8001106:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(RA8876_DLVER0, low_byte);
 8001108:	7bfb      	ldrb	r3, [r7, #15]
 800110a:	4619      	mov	r1, r3
 800110c:	206e      	movs	r0, #110	@ 0x6e
 800110e:	f7ff ff1b 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_DLVER1, high_byte);
 8001112:	7bbb      	ldrb	r3, [r7, #14]
 8001114:	4619      	mov	r1, r3
 8001116:	206f      	movs	r0, #111	@ 0x6f
 8001118:	f7ff ff16 	bl	8000f48 <RA8876_write_register>
}
 800111c:	bf00      	nop
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	bd90      	pop	{r4, r7, pc}

08001124 <RA8876_clear_screen>:
void RA8876_clear_screen() {
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af02      	add	r7, sp, #8
	RA8876_draw_rectangle(0, 0, RA8876_WIDTH, RA8876_HEIGHT,
 800112a:	2301      	movs	r3, #1
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	f642 0341 	movw	r3, #10305	@ 0x2841
 8001132:	9300      	str	r3, [sp, #0]
 8001134:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8001138:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800113c:	2100      	movs	r1, #0
 800113e:	2000      	movs	r0, #0
 8001140:	f000 f91e 	bl	8001380 <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
	...

0800114c <RA8876_draw_circle>:
void RA8876_draw_circle(uint16_t x_start, uint16_t y_start,
		uint16_t major_radius, uint16_t color, uint8_t filled) {
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	4604      	mov	r4, r0
 8001154:	4608      	mov	r0, r1
 8001156:	4611      	mov	r1, r2
 8001158:	461a      	mov	r2, r3
 800115a:	4623      	mov	r3, r4
 800115c:	80fb      	strh	r3, [r7, #6]
 800115e:	4603      	mov	r3, r0
 8001160:	80bb      	strh	r3, [r7, #4]
 8001162:	460b      	mov	r3, r1
 8001164:	807b      	strh	r3, [r7, #2]
 8001166:	4613      	mov	r3, r2
 8001168:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 800116a:	4b30      	ldr	r3, [pc, #192]	@ (800122c <RA8876_draw_circle+0xe0>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d002      	beq.n	8001178 <RA8876_draw_circle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 8001172:	2000      	movs	r0, #0
 8001174:	f7ff ff4a 	bl	800100c <RA8876_set_mode>

	// 0x7B 0x7C 0x7D 0x7E set the center of the circle
	uint8_t low_byte = (uint8_t) (x_start & 0x00FF);
 8001178:	88fb      	ldrh	r3, [r7, #6]
 800117a:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_start >> 8);
 800117c:	88fb      	ldrh	r3, [r7, #6]
 800117e:	0a1b      	lsrs	r3, r3, #8
 8001180:	b29b      	uxth	r3, r3
 8001182:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7B, low_byte);
 8001184:	7bfb      	ldrb	r3, [r7, #15]
 8001186:	4619      	mov	r1, r3
 8001188:	207b      	movs	r0, #123	@ 0x7b
 800118a:	f7ff fedd 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x7C, high_byte);
 800118e:	7bbb      	ldrb	r3, [r7, #14]
 8001190:	4619      	mov	r1, r3
 8001192:	207c      	movs	r0, #124	@ 0x7c
 8001194:	f7ff fed8 	bl	8000f48 <RA8876_write_register>
	low_byte = (uint8_t) (y_start & 0x00FF);
 8001198:	88bb      	ldrh	r3, [r7, #4]
 800119a:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_start >> 8);
 800119c:	88bb      	ldrh	r3, [r7, #4]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	b29b      	uxth	r3, r3
 80011a2:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x7D, low_byte);
 80011a4:	7bfb      	ldrb	r3, [r7, #15]
 80011a6:	4619      	mov	r1, r3
 80011a8:	207d      	movs	r0, #125	@ 0x7d
 80011aa:	f7ff fecd 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x7E, high_byte);
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	4619      	mov	r1, r3
 80011b2:	207e      	movs	r0, #126	@ 0x7e
 80011b4:	f7ff fec8 	bl	8000f48 <RA8876_write_register>

	// 0x77 0x78 0x79 0x7A set major and minor radius
	RA8876_write_register(0x77, major_radius);
 80011b8:	887b      	ldrh	r3, [r7, #2]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	4619      	mov	r1, r3
 80011be:	2077      	movs	r0, #119	@ 0x77
 80011c0:	f7ff fec2 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x78, major_radius >> 8);
 80011c4:	887b      	ldrh	r3, [r7, #2]
 80011c6:	0a1b      	lsrs	r3, r3, #8
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	b2db      	uxtb	r3, r3
 80011cc:	4619      	mov	r1, r3
 80011ce:	2078      	movs	r0, #120	@ 0x78
 80011d0:	f7ff feba 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x79, major_radius);
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	4619      	mov	r1, r3
 80011da:	2079      	movs	r0, #121	@ 0x79
 80011dc:	f7ff feb4 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x7A, major_radius >> 8);
 80011e0:	887b      	ldrh	r3, [r7, #2]
 80011e2:	0a1b      	lsrs	r3, r3, #8
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	4619      	mov	r1, r3
 80011ea:	207a      	movs	r0, #122	@ 0x7a
 80011ec:	f7ff feac 	bl	8000f48 <RA8876_write_register>

	RA8876_set_foreground_color(color);
 80011f0:	883b      	ldrh	r3, [r7, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f000 f900 	bl	80013f8 <RA8876_set_foreground_color>
	// draw 0x76
	// bit5= 0 bit4= 0 bit6 is fill bit7 is start!
	// 11 00 0000 = 0xB0 or 0x80 for not fill
	if (filled) {
 80011f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d004      	beq.n	800120a <RA8876_draw_circle+0xbe>
		RA8876_write_register(0x76, 0xC0);
 8001200:	21c0      	movs	r1, #192	@ 0xc0
 8001202:	2076      	movs	r0, #118	@ 0x76
 8001204:	f7ff fea0 	bl	8000f48 <RA8876_write_register>
 8001208:	e003      	b.n	8001212 <RA8876_draw_circle+0xc6>
	} else {
		RA8876_write_register(0x76, 0x80);
 800120a:	2180      	movs	r1, #128	@ 0x80
 800120c:	2076      	movs	r0, #118	@ 0x76
 800120e:	f7ff fe9b 	bl	8000f48 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 8001212:	bf00      	nop
 8001214:	2076      	movs	r0, #118	@ 0x76
 8001216:	f7ff feb9 	bl	8000f8c <RA8876_read_register>
 800121a:	4603      	mov	r3, r0
 800121c:	b25b      	sxtb	r3, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	dbf8      	blt.n	8001214 <RA8876_draw_circle+0xc8>
	}
}
 8001222:	bf00      	nop
 8001224:	bf00      	nop
 8001226:	3714      	adds	r7, #20
 8001228:	46bd      	mov	sp, r7
 800122a:	bd90      	pop	{r4, r7, pc}
 800122c:	20000089 	.word	0x20000089

08001230 <RA8876_draw_diamond>:
void RA8876_draw_diamond(uint16_t x_center, uint16_t y_center, uint16_t height,
		uint16_t width, uint16_t color, uint16_t filled) {
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b089      	sub	sp, #36	@ 0x24
 8001234:	af04      	add	r7, sp, #16
 8001236:	4604      	mov	r4, r0
 8001238:	4608      	mov	r0, r1
 800123a:	4611      	mov	r1, r2
 800123c:	461a      	mov	r2, r3
 800123e:	4623      	mov	r3, r4
 8001240:	80fb      	strh	r3, [r7, #6]
 8001242:	4603      	mov	r3, r0
 8001244:	80bb      	strh	r3, [r7, #4]
 8001246:	460b      	mov	r3, r1
 8001248:	807b      	strh	r3, [r7, #2]
 800124a:	4613      	mov	r3, r2
 800124c:	803b      	strh	r3, [r7, #0]
	// build a diamond made up of two triangles
	// height is the complete height, same with width
	uint16_t y_1 = y_center - (height / 2);
 800124e:	887b      	ldrh	r3, [r7, #2]
 8001250:	085b      	lsrs	r3, r3, #1
 8001252:	b29b      	uxth	r3, r3
 8001254:	88ba      	ldrh	r2, [r7, #4]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	81fb      	strh	r3, [r7, #14]
	uint16_t y_2 = y_center + (height / 2);
 800125a:	887b      	ldrh	r3, [r7, #2]
 800125c:	085b      	lsrs	r3, r3, #1
 800125e:	b29a      	uxth	r2, r3
 8001260:	88bb      	ldrh	r3, [r7, #4]
 8001262:	4413      	add	r3, r2
 8001264:	81bb      	strh	r3, [r7, #12]
	uint16_t x_2 = x_center - (width / 2);
 8001266:	883b      	ldrh	r3, [r7, #0]
 8001268:	085b      	lsrs	r3, r3, #1
 800126a:	b29b      	uxth	r3, r3
 800126c:	88fa      	ldrh	r2, [r7, #6]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	817b      	strh	r3, [r7, #10]
	uint16_t x_3 = x_center + (width / 2);
 8001272:	883b      	ldrh	r3, [r7, #0]
 8001274:	085b      	lsrs	r3, r3, #1
 8001276:	b29a      	uxth	r2, r3
 8001278:	88fb      	ldrh	r3, [r7, #6]
 800127a:	4413      	add	r3, r2
 800127c:	813b      	strh	r3, [r7, #8]
	// upper triangle
	RA8876_draw_triangle(x_center, y_1, x_2, y_center, x_3, y_center, color,
 800127e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001280:	b2db      	uxtb	r3, r3
 8001282:	88bc      	ldrh	r4, [r7, #4]
 8001284:	897a      	ldrh	r2, [r7, #10]
 8001286:	89f9      	ldrh	r1, [r7, #14]
 8001288:	88f8      	ldrh	r0, [r7, #6]
 800128a:	9303      	str	r3, [sp, #12]
 800128c:	8c3b      	ldrh	r3, [r7, #32]
 800128e:	9302      	str	r3, [sp, #8]
 8001290:	88bb      	ldrh	r3, [r7, #4]
 8001292:	9301      	str	r3, [sp, #4]
 8001294:	893b      	ldrh	r3, [r7, #8]
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	4623      	mov	r3, r4
 800129a:	f000 f815 	bl	80012c8 <RA8876_draw_triangle>
			filled);
	RA8876_draw_triangle(x_2, y_center, x_center, y_2, x_3, y_center, color,
 800129e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80012a0:	b2db      	uxtb	r3, r3
 80012a2:	89bc      	ldrh	r4, [r7, #12]
 80012a4:	88fa      	ldrh	r2, [r7, #6]
 80012a6:	88b9      	ldrh	r1, [r7, #4]
 80012a8:	8978      	ldrh	r0, [r7, #10]
 80012aa:	9303      	str	r3, [sp, #12]
 80012ac:	8c3b      	ldrh	r3, [r7, #32]
 80012ae:	9302      	str	r3, [sp, #8]
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	893b      	ldrh	r3, [r7, #8]
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	4623      	mov	r3, r4
 80012ba:	f000 f805 	bl	80012c8 <RA8876_draw_triangle>
			filled);
}
 80012be:	bf00      	nop
 80012c0:	3714      	adds	r7, #20
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd90      	pop	{r4, r7, pc}
	...

080012c8 <RA8876_draw_triangle>:

void RA8876_draw_triangle(uint16_t x_1, uint16_t y_1, uint16_t x_2,
		uint16_t y_2, uint16_t x_3, uint16_t y_3, uint16_t color,
		uint8_t filled) {
 80012c8:	b590      	push	{r4, r7, lr}
 80012ca:	b085      	sub	sp, #20
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4604      	mov	r4, r0
 80012d0:	4608      	mov	r0, r1
 80012d2:	4611      	mov	r1, r2
 80012d4:	461a      	mov	r2, r3
 80012d6:	4623      	mov	r3, r4
 80012d8:	80fb      	strh	r3, [r7, #6]
 80012da:	4603      	mov	r3, r0
 80012dc:	80bb      	strh	r3, [r7, #4]
 80012de:	460b      	mov	r3, r1
 80012e0:	807b      	strh	r3, [r7, #2]
 80012e2:	4613      	mov	r3, r2
 80012e4:	803b      	strh	r3, [r7, #0]
	if (_text_mode)
 80012e6:	4b25      	ldr	r3, [pc, #148]	@ (800137c <RA8876_draw_triangle+0xb4>)
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d002      	beq.n	80012f4 <RA8876_draw_triangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 80012ee:	2000      	movs	r0, #0
 80012f0:	f7ff fe8c 	bl	800100c <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_1, y_1, x_2, y_2);
 80012f4:	883b      	ldrh	r3, [r7, #0]
 80012f6:	887a      	ldrh	r2, [r7, #2]
 80012f8:	88b9      	ldrh	r1, [r7, #4]
 80012fa:	88f8      	ldrh	r0, [r7, #6]
 80012fc:	f7ff febf 	bl	800107e <RA8876_set_point_1_and_2>
	// 0x70 0x71 0x72 0x73 point 3 of triangle
	uint8_t low_byte = (uint8_t) (x_3 & 0x00FF);
 8001300:	8c3b      	ldrh	r3, [r7, #32]
 8001302:	73fb      	strb	r3, [r7, #15]
	uint8_t high_byte = (uint8_t) (x_3 >> 8);
 8001304:	8c3b      	ldrh	r3, [r7, #32]
 8001306:	0a1b      	lsrs	r3, r3, #8
 8001308:	b29b      	uxth	r3, r3
 800130a:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x70, low_byte);
 800130c:	7bfb      	ldrb	r3, [r7, #15]
 800130e:	4619      	mov	r1, r3
 8001310:	2070      	movs	r0, #112	@ 0x70
 8001312:	f7ff fe19 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x71, high_byte);
 8001316:	7bbb      	ldrb	r3, [r7, #14]
 8001318:	4619      	mov	r1, r3
 800131a:	2071      	movs	r0, #113	@ 0x71
 800131c:	f7ff fe14 	bl	8000f48 <RA8876_write_register>
	low_byte = (uint8_t) (y_3 & 0x00FF);
 8001320:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001322:	73fb      	strb	r3, [r7, #15]
	high_byte = (uint8_t) (y_3 >> 8);
 8001324:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001326:	0a1b      	lsrs	r3, r3, #8
 8001328:	b29b      	uxth	r3, r3
 800132a:	73bb      	strb	r3, [r7, #14]
	RA8876_write_register(0x72, low_byte);
 800132c:	7bfb      	ldrb	r3, [r7, #15]
 800132e:	4619      	mov	r1, r3
 8001330:	2072      	movs	r0, #114	@ 0x72
 8001332:	f7ff fe09 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0x73, high_byte);
 8001336:	7bbb      	ldrb	r3, [r7, #14]
 8001338:	4619      	mov	r1, r3
 800133a:	2073      	movs	r0, #115	@ 0x73
 800133c:	f7ff fe04 	bl	8000f48 <RA8876_write_register>
	RA8876_set_foreground_color(color);
 8001340:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001342:	4618      	mov	r0, r3
 8001344:	f000 f858 	bl	80013f8 <RA8876_set_foreground_color>

	// on triangle fill is Bit 5
	// 1 0 1 000 10
	if (filled) {
 8001348:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800134c:	2b00      	cmp	r3, #0
 800134e:	d004      	beq.n	800135a <RA8876_draw_triangle+0x92>
		RA8876_write_register(0x67, 0xA2);
 8001350:	21a2      	movs	r1, #162	@ 0xa2
 8001352:	2067      	movs	r0, #103	@ 0x67
 8001354:	f7ff fdf8 	bl	8000f48 <RA8876_write_register>
 8001358:	e003      	b.n	8001362 <RA8876_draw_triangle+0x9a>
	} else {
		RA8876_write_register(0x67, 0x82);
 800135a:	2182      	movs	r1, #130	@ 0x82
 800135c:	2067      	movs	r0, #103	@ 0x67
 800135e:	f7ff fdf3 	bl	8000f48 <RA8876_write_register>

	}
	while (RA8876_read_register(0x67) & 0x80) {
 8001362:	bf00      	nop
 8001364:	2067      	movs	r0, #103	@ 0x67
 8001366:	f7ff fe11 	bl	8000f8c <RA8876_read_register>
 800136a:	4603      	mov	r3, r0
 800136c:	b25b      	sxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	dbf8      	blt.n	8001364 <RA8876_draw_triangle+0x9c>
	}
}
 8001372:	bf00      	nop
 8001374:	bf00      	nop
 8001376:	3714      	adds	r7, #20
 8001378:	46bd      	mov	sp, r7
 800137a:	bd90      	pop	{r4, r7, pc}
 800137c:	20000089 	.word	0x20000089

08001380 <RA8876_draw_rectangle>:
void RA8876_draw_rectangle(uint16_t x_start, uint16_t y_start, uint16_t x_end,
		uint16_t y_end,
		uint16_t color, uint8_t filled) {
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	4604      	mov	r4, r0
 8001388:	4608      	mov	r0, r1
 800138a:	4611      	mov	r1, r2
 800138c:	461a      	mov	r2, r3
 800138e:	4623      	mov	r3, r4
 8001390:	80fb      	strh	r3, [r7, #6]
 8001392:	4603      	mov	r3, r0
 8001394:	80bb      	strh	r3, [r7, #4]
 8001396:	460b      	mov	r3, r1
 8001398:	807b      	strh	r3, [r7, #2]
 800139a:	4613      	mov	r3, r2
 800139c:	803b      	strh	r3, [r7, #0]

	if (_text_mode)
 800139e:	4b15      	ldr	r3, [pc, #84]	@ (80013f4 <RA8876_draw_rectangle+0x74>)
 80013a0:	781b      	ldrb	r3, [r3, #0]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d002      	beq.n	80013ac <RA8876_draw_rectangle+0x2c>
		RA8876_set_mode(GRAPHMODE);
 80013a6:	2000      	movs	r0, #0
 80013a8:	f7ff fe30 	bl	800100c <RA8876_set_mode>

	RA8876_set_point_1_and_2(x_start, y_start, x_end, y_end);
 80013ac:	883b      	ldrh	r3, [r7, #0]
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	88b9      	ldrh	r1, [r7, #4]
 80013b2:	88f8      	ldrh	r0, [r7, #6]
 80013b4:	f7ff fe63 	bl	800107e <RA8876_set_point_1_and_2>
	RA8876_set_foreground_color(color);
 80013b8:	8b3b      	ldrh	r3, [r7, #24]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f000 f81c 	bl	80013f8 <RA8876_set_foreground_color>

	// draw 0x76
	// bit5= 1 bit4= 0 bit6 is fill bit7 is start!
	// 11 10 0000 = 0xE0 or 0xA0 for not fill
	if (filled) {
 80013c0:	7f3b      	ldrb	r3, [r7, #28]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d004      	beq.n	80013d0 <RA8876_draw_rectangle+0x50>
	RA8876_write_register(0x76, 0xE0);
 80013c6:	21e0      	movs	r1, #224	@ 0xe0
 80013c8:	2076      	movs	r0, #118	@ 0x76
 80013ca:	f7ff fdbd 	bl	8000f48 <RA8876_write_register>
 80013ce:	e003      	b.n	80013d8 <RA8876_draw_rectangle+0x58>
	} else {
		RA8876_write_register(0x76, 0xA0);
 80013d0:	21a0      	movs	r1, #160	@ 0xa0
 80013d2:	2076      	movs	r0, #118	@ 0x76
 80013d4:	f7ff fdb8 	bl	8000f48 <RA8876_write_register>

	}
	// Wait until drawing is done
	while (RA8876_read_register(0x76) & 0x80) {
 80013d8:	bf00      	nop
 80013da:	2076      	movs	r0, #118	@ 0x76
 80013dc:	f7ff fdd6 	bl	8000f8c <RA8876_read_register>
 80013e0:	4603      	mov	r3, r0
 80013e2:	b25b      	sxtb	r3, r3
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	dbf8      	blt.n	80013da <RA8876_draw_rectangle+0x5a>
	}
}
 80013e8:	bf00      	nop
 80013ea:	bf00      	nop
 80013ec:	370c      	adds	r7, #12
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd90      	pop	{r4, r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000089 	.word	0x20000089

080013f8 <RA8876_set_foreground_color>:
	uint32_t color = (uint32_t) alpha << 24 | (uint32_t) red << 16
			| (uint32_t) green << 8 | (uint32_t) blue;
	return (color);
}

void RA8876_set_foreground_color(uint16_t color) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	4603      	mov	r3, r0
 8001400:	80fb      	strh	r3, [r7, #6]
	// set foreground color, we are 16 Bit colores
	// Red:   5 bits (bits 15-11)
	// Green: 6 bits (bits 10-5)
	// Blue:  5 bits (bits 4-0)
	uint8_t red = (uint8_t) ((color >> 11) & 0x1F) << 3;
 8001402:	88fb      	ldrh	r3, [r7, #6]
 8001404:	0adb      	lsrs	r3, r3, #11
 8001406:	b29b      	uxth	r3, r3
 8001408:	b2db      	uxtb	r3, r3
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	73fb      	strb	r3, [r7, #15]
	uint8_t green = (uint8_t) ((color >> 5) & 0x3F) << 2;
 800140e:	88fb      	ldrh	r3, [r7, #6]
 8001410:	095b      	lsrs	r3, r3, #5
 8001412:	b29b      	uxth	r3, r3
 8001414:	b2db      	uxtb	r3, r3
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	73bb      	strb	r3, [r7, #14]
	uint8_t blue = (uint8_t) (color & 0x1F) << 3;
 800141a:	88fb      	ldrh	r3, [r7, #6]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	00db      	lsls	r3, r3, #3
 8001420:	737b      	strb	r3, [r7, #13]

	RA8876_write_register(RA8876_FGCR, red);
 8001422:	7bfb      	ldrb	r3, [r7, #15]
 8001424:	4619      	mov	r1, r3
 8001426:	20d2      	movs	r0, #210	@ 0xd2
 8001428:	f7ff fd8e 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCG, green);
 800142c:	7bbb      	ldrb	r3, [r7, #14]
 800142e:	4619      	mov	r1, r3
 8001430:	20d3      	movs	r0, #211	@ 0xd3
 8001432:	f7ff fd89 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(RA8876_FGCB, blue);
 8001436:	7b7b      	ldrb	r3, [r7, #13]
 8001438:	4619      	mov	r1, r3
 800143a:	20d4      	movs	r0, #212	@ 0xd4
 800143c:	f7ff fd84 	bl	8000f48 <RA8876_write_register>
}
 8001440:	bf00      	nop
 8001442:	3710      	adds	r7, #16
 8001444:	46bd      	mov	sp, r7
 8001446:	bd80      	pop	{r7, pc}

08001448 <RA8876_draw_image_BTE>:
void RA8876_draw_mario(int x, int y) {
	RA8876_draw_image_BTE(x, y, 16, 16, mario_16x16);
}
void RA8876_draw_image_BTE(int16_t x, int16_t y, uint16_t width,
		uint16_t height,
		const uint16_t *imageData) {
 8001448:	b590      	push	{r4, r7, lr}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	4604      	mov	r4, r0
 8001450:	4608      	mov	r0, r1
 8001452:	4611      	mov	r1, r2
 8001454:	461a      	mov	r2, r3
 8001456:	4623      	mov	r3, r4
 8001458:	80fb      	strh	r3, [r7, #6]
 800145a:	4603      	mov	r3, r0
 800145c:	80bb      	strh	r3, [r7, #4]
 800145e:	460b      	mov	r3, r1
 8001460:	807b      	strh	r3, [r7, #2]
 8001462:	4613      	mov	r3, r2
 8001464:	803b      	strh	r3, [r7, #0]
//	RA8876_write_register(0x9E, 0x00);
//	RA8876_write_register(0x9F, 0x00);
//	RA8876_write_register(0xA0, 0x00);

	// A1 A2 set image Width
	RA8876_write_register(0xA1, (uint8_t) (RA8876_WIDTH & 0xFF));
 8001466:	2100      	movs	r1, #0
 8001468:	20a1      	movs	r0, #161	@ 0xa1
 800146a:	f7ff fd6d 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA2, (uint8_t) (RA8876_WIDTH >> 8));
 800146e:	2104      	movs	r1, #4
 8001470:	20a2      	movs	r0, #162	@ 0xa2
 8001472:	f7ff fd69 	bl	8000f48 <RA8876_write_register>

	// A3 A4 is X pos A5 A6 is Y Source1
	RA8876_write_register(0xA3, (uint8_t) (x & 0xFF));
 8001476:	88fb      	ldrh	r3, [r7, #6]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	4619      	mov	r1, r3
 800147c:	20a3      	movs	r0, #163	@ 0xa3
 800147e:	f7ff fd63 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA4, (uint8_t) (x >> 8));
 8001482:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001486:	121b      	asrs	r3, r3, #8
 8001488:	b21b      	sxth	r3, r3
 800148a:	b2db      	uxtb	r3, r3
 800148c:	4619      	mov	r1, r3
 800148e:	20a4      	movs	r0, #164	@ 0xa4
 8001490:	f7ff fd5a 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA5, (uint8_t) (y & 0xFF));
 8001494:	88bb      	ldrh	r3, [r7, #4]
 8001496:	b2db      	uxtb	r3, r3
 8001498:	4619      	mov	r1, r3
 800149a:	20a5      	movs	r0, #165	@ 0xa5
 800149c:	f7ff fd54 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA6, (uint8_t) (y >> 8));
 80014a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014a4:	121b      	asrs	r3, r3, #8
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	4619      	mov	r1, r3
 80014ac:	20a6      	movs	r0, #166	@ 0xa6
 80014ae:	f7ff fd4b 	bl	8000f48 <RA8876_write_register>

	// A7 A8 A9 AA is destination memory address
	RA8876_write_register(0xA7, 0x00);
 80014b2:	2100      	movs	r1, #0
 80014b4:	20a7      	movs	r0, #167	@ 0xa7
 80014b6:	f7ff fd47 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA8, 0x00);
 80014ba:	2100      	movs	r1, #0
 80014bc:	20a8      	movs	r0, #168	@ 0xa8
 80014be:	f7ff fd43 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xA9, 0x00);
 80014c2:	2100      	movs	r1, #0
 80014c4:	20a9      	movs	r0, #169	@ 0xa9
 80014c6:	f7ff fd3f 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xAA, 0x00);
 80014ca:	2100      	movs	r1, #0
 80014cc:	20aa      	movs	r0, #170	@ 0xaa
 80014ce:	f7ff fd3b 	bl	8000f48 <RA8876_write_register>

	// AB AC destination image width
	RA8876_write_register(0xAB, RA8876_WIDTH & 0xFF);
 80014d2:	2100      	movs	r1, #0
 80014d4:	20ab      	movs	r0, #171	@ 0xab
 80014d6:	f7ff fd37 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xAC, RA8876_WIDTH >> 8);
 80014da:	2104      	movs	r1, #4
 80014dc:	20ac      	movs	r0, #172	@ 0xac
 80014de:	f7ff fd33 	bl	8000f48 <RA8876_write_register>

	// AD AE is destination X pos and AF B0 is destination Y
	RA8876_write_register(0xAD, (uint8_t) (x & 0xFF));
 80014e2:	88fb      	ldrh	r3, [r7, #6]
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	20ad      	movs	r0, #173	@ 0xad
 80014ea:	f7ff fd2d 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xAE, (uint8_t) (x >> 8));
 80014ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80014f2:	121b      	asrs	r3, r3, #8
 80014f4:	b21b      	sxth	r3, r3
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	4619      	mov	r1, r3
 80014fa:	20ae      	movs	r0, #174	@ 0xae
 80014fc:	f7ff fd24 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xAF, (uint8_t) (y & 0xFF));
 8001500:	88bb      	ldrh	r3, [r7, #4]
 8001502:	b2db      	uxtb	r3, r3
 8001504:	4619      	mov	r1, r3
 8001506:	20af      	movs	r0, #175	@ 0xaf
 8001508:	f7ff fd1e 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xB0, (uint8_t) (y >> 8));
 800150c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001510:	121b      	asrs	r3, r3, #8
 8001512:	b21b      	sxth	r3, r3
 8001514:	b2db      	uxtb	r3, r3
 8001516:	4619      	mov	r1, r3
 8001518:	20b0      	movs	r0, #176	@ 0xb0
 800151a:	f7ff fd15 	bl	8000f48 <RA8876_write_register>

	// B1 B2 is BTE width register
	RA8876_write_register(0xB1, (width) & 0xFF);
 800151e:	887b      	ldrh	r3, [r7, #2]
 8001520:	b2db      	uxtb	r3, r3
 8001522:	4619      	mov	r1, r3
 8001524:	20b1      	movs	r0, #177	@ 0xb1
 8001526:	f7ff fd0f 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xB2, (width) >> 8);
 800152a:	887b      	ldrh	r3, [r7, #2]
 800152c:	0a1b      	lsrs	r3, r3, #8
 800152e:	b29b      	uxth	r3, r3
 8001530:	b2db      	uxtb	r3, r3
 8001532:	4619      	mov	r1, r3
 8001534:	20b2      	movs	r0, #178	@ 0xb2
 8001536:	f7ff fd07 	bl	8000f48 <RA8876_write_register>
	// B3 B4 is BTE height register
	RA8876_write_register(0xB3, (height) & 0xFF);
 800153a:	883b      	ldrh	r3, [r7, #0]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	4619      	mov	r1, r3
 8001540:	20b3      	movs	r0, #179	@ 0xb3
 8001542:	f7ff fd01 	bl	8000f48 <RA8876_write_register>
	RA8876_write_register(0xB4, (height) >> 8);
 8001546:	883b      	ldrh	r3, [r7, #0]
 8001548:	0a1b      	lsrs	r3, r3, #8
 800154a:	b29b      	uxth	r3, r3
 800154c:	b2db      	uxtb	r3, r3
 800154e:	4619      	mov	r1, r3
 8001550:	20b4      	movs	r0, #180	@ 0xb4
 8001552:	f7ff fcf9 	bl	8000f48 <RA8876_write_register>


	// 92 source1/destination color depth
	// 0 01 001 01 -> 0x25 for 16 bit everywhere
	RA8876_write_register(0x92, 0x25);
 8001556:	2125      	movs	r1, #37	@ 0x25
 8001558:	2092      	movs	r0, #146	@ 0x92
 800155a:	f7ff fcf5 	bl	8000f48 <RA8876_write_register>

	// 0x91 BTE function control register 1
	// 1100 0000 -> 0xF0 means MPU WRITE with source0 from mpu
	RA8876_write_register(0x91, 0xC0);
 800155e:	21c0      	movs	r1, #192	@ 0xc0
 8001560:	2091      	movs	r0, #145	@ 0x91
 8001562:	f7ff fcf1 	bl	8000f48 <RA8876_write_register>

	// 0x90 BTE function control register 0
	// 000 1 00 0 = 0x10
	RA8876_write_register(0x90, 0x10);
 8001566:	2110      	movs	r1, #16
 8001568:	2090      	movs	r0, #144	@ 0x90
 800156a:	f7ff fced 	bl	8000f48 <RA8876_write_register>

	RA8876_write_register(0x04, 0x00); 
 800156e:	2100      	movs	r1, #0
 8001570:	2004      	movs	r0, #4
 8001572:	f7ff fce9 	bl	8000f48 <RA8876_write_register>

	// we have to do sending manually because it would interpret sent
	// commands as data, we just have to stream it
	uint8_t buf[2] = { 0, 0 };
 8001576:	2300      	movs	r3, #0
 8001578:	823b      	strh	r3, [r7, #16]
	uint8_t test[1] = { RA8876_DATA_WRITE };
 800157a:	2380      	movs	r3, #128	@ 0x80
 800157c:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 800157e:	2200      	movs	r2, #0
 8001580:	2140      	movs	r1, #64	@ 0x40
 8001582:	4826      	ldr	r0, [pc, #152]	@ (800161c <RA8876_draw_image_BTE+0x1d4>)
 8001584:	f002 f806 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi5, test, sizeof(1), 10);
 8001588:	f107 010c 	add.w	r1, r7, #12
 800158c:	230a      	movs	r3, #10
 800158e:	2204      	movs	r2, #4
 8001590:	4823      	ldr	r0, [pc, #140]	@ (8001620 <RA8876_draw_image_BTE+0x1d8>)
 8001592:	f003 fa24 	bl	80049de <HAL_SPI_Transmit>
	for (uint32_t i = 0; i < (width * height); i++) {
 8001596:	2300      	movs	r3, #0
 8001598:	617b      	str	r3, [r7, #20]
 800159a:	e021      	b.n	80015e0 <RA8876_draw_image_BTE+0x198>

		buf[0] = (uint8_t) (imageData[i] & 0x00ff);
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015a2:	4413      	add	r3, r2
 80015a4:	881b      	ldrh	r3, [r3, #0]
 80015a6:	b2db      	uxtb	r3, r3
 80015a8:	743b      	strb	r3, [r7, #16]
		buf[1] = (uint8_t) (imageData[i] >> 8);
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	005b      	lsls	r3, r3, #1
 80015ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80015b0:	4413      	add	r3, r2
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	0a1b      	lsrs	r3, r3, #8
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	747b      	strb	r3, [r7, #17]

		HAL_SPI_Transmit(&hspi5, buf, sizeof(buf), 10);
 80015bc:	f107 0110 	add.w	r1, r7, #16
 80015c0:	230a      	movs	r3, #10
 80015c2:	2202      	movs	r2, #2
 80015c4:	4816      	ldr	r0, [pc, #88]	@ (8001620 <RA8876_draw_image_BTE+0x1d8>)
 80015c6:	f003 fa0a 	bl	80049de <HAL_SPI_Transmit>
		// we need to add some delay so the display doesnt lose info
		if ((i % 512) == 0) {
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d102      	bne.n	80015da <RA8876_draw_image_BTE+0x192>
			osDelay(1);
 80015d4:	2001      	movs	r0, #1
 80015d6:	f004 fd8f 	bl	80060f8 <osDelay>
	for (uint32_t i = 0; i < (width * height); i++) {
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	3301      	adds	r3, #1
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	887b      	ldrh	r3, [r7, #2]
 80015e2:	883a      	ldrh	r2, [r7, #0]
 80015e4:	fb02 f303 	mul.w	r3, r2, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	697b      	ldr	r3, [r7, #20]
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d3d5      	bcc.n	800159c <RA8876_draw_image_BTE+0x154>
		}

	}
	HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	2140      	movs	r1, #64	@ 0x40
 80015f4:	4809      	ldr	r0, [pc, #36]	@ (800161c <RA8876_draw_image_BTE+0x1d4>)
 80015f6:	f001 ffcd 	bl	8003594 <HAL_GPIO_WritePin>


	while (RA8876_read_register(0x90) & 0x10) {
 80015fa:	e002      	b.n	8001602 <RA8876_draw_image_BTE+0x1ba>
		osDelay(5);
 80015fc:	2005      	movs	r0, #5
 80015fe:	f004 fd7b 	bl	80060f8 <osDelay>
	while (RA8876_read_register(0x90) & 0x10) {
 8001602:	2090      	movs	r0, #144	@ 0x90
 8001604:	f7ff fcc2 	bl	8000f8c <RA8876_read_register>
 8001608:	4603      	mov	r3, r0
 800160a:	f003 0310 	and.w	r3, r3, #16
 800160e:	2b00      	cmp	r3, #0
 8001610:	d1f4      	bne.n	80015fc <RA8876_draw_image_BTE+0x1b4>
	}
}
 8001612:	bf00      	nop
 8001614:	bf00      	nop
 8001616:	371c      	adds	r7, #28
 8001618:	46bd      	mov	sp, r7
 800161a:	bd90      	pop	{r4, r7, pc}
 800161c:	40021000 	.word	0x40021000
 8001620:	2000814c 	.word	0x2000814c

08001624 <RA8876_SLOT_clear>:
void RA8876_SLOT_clear() {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af02      	add	r7, sp, #8
	// clear the center to be ready for the next run
	// just a rectangle in the middle

	uint16_t width = 1024;
 800162a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800162e:	80fb      	strh	r3, [r7, #6]
	RA8876_draw_rectangle(0, 128, width, 600 - 128,
 8001630:	88fa      	ldrh	r2, [r7, #6]
 8001632:	2301      	movs	r3, #1
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	f642 0341 	movw	r3, #10305	@ 0x2841
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	f44f 73ec 	mov.w	r3, #472	@ 0x1d8
 8001640:	2180      	movs	r1, #128	@ 0x80
 8001642:	2000      	movs	r0, #0
 8001644:	f7ff fe9c 	bl	8001380 <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <RA8876_SLOT_draw_roll>:

uint8_t RA8876_SLOT_draw_roll(uint8_t number,
		uint8_t filled) {
 8001650:	b5b0      	push	{r4, r5, r7, lr}
 8001652:	b08c      	sub	sp, #48	@ 0x30
 8001654:	af04      	add	r7, sp, #16
 8001656:	4603      	mov	r3, r0
 8001658:	460a      	mov	r2, r1
 800165a:	71fb      	strb	r3, [r7, #7]
 800165c:	4613      	mov	r3, r2
 800165e:	71bb      	strb	r3, [r7, #6]
	// call this to draw a symbol (shape) into 0-2 abschnitte
	// this draws purely the shapes.
	uint16_t width = (1024 / 3);
 8001660:	f240 1355 	movw	r3, #341	@ 0x155
 8001664:	83fb      	strh	r3, [r7, #30]
	uint16_t shape_size = 200;
 8001666:	23c8      	movs	r3, #200	@ 0xc8
 8001668:	83bb      	strh	r3, [r7, #28]
	uint16_t x = ((width / 2) - (shape_size / 2) + (width * number) + 5);
 800166a:	8bfb      	ldrh	r3, [r7, #30]
 800166c:	085b      	lsrs	r3, r3, #1
 800166e:	b29a      	uxth	r2, r3
 8001670:	8bbb      	ldrh	r3, [r7, #28]
 8001672:	085b      	lsrs	r3, r3, #1
 8001674:	b29b      	uxth	r3, r3
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	b29a      	uxth	r2, r3
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	b29b      	uxth	r3, r3
 800167e:	8bf9      	ldrh	r1, [r7, #30]
 8001680:	fb11 f303 	smulbb	r3, r1, r3
 8001684:	b29b      	uxth	r3, r3
 8001686:	4413      	add	r3, r2
 8001688:	b29b      	uxth	r3, r3
 800168a:	3305      	adds	r3, #5
 800168c:	837b      	strh	r3, [r7, #26]
	uint16_t y = ((RA8876_HEIGHT / 2) - (shape_size / 2));
 800168e:	8bbb      	ldrh	r3, [r7, #28]
 8001690:	085b      	lsrs	r3, r3, #1
 8001692:	b29b      	uxth	r3, r3
 8001694:	f5c3 7396 	rsb	r3, r3, #300	@ 0x12c
 8001698:	833b      	strh	r3, [r7, #24]
	uint8_t symbols[5] = { TREE, PRESENT, DIAMOND, PACMAN, SNOWMAN };
 800169a:	4a27      	ldr	r2, [pc, #156]	@ (8001738 <RA8876_SLOT_draw_roll+0xe8>)
 800169c:	f107 0310 	add.w	r3, r7, #16
 80016a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016a4:	6018      	str	r0, [r3, #0]
 80016a6:	3304      	adds	r3, #4
 80016a8:	7019      	strb	r1, [r3, #0]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 80016aa:	4a24      	ldr	r2, [pc, #144]	@ (800173c <RA8876_SLOT_draw_roll+0xec>)
 80016ac:	f107 0308 	add.w	r3, r7, #8
 80016b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016b4:	6018      	str	r0, [r3, #0]
 80016b6:	3304      	adds	r3, #4
 80016b8:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	RA8876_SLOT_draw_symbol(x, y, shape_size, symbols[_symbol], colors[_color],
 80016ba:	4b21      	ldr	r3, [pc, #132]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	3320      	adds	r3, #32
 80016c0:	443b      	add	r3, r7
 80016c2:	f813 5c10 	ldrb.w	r5, [r3, #-16]
 80016c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001744 <RA8876_SLOT_draw_roll+0xf4>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	3320      	adds	r3, #32
 80016ce:	443b      	add	r3, r7
 80016d0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80016d4:	8bbc      	ldrh	r4, [r7, #28]
 80016d6:	8b39      	ldrh	r1, [r7, #24]
 80016d8:	8b78      	ldrh	r0, [r7, #26]
 80016da:	2201      	movs	r2, #1
 80016dc:	9202      	str	r2, [sp, #8]
 80016de:	79ba      	ldrb	r2, [r7, #6]
 80016e0:	9201      	str	r2, [sp, #4]
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	462b      	mov	r3, r5
 80016e6:	4622      	mov	r2, r4
 80016e8:	f000 f9fe 	bl	8001ae8 <RA8876_SLOT_draw_symbol>
			filled,
			1);
	uint8_t drawn_symbol = symbols[_symbol];
 80016ec:	4b14      	ldr	r3, [pc, #80]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	3320      	adds	r3, #32
 80016f2:	443b      	add	r3, r7
 80016f4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 80016f8:	75fb      	strb	r3, [r7, #23]
	_symbol++;
 80016fa:	4b11      	ldr	r3, [pc, #68]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	3301      	adds	r3, #1
 8001700:	b2da      	uxtb	r2, r3
 8001702:	4b0f      	ldr	r3, [pc, #60]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 8001704:	701a      	strb	r2, [r3, #0]
	if (_symbol > 4) {
 8001706:	4b0e      	ldr	r3, [pc, #56]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b04      	cmp	r3, #4
 800170c:	d902      	bls.n	8001714 <RA8876_SLOT_draw_roll+0xc4>
		_symbol = 0;
 800170e:	4b0c      	ldr	r3, [pc, #48]	@ (8001740 <RA8876_SLOT_draw_roll+0xf0>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
	}
	_color++;
 8001714:	4b0b      	ldr	r3, [pc, #44]	@ (8001744 <RA8876_SLOT_draw_roll+0xf4>)
 8001716:	881b      	ldrh	r3, [r3, #0]
 8001718:	3301      	adds	r3, #1
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b09      	ldr	r3, [pc, #36]	@ (8001744 <RA8876_SLOT_draw_roll+0xf4>)
 800171e:	801a      	strh	r2, [r3, #0]
	if (_color > 2) {
 8001720:	4b08      	ldr	r3, [pc, #32]	@ (8001744 <RA8876_SLOT_draw_roll+0xf4>)
 8001722:	881b      	ldrh	r3, [r3, #0]
 8001724:	2b02      	cmp	r3, #2
 8001726:	d902      	bls.n	800172e <RA8876_SLOT_draw_roll+0xde>
		_color = 0;
 8001728:	4b06      	ldr	r3, [pc, #24]	@ (8001744 <RA8876_SLOT_draw_roll+0xf4>)
 800172a:	2200      	movs	r2, #0
 800172c:	801a      	strh	r2, [r3, #0]
	}
	return (drawn_symbol);
 800172e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3720      	adds	r7, #32
 8001734:	46bd      	mov	sp, r7
 8001736:	bdb0      	pop	{r4, r5, r7, pc}
 8001738:	08008dd0 	.word	0x08008dd0
 800173c:	08008dd8 	.word	0x08008dd8
 8001740:	2000008a 	.word	0x2000008a
 8001744:	2000008c 	.word	0x2000008c

08001748 <RA8876_draw_pacman>:

void RA8876_draw_pacman(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af04      	add	r7, sp, #16
 800174e:	4603      	mov	r3, r0
 8001750:	80fb      	strh	r3, [r7, #6]
 8001752:	460b      	mov	r3, r1
 8001754:	80bb      	strh	r3, [r7, #4]
 8001756:	4613      	mov	r3, r2
 8001758:	807b      	strh	r3, [r7, #2]
	RA8876_draw_circle(x, y, shape_size, 0xffe0, 1);
 800175a:	887a      	ldrh	r2, [r7, #2]
 800175c:	88b9      	ldrh	r1, [r7, #4]
 800175e:	88f8      	ldrh	r0, [r7, #6]
 8001760:	2301      	movs	r3, #1
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001768:	f7ff fcf0 	bl	800114c <RA8876_draw_circle>
	uint8_t eye_x = shape_size / 2;
 800176c:	887b      	ldrh	r3, [r7, #2]
 800176e:	085b      	lsrs	r3, r3, #1
 8001770:	b29b      	uxth	r3, r3
 8001772:	73fb      	strb	r3, [r7, #15]
	uint8_t eye_y = shape_size / 2;
 8001774:	887b      	ldrh	r3, [r7, #2]
 8001776:	085b      	lsrs	r3, r3, #1
 8001778:	b29b      	uxth	r3, r3
 800177a:	73bb      	strb	r3, [r7, #14]

	RA8876_draw_circle(x, y - eye_y, shape_size / 6,
 800177c:	7bbb      	ldrb	r3, [r7, #14]
 800177e:	b29b      	uxth	r3, r3
 8001780:	88ba      	ldrh	r2, [r7, #4]
 8001782:	1ad3      	subs	r3, r2, r3
 8001784:	b299      	uxth	r1, r3
 8001786:	887b      	ldrh	r3, [r7, #2]
 8001788:	4a1c      	ldr	r2, [pc, #112]	@ (80017fc <RA8876_draw_pacman+0xb4>)
 800178a:	fba2 2303 	umull	r2, r3, r2, r3
 800178e:	089b      	lsrs	r3, r3, #2
 8001790:	b29a      	uxth	r2, r3
 8001792:	88f8      	ldrh	r0, [r7, #6]
 8001794:	2301      	movs	r3, #1
 8001796:	9300      	str	r3, [sp, #0]
 8001798:	f642 0341 	movw	r3, #10305	@ 0x2841
 800179c:	f7ff fcd6 	bl	800114c <RA8876_draw_circle>
			RA8876_BACKGROUND_PRIMARY_COLOR,
			1);
	uint8_t mouth_x = shape_size + 2;
 80017a0:	887b      	ldrh	r3, [r7, #2]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	3302      	adds	r3, #2
 80017a6:	737b      	strb	r3, [r7, #13]
	uint8_t mouth_y = shape_size + 2;
 80017a8:	887b      	ldrh	r3, [r7, #2]
 80017aa:	b2db      	uxtb	r3, r3
 80017ac:	3302      	adds	r3, #2
 80017ae:	733b      	strb	r3, [r7, #12]
	RA8876_draw_triangle(x, y, x + mouth_x, y + mouth_y, x + mouth_x,
 80017b0:	7b7b      	ldrb	r3, [r7, #13]
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	88fb      	ldrh	r3, [r7, #6]
 80017b6:	4413      	add	r3, r2
 80017b8:	b29c      	uxth	r4, r3
 80017ba:	7b3b      	ldrb	r3, [r7, #12]
 80017bc:	b29a      	uxth	r2, r3
 80017be:	88bb      	ldrh	r3, [r7, #4]
 80017c0:	4413      	add	r3, r2
 80017c2:	b29d      	uxth	r5, r3
 80017c4:	7b7b      	ldrb	r3, [r7, #13]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	88fb      	ldrh	r3, [r7, #6]
 80017ca:	4413      	add	r3, r2
 80017cc:	b29b      	uxth	r3, r3
 80017ce:	7b3a      	ldrb	r2, [r7, #12]
 80017d0:	b292      	uxth	r2, r2
 80017d2:	88b9      	ldrh	r1, [r7, #4]
 80017d4:	1a8a      	subs	r2, r1, r2
 80017d6:	b292      	uxth	r2, r2
 80017d8:	88b9      	ldrh	r1, [r7, #4]
 80017da:	88f8      	ldrh	r0, [r7, #6]
 80017dc:	2601      	movs	r6, #1
 80017de:	9603      	str	r6, [sp, #12]
 80017e0:	f642 0641 	movw	r6, #10305	@ 0x2841
 80017e4:	9602      	str	r6, [sp, #8]
 80017e6:	9201      	str	r2, [sp, #4]
 80017e8:	9300      	str	r3, [sp, #0]
 80017ea:	462b      	mov	r3, r5
 80017ec:	4622      	mov	r2, r4
 80017ee:	f7ff fd6b 	bl	80012c8 <RA8876_draw_triangle>
			y - mouth_y,
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
}
 80017f2:	bf00      	nop
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017fa:	bf00      	nop
 80017fc:	aaaaaaab 	.word	0xaaaaaaab

08001800 <RA8876_draw_tree>:
void RA8876_draw_tree(uint16_t x, uint16_t y, uint16_t shape_size) {
 8001800:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001802:	b087      	sub	sp, #28
 8001804:	af04      	add	r7, sp, #16
 8001806:	4603      	mov	r3, r0
 8001808:	80fb      	strh	r3, [r7, #6]
 800180a:	460b      	mov	r3, r1
 800180c:	80bb      	strh	r3, [r7, #4]
 800180e:	4613      	mov	r3, r2
 8001810:	807b      	strh	r3, [r7, #2]
	RA8876_draw_triangle(x, y - (shape_size / 2), x - (shape_size / 2),
 8001812:	887b      	ldrh	r3, [r7, #2]
 8001814:	085b      	lsrs	r3, r3, #1
 8001816:	b29b      	uxth	r3, r3
 8001818:	88ba      	ldrh	r2, [r7, #4]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	b29c      	uxth	r4, r3
 800181e:	887b      	ldrh	r3, [r7, #2]
 8001820:	085b      	lsrs	r3, r3, #1
 8001822:	b29b      	uxth	r3, r3
 8001824:	88fa      	ldrh	r2, [r7, #6]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	b29d      	uxth	r5, r3
 800182a:	887b      	ldrh	r3, [r7, #2]
 800182c:	089b      	lsrs	r3, r3, #2
 800182e:	b29a      	uxth	r2, r3
 8001830:	88bb      	ldrh	r3, [r7, #4]
 8001832:	4413      	add	r3, r2
 8001834:	b29e      	uxth	r6, r3
 8001836:	887b      	ldrh	r3, [r7, #2]
 8001838:	085b      	lsrs	r3, r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	88fb      	ldrh	r3, [r7, #6]
 800183e:	4413      	add	r3, r2
 8001840:	b29b      	uxth	r3, r3
 8001842:	887a      	ldrh	r2, [r7, #2]
 8001844:	0892      	lsrs	r2, r2, #2
 8001846:	b291      	uxth	r1, r2
 8001848:	88ba      	ldrh	r2, [r7, #4]
 800184a:	440a      	add	r2, r1
 800184c:	b292      	uxth	r2, r2
 800184e:	88f8      	ldrh	r0, [r7, #6]
 8001850:	2101      	movs	r1, #1
 8001852:	9103      	str	r1, [sp, #12]
 8001854:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8001858:	9102      	str	r1, [sp, #8]
 800185a:	9201      	str	r2, [sp, #4]
 800185c:	9300      	str	r3, [sp, #0]
 800185e:	4633      	mov	r3, r6
 8001860:	462a      	mov	r2, r5
 8001862:	4621      	mov	r1, r4
 8001864:	f7ff fd30 	bl	80012c8 <RA8876_draw_triangle>
			y + (shape_size / 4), x + (shape_size / 2), y + (shape_size / 4),
			0x01e0, 1);
	RA8876_draw_rectangle(x - (shape_size / 5), y + (shape_size / 4),
 8001868:	887b      	ldrh	r3, [r7, #2]
 800186a:	4a14      	ldr	r2, [pc, #80]	@ (80018bc <RA8876_draw_tree+0xbc>)
 800186c:	fba2 2303 	umull	r2, r3, r2, r3
 8001870:	089b      	lsrs	r3, r3, #2
 8001872:	b29b      	uxth	r3, r3
 8001874:	88fa      	ldrh	r2, [r7, #6]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	b298      	uxth	r0, r3
 800187a:	887b      	ldrh	r3, [r7, #2]
 800187c:	089b      	lsrs	r3, r3, #2
 800187e:	b29a      	uxth	r2, r3
 8001880:	88bb      	ldrh	r3, [r7, #4]
 8001882:	4413      	add	r3, r2
 8001884:	b299      	uxth	r1, r3
 8001886:	887b      	ldrh	r3, [r7, #2]
 8001888:	4a0c      	ldr	r2, [pc, #48]	@ (80018bc <RA8876_draw_tree+0xbc>)
 800188a:	fba2 2303 	umull	r2, r3, r2, r3
 800188e:	089b      	lsrs	r3, r3, #2
 8001890:	b29a      	uxth	r2, r3
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	4413      	add	r3, r2
 8001896:	b29c      	uxth	r4, r3
 8001898:	887b      	ldrh	r3, [r7, #2]
 800189a:	085b      	lsrs	r3, r3, #1
 800189c:	b29a      	uxth	r2, r3
 800189e:	88bb      	ldrh	r3, [r7, #4]
 80018a0:	4413      	add	r3, r2
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	2201      	movs	r2, #1
 80018a6:	9201      	str	r2, [sp, #4]
 80018a8:	f643 02e0 	movw	r2, #14560	@ 0x38e0
 80018ac:	9200      	str	r2, [sp, #0]
 80018ae:	4622      	mov	r2, r4
 80018b0:	f7ff fd66 	bl	8001380 <RA8876_draw_rectangle>
			x + (shape_size / 5), y + (shape_size / 2), 0x38e0, 1);
}
 80018b4:	bf00      	nop
 80018b6:	370c      	adds	r7, #12
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018bc:	cccccccd 	.word	0xcccccccd

080018c0 <RA8876_draw_present>:
void RA8876_draw_present(uint16_t x, uint16_t y, uint16_t shape_size) {
 80018c0:	b590      	push	{r4, r7, lr}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af02      	add	r7, sp, #8
 80018c6:	4603      	mov	r3, r0
 80018c8:	80fb      	strh	r3, [r7, #6]
 80018ca:	460b      	mov	r3, r1
 80018cc:	80bb      	strh	r3, [r7, #4]
 80018ce:	4613      	mov	r3, r2
 80018d0:	807b      	strh	r3, [r7, #2]
	// just a square with a horizonzal and vertical rect
	// x and y are the center
	RA8876_draw_rectangle(x - (shape_size / 2), y - (shape_size / 2),
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	085b      	lsrs	r3, r3, #1
 80018d6:	b29b      	uxth	r3, r3
 80018d8:	88fa      	ldrh	r2, [r7, #6]
 80018da:	1ad3      	subs	r3, r2, r3
 80018dc:	b298      	uxth	r0, r3
 80018de:	887b      	ldrh	r3, [r7, #2]
 80018e0:	085b      	lsrs	r3, r3, #1
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	88ba      	ldrh	r2, [r7, #4]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	b299      	uxth	r1, r3
 80018ea:	887b      	ldrh	r3, [r7, #2]
 80018ec:	085b      	lsrs	r3, r3, #1
 80018ee:	b29a      	uxth	r2, r3
 80018f0:	88fb      	ldrh	r3, [r7, #6]
 80018f2:	4413      	add	r3, r2
 80018f4:	b29c      	uxth	r4, r3
 80018f6:	887b      	ldrh	r3, [r7, #2]
 80018f8:	085b      	lsrs	r3, r3, #1
 80018fa:	b29a      	uxth	r2, r3
 80018fc:	88bb      	ldrh	r3, [r7, #4]
 80018fe:	4413      	add	r3, r2
 8001900:	b29b      	uxth	r3, r3
 8001902:	2201      	movs	r2, #1
 8001904:	9201      	str	r2, [sp, #4]
 8001906:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 800190a:	9200      	str	r2, [sp, #0]
 800190c:	4622      	mov	r2, r4
 800190e:	f7ff fd37 	bl	8001380 <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (shape_size / 2), 0x0780, 1);

	uint16_t wrapping_width = shape_size / 4;
 8001912:	887b      	ldrh	r3, [r7, #2]
 8001914:	089b      	lsrs	r3, r3, #2
 8001916:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_rectangle(x - (wrapping_width / 2),
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	085b      	lsrs	r3, r3, #1
 800191c:	b29b      	uxth	r3, r3
 800191e:	88fa      	ldrh	r2, [r7, #6]
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	b298      	uxth	r0, r3
 8001924:	887b      	ldrh	r3, [r7, #2]
 8001926:	085b      	lsrs	r3, r3, #1
 8001928:	b29b      	uxth	r3, r3
 800192a:	88ba      	ldrh	r2, [r7, #4]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	b299      	uxth	r1, r3
 8001930:	89fb      	ldrh	r3, [r7, #14]
 8001932:	085b      	lsrs	r3, r3, #1
 8001934:	b29a      	uxth	r2, r3
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	4413      	add	r3, r2
 800193a:	b29c      	uxth	r4, r3
 800193c:	887b      	ldrh	r3, [r7, #2]
 800193e:	085b      	lsrs	r3, r3, #1
 8001940:	b29a      	uxth	r2, r3
 8001942:	88bb      	ldrh	r3, [r7, #4]
 8001944:	4413      	add	r3, r2
 8001946:	b29b      	uxth	r3, r3
 8001948:	2201      	movs	r2, #1
 800194a:	9201      	str	r2, [sp, #4]
 800194c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001950:	9200      	str	r2, [sp, #0]
 8001952:	4622      	mov	r2, r4
 8001954:	f7ff fd14 	bl	8001380 <RA8876_draw_rectangle>
			y - (shape_size / 2),
			x + (wrapping_width / 2), y + (shape_size / 2), 0xf800,
			1);
	RA8876_draw_rectangle(x - (shape_size / 2), y - (wrapping_width / 2),
 8001958:	887b      	ldrh	r3, [r7, #2]
 800195a:	085b      	lsrs	r3, r3, #1
 800195c:	b29b      	uxth	r3, r3
 800195e:	88fa      	ldrh	r2, [r7, #6]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	b298      	uxth	r0, r3
 8001964:	89fb      	ldrh	r3, [r7, #14]
 8001966:	085b      	lsrs	r3, r3, #1
 8001968:	b29b      	uxth	r3, r3
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	b299      	uxth	r1, r3
 8001970:	887b      	ldrh	r3, [r7, #2]
 8001972:	085b      	lsrs	r3, r3, #1
 8001974:	b29a      	uxth	r2, r3
 8001976:	88fb      	ldrh	r3, [r7, #6]
 8001978:	4413      	add	r3, r2
 800197a:	b29c      	uxth	r4, r3
 800197c:	89fb      	ldrh	r3, [r7, #14]
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	b29a      	uxth	r2, r3
 8001982:	88bb      	ldrh	r3, [r7, #4]
 8001984:	4413      	add	r3, r2
 8001986:	b29b      	uxth	r3, r3
 8001988:	2201      	movs	r2, #1
 800198a:	9201      	str	r2, [sp, #4]
 800198c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001990:	9200      	str	r2, [sp, #0]
 8001992:	4622      	mov	r2, r4
 8001994:	f7ff fcf4 	bl	8001380 <RA8876_draw_rectangle>
			x + (shape_size / 2), y + (wrapping_width / 2), 0xf800, 1);
}
 8001998:	bf00      	nop
 800199a:	3714      	adds	r7, #20
 800199c:	46bd      	mov	sp, r7
 800199e:	bd90      	pop	{r4, r7, pc}

080019a0 <RA8876_draw_snowman>:
void RA8876_draw_snowman(uint16_t x, uint16_t y, uint16_t shape_size) {
 80019a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019a2:	b089      	sub	sp, #36	@ 0x24
 80019a4:	af04      	add	r7, sp, #16
 80019a6:	4603      	mov	r3, r0
 80019a8:	80fb      	strh	r3, [r7, #6]
 80019aa:	460b      	mov	r3, r1
 80019ac:	80bb      	strh	r3, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	807b      	strh	r3, [r7, #2]
	// shapesize is the distance to the side of a rectangle equivalent
	// bottom circle is half of size
	uint16_t half_size = shape_size / 2;
 80019b2:	887b      	ldrh	r3, [r7, #2]
 80019b4:	085b      	lsrs	r3, r3, #1
 80019b6:	81fb      	strh	r3, [r7, #14]
	RA8876_draw_circle(x, y + half_size, shape_size / 2, 0xffff, 1);
 80019b8:	88ba      	ldrh	r2, [r7, #4]
 80019ba:	89fb      	ldrh	r3, [r7, #14]
 80019bc:	4413      	add	r3, r2
 80019be:	b299      	uxth	r1, r3
 80019c0:	887b      	ldrh	r3, [r7, #2]
 80019c2:	085b      	lsrs	r3, r3, #1
 80019c4:	b29a      	uxth	r2, r3
 80019c6:	88f8      	ldrh	r0, [r7, #6]
 80019c8:	2301      	movs	r3, #1
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019d0:	f7ff fbbc 	bl	800114c <RA8876_draw_circle>

	RA8876_draw_circle(x, y - (half_size / 2), shape_size / 4, 0xffff, 1);
 80019d4:	89fb      	ldrh	r3, [r7, #14]
 80019d6:	085b      	lsrs	r3, r3, #1
 80019d8:	b29b      	uxth	r3, r3
 80019da:	88ba      	ldrh	r2, [r7, #4]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	b299      	uxth	r1, r3
 80019e0:	887b      	ldrh	r3, [r7, #2]
 80019e2:	089b      	lsrs	r3, r3, #2
 80019e4:	b29a      	uxth	r2, r3
 80019e6:	88f8      	ldrh	r0, [r7, #6]
 80019e8:	2301      	movs	r3, #1
 80019ea:	9300      	str	r3, [sp, #0]
 80019ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019f0:	f7ff fbac 	bl	800114c <RA8876_draw_circle>
	// the hat is the upper 1/4 we do shape_size / 5 to make the brim standout
	RA8876_draw_rectangle(x - (shape_size / 6), y - shape_size,
 80019f4:	887b      	ldrh	r3, [r7, #2]
 80019f6:	4a3a      	ldr	r2, [pc, #232]	@ (8001ae0 <RA8876_draw_snowman+0x140>)
 80019f8:	fba2 2303 	umull	r2, r3, r2, r3
 80019fc:	089b      	lsrs	r3, r3, #2
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	88fa      	ldrh	r2, [r7, #6]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	b298      	uxth	r0, r3
 8001a06:	88ba      	ldrh	r2, [r7, #4]
 8001a08:	887b      	ldrh	r3, [r7, #2]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	b299      	uxth	r1, r3
 8001a0e:	887b      	ldrh	r3, [r7, #2]
 8001a10:	4a33      	ldr	r2, [pc, #204]	@ (8001ae0 <RA8876_draw_snowman+0x140>)
 8001a12:	fba2 2303 	umull	r2, r3, r2, r3
 8001a16:	089b      	lsrs	r3, r3, #2
 8001a18:	b29a      	uxth	r2, r3
 8001a1a:	88fb      	ldrh	r3, [r7, #6]
 8001a1c:	4413      	add	r3, r2
 8001a1e:	b29c      	uxth	r4, r3
 8001a20:	88ba      	ldrh	r2, [r7, #4]
 8001a22:	89fb      	ldrh	r3, [r7, #14]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	2201      	movs	r2, #1
 8001a2a:	9201      	str	r2, [sp, #4]
 8001a2c:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001a30:	9200      	str	r2, [sp, #0]
 8001a32:	4622      	mov	r2, r4
 8001a34:	f7ff fca4 	bl	8001380 <RA8876_draw_rectangle>
			x + (shape_size / 6),
			y - half_size,
			0x28c0, 1);
	// the brim
	RA8876_draw_rectangle(x - (shape_size / 4), y - half_size,
 8001a38:	887b      	ldrh	r3, [r7, #2]
 8001a3a:	089b      	lsrs	r3, r3, #2
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	88fa      	ldrh	r2, [r7, #6]
 8001a40:	1ad3      	subs	r3, r2, r3
 8001a42:	b298      	uxth	r0, r3
 8001a44:	88ba      	ldrh	r2, [r7, #4]
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	b299      	uxth	r1, r3
 8001a4c:	887b      	ldrh	r3, [r7, #2]
 8001a4e:	089b      	lsrs	r3, r3, #2
 8001a50:	b29a      	uxth	r2, r3
 8001a52:	88fb      	ldrh	r3, [r7, #6]
 8001a54:	4413      	add	r3, r2
 8001a56:	b29c      	uxth	r4, r3
 8001a58:	887b      	ldrh	r3, [r7, #2]
 8001a5a:	4a21      	ldr	r2, [pc, #132]	@ (8001ae0 <RA8876_draw_snowman+0x140>)
 8001a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001a60:	085b      	lsrs	r3, r3, #1
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	88ba      	ldrh	r2, [r7, #4]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	b29b      	uxth	r3, r3
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	9201      	str	r2, [sp, #4]
 8001a6e:	f44f 5223 	mov.w	r2, #10432	@ 0x28c0
 8001a72:	9200      	str	r2, [sp, #0]
 8001a74:	4622      	mov	r2, r4
 8001a76:	f7ff fc83 	bl	8001380 <RA8876_draw_rectangle>
			x + (shape_size / 4), y - (shape_size / 3), 0x28c0, 1);

	// last the nose, he doesnt need eyes
	// starting point is the center of the head
	uint16_t head_y = y - (shape_size / 4);
 8001a7a:	887b      	ldrh	r3, [r7, #2]
 8001a7c:	089b      	lsrs	r3, r3, #2
 8001a7e:	b29b      	uxth	r3, r3
 8001a80:	88ba      	ldrh	r2, [r7, #4]
 8001a82:	1ad3      	subs	r3, r2, r3
 8001a84:	81bb      	strh	r3, [r7, #12]
	RA8876_draw_triangle(x, head_y, x + half_size, head_y + (shape_size / 10),
 8001a86:	88fa      	ldrh	r2, [r7, #6]
 8001a88:	89fb      	ldrh	r3, [r7, #14]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b29c      	uxth	r4, r3
 8001a8e:	887b      	ldrh	r3, [r7, #2]
 8001a90:	4a14      	ldr	r2, [pc, #80]	@ (8001ae4 <RA8876_draw_snowman+0x144>)
 8001a92:	fba2 2303 	umull	r2, r3, r2, r3
 8001a96:	08db      	lsrs	r3, r3, #3
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	89bb      	ldrh	r3, [r7, #12]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	b29d      	uxth	r5, r3
 8001aa0:	887b      	ldrh	r3, [r7, #2]
 8001aa2:	4a10      	ldr	r2, [pc, #64]	@ (8001ae4 <RA8876_draw_snowman+0x144>)
 8001aa4:	fba2 2303 	umull	r2, r3, r2, r3
 8001aa8:	08db      	lsrs	r3, r3, #3
 8001aaa:	b29b      	uxth	r3, r3
 8001aac:	88fa      	ldrh	r2, [r7, #6]
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	b29b      	uxth	r3, r3
 8001ab2:	887a      	ldrh	r2, [r7, #2]
 8001ab4:	08d2      	lsrs	r2, r2, #3
 8001ab6:	b291      	uxth	r1, r2
 8001ab8:	89ba      	ldrh	r2, [r7, #12]
 8001aba:	440a      	add	r2, r1
 8001abc:	b292      	uxth	r2, r2
 8001abe:	89b9      	ldrh	r1, [r7, #12]
 8001ac0:	88f8      	ldrh	r0, [r7, #6]
 8001ac2:	2601      	movs	r6, #1
 8001ac4:	9603      	str	r6, [sp, #12]
 8001ac6:	f64f 46a0 	movw	r6, #64672	@ 0xfca0
 8001aca:	9602      	str	r6, [sp, #8]
 8001acc:	9201      	str	r2, [sp, #4]
 8001ace:	9300      	str	r3, [sp, #0]
 8001ad0:	462b      	mov	r3, r5
 8001ad2:	4622      	mov	r2, r4
 8001ad4:	f7ff fbf8 	bl	80012c8 <RA8876_draw_triangle>
			x - (shape_size / 10), head_y + (shape_size / 8), 0xfca0, 1);
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae0:	aaaaaaab 	.word	0xaaaaaaab
 8001ae4:	cccccccd 	.word	0xcccccccd

08001ae8 <RA8876_SLOT_draw_symbol>:


}

void RA8876_SLOT_draw_symbol(uint16_t x, uint16_t y, uint16_t shape_size,
		uint8_t symbol, uint16_t color, uint8_t filled, uint8_t clear) {
 8001ae8:	b590      	push	{r4, r7, lr}
 8001aea:	b089      	sub	sp, #36	@ 0x24
 8001aec:	af04      	add	r7, sp, #16
 8001aee:	4604      	mov	r4, r0
 8001af0:	4608      	mov	r0, r1
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	4623      	mov	r3, r4
 8001af8:	80fb      	strh	r3, [r7, #6]
 8001afa:	4603      	mov	r3, r0
 8001afc:	80bb      	strh	r3, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	807b      	strh	r3, [r7, #2]
 8001b02:	4613      	mov	r3, r2
 8001b04:	707b      	strb	r3, [r7, #1]
	// symbol helper, draw any of the symbols at starting x and y

	// just to clear
	if (clear) {
 8001b06:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d011      	beq.n	8001b32 <RA8876_SLOT_draw_symbol+0x4a>
	RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size,
 8001b0e:	88fa      	ldrh	r2, [r7, #6]
 8001b10:	887b      	ldrh	r3, [r7, #2]
 8001b12:	4413      	add	r3, r2
 8001b14:	b29c      	uxth	r4, r3
 8001b16:	88ba      	ldrh	r2, [r7, #4]
 8001b18:	887b      	ldrh	r3, [r7, #2]
 8001b1a:	4413      	add	r3, r2
 8001b1c:	b29b      	uxth	r3, r3
 8001b1e:	88b9      	ldrh	r1, [r7, #4]
 8001b20:	88f8      	ldrh	r0, [r7, #6]
 8001b22:	2201      	movs	r2, #1
 8001b24:	9201      	str	r2, [sp, #4]
 8001b26:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001b2a:	9200      	str	r2, [sp, #0]
 8001b2c:	4622      	mov	r2, r4
 8001b2e:	f7ff fc27 	bl	8001380 <RA8876_draw_rectangle>
			RA8876_BACKGROUND_PRIMARY_COLOR, 1);
	}
	switch (symbol) {
 8001b32:	787b      	ldrb	r3, [r7, #1]
 8001b34:	3b01      	subs	r3, #1
 8001b36:	2b07      	cmp	r3, #7
 8001b38:	f200 80c2 	bhi.w	8001cc0 <RA8876_SLOT_draw_symbol+0x1d8>
 8001b3c:	a201      	add	r2, pc, #4	@ (adr r2, 8001b44 <RA8876_SLOT_draw_symbol+0x5c>)
 8001b3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b42:	bf00      	nop
 8001b44:	08001b65 	.word	0x08001b65
 8001b48:	08001b97 	.word	0x08001b97
 8001b4c:	08001bed 	.word	0x08001bed
 8001b50:	08001c21 	.word	0x08001c21
 8001b54:	08001cc1 	.word	0x08001cc1
 8001b58:	08001c4b 	.word	0x08001c4b
 8001b5c:	08001c75 	.word	0x08001c75
 8001b60:	08001c9b 	.word	0x08001c9b
	case CIRCLE:

		y = y + shape_size / 2;
 8001b64:	887b      	ldrh	r3, [r7, #2]
 8001b66:	085b      	lsrs	r3, r3, #1
 8001b68:	b29a      	uxth	r2, r3
 8001b6a:	88bb      	ldrh	r3, [r7, #4]
 8001b6c:	4413      	add	r3, r2
 8001b6e:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001b70:	887b      	ldrh	r3, [r7, #2]
 8001b72:	085b      	lsrs	r3, r3, #1
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	88fb      	ldrh	r3, [r7, #6]
 8001b78:	4413      	add	r3, r2
 8001b7a:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_circle(x, y, shape_size / 2, color, filled);
 8001b7c:	887b      	ldrh	r3, [r7, #2]
 8001b7e:	085b      	lsrs	r3, r3, #1
 8001b80:	b29a      	uxth	r2, r3
 8001b82:	8c3c      	ldrh	r4, [r7, #32]
 8001b84:	88b9      	ldrh	r1, [r7, #4]
 8001b86:	88f8      	ldrh	r0, [r7, #6]
 8001b88:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b8c:	9300      	str	r3, [sp, #0]
 8001b8e:	4623      	mov	r3, r4
 8001b90:	f7ff fadc 	bl	800114c <RA8876_draw_circle>
		break;
 8001b94:	e0a8      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case TRIANGLE:
		x = x + shape_size / 2;
 8001b96:	887b      	ldrh	r3, [r7, #2]
 8001b98:	085b      	lsrs	r3, r3, #1
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	88fb      	ldrh	r3, [r7, #6]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	80fb      	strh	r3, [r7, #6]

		uint16_t x_2 = x - shape_size / 2;
 8001ba2:	887b      	ldrh	r3, [r7, #2]
 8001ba4:	085b      	lsrs	r3, r3, #1
 8001ba6:	b29b      	uxth	r3, r3
 8001ba8:	88fa      	ldrh	r2, [r7, #6]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	81fb      	strh	r3, [r7, #14]
		uint16_t y_2 = y + shape_size;
 8001bae:	88ba      	ldrh	r2, [r7, #4]
 8001bb0:	887b      	ldrh	r3, [r7, #2]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	81bb      	strh	r3, [r7, #12]
		uint16_t x_3 = x + shape_size / 2;
 8001bb6:	887b      	ldrh	r3, [r7, #2]
 8001bb8:	085b      	lsrs	r3, r3, #1
 8001bba:	b29a      	uxth	r2, r3
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	817b      	strh	r3, [r7, #10]
		uint16_t y_3 = y + shape_size;
 8001bc2:	88ba      	ldrh	r2, [r7, #4]
 8001bc4:	887b      	ldrh	r3, [r7, #2]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	813b      	strh	r3, [r7, #8]

		RA8876_draw_triangle(x, y, x_2, y_2, x_3, y_3, color, filled);
 8001bca:	89bc      	ldrh	r4, [r7, #12]
 8001bcc:	89fa      	ldrh	r2, [r7, #14]
 8001bce:	88b9      	ldrh	r1, [r7, #4]
 8001bd0:	88f8      	ldrh	r0, [r7, #6]
 8001bd2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	9303      	str	r3, [sp, #12]
 8001bd8:	8c3b      	ldrh	r3, [r7, #32]
 8001bda:	9302      	str	r3, [sp, #8]
 8001bdc:	893b      	ldrh	r3, [r7, #8]
 8001bde:	9301      	str	r3, [sp, #4]
 8001be0:	897b      	ldrh	r3, [r7, #10]
 8001be2:	9300      	str	r3, [sp, #0]
 8001be4:	4623      	mov	r3, r4
 8001be6:	f7ff fb6f 	bl	80012c8 <RA8876_draw_triangle>
		break;
 8001bea:	e07d      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case DIAMOND:
		x = x + shape_size / 2;
 8001bec:	887b      	ldrh	r3, [r7, #2]
 8001bee:	085b      	lsrs	r3, r3, #1
 8001bf0:	b29a      	uxth	r2, r3
 8001bf2:	88fb      	ldrh	r3, [r7, #6]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	80fb      	strh	r3, [r7, #6]
		y = y + shape_size / 2;
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	085b      	lsrs	r3, r3, #1
 8001bfc:	b29a      	uxth	r2, r3
 8001bfe:	88bb      	ldrh	r3, [r7, #4]
 8001c00:	4413      	add	r3, r2
 8001c02:	80bb      	strh	r3, [r7, #4]

		RA8876_draw_diamond(x, y, shape_size, shape_size, color, filled);
 8001c04:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c08:	b29b      	uxth	r3, r3
 8001c0a:	887c      	ldrh	r4, [r7, #2]
 8001c0c:	887a      	ldrh	r2, [r7, #2]
 8001c0e:	88b9      	ldrh	r1, [r7, #4]
 8001c10:	88f8      	ldrh	r0, [r7, #6]
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	8c3b      	ldrh	r3, [r7, #32]
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	4623      	mov	r3, r4
 8001c1a:	f7ff fb09 	bl	8001230 <RA8876_draw_diamond>
		break;
 8001c1e:	e063      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case PACMAN:
		y = y + shape_size / 2;
 8001c20:	887b      	ldrh	r3, [r7, #2]
 8001c22:	085b      	lsrs	r3, r3, #1
 8001c24:	b29a      	uxth	r2, r3
 8001c26:	88bb      	ldrh	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001c2c:	887b      	ldrh	r3, [r7, #2]
 8001c2e:	085b      	lsrs	r3, r3, #1
 8001c30:	b29a      	uxth	r2, r3
 8001c32:	88fb      	ldrh	r3, [r7, #6]
 8001c34:	4413      	add	r3, r2
 8001c36:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_pacman(x, y, shape_size / 2);
 8001c38:	887b      	ldrh	r3, [r7, #2]
 8001c3a:	085b      	lsrs	r3, r3, #1
 8001c3c:	b29a      	uxth	r2, r3
 8001c3e:	88b9      	ldrh	r1, [r7, #4]
 8001c40:	88fb      	ldrh	r3, [r7, #6]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff fd80 	bl	8001748 <RA8876_draw_pacman>
		break;
 8001c48:	e04e      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case SNOWMAN:
		y = y + shape_size / 2;
 8001c4a:	887b      	ldrh	r3, [r7, #2]
 8001c4c:	085b      	lsrs	r3, r3, #1
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	88bb      	ldrh	r3, [r7, #4]
 8001c52:	4413      	add	r3, r2
 8001c54:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001c56:	887b      	ldrh	r3, [r7, #2]
 8001c58:	085b      	lsrs	r3, r3, #1
 8001c5a:	b29a      	uxth	r2, r3
 8001c5c:	88fb      	ldrh	r3, [r7, #6]
 8001c5e:	4413      	add	r3, r2
 8001c60:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_snowman(x, y, shape_size / 2);
 8001c62:	887b      	ldrh	r3, [r7, #2]
 8001c64:	085b      	lsrs	r3, r3, #1
 8001c66:	b29a      	uxth	r2, r3
 8001c68:	88b9      	ldrh	r1, [r7, #4]
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7ff fe97 	bl	80019a0 <RA8876_draw_snowman>
		break;
 8001c72:	e039      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case PRESENT:
		y = y + shape_size / 2;
 8001c74:	887b      	ldrh	r3, [r7, #2]
 8001c76:	085b      	lsrs	r3, r3, #1
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	88bb      	ldrh	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001c80:	887b      	ldrh	r3, [r7, #2]
 8001c82:	085b      	lsrs	r3, r3, #1
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	4413      	add	r3, r2
 8001c8a:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_present(x, y, shape_size);
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	88b9      	ldrh	r1, [r7, #4]
 8001c90:	88fb      	ldrh	r3, [r7, #6]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7ff fe14 	bl	80018c0 <RA8876_draw_present>
		break;
 8001c98:	e026      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	case TREE:
		y = y + shape_size / 2;
 8001c9a:	887b      	ldrh	r3, [r7, #2]
 8001c9c:	085b      	lsrs	r3, r3, #1
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	88bb      	ldrh	r3, [r7, #4]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	80bb      	strh	r3, [r7, #4]
		x = x + shape_size / 2;
 8001ca6:	887b      	ldrh	r3, [r7, #2]
 8001ca8:	085b      	lsrs	r3, r3, #1
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	4413      	add	r3, r2
 8001cb0:	80fb      	strh	r3, [r7, #6]
		RA8876_draw_tree(x, y, shape_size);
 8001cb2:	887a      	ldrh	r2, [r7, #2]
 8001cb4:	88b9      	ldrh	r1, [r7, #4]
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	4618      	mov	r0, r3
 8001cba:	f7ff fda1 	bl	8001800 <RA8876_draw_tree>
		break;
 8001cbe:	e013      	b.n	8001ce8 <RA8876_SLOT_draw_symbol+0x200>
	default:
		RA8876_draw_rectangle(x, y, x + shape_size, y + shape_size, color,
 8001cc0:	88fa      	ldrh	r2, [r7, #6]
 8001cc2:	887b      	ldrh	r3, [r7, #2]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	b29c      	uxth	r4, r3
 8001cc8:	88ba      	ldrh	r2, [r7, #4]
 8001cca:	887b      	ldrh	r3, [r7, #2]
 8001ccc:	4413      	add	r3, r2
 8001cce:	b29a      	uxth	r2, r3
 8001cd0:	88b9      	ldrh	r1, [r7, #4]
 8001cd2:	88f8      	ldrh	r0, [r7, #6]
 8001cd4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001cd8:	9301      	str	r3, [sp, #4]
 8001cda:	8c3b      	ldrh	r3, [r7, #32]
 8001cdc:	9300      	str	r3, [sp, #0]
 8001cde:	4613      	mov	r3, r2
 8001ce0:	4622      	mov	r2, r4
 8001ce2:	f7ff fb4d 	bl	8001380 <RA8876_draw_rectangle>
				filled);

	}
}
 8001ce6:	bf00      	nop
 8001ce8:	bf00      	nop
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}

08001cf0 <RA8876_fill_gradient_128x128>:
void RA8876_fill_gradient_128x128(uint16_t *arr, uint16_t c1, uint16_t c2) {
 8001cf0:	b480      	push	{r7}
 8001cf2:	b093      	sub	sp, #76	@ 0x4c
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	807b      	strh	r3, [r7, #2]
 8001cfc:	4613      	mov	r3, r2
 8001cfe:	803b      	strh	r3, [r7, #0]
	static const int8_t map[4] = { -2, 1, 2, -1 };

	int r1 = (c1 & 0xF800) >> 8;
 8001d00:	887b      	ldrh	r3, [r7, #2]
 8001d02:	121b      	asrs	r3, r3, #8
 8001d04:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001d08:	633b      	str	r3, [r7, #48]	@ 0x30
	int g1 = (c1 & 0x07E0) >> 3;
 8001d0a:	887b      	ldrh	r3, [r7, #2]
 8001d0c:	10db      	asrs	r3, r3, #3
 8001d0e:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int b1 = (c1 & 0x001F) << 3;
 8001d14:	887b      	ldrh	r3, [r7, #2]
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	b2db      	uxtb	r3, r3
 8001d1a:	62bb      	str	r3, [r7, #40]	@ 0x28

	int r2 = (c2 & 0xF800) >> 8;
 8001d1c:	883b      	ldrh	r3, [r7, #0]
 8001d1e:	121b      	asrs	r3, r3, #8
 8001d20:	f003 03f8 	and.w	r3, r3, #248	@ 0xf8
 8001d24:	627b      	str	r3, [r7, #36]	@ 0x24
	int g2 = (c2 & 0x07E0) >> 3;
 8001d26:	883b      	ldrh	r3, [r7, #0]
 8001d28:	10db      	asrs	r3, r3, #3
 8001d2a:	f003 03fc 	and.w	r3, r3, #252	@ 0xfc
 8001d2e:	623b      	str	r3, [r7, #32]
	int b2 = (c2 & 0x001F) << 3;
 8001d30:	883b      	ldrh	r3, [r7, #0]
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	b2db      	uxtb	r3, r3
 8001d36:	61fb      	str	r3, [r7, #28]

	for (int y = 0; y < 128; y++) {
 8001d38:	2300      	movs	r3, #0
 8001d3a:	647b      	str	r3, [r7, #68]	@ 0x44
 8001d3c:	e093      	b.n	8001e66 <RA8876_fill_gradient_128x128+0x176>
		int ry = r1 + ((r2 - r1) * y) / 127;
 8001d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d46:	fb02 f303 	mul.w	r3, r2, r3
 8001d4a:	4a4c      	ldr	r2, [pc, #304]	@ (8001e7c <RA8876_fill_gradient_128x128+0x18c>)
 8001d4c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d50:	441a      	add	r2, r3
 8001d52:	1192      	asrs	r2, r2, #6
 8001d54:	17db      	asrs	r3, r3, #31
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001d5a:	4413      	add	r3, r2
 8001d5c:	61bb      	str	r3, [r7, #24]
		int gy = g1 + ((g2 - g1) * y) / 127;
 8001d5e:	6a3a      	ldr	r2, [r7, #32]
 8001d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d62:	1ad3      	subs	r3, r2, r3
 8001d64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	4a44      	ldr	r2, [pc, #272]	@ (8001e7c <RA8876_fill_gradient_128x128+0x18c>)
 8001d6c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d70:	441a      	add	r2, r3
 8001d72:	1192      	asrs	r2, r2, #6
 8001d74:	17db      	asrs	r3, r3, #31
 8001d76:	1ad3      	subs	r3, r2, r3
 8001d78:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001d7a:	4413      	add	r3, r2
 8001d7c:	617b      	str	r3, [r7, #20]
		int by = b1 + ((b2 - b1) * y) / 127;
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001d86:	fb02 f303 	mul.w	r3, r2, r3
 8001d8a:	4a3c      	ldr	r2, [pc, #240]	@ (8001e7c <RA8876_fill_gradient_128x128+0x18c>)
 8001d8c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d90:	441a      	add	r2, r3
 8001d92:	1192      	asrs	r2, r2, #6
 8001d94:	17db      	asrs	r3, r3, #31
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001d9a:	4413      	add	r3, r2
 8001d9c:	613b      	str	r3, [r7, #16]

		for (int x = 0; x < 128; x++) {
 8001d9e:	2300      	movs	r3, #0
 8001da0:	643b      	str	r3, [r7, #64]	@ 0x40
 8001da2:	e05a      	b.n	8001e5a <RA8876_fill_gradient_128x128+0x16a>
			int d = map[((y & 1) << 1) | (x & 1)];
 8001da4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	f003 0202 	and.w	r2, r3, #2
 8001dac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	4313      	orrs	r3, r2
 8001db4:	4a32      	ldr	r2, [pc, #200]	@ (8001e80 <RA8876_fill_gradient_128x128+0x190>)
 8001db6:	56d3      	ldrsb	r3, [r2, r3]
 8001db8:	60fb      	str	r3, [r7, #12]

			int r = ry + d;
 8001dba:	69ba      	ldr	r2, [r7, #24]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
			int g = gy + d;
 8001dc2:	697a      	ldr	r2, [r7, #20]
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	4413      	add	r3, r2
 8001dc8:	63bb      	str	r3, [r7, #56]	@ 0x38
			int b = by + d;
 8001dca:	693a      	ldr	r2, [r7, #16]
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	4413      	add	r3, r2
 8001dd0:	637b      	str	r3, [r7, #52]	@ 0x34

			if (r < 0)
 8001dd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	da02      	bge.n	8001dde <RA8876_fill_gradient_128x128+0xee>
				r = 0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ddc:	e004      	b.n	8001de8 <RA8876_fill_gradient_128x128+0xf8>
			else if (r > 255)
 8001dde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001de0:	2bff      	cmp	r3, #255	@ 0xff
 8001de2:	dd01      	ble.n	8001de8 <RA8876_fill_gradient_128x128+0xf8>
				r = 255;
 8001de4:	23ff      	movs	r3, #255	@ 0xff
 8001de6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			if (g < 0)
 8001de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	da02      	bge.n	8001df4 <RA8876_fill_gradient_128x128+0x104>
				g = 0;
 8001dee:	2300      	movs	r3, #0
 8001df0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001df2:	e004      	b.n	8001dfe <RA8876_fill_gradient_128x128+0x10e>
			else if (g > 255)
 8001df4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001df6:	2bff      	cmp	r3, #255	@ 0xff
 8001df8:	dd01      	ble.n	8001dfe <RA8876_fill_gradient_128x128+0x10e>
				g = 255;
 8001dfa:	23ff      	movs	r3, #255	@ 0xff
 8001dfc:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (b < 0)
 8001dfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	da02      	bge.n	8001e0a <RA8876_fill_gradient_128x128+0x11a>
				b = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e08:	e004      	b.n	8001e14 <RA8876_fill_gradient_128x128+0x124>
			else if (b > 255)
 8001e0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e0c:	2bff      	cmp	r3, #255	@ 0xff
 8001e0e:	dd01      	ble.n	8001e14 <RA8876_fill_gradient_128x128+0x124>
				b = 255;
 8001e10:	23ff      	movs	r3, #255	@ 0xff
 8001e12:	637b      	str	r3, [r7, #52]	@ 0x34

			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001e16:	b21b      	sxth	r3, r3
 8001e18:	021b      	lsls	r3, r3, #8
 8001e1a:	b21b      	sxth	r3, r3
 8001e1c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e20:	f023 0307 	bic.w	r3, r3, #7
 8001e24:	b21a      	sxth	r2, r3
 8001e26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e28:	b21b      	sxth	r3, r3
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	b21b      	sxth	r3, r3
 8001e2e:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8001e32:	b21b      	sxth	r3, r3
 8001e34:	4313      	orrs	r3, r2
 8001e36:	b21a      	sxth	r2, r3
					| (b >> 3));
 8001e38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3a:	10db      	asrs	r3, r3, #3
 8001e3c:	b21b      	sxth	r3, r3
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	b219      	sxth	r1, r3
			arr[y * 128 + x] = (uint16_t) (((r & 0xF8) << 8) | ((g & 0xFC) << 3)
 8001e42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e44:	01da      	lsls	r2, r3, #7
 8001e46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e48:	4413      	add	r3, r2
 8001e4a:	005b      	lsls	r3, r3, #1
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	4413      	add	r3, r2
 8001e50:	b28a      	uxth	r2, r1
 8001e52:	801a      	strh	r2, [r3, #0]
		for (int x = 0; x < 128; x++) {
 8001e54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e56:	3301      	adds	r3, #1
 8001e58:	643b      	str	r3, [r7, #64]	@ 0x40
 8001e5a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e5c:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e5e:	dda1      	ble.n	8001da4 <RA8876_fill_gradient_128x128+0xb4>
	for (int y = 0; y < 128; y++) {
 8001e60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e62:	3301      	adds	r3, #1
 8001e64:	647b      	str	r3, [r7, #68]	@ 0x44
 8001e66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e68:	2b7f      	cmp	r3, #127	@ 0x7f
 8001e6a:	f77f af68 	ble.w	8001d3e <RA8876_fill_gradient_128x128+0x4e>
		}
	}
}
 8001e6e:	bf00      	nop
 8001e70:	bf00      	nop
 8001e72:	374c      	adds	r7, #76	@ 0x4c
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr
 8001e7c:	81020409 	.word	0x81020409
 8001e80:	08008ec0 	.word	0x08008ec0

08001e84 <RA8876_fill_bottom_gradient>:
void RA8876_fill_bottom_gradient() {
 8001e84:	b5b0      	push	{r4, r5, r7, lr}
 8001e86:	b08c      	sub	sp, #48	@ 0x30
 8001e88:	af04      	add	r7, sp, #16
	static uint16_t animBuffer[128 * 128];

	// first gradient is the top and bottom
	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_PRIMARY_COLOR,
 8001e8a:	f44f 4238 	mov.w	r2, #47104	@ 0xb800
 8001e8e:	f642 0141 	movw	r1, #10305	@ 0x2841
 8001e92:	4859      	ldr	r0, [pc, #356]	@ (8001ff8 <RA8876_fill_bottom_gradient+0x174>)
 8001e94:	f7ff ff2c 	bl	8001cf0 <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_SECONDARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]
 8001e9c:	e00f      	b.n	8001ebe <RA8876_fill_bottom_gradient+0x3a>
		RA8876_draw_image_BTE((i * 128), 600 - 128, 128, 128, animBuffer);
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	01db      	lsls	r3, r3, #7
 8001ea4:	b29b      	uxth	r3, r3
 8001ea6:	b218      	sxth	r0, r3
 8001ea8:	4b53      	ldr	r3, [pc, #332]	@ (8001ff8 <RA8876_fill_bottom_gradient+0x174>)
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	2380      	movs	r3, #128	@ 0x80
 8001eae:	2280      	movs	r2, #128	@ 0x80
 8001eb0:	f44f 71ec 	mov.w	r1, #472	@ 0x1d8
 8001eb4:	f7ff fac8 	bl	8001448 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8001eb8:	69fb      	ldr	r3, [r7, #28]
 8001eba:	3301      	adds	r3, #1
 8001ebc:	61fb      	str	r3, [r7, #28]
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	2b07      	cmp	r3, #7
 8001ec2:	ddec      	ble.n	8001e9e <RA8876_fill_bottom_gradient+0x1a>


	}

	RA8876_fill_gradient_128x128(animBuffer, RA8876_BACKGROUND_SECONDARY_COLOR,
 8001ec4:	f642 0241 	movw	r2, #10305	@ 0x2841
 8001ec8:	f44f 4138 	mov.w	r1, #47104	@ 0xb800
 8001ecc:	484a      	ldr	r0, [pc, #296]	@ (8001ff8 <RA8876_fill_bottom_gradient+0x174>)
 8001ece:	f7ff ff0f 	bl	8001cf0 <RA8876_fill_gradient_128x128>
			RA8876_BACKGROUND_PRIMARY_COLOR);
	for (int i = 0; i < 8; i++) {
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61bb      	str	r3, [r7, #24]
 8001ed6:	e00e      	b.n	8001ef6 <RA8876_fill_bottom_gradient+0x72>
		RA8876_draw_image_BTE(i * 128, 0, 128, 128, animBuffer
 8001ed8:	69bb      	ldr	r3, [r7, #24]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	01db      	lsls	r3, r3, #7
 8001ede:	b29b      	uxth	r3, r3
 8001ee0:	b218      	sxth	r0, r3
 8001ee2:	4b45      	ldr	r3, [pc, #276]	@ (8001ff8 <RA8876_fill_bottom_gradient+0x174>)
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2380      	movs	r3, #128	@ 0x80
 8001ee8:	2280      	movs	r2, #128	@ 0x80
 8001eea:	2100      	movs	r1, #0
 8001eec:	f7ff faac 	bl	8001448 <RA8876_draw_image_BTE>
	for (int i = 0; i < 8; i++) {
 8001ef0:	69bb      	ldr	r3, [r7, #24]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	61bb      	str	r3, [r7, #24]
 8001ef6:	69bb      	ldr	r3, [r7, #24]
 8001ef8:	2b07      	cmp	r3, #7
 8001efa:	dded      	ble.n	8001ed8 <RA8876_fill_bottom_gradient+0x54>
);

	}
	int size = 32;
 8001efc:	2320      	movs	r3, #32
 8001efe:	60fb      	str	r3, [r7, #12]
	uint8_t symbols[4] = { PRESENT, SNOWMAN, DIAMOND, TREE, };
 8001f00:	4b3e      	ldr	r3, [pc, #248]	@ (8001ffc <RA8876_fill_bottom_gradient+0x178>)
 8001f02:	60bb      	str	r3, [r7, #8]
	uint16_t symbol = 0;
 8001f04:	2300      	movs	r3, #0
 8001f06:	82fb      	strh	r3, [r7, #22]
	uint16_t colors[3] = { RA8876_FOREGROUND_PRIMARY_COLOR,
 8001f08:	4a3d      	ldr	r2, [pc, #244]	@ (8002000 <RA8876_fill_bottom_gradient+0x17c>)
 8001f0a:	463b      	mov	r3, r7
 8001f0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f10:	6018      	str	r0, [r3, #0]
 8001f12:	3304      	adds	r3, #4
 8001f14:	8019      	strh	r1, [r3, #0]
	RA8876_FOREGROUND_SECONDARY_COLOR, RA8876_FOREGROUND_TERITARY_COLOR };
	uint16_t color = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	613b      	str	r3, [r7, #16]
 8001f1e:	e063      	b.n	8001fe8 <RA8876_fill_bottom_gradient+0x164>
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 600 - 64 - (size / 2),
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	019b      	lsls	r3, r3, #6
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	0fd9      	lsrs	r1, r3, #31
 8001f2c:	440b      	add	r3, r1
 8001f2e:	105b      	asrs	r3, r3, #1
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	4413      	add	r3, r2
 8001f34:	b298      	uxth	r0, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	0fda      	lsrs	r2, r3, #31
 8001f3a:	4413      	add	r3, r2
 8001f3c:	105b      	asrs	r3, r3, #1
 8001f3e:	425b      	negs	r3, r3
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	f503 7306 	add.w	r3, r3, #536	@ 0x218
 8001f46:	b299      	uxth	r1, r3
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	b29a      	uxth	r2, r3
 8001f4c:	8afb      	ldrh	r3, [r7, #22]
 8001f4e:	3320      	adds	r3, #32
 8001f50:	443b      	add	r3, r7
 8001f52:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8001f56:	8abb      	ldrh	r3, [r7, #20]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	3320      	adds	r3, #32
 8001f5c:	443b      	add	r3, r7
 8001f5e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001f62:	2500      	movs	r5, #0
 8001f64:	9502      	str	r5, [sp, #8]
 8001f66:	2501      	movs	r5, #1
 8001f68:	9501      	str	r5, [sp, #4]
 8001f6a:	9300      	str	r3, [sp, #0]
 8001f6c:	4623      	mov	r3, r4
 8001f6e:	f7ff fdbb 	bl	8001ae8 <RA8876_SLOT_draw_symbol>
				size, symbols[symbol], colors[color], 1, 0);
		RA8876_SLOT_draw_symbol((i * 64) + (size / 2), 64 - (size / 2),
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	019b      	lsls	r3, r3, #6
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	0fd9      	lsrs	r1, r3, #31
 8001f7e:	440b      	add	r3, r1
 8001f80:	105b      	asrs	r3, r3, #1
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	4413      	add	r3, r2
 8001f86:	b298      	uxth	r0, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	0fda      	lsrs	r2, r3, #31
 8001f8c:	4413      	add	r3, r2
 8001f8e:	105b      	asrs	r3, r3, #1
 8001f90:	425b      	negs	r3, r3
 8001f92:	b29b      	uxth	r3, r3
 8001f94:	3340      	adds	r3, #64	@ 0x40
 8001f96:	b299      	uxth	r1, r3
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	b29a      	uxth	r2, r3
 8001f9c:	8afb      	ldrh	r3, [r7, #22]
 8001f9e:	3320      	adds	r3, #32
 8001fa0:	443b      	add	r3, r7
 8001fa2:	f813 4c18 	ldrb.w	r4, [r3, #-24]
 8001fa6:	8abb      	ldrh	r3, [r7, #20]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	3320      	adds	r3, #32
 8001fac:	443b      	add	r3, r7
 8001fae:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8001fb2:	2500      	movs	r5, #0
 8001fb4:	9502      	str	r5, [sp, #8]
 8001fb6:	2501      	movs	r5, #1
 8001fb8:	9501      	str	r5, [sp, #4]
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	4623      	mov	r3, r4
 8001fbe:	f7ff fd93 	bl	8001ae8 <RA8876_SLOT_draw_symbol>
				size,
				symbols[symbol], colors[color], 1, 0);
		symbol++;
 8001fc2:	8afb      	ldrh	r3, [r7, #22]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	82fb      	strh	r3, [r7, #22]
		if (symbol > 3) {
 8001fc8:	8afb      	ldrh	r3, [r7, #22]
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d901      	bls.n	8001fd2 <RA8876_fill_bottom_gradient+0x14e>
			symbol = 0;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	82fb      	strh	r3, [r7, #22]
		}
		color++;
 8001fd2:	8abb      	ldrh	r3, [r7, #20]
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	82bb      	strh	r3, [r7, #20]
		if (color > 2) {
 8001fd8:	8abb      	ldrh	r3, [r7, #20]
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <RA8876_fill_bottom_gradient+0x15e>
			color = 0;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	82bb      	strh	r3, [r7, #20]
	for (int i = 0; i < 16; i++) {
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	2b0f      	cmp	r3, #15
 8001fec:	dd98      	ble.n	8001f20 <RA8876_fill_bottom_gradient+0x9c>
		}
	}
}
 8001fee:	bf00      	nop
 8001ff0:	bf00      	nop
 8001ff2:	3720      	adds	r7, #32
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff8:	20000090 	.word	0x20000090
 8001ffc:	08030607 	.word	0x08030607
 8002000:	08008dd8 	.word	0x08008dd8

08002004 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002004:	b580      	push	{r7, lr}
 8002006:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8002008:	4a10      	ldr	r2, [pc, #64]	@ (800204c <MX_FREERTOS_Init+0x48>)
 800200a:	2100      	movs	r1, #0
 800200c:	4810      	ldr	r0, [pc, #64]	@ (8002050 <MX_FREERTOS_Init+0x4c>)
 800200e:	f003 ffb7 	bl	8005f80 <osThreadNew>
 8002012:	4603      	mov	r3, r0
 8002014:	4a0f      	ldr	r2, [pc, #60]	@ (8002054 <MX_FREERTOS_Init+0x50>)
 8002016:	6013      	str	r3, [r2, #0]

  /* creation of main_display */
  main_displayHandle = osThreadNew(main_display_task, NULL, &main_display_attributes);
 8002018:	4a0f      	ldr	r2, [pc, #60]	@ (8002058 <MX_FREERTOS_Init+0x54>)
 800201a:	2100      	movs	r1, #0
 800201c:	480f      	ldr	r0, [pc, #60]	@ (800205c <MX_FREERTOS_Init+0x58>)
 800201e:	f003 ffaf 	bl	8005f80 <osThreadNew>
 8002022:	4603      	mov	r3, r0
 8002024:	4a0e      	ldr	r2, [pc, #56]	@ (8002060 <MX_FREERTOS_Init+0x5c>)
 8002026:	6013      	str	r3, [r2, #0]

  /* creation of buttons */
  buttonsHandle = osThreadNew(buttons_task, NULL, &buttons_attributes);
 8002028:	4a0e      	ldr	r2, [pc, #56]	@ (8002064 <MX_FREERTOS_Init+0x60>)
 800202a:	2100      	movs	r1, #0
 800202c:	480e      	ldr	r0, [pc, #56]	@ (8002068 <MX_FREERTOS_Init+0x64>)
 800202e:	f003 ffa7 	bl	8005f80 <osThreadNew>
 8002032:	4603      	mov	r3, r0
 8002034:	4a0d      	ldr	r2, [pc, #52]	@ (800206c <MX_FREERTOS_Init+0x68>)
 8002036:	6013      	str	r3, [r2, #0]

  /* creation of controlDisplay */
  controlDisplayHandle = osThreadNew(control_display, NULL, &controlDisplay_attributes);
 8002038:	4a0d      	ldr	r2, [pc, #52]	@ (8002070 <MX_FREERTOS_Init+0x6c>)
 800203a:	2100      	movs	r1, #0
 800203c:	480d      	ldr	r0, [pc, #52]	@ (8002074 <MX_FREERTOS_Init+0x70>)
 800203e:	f003 ff9f 	bl	8005f80 <osThreadNew>
 8002042:	4603      	mov	r3, r0
 8002044:	4a0c      	ldr	r2, [pc, #48]	@ (8002078 <MX_FREERTOS_Init+0x74>)
 8002046:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8002048:	bf00      	nop
 800204a:	bd80      	pop	{r7, pc}
 800204c:	08008ec4 	.word	0x08008ec4
 8002050:	0800207d 	.word	0x0800207d
 8002054:	20008090 	.word	0x20008090
 8002058:	08008ee8 	.word	0x08008ee8
 800205c:	08002091 	.word	0x08002091
 8002060:	20008094 	.word	0x20008094
 8002064:	08008f0c 	.word	0x08008f0c
 8002068:	080021c9 	.word	0x080021c9
 800206c:	20008098 	.word	0x20008098
 8002070:	08008f30 	.word	0x08008f30
 8002074:	080022d9 	.word	0x080022d9
 8002078:	2000809c 	.word	0x2000809c

0800207c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Infinite loop */


	for (;;)
  {
		osDelay(2500);
 8002084:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 8002088:	f004 f836 	bl	80060f8 <osDelay>
 800208c:	e7fa      	b.n	8002084 <StartDefaultTask+0x8>
	...

08002090 <main_display_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_main_display_task */
void main_display_task(void *argument)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN main_display_task */
  /* Infinite loop */
	// first reset stuff
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin,
 8002098:	2200      	movs	r2, #0
 800209a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800209e:	4847      	ldr	r0, [pc, #284]	@ (80021bc <main_display_task+0x12c>)
 80020a0:	f001 fa78 	bl	8003594 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	osDelay(50);
 80020a4:	2032      	movs	r0, #50	@ 0x32
 80020a6:	f004 f827 	bl	80060f8 <osDelay>
	HAL_GPIO_WritePin(display_reset_GPIO_Port, display_reset_Pin, GPIO_PIN_SET);
 80020aa:	2201      	movs	r2, #1
 80020ac:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020b0:	4842      	ldr	r0, [pc, #264]	@ (80021bc <main_display_task+0x12c>)
 80020b2:	f001 fa6f 	bl	8003594 <HAL_GPIO_WritePin>
	osDelay(200);
 80020b6:	20c8      	movs	r0, #200	@ 0xc8
 80020b8:	f004 f81e 	bl	80060f8 <osDelay>

	uint8_t initialised = 0;
 80020bc:	2300      	movs	r3, #0
 80020be:	75fb      	strb	r3, [r7, #23]
	int ran_symbol = 1;
 80020c0:	2301      	movs	r3, #1
 80020c2:	613b      	str	r3, [r7, #16]
	osDelay(10);
 80020c4:	200a      	movs	r0, #10
 80020c6:	f004 f817 	bl	80060f8 <osDelay>
	uint8_t current_symbol = 0;
 80020ca:	2300      	movs	r3, #0
 80020cc:	733b      	strb	r3, [r7, #12]
	uint8_t roll1_symbol = 0;
 80020ce:	2300      	movs	r3, #0
 80020d0:	73fb      	strb	r3, [r7, #15]
	uint8_t roll2_symbol = 0;
 80020d2:	2300      	movs	r3, #0
 80020d4:	73bb      	strb	r3, [r7, #14]
	uint8_t roll3_symbol = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	737b      	strb	r3, [r7, #13]


  for(;;)
  {
		switch (GameState) {
 80020da:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <main_display_task+0x130>)
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	3b03      	subs	r3, #3
 80020e0:	2b04      	cmp	r3, #4
 80020e2:	d860      	bhi.n	80021a6 <main_display_task+0x116>
 80020e4:	a201      	add	r2, pc, #4	@ (adr r2, 80020ec <main_display_task+0x5c>)
 80020e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ea:	bf00      	nop
 80020ec:	08002101 	.word	0x08002101
 80020f0:	08002149 	.word	0x08002149
 80020f4:	08002157 	.word	0x08002157
 80020f8:	08002165 	.word	0x08002165
 80020fc:	08002173 	.word	0x08002173
		case SlotIdle:
			if (initialised == 0
 8002100:	7dfb      	ldrb	r3, [r7, #23]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d10a      	bne.n	800211c <main_display_task+0x8c>
								&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 8002106:	2108      	movs	r1, #8
 8002108:	482e      	ldr	r0, [pc, #184]	@ (80021c4 <main_display_task+0x134>)
 800210a:	f001 fa2b 	bl	8003564 <HAL_GPIO_ReadPin>
 800210e:	4603      	mov	r3, r0
 8002110:	2b01      	cmp	r3, #1
 8002112:	d103      	bne.n	800211c <main_display_task+0x8c>
			display_wait_Pin) == GPIO_PIN_SET) {
				initialise_main_display();
 8002114:	f000 fa12 	bl	800253c <initialise_main_display>
				initialised = 1;
 8002118:	2301      	movs	r3, #1
 800211a:	75fb      	strb	r3, [r7, #23]

			}

			// only send something over SPI if wait is HIGH, wich means ready
			if (initialised
 800211c:	7dfb      	ldrb	r3, [r7, #23]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d00d      	beq.n	800213e <main_display_task+0xae>
					&& HAL_GPIO_ReadPin(display_wait_GPIO_Port,
 8002122:	2108      	movs	r1, #8
 8002124:	4827      	ldr	r0, [pc, #156]	@ (80021c4 <main_display_task+0x134>)
 8002126:	f001 fa1d 	bl	8003564 <HAL_GPIO_ReadPin>
 800212a:	4603      	mov	r3, r0
 800212c:	2b01      	cmp	r3, #1
 800212e:	d106      	bne.n	800213e <main_display_task+0xae>
							display_wait_Pin) == GPIO_PIN_SET) {

				ran_symbol = !ran_symbol;
 8002130:	693b      	ldr	r3, [r7, #16]
 8002132:	2b00      	cmp	r3, #0
 8002134:	bf0c      	ite	eq
 8002136:	2301      	moveq	r3, #1
 8002138:	2300      	movne	r3, #0
 800213a:	b2db      	uxtb	r3, r3
 800213c:	613b      	str	r3, [r7, #16]
				//RA8876_SLOT_draw_roll(0, ran_symbol);
				//RA8876_SLOT_draw_roll(1, !ran_symbol);
				//RA8876_SLOT_draw_roll(2, ran_symbol);

			}
			osDelay(500);
 800213e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002142:	f003 ffd9 	bl	80060f8 <osDelay>
			break;
 8002146:	e033      	b.n	80021b0 <main_display_task+0x120>
		case SlotGameStart:
			// draw roll one until first button is pressed
			roll1_symbol = RA8876_SLOT_draw_roll(0, 1);
 8002148:	2101      	movs	r1, #1
 800214a:	2000      	movs	r0, #0
 800214c:	f7ff fa80 	bl	8001650 <RA8876_SLOT_draw_roll>
 8002150:	4603      	mov	r3, r0
 8002152:	73fb      	strb	r3, [r7, #15]
			break;
 8002154:	e02c      	b.n	80021b0 <main_display_task+0x120>
		case SlotGameRoll2:
			// first save the selected symbol of the roll before
			roll2_symbol = RA8876_SLOT_draw_roll(1, 1);
 8002156:	2101      	movs	r1, #1
 8002158:	2001      	movs	r0, #1
 800215a:	f7ff fa79 	bl	8001650 <RA8876_SLOT_draw_roll>
 800215e:	4603      	mov	r3, r0
 8002160:	73bb      	strb	r3, [r7, #14]
			break;
 8002162:	e025      	b.n	80021b0 <main_display_task+0x120>
		case SlotGameRoll3:
			// last roll
			roll3_symbol = RA8876_SLOT_draw_roll(2, 1);
 8002164:	2101      	movs	r1, #1
 8002166:	2002      	movs	r0, #2
 8002168:	f7ff fa72 	bl	8001650 <RA8876_SLOT_draw_roll>
 800216c:	4603      	mov	r3, r0
 800216e:	737b      	strb	r3, [r7, #13]
			break;
 8002170:	e01e      	b.n	80021b0 <main_display_task+0x120>
		case SlotGameEvaluation:
			if (roll3_symbol == roll2_symbol && roll3_symbol == roll1_symbol) {
 8002172:	7b7a      	ldrb	r2, [r7, #13]
 8002174:	7bbb      	ldrb	r3, [r7, #14]
 8002176:	429a      	cmp	r2, r3
 8002178:	d10b      	bne.n	8002192 <main_display_task+0x102>
 800217a:	7b7a      	ldrb	r2, [r7, #13]
 800217c:	7bfb      	ldrb	r3, [r7, #15]
 800217e:	429a      	cmp	r2, r3
 8002180:	d107      	bne.n	8002192 <main_display_task+0x102>
				// winner winner chicken dinner
				MP3_play_sound_effect(4);
 8002182:	2004      	movs	r0, #4
 8002184:	f7fe fbdd 	bl	8000942 <MP3_play_sound_effect>
				osDelay(7000);
 8002188:	f641 3058 	movw	r0, #7000	@ 0x1b58
 800218c:	f003 ffb4 	bl	80060f8 <osDelay>
 8002190:	e003      	b.n	800219a <main_display_task+0x10a>
			} else {
				//MP3_play_sound_effect(3);
				osDelay(500);
 8002192:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002196:	f003 ffaf 	bl	80060f8 <osDelay>
			}
			RA8876_SLOT_clear();
 800219a:	f7ff fa43 	bl	8001624 <RA8876_SLOT_clear>
			GameState = SlotIdle;
 800219e:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <main_display_task+0x130>)
 80021a0:	2203      	movs	r2, #3
 80021a2:	701a      	strb	r2, [r3, #0]
			break;
 80021a4:	e004      	b.n	80021b0 <main_display_task+0x120>
		default:
			osDelay(500);
 80021a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80021aa:	f003 ffa5 	bl	80060f8 <osDelay>
			break;
 80021ae:	bf00      	nop
		}
		osDelay(1000);
 80021b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80021b4:	f003 ffa0 	bl	80060f8 <osDelay>
		switch (GameState) {
 80021b8:	e78f      	b.n	80020da <main_display_task+0x4a>
 80021ba:	bf00      	nop
 80021bc:	40020000 	.word	0x40020000
 80021c0:	2000000a 	.word	0x2000000a
 80021c4:	40020c00 	.word	0x40020c00

080021c8 <buttons_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_buttons_task */
void buttons_task(void *argument)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

  for(;;)
  {

		switch (GameState) {
 80021d0:	4b3f      	ldr	r3, [pc, #252]	@ (80022d0 <buttons_task+0x108>)
 80021d2:	781b      	ldrb	r3, [r3, #0]
 80021d4:	3b03      	subs	r3, #3
 80021d6:	2b04      	cmp	r3, #4
 80021d8:	d86a      	bhi.n	80022b0 <buttons_task+0xe8>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <buttons_task+0x18>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	080021f5 	.word	0x080021f5
 80021e4:	08002211 	.word	0x08002211
 80021e8:	0800224d 	.word	0x0800224d
 80021ec:	08002275 	.word	0x08002275
 80021f0:	0800229d 	.word	0x0800229d
		case SlotIdle:
			stagger_stop_buttons(75);
 80021f4:	204b      	movs	r0, #75	@ 0x4b
 80021f6:	f000 f975 	bl	80024e4 <stagger_stop_buttons>

			if (HAL_GPIO_ReadPin(stop_btn_0_GPIO_Port, stop_btn_0_Pin)) {
 80021fa:	2102      	movs	r1, #2
 80021fc:	4835      	ldr	r0, [pc, #212]	@ (80022d4 <buttons_task+0x10c>)
 80021fe:	f001 f9b1 	bl	8003564 <HAL_GPIO_ReadPin>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d057      	beq.n	80022b8 <buttons_task+0xf0>
				GameState = SlotGameStart;
 8002208:	4b31      	ldr	r3, [pc, #196]	@ (80022d0 <buttons_task+0x108>)
 800220a:	2204      	movs	r2, #4
 800220c:	701a      	strb	r2, [r3, #0]
			}

			break;
 800220e:	e053      	b.n	80022b8 <buttons_task+0xf0>
		case SlotGameStart:
			// reset all other buttons
			HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin,
 8002210:	2200      	movs	r2, #0
 8002212:	2101      	movs	r1, #1
 8002214:	482f      	ldr	r0, [pc, #188]	@ (80022d4 <buttons_task+0x10c>)
 8002216:	f001 f9bd 	bl	8003594 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin,
 800221a:	2200      	movs	r2, #0
 800221c:	2104      	movs	r1, #4
 800221e:	482d      	ldr	r0, [pc, #180]	@ (80022d4 <buttons_task+0x10c>)
 8002220:	f001 f9b8 	bl	8003594 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 8002224:	2200      	movs	r2, #0
 8002226:	2110      	movs	r1, #16
 8002228:	482a      	ldr	r0, [pc, #168]	@ (80022d4 <buttons_task+0x10c>)
 800222a:	f001 f9b3 	bl	8003594 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 800222e:	2140      	movs	r1, #64	@ 0x40
 8002230:	4828      	ldr	r0, [pc, #160]	@ (80022d4 <buttons_task+0x10c>)
 8002232:	f001 f9c8 	bl	80035c6 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_3_GPIO_Port, stop_btn_3_Pin)) {
 8002236:	2180      	movs	r1, #128	@ 0x80
 8002238:	4826      	ldr	r0, [pc, #152]	@ (80022d4 <buttons_task+0x10c>)
 800223a:	f001 f993 	bl	8003564 <HAL_GPIO_ReadPin>
 800223e:	4603      	mov	r3, r0
 8002240:	2b00      	cmp	r3, #0
 8002242:	d03b      	beq.n	80022bc <buttons_task+0xf4>
				GameState = SlotGameRoll2;
 8002244:	4b22      	ldr	r3, [pc, #136]	@ (80022d0 <buttons_task+0x108>)
 8002246:	2205      	movs	r2, #5
 8002248:	701a      	strb	r2, [r3, #0]
			}
			break;
 800224a:	e037      	b.n	80022bc <buttons_task+0xf4>
		case SlotGameRoll2:
			HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin,
 800224c:	2201      	movs	r2, #1
 800224e:	2140      	movs	r1, #64	@ 0x40
 8002250:	4820      	ldr	r0, [pc, #128]	@ (80022d4 <buttons_task+0x10c>)
 8002252:	f001 f99f 	bl	8003594 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 8002256:	2110      	movs	r1, #16
 8002258:	481e      	ldr	r0, [pc, #120]	@ (80022d4 <buttons_task+0x10c>)
 800225a:	f001 f9b4 	bl	80035c6 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_2_GPIO_Port, stop_btn_2_Pin)) {
 800225e:	2120      	movs	r1, #32
 8002260:	481c      	ldr	r0, [pc, #112]	@ (80022d4 <buttons_task+0x10c>)
 8002262:	f001 f97f 	bl	8003564 <HAL_GPIO_ReadPin>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d029      	beq.n	80022c0 <buttons_task+0xf8>
				GameState = SlotGameRoll3;
 800226c:	4b18      	ldr	r3, [pc, #96]	@ (80022d0 <buttons_task+0x108>)
 800226e:	2206      	movs	r2, #6
 8002270:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002272:	e025      	b.n	80022c0 <buttons_task+0xf8>
		case SlotGameRoll3:
			HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin,
 8002274:	2201      	movs	r2, #1
 8002276:	2110      	movs	r1, #16
 8002278:	4816      	ldr	r0, [pc, #88]	@ (80022d4 <buttons_task+0x10c>)
 800227a:	f001 f98b 	bl	8003594 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 800227e:	2104      	movs	r1, #4
 8002280:	4814      	ldr	r0, [pc, #80]	@ (80022d4 <buttons_task+0x10c>)
 8002282:	f001 f9a0 	bl	80035c6 <HAL_GPIO_TogglePin>
			if (HAL_GPIO_ReadPin(stop_btn_1_GPIO_Port, stop_btn_1_Pin)) {
 8002286:	2108      	movs	r1, #8
 8002288:	4812      	ldr	r0, [pc, #72]	@ (80022d4 <buttons_task+0x10c>)
 800228a:	f001 f96b 	bl	8003564 <HAL_GPIO_ReadPin>
 800228e:	4603      	mov	r3, r0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d017      	beq.n	80022c4 <buttons_task+0xfc>
				GameState = SlotGameEvaluation;
 8002294:	4b0e      	ldr	r3, [pc, #56]	@ (80022d0 <buttons_task+0x108>)
 8002296:	2207      	movs	r2, #7
 8002298:	701a      	strb	r2, [r3, #0]
			}
			break;
 800229a:	e013      	b.n	80022c4 <buttons_task+0xfc>
		case SlotGameEvaluation:
			write_stop_buttons(GPIO_PIN_SET);
 800229c:	2001      	movs	r0, #1
 800229e:	f000 f8fd 	bl	800249c <write_stop_buttons>
			osDelay(150);
 80022a2:	2096      	movs	r0, #150	@ 0x96
 80022a4:	f003 ff28 	bl	80060f8 <osDelay>
			write_stop_buttons(GPIO_PIN_RESET);
 80022a8:	2000      	movs	r0, #0
 80022aa:	f000 f8f7 	bl	800249c <write_stop_buttons>
			break;
 80022ae:	e00a      	b.n	80022c6 <buttons_task+0xfe>
		default:
			osDelay(250);
 80022b0:	20fa      	movs	r0, #250	@ 0xfa
 80022b2:	f003 ff21 	bl	80060f8 <osDelay>
			break;
 80022b6:	e006      	b.n	80022c6 <buttons_task+0xfe>
			break;
 80022b8:	bf00      	nop
 80022ba:	e004      	b.n	80022c6 <buttons_task+0xfe>
			break;
 80022bc:	bf00      	nop
 80022be:	e002      	b.n	80022c6 <buttons_task+0xfe>
			break;
 80022c0:	bf00      	nop
 80022c2:	e000      	b.n	80022c6 <buttons_task+0xfe>
			break;
 80022c4:	bf00      	nop
		}
		osDelay(150);
 80022c6:	2096      	movs	r0, #150	@ 0x96
 80022c8:	f003 ff16 	bl	80060f8 <osDelay>
		switch (GameState) {
 80022cc:	e780      	b.n	80021d0 <buttons_task+0x8>
 80022ce:	bf00      	nop
 80022d0:	2000000a 	.word	0x2000000a
 80022d4:	40020000 	.word	0x40020000

080022d8 <control_display>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_control_display */
void control_display(void *argument)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b08e      	sub	sp, #56	@ 0x38
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN control_display */
  /* Infinite loop */
	char pressedKey = ' ';
 80022e0:	2320      	movs	r3, #32
 80022e2:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	char passwordAttempt[5] = { 0, 0, 0, 0, '\0' };
 80022e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80022ea:	2200      	movs	r2, #0
 80022ec:	601a      	str	r2, [r3, #0]
 80022ee:	711a      	strb	r2, [r3, #4]
	char hiddenDigits[5] = { 0, 0, 0, 0, '\0' };
 80022f0:	f107 0320 	add.w	r3, r7, #32
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	711a      	strb	r2, [r3, #4]
	uint8_t passwordIndex = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	LCD_Init();
 8002300:	f7fe f99c 	bl	800063c <LCD_Init>
	LCD_PrintString("Starting Up");
 8002304:	4859      	ldr	r0, [pc, #356]	@ (800246c <control_display+0x194>)
 8002306:	f7fe f9f5 	bl	80006f4 <LCD_PrintString>
	MP3_init();
 800230a:	f7fe fae3 	bl	80008d4 <MP3_init>
	LCD_Clear();
 800230e:	f7fe fa0e 	bl	800072e <LCD_Clear>
	char *password = "1230";
 8002312:	4b57      	ldr	r3, [pc, #348]	@ (8002470 <control_display+0x198>)
 8002314:	633b      	str	r3, [r7, #48]	@ 0x30
  for(;;)
  {
		char pressedKeys[20];
		KeypadGetKey(&pressedKeys);
 8002316:	f107 030c 	add.w	r3, r7, #12
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe fb20 	bl	8000960 <KeypadGetKey>
		pressedKey = pressedKeys[0];
 8002320:	7b3b      	ldrb	r3, [r7, #12]
 8002322:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
		switch (GameState) {
 8002326:	4b53      	ldr	r3, [pc, #332]	@ (8002474 <control_display+0x19c>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	2b02      	cmp	r3, #2
 800232c:	d067      	beq.n	80023fe <control_display+0x126>
 800232e:	2b02      	cmp	r3, #2
 8002330:	dc7a      	bgt.n	8002428 <control_display+0x150>
 8002332:	2b00      	cmp	r3, #0
 8002334:	d002      	beq.n	800233c <control_display+0x64>
 8002336:	2b01      	cmp	r3, #1
 8002338:	d020      	beq.n	800237c <control_display+0xa4>
 800233a:	e075      	b.n	8002428 <control_display+0x150>
		case SlotLocked:
			LCD_SetCursor(0, 0);
 800233c:	2100      	movs	r1, #0
 800233e:	2000      	movs	r0, #0
 8002340:	f7fe fa00 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("#-----Password-----#");
 8002344:	484c      	ldr	r0, [pc, #304]	@ (8002478 <control_display+0x1a0>)
 8002346:	f7fe f9d5 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(0, 1);
 800234a:	2101      	movs	r1, #1
 800234c:	2000      	movs	r0, #0
 800234e:	f7fe f9f9 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 8002352:	484a      	ldr	r0, [pc, #296]	@ (800247c <control_display+0x1a4>)
 8002354:	f7fe f9ce 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(0, 2);
 8002358:	2102      	movs	r1, #2
 800235a:	2000      	movs	r0, #0
 800235c:	f7fe f9f2 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("#                  #");
 8002360:	4846      	ldr	r0, [pc, #280]	@ (800247c <control_display+0x1a4>)
 8002362:	f7fe f9c7 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(0, 3);
 8002366:	2103      	movs	r1, #3
 8002368:	2000      	movs	r0, #0
 800236a:	f7fe f9eb 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("#------------------#");
 800236e:	4844      	ldr	r0, [pc, #272]	@ (8002480 <control_display+0x1a8>)
 8002370:	f7fe f9c0 	bl	80006f4 <LCD_PrintString>
			GameState = SlotEnterPassword;
 8002374:	4b3f      	ldr	r3, [pc, #252]	@ (8002474 <control_display+0x19c>)
 8002376:	2201      	movs	r2, #1
 8002378:	701a      	strb	r2, [r3, #0]
			break;
 800237a:	e073      	b.n	8002464 <control_display+0x18c>
		case SlotEnterPassword:
			if (pressedKey == 0) {
 800237c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002380:	2b00      	cmp	r3, #0
 8002382:	d06e      	beq.n	8002462 <control_display+0x18a>
				break;
			}
			passwordAttempt[passwordIndex] = pressedKey;
 8002384:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002388:	3338      	adds	r3, #56	@ 0x38
 800238a:	443b      	add	r3, r7
 800238c:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8002390:	f803 2c10 	strb.w	r2, [r3, #-16]
			hiddenDigits[passwordIndex] = '*';
 8002394:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8002398:	3338      	adds	r3, #56	@ 0x38
 800239a:	443b      	add	r3, r7
 800239c:	222a      	movs	r2, #42	@ 0x2a
 800239e:	f803 2c18 	strb.w	r2, [r3, #-24]
			LCD_SetCursor(8, 1);
 80023a2:	2101      	movs	r1, #1
 80023a4:	2008      	movs	r0, #8
 80023a6:	f7fe f9cd 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString(hiddenDigits);
 80023aa:	f107 0320 	add.w	r3, r7, #32
 80023ae:	4618      	mov	r0, r3
 80023b0:	f7fe f9a0 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(8, 2);
 80023b4:	2102      	movs	r1, #2
 80023b6:	2008      	movs	r0, #8
 80023b8:	f7fe f9c4 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString(hiddenDigits);
 80023bc:	f107 0320 	add.w	r3, r7, #32
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7fe f997 	bl	80006f4 <LCD_PrintString>

			if (passwordIndex >= 3) {
 80023c6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023ca:	2b02      	cmp	r3, #2
 80023cc:	d90e      	bls.n	80023ec <control_display+0x114>
				if (strcmp(password, passwordAttempt) == 0) {
 80023ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023d2:	4619      	mov	r1, r3
 80023d4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80023d6:	f7fd ff03 	bl	80001e0 <strcmp>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d102      	bne.n	80023e6 <control_display+0x10e>
					GameState = SlotStartup;
 80023e0:	4b24      	ldr	r3, [pc, #144]	@ (8002474 <control_display+0x19c>)
 80023e2:	2202      	movs	r2, #2
 80023e4:	701a      	strb	r2, [r3, #0]
				}
				passwordIndex = 0;
 80023e6:	2300      	movs	r3, #0
 80023e8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			}
			passwordIndex++;
 80023ec:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80023f0:	3301      	adds	r3, #1
 80023f2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
			// delay because of pressedKeys being full

			osDelay(250);
 80023f6:	20fa      	movs	r0, #250	@ 0xfa
 80023f8:	f003 fe7e 	bl	80060f8 <osDelay>
			break;
 80023fc:	e032      	b.n	8002464 <control_display+0x18c>
		case SlotStartup:
			// state for the intermediate directly after unlocking
			// we lower the priority of this task
			osThreadSetPriority(main_displayHandle, osPriorityNormal);
 80023fe:	4b21      	ldr	r3, [pc, #132]	@ (8002484 <control_display+0x1ac>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	2118      	movs	r1, #24
 8002404:	4618      	mov	r0, r3
 8002406:	f003 fe4d 	bl	80060a4 <osThreadSetPriority>
			osThreadSetPriority(controlDisplayHandle, osPriorityLow);
 800240a:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <control_display+0x1b0>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2108      	movs	r1, #8
 8002410:	4618      	mov	r0, r3
 8002412:	f003 fe47 	bl	80060a4 <osThreadSetPriority>

			LCD_Clear();
 8002416:	f7fe f98a 	bl	800072e <LCD_Clear>
			MP3_play_folder(1);
 800241a:	2001      	movs	r0, #1
 800241c:	f7fe fa81 	bl	8000922 <MP3_play_folder>
			GameState = SlotIdle;
 8002420:	4b14      	ldr	r3, [pc, #80]	@ (8002474 <control_display+0x19c>)
 8002422:	2203      	movs	r2, #3
 8002424:	701a      	strb	r2, [r3, #0]
			break;
 8002426:	e01d      	b.n	8002464 <control_display+0x18c>
		default:
			// the control display is always in the menu dialog
			LCD_SetCursor(5, 0);
 8002428:	2100      	movs	r1, #0
 800242a:	2005      	movs	r0, #5
 800242c:	f7fe f98a 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("1) Audio");
 8002430:	4816      	ldr	r0, [pc, #88]	@ (800248c <control_display+0x1b4>)
 8002432:	f7fe f95f 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(5, 1);
 8002436:	2101      	movs	r1, #1
 8002438:	2005      	movs	r0, #5
 800243a:	f7fe f983 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("2) Stats");
 800243e:	4814      	ldr	r0, [pc, #80]	@ (8002490 <control_display+0x1b8>)
 8002440:	f7fe f958 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(5, 2);
 8002444:	2102      	movs	r1, #2
 8002446:	2005      	movs	r0, #5
 8002448:	f7fe f97c 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("3) Chance");
 800244c:	4811      	ldr	r0, [pc, #68]	@ (8002494 <control_display+0x1bc>)
 800244e:	f7fe f951 	bl	80006f4 <LCD_PrintString>
			LCD_SetCursor(2, 3);
 8002452:	2103      	movs	r1, #3
 8002454:	2002      	movs	r0, #2
 8002456:	f7fe f975 	bl	8000744 <LCD_SetCursor>
			LCD_PrintString("Made by Alexander");
 800245a:	480f      	ldr	r0, [pc, #60]	@ (8002498 <control_display+0x1c0>)
 800245c:	f7fe f94a 	bl	80006f4 <LCD_PrintString>
			break;
 8002460:	e000      	b.n	8002464 <control_display+0x18c>
				break;
 8002462:	bf00      	nop
		}
		osDelay(250);
 8002464:	20fa      	movs	r0, #250	@ 0xfa
 8002466:	f003 fe47 	bl	80060f8 <osDelay>
  {
 800246a:	e754      	b.n	8002316 <control_display+0x3e>
 800246c:	08008e14 	.word	0x08008e14
 8002470:	08008e20 	.word	0x08008e20
 8002474:	2000000a 	.word	0x2000000a
 8002478:	08008e28 	.word	0x08008e28
 800247c:	08008e40 	.word	0x08008e40
 8002480:	08008e58 	.word	0x08008e58
 8002484:	20008094 	.word	0x20008094
 8002488:	2000809c 	.word	0x2000809c
 800248c:	08008e70 	.word	0x08008e70
 8002490:	08008e7c 	.word	0x08008e7c
 8002494:	08008e88 	.word	0x08008e88
 8002498:	08008e94 	.word	0x08008e94

0800249c <write_stop_buttons>:
  /* USER CODE END control_display */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void write_stop_buttons(GPIO_PinState state) {
 800249c:	b580      	push	{r7, lr}
 800249e:	b082      	sub	sp, #8
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	4603      	mov	r3, r0
 80024a4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(stop_led_0_GPIO_Port, stop_led_0_Pin, state);
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	461a      	mov	r2, r3
 80024aa:	2101      	movs	r1, #1
 80024ac:	480c      	ldr	r0, [pc, #48]	@ (80024e0 <write_stop_buttons+0x44>)
 80024ae:	f001 f871 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_1_GPIO_Port, stop_led_1_Pin, state);
 80024b2:	79fb      	ldrb	r3, [r7, #7]
 80024b4:	461a      	mov	r2, r3
 80024b6:	2104      	movs	r1, #4
 80024b8:	4809      	ldr	r0, [pc, #36]	@ (80024e0 <write_stop_buttons+0x44>)
 80024ba:	f001 f86b 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_2_GPIO_Port, stop_led_2_Pin, state);
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	461a      	mov	r2, r3
 80024c2:	2110      	movs	r1, #16
 80024c4:	4806      	ldr	r0, [pc, #24]	@ (80024e0 <write_stop_buttons+0x44>)
 80024c6:	f001 f865 	bl	8003594 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(stop_led_3_GPIO_Port, stop_led_3_Pin, state);
 80024ca:	79fb      	ldrb	r3, [r7, #7]
 80024cc:	461a      	mov	r2, r3
 80024ce:	2140      	movs	r1, #64	@ 0x40
 80024d0:	4803      	ldr	r0, [pc, #12]	@ (80024e0 <write_stop_buttons+0x44>)
 80024d2:	f001 f85f 	bl	8003594 <HAL_GPIO_WritePin>
}
 80024d6:	bf00      	nop
 80024d8:	3708      	adds	r7, #8
 80024da:	46bd      	mov	sp, r7
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	40020000 	.word	0x40020000

080024e4 <stagger_stop_buttons>:
void stagger_stop_buttons(uint16_t time) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	4603      	mov	r3, r0
 80024ec:	80fb      	strh	r3, [r7, #6]
	HAL_GPIO_TogglePin(stop_led_0_GPIO_Port, stop_led_0_Pin);
 80024ee:	2101      	movs	r1, #1
 80024f0:	4811      	ldr	r0, [pc, #68]	@ (8002538 <stagger_stop_buttons+0x54>)
 80024f2:	f001 f868 	bl	80035c6 <HAL_GPIO_TogglePin>
	osDelay(time);
 80024f6:	88fb      	ldrh	r3, [r7, #6]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f003 fdfd 	bl	80060f8 <osDelay>
	HAL_GPIO_TogglePin(stop_led_1_GPIO_Port, stop_led_1_Pin);
 80024fe:	2104      	movs	r1, #4
 8002500:	480d      	ldr	r0, [pc, #52]	@ (8002538 <stagger_stop_buttons+0x54>)
 8002502:	f001 f860 	bl	80035c6 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002506:	88fb      	ldrh	r3, [r7, #6]
 8002508:	4618      	mov	r0, r3
 800250a:	f003 fdf5 	bl	80060f8 <osDelay>
	HAL_GPIO_TogglePin(stop_led_2_GPIO_Port, stop_led_2_Pin);
 800250e:	2110      	movs	r1, #16
 8002510:	4809      	ldr	r0, [pc, #36]	@ (8002538 <stagger_stop_buttons+0x54>)
 8002512:	f001 f858 	bl	80035c6 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002516:	88fb      	ldrh	r3, [r7, #6]
 8002518:	4618      	mov	r0, r3
 800251a:	f003 fded 	bl	80060f8 <osDelay>
	HAL_GPIO_TogglePin(stop_led_3_GPIO_Port, stop_led_3_Pin);
 800251e:	2140      	movs	r1, #64	@ 0x40
 8002520:	4805      	ldr	r0, [pc, #20]	@ (8002538 <stagger_stop_buttons+0x54>)
 8002522:	f001 f850 	bl	80035c6 <HAL_GPIO_TogglePin>
	osDelay(time);
 8002526:	88fb      	ldrh	r3, [r7, #6]
 8002528:	4618      	mov	r0, r3
 800252a:	f003 fde5 	bl	80060f8 <osDelay>

}
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	40020000 	.word	0x40020000

0800253c <initialise_main_display>:

void initialise_main_display() {
 800253c:	b580      	push	{r7, lr}
 800253e:	b082      	sub	sp, #8
 8002540:	af00      	add	r7, sp, #0
	RA8876_PLL_init();
 8002542:	f7fe fcdb 	bl	8000efc <RA8876_PLL_init>
	uint8_t config_register = RA8876_read_register(0x01);
 8002546:	2001      	movs	r0, #1
 8002548:	f7fe fd20 	bl	8000f8c <RA8876_read_register>
 800254c:	4603      	mov	r3, r0
 800254e:	71fb      	strb	r3, [r7, #7]
	if ((config_register & 0x80) != 0x80) {
		//PLL init error

	}

	RA8876_SDRAM_init();
 8002550:	f7fe fb8a 	bl	8000c68 <RA8876_SDRAM_init>
	osDelay(5);
 8002554:	2005      	movs	r0, #5
 8002556:	f003 fdcf 	bl	80060f8 <osDelay>

	// Wait for SDRAM to finish check bit 6 of Register 0xE4
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 800255a:	e002      	b.n	8002562 <initialise_main_display+0x26>
		osDelay(50);
 800255c:	2032      	movs	r0, #50	@ 0x32
 800255e:	f003 fdcb 	bl	80060f8 <osDelay>
	while ((RA8876_read_register(0xE4) & 0x01) != 0x01) {
 8002562:	20e4      	movs	r0, #228	@ 0xe4
 8002564:	f7fe fd12 	bl	8000f8c <RA8876_read_register>
 8002568:	4603      	mov	r3, r0
 800256a:	f003 0301 	and.w	r3, r3, #1
 800256e:	2b01      	cmp	r3, #1
 8002570:	d1f4      	bne.n	800255c <initialise_main_display+0x20>
	}

	RA8876_display_init();
 8002572:	f7fe fbaf 	bl	8000cd4 <RA8876_display_init>

	// turn display on test mode
	// RA8876_color_bar_test_on();
	HAL_GPIO_WritePin(display_backlight_GPIO_Port,
 8002576:	2201      	movs	r2, #1
 8002578:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800257c:	4809      	ldr	r0, [pc, #36]	@ (80025a4 <initialise_main_display+0x68>)
 800257e:	f001 f809 	bl	8003594 <HAL_GPIO_WritePin>
	display_backlight_Pin, GPIO_PIN_SET);

	RA8876_display_on();
 8002582:	f7fe fd67 	bl	8001054 <RA8876_display_on>
	HAL_Delay(20);
 8002586:	2014      	movs	r0, #20
 8002588:	f000 fd62 	bl	8003050 <HAL_Delay>

	RA8876_clear_screen();
 800258c:	f7fe fdca 	bl	8001124 <RA8876_clear_screen>
	osDelay(20);
 8002590:	2014      	movs	r0, #20
 8002592:	f003 fdb1 	bl	80060f8 <osDelay>

	RA8876_fill_bottom_gradient();
 8002596:	f7ff fc75 	bl	8001e84 <RA8876_fill_bottom_gradient>
	//RA8876_draw_tree(512, 300, 100);
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40020400 	.word	0x40020400

080025a8 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PC10   ------> I2S3_CK
*/
void MX_GPIO_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08c      	sub	sp, #48	@ 0x30
 80025ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	605a      	str	r2, [r3, #4]
 80025b8:	609a      	str	r2, [r3, #8]
 80025ba:	60da      	str	r2, [r3, #12]
 80025bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
 80025c2:	4bac      	ldr	r3, [pc, #688]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4aab      	ldr	r2, [pc, #684]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025c8:	f043 0310 	orr.w	r3, r3, #16
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4ba9      	ldr	r3, [pc, #676]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0310 	and.w	r3, r3, #16
 80025d6:	61bb      	str	r3, [r7, #24]
 80025d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	4ba5      	ldr	r3, [pc, #660]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4aa4      	ldr	r2, [pc, #656]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025e4:	f043 0304 	orr.w	r3, r3, #4
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4ba2      	ldr	r3, [pc, #648]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	4b9e      	ldr	r3, [pc, #632]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a9d      	ldr	r2, [pc, #628]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b9b      	ldr	r3, [pc, #620]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	4b97      	ldr	r3, [pc, #604]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	4a96      	ldr	r2, [pc, #600]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	6313      	str	r3, [r2, #48]	@ 0x30
 8002622:	4b94      	ldr	r3, [pc, #592]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	4b90      	ldr	r3, [pc, #576]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a8f      	ldr	r2, [pc, #572]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002638:	f043 0302 	orr.w	r3, r3, #2
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b8d      	ldr	r3, [pc, #564]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	4b89      	ldr	r3, [pc, #548]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a88      	ldr	r2, [pc, #544]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 8002654:	f043 0308 	orr.w	r3, r3, #8
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b86      	ldr	r3, [pc, #536]	@ (8002874 <MX_GPIO_Init+0x2cc>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_CS_GPIO_Port, display_CS_Pin, GPIO_PIN_RESET);
 8002666:	2200      	movs	r2, #0
 8002668:	2140      	movs	r1, #64	@ 0x40
 800266a:	4883      	ldr	r0, [pc, #524]	@ (8002878 <MX_GPIO_Init+0x2d0>)
 800266c:	f000 ff92 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002670:	2201      	movs	r2, #1
 8002672:	2101      	movs	r1, #1
 8002674:	4881      	ldr	r0, [pc, #516]	@ (800287c <MX_GPIO_Init+0x2d4>)
 8002676:	f000 ff8d 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin
 800267a:	2200      	movs	r2, #0
 800267c:	f248 0155 	movw	r1, #32853	@ 0x8055
 8002680:	487f      	ldr	r0, [pc, #508]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 8002682:	f000 ff87 	bl	8003594 <HAL_GPIO_WritePin>
                          |display_reset_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin
 8002686:	2200      	movs	r2, #0
 8002688:	f24e 1110 	movw	r1, #57616	@ 0xe110
 800268c:	487d      	ldr	r0, [pc, #500]	@ (8002884 <MX_GPIO_Init+0x2dc>)
 800268e:	f000 ff81 	bl	8003594 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(display_backlight_GPIO_Port, display_backlight_Pin, GPIO_PIN_RESET);
 8002692:	2200      	movs	r2, #0
 8002694:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002698:	487b      	ldr	r0, [pc, #492]	@ (8002888 <MX_GPIO_Init+0x2e0>)
 800269a:	f000 ff7b 	bl	8003594 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : display_CS_Pin */
  GPIO_InitStruct.Pin = display_CS_Pin;
 800269e:	2340      	movs	r3, #64	@ 0x40
 80026a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026a2:	2301      	movs	r3, #1
 80026a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026a6:	2301      	movs	r3, #1
 80026a8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026aa:	2300      	movs	r3, #0
 80026ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_CS_GPIO_Port, &GPIO_InitStruct);
 80026ae:	f107 031c 	add.w	r3, r7, #28
 80026b2:	4619      	mov	r1, r3
 80026b4:	4870      	ldr	r0, [pc, #448]	@ (8002878 <MX_GPIO_Init+0x2d0>)
 80026b6:	f000 fdd1 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80026ba:	2301      	movs	r3, #1
 80026bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026be:	2301      	movs	r3, #1
 80026c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c6:	2300      	movs	r3, #0
 80026c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80026ca:	f107 031c 	add.w	r3, r7, #28
 80026ce:	4619      	mov	r1, r3
 80026d0:	486a      	ldr	r0, [pc, #424]	@ (800287c <MX_GPIO_Init+0x2d4>)
 80026d2:	f000 fdc3 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80026d6:	2308      	movs	r3, #8
 80026d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026da:	2302      	movs	r3, #2
 80026dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e2:	2300      	movs	r3, #0
 80026e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026e6:	2305      	movs	r3, #5
 80026e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80026ea:	f107 031c 	add.w	r3, r7, #28
 80026ee:	4619      	mov	r1, r3
 80026f0:	4862      	ldr	r0, [pc, #392]	@ (800287c <MX_GPIO_Init+0x2d4>)
 80026f2:	f000 fdb3 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_led_0_Pin stop_led_1_Pin stop_led_2_Pin stop_led_3_Pin */
  GPIO_InitStruct.Pin = stop_led_0_Pin|stop_led_1_Pin|stop_led_2_Pin|stop_led_3_Pin;
 80026f6:	2355      	movs	r3, #85	@ 0x55
 80026f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026fa:	2301      	movs	r3, #1
 80026fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fe:	2300      	movs	r3, #0
 8002700:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002702:	2300      	movs	r3, #0
 8002704:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002706:	f107 031c 	add.w	r3, r7, #28
 800270a:	4619      	mov	r1, r3
 800270c:	485c      	ldr	r0, [pc, #368]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 800270e:	f000 fda5 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : stop_btn_0_Pin stop_btn_1_Pin stop_btn_2_Pin stop_btn_3_Pin */
  GPIO_InitStruct.Pin = stop_btn_0_Pin|stop_btn_1_Pin|stop_btn_2_Pin|stop_btn_3_Pin;
 8002712:	23aa      	movs	r3, #170	@ 0xaa
 8002714:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002716:	2300      	movs	r3, #0
 8002718:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271a:	2300      	movs	r3, #0
 800271c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271e:	f107 031c 	add.w	r3, r7, #28
 8002722:	4619      	mov	r1, r3
 8002724:	4856      	ldr	r0, [pc, #344]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 8002726:	f000 fd99 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_IN_Pin PB12 */
  GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 800272a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800272e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002730:	2302      	movs	r3, #2
 8002732:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002734:	2300      	movs	r3, #0
 8002736:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002738:	2300      	movs	r3, #0
 800273a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800273c:	2305      	movs	r3, #5
 800273e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002740:	f107 031c 	add.w	r3, r7, #28
 8002744:	4619      	mov	r1, r3
 8002746:	4850      	ldr	r0, [pc, #320]	@ (8002888 <MX_GPIO_Init+0x2e0>)
 8002748:	f000 fd88 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_col_0_Pin keyboard_col_3_Pin keyboard_col_2_Pin keyboard_col_1_Pin */
  GPIO_InitStruct.Pin = keyboard_col_0_Pin|keyboard_col_3_Pin|keyboard_col_2_Pin|keyboard_col_1_Pin;
 800274c:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8002750:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002752:	2311      	movs	r3, #17
 8002754:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002756:	2301      	movs	r3, #1
 8002758:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275a:	2300      	movs	r3, #0
 800275c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800275e:	f107 031c 	add.w	r3, r7, #28
 8002762:	4619      	mov	r1, r3
 8002764:	4847      	ldr	r0, [pc, #284]	@ (8002884 <MX_GPIO_Init+0x2dc>)
 8002766:	f000 fd79 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : keyboard_row_3_Pin keyboard_row_2_Pin keyboard_row_1_Pin keyboard_row_0_Pin */
  GPIO_InitStruct.Pin = keyboard_row_3_Pin|keyboard_row_2_Pin|keyboard_row_1_Pin|keyboard_row_0_Pin;
 800276a:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 800276e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002770:	2300      	movs	r3, #0
 8002772:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002774:	2301      	movs	r3, #1
 8002776:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002778:	f107 031c 	add.w	r3, r7, #28
 800277c:	4619      	mov	r1, r3
 800277e:	4841      	ldr	r0, [pc, #260]	@ (8002884 <MX_GPIO_Init+0x2dc>)
 8002780:	f000 fd6c 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002784:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002788:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800278a:	2300      	movs	r3, #0
 800278c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278e:	2300      	movs	r3, #0
 8002790:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002792:	f107 031c 	add.w	r3, r7, #28
 8002796:	4619      	mov	r1, r3
 8002798:	4839      	ldr	r0, [pc, #228]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 800279a:	f000 fd5f 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin;
 800279e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80027a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a4:	2302      	movs	r3, #2
 80027a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a8:	2300      	movs	r3, #0
 80027aa:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027ac:	2303      	movs	r3, #3
 80027ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80027b0:	230a      	movs	r3, #10
 80027b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027b4:	f107 031c 	add.w	r3, r7, #28
 80027b8:	4619      	mov	r1, r3
 80027ba:	4831      	ldr	r0, [pc, #196]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 80027bc:	f000 fd4e 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : display_reset_Pin */
  GPIO_InitStruct.Pin = display_reset_Pin;
 80027c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80027c6:	2311      	movs	r3, #17
 80027c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ca:	2300      	movs	r3, #0
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	2300      	movs	r3, #0
 80027d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_reset_GPIO_Port, &GPIO_InitStruct);
 80027d2:	f107 031c 	add.w	r3, r7, #28
 80027d6:	4619      	mov	r1, r3
 80027d8:	4829      	ldr	r0, [pc, #164]	@ (8002880 <MX_GPIO_Init+0x2d8>)
 80027da:	f000 fd3f 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_SCK_Pin */
  GPIO_InitStruct.Pin = I2S3_SCK_Pin;
 80027de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80027e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e4:	2302      	movs	r3, #2
 80027e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ec:	2300      	movs	r3, #0
 80027ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80027f0:	2306      	movs	r3, #6
 80027f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_SCK_GPIO_Port, &GPIO_InitStruct);
 80027f4:	f107 031c 	add.w	r3, r7, #28
 80027f8:	4619      	mov	r1, r3
 80027fa:	4820      	ldr	r0, [pc, #128]	@ (800287c <MX_GPIO_Init+0x2d4>)
 80027fc:	f000 fd2e 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : display_wait_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = display_wait_Pin|OTG_FS_OverCurrent_Pin;
 8002800:	2328      	movs	r3, #40	@ 0x28
 8002802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002804:	2300      	movs	r3, #0
 8002806:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002808:	2300      	movs	r3, #0
 800280a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800280c:	f107 031c 	add.w	r3, r7, #28
 8002810:	4619      	mov	r1, r3
 8002812:	481c      	ldr	r0, [pc, #112]	@ (8002884 <MX_GPIO_Init+0x2dc>)
 8002814:	f000 fd22 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_RST_Pin */
  GPIO_InitStruct.Pin = Audio_RST_Pin;
 8002818:	2310      	movs	r3, #16
 800281a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800281c:	2301      	movs	r3, #1
 800281e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002820:	2300      	movs	r3, #0
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002824:	2300      	movs	r3, #0
 8002826:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(Audio_RST_GPIO_Port, &GPIO_InitStruct);
 8002828:	f107 031c 	add.w	r3, r7, #28
 800282c:	4619      	mov	r1, r3
 800282e:	4815      	ldr	r0, [pc, #84]	@ (8002884 <MX_GPIO_Init+0x2dc>)
 8002830:	f000 fd14 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : display_backlight_Pin */
  GPIO_InitStruct.Pin = display_backlight_Pin;
 8002834:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800283a:	2301      	movs	r3, #1
 800283c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800283e:	2300      	movs	r3, #0
 8002840:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002842:	2300      	movs	r3, #0
 8002844:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(display_backlight_GPIO_Port, &GPIO_InitStruct);
 8002846:	f107 031c 	add.w	r3, r7, #28
 800284a:	4619      	mov	r1, r3
 800284c:	480e      	ldr	r0, [pc, #56]	@ (8002888 <MX_GPIO_Init+0x2e0>)
 800284e:	f000 fd05 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : display_interrupt_Pin */
  GPIO_InitStruct.Pin = display_interrupt_Pin;
 8002852:	2301      	movs	r3, #1
 8002854:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002856:	2300      	movs	r3, #0
 8002858:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285a:	2300      	movs	r3, #0
 800285c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(display_interrupt_GPIO_Port, &GPIO_InitStruct);
 800285e:	f107 031c 	add.w	r3, r7, #28
 8002862:	4619      	mov	r1, r3
 8002864:	4804      	ldr	r0, [pc, #16]	@ (8002878 <MX_GPIO_Init+0x2d0>)
 8002866:	f000 fcf9 	bl	800325c <HAL_GPIO_Init>

}
 800286a:	bf00      	nop
 800286c:	3730      	adds	r7, #48	@ 0x30
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40023800 	.word	0x40023800
 8002878:	40021000 	.word	0x40021000
 800287c:	40020800 	.word	0x40020800
 8002880:	40020000 	.word	0x40020000
 8002884:	40020c00 	.word	0x40020c00
 8002888:	40020400 	.word	0x40020400

0800288c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002890:	4b12      	ldr	r3, [pc, #72]	@ (80028dc <MX_I2C1_Init+0x50>)
 8002892:	4a13      	ldr	r2, [pc, #76]	@ (80028e0 <MX_I2C1_Init+0x54>)
 8002894:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002896:	4b11      	ldr	r3, [pc, #68]	@ (80028dc <MX_I2C1_Init+0x50>)
 8002898:	4a12      	ldr	r2, [pc, #72]	@ (80028e4 <MX_I2C1_Init+0x58>)
 800289a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800289c:	4b0f      	ldr	r3, [pc, #60]	@ (80028dc <MX_I2C1_Init+0x50>)
 800289e:	2200      	movs	r2, #0
 80028a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80028a2:	4b0e      	ldr	r3, [pc, #56]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80028a8:	4b0c      	ldr	r3, [pc, #48]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028aa:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80028ae:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80028b0:	4b0a      	ldr	r3, [pc, #40]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028b2:	2200      	movs	r2, #0
 80028b4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80028b6:	4b09      	ldr	r3, [pc, #36]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80028bc:	4b07      	ldr	r3, [pc, #28]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028be:	2200      	movs	r2, #0
 80028c0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80028c2:	4b06      	ldr	r3, [pc, #24]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80028c8:	4804      	ldr	r0, [pc, #16]	@ (80028dc <MX_I2C1_Init+0x50>)
 80028ca:	f000 fe97 	bl	80035fc <HAL_I2C_Init>
 80028ce:	4603      	mov	r3, r0
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d001      	beq.n	80028d8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80028d4:	f000 f8e4 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80028d8:	bf00      	nop
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	200080a0 	.word	0x200080a0
 80028e0:	40005400 	.word	0x40005400
 80028e4:	000186a0 	.word	0x000186a0

080028e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b08a      	sub	sp, #40	@ 0x28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028f0:	f107 0314 	add.w	r3, r7, #20
 80028f4:	2200      	movs	r2, #0
 80028f6:	601a      	str	r2, [r3, #0]
 80028f8:	605a      	str	r2, [r3, #4]
 80028fa:	609a      	str	r2, [r3, #8]
 80028fc:	60da      	str	r2, [r3, #12]
 80028fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a19      	ldr	r2, [pc, #100]	@ (800296c <HAL_I2C_MspInit+0x84>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d12b      	bne.n	8002962 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	4b18      	ldr	r3, [pc, #96]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	4a17      	ldr	r2, [pc, #92]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	6313      	str	r3, [r2, #48]	@ 0x30
 800291a:	4b15      	ldr	r3, [pc, #84]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	613b      	str	r3, [r7, #16]
 8002924:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002926:	23c0      	movs	r3, #192	@ 0xc0
 8002928:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800292a:	2312      	movs	r3, #18
 800292c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002932:	2303      	movs	r3, #3
 8002934:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002936:	2304      	movs	r3, #4
 8002938:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800293a:	f107 0314 	add.w	r3, r7, #20
 800293e:	4619      	mov	r1, r3
 8002940:	480c      	ldr	r0, [pc, #48]	@ (8002974 <HAL_I2C_MspInit+0x8c>)
 8002942:	f000 fc8b 	bl	800325c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002946:	2300      	movs	r3, #0
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	4b09      	ldr	r3, [pc, #36]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	4a08      	ldr	r2, [pc, #32]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 8002950:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002954:	6413      	str	r3, [r2, #64]	@ 0x40
 8002956:	4b06      	ldr	r3, [pc, #24]	@ (8002970 <HAL_I2C_MspInit+0x88>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800295e:	60fb      	str	r3, [r7, #12]
 8002960:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002962:	bf00      	nop
 8002964:	3728      	adds	r7, #40	@ 0x28
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}
 800296a:	bf00      	nop
 800296c:	40005400 	.word	0x40005400
 8002970:	40023800 	.word	0x40023800
 8002974:	40020400 	.word	0x40020400

08002978 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800297c:	f000 fb26 	bl	8002fcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002980:	f000 f812 	bl	80029a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002984:	f7ff fe10 	bl	80025a8 <MX_GPIO_Init>
  MX_SPI2_Init();
 8002988:	f000 f890 	bl	8002aac <MX_SPI2_Init>
  MX_SPI5_Init();
 800298c:	f000 f8c4 	bl	8002b18 <MX_SPI5_Init>
  MX_I2C1_Init();
 8002990:	f7ff ff7c 	bl	800288c <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8002994:	f000 fa7e 	bl	8002e94 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8002998:	f003 faa8 	bl	8005eec <osKernelInitialize>
  MX_FREERTOS_Init();
 800299c:	f7ff fb32 	bl	8002004 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80029a0:	f003 fac8 	bl	8005f34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80029a4:	bf00      	nop
 80029a6:	e7fd      	b.n	80029a4 <main+0x2c>

080029a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b094      	sub	sp, #80	@ 0x50
 80029ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029ae:	f107 0320 	add.w	r3, r7, #32
 80029b2:	2230      	movs	r2, #48	@ 0x30
 80029b4:	2100      	movs	r1, #0
 80029b6:	4618      	mov	r0, r3
 80029b8:	f006 f90e 	bl	8008bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029bc:	f107 030c 	add.w	r3, r7, #12
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	605a      	str	r2, [r3, #4]
 80029c6:	609a      	str	r2, [r3, #8]
 80029c8:	60da      	str	r2, [r3, #12]
 80029ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80029cc:	2300      	movs	r3, #0
 80029ce:	60bb      	str	r3, [r7, #8]
 80029d0:	4b28      	ldr	r3, [pc, #160]	@ (8002a74 <SystemClock_Config+0xcc>)
 80029d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d4:	4a27      	ldr	r2, [pc, #156]	@ (8002a74 <SystemClock_Config+0xcc>)
 80029d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80029da:	6413      	str	r3, [r2, #64]	@ 0x40
 80029dc:	4b25      	ldr	r3, [pc, #148]	@ (8002a74 <SystemClock_Config+0xcc>)
 80029de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80029e4:	60bb      	str	r3, [r7, #8]
 80029e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80029e8:	2300      	movs	r3, #0
 80029ea:	607b      	str	r3, [r7, #4]
 80029ec:	4b22      	ldr	r3, [pc, #136]	@ (8002a78 <SystemClock_Config+0xd0>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a21      	ldr	r2, [pc, #132]	@ (8002a78 <SystemClock_Config+0xd0>)
 80029f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80029f6:	6013      	str	r3, [r2, #0]
 80029f8:	4b1f      	ldr	r3, [pc, #124]	@ (8002a78 <SystemClock_Config+0xd0>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002a00:	607b      	str	r3, [r7, #4]
 8002a02:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a04:	2302      	movs	r3, #2
 8002a06:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a0c:	2310      	movs	r3, #16
 8002a0e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a10:	2302      	movs	r3, #2
 8002a12:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a14:	2300      	movs	r3, #0
 8002a16:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002a18:	2308      	movs	r3, #8
 8002a1a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002a1c:	2364      	movs	r3, #100	@ 0x64
 8002a1e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a20:	2302      	movs	r3, #2
 8002a22:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8002a24:	2308      	movs	r3, #8
 8002a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a28:	f107 0320 	add.w	r3, r7, #32
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f001 fa83 	bl	8003f38 <HAL_RCC_OscConfig>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002a38:	f000 f832 	bl	8002aa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a3c:	230f      	movs	r3, #15
 8002a3e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a40:	2302      	movs	r3, #2
 8002a42:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002a48:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a4c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002a4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a52:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002a54:	f107 030c 	add.w	r3, r7, #12
 8002a58:	2103      	movs	r1, #3
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	f001 fce4 	bl	8004428 <HAL_RCC_ClockConfig>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002a66:	f000 f81b 	bl	8002aa0 <Error_Handler>
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	3750      	adds	r7, #80	@ 0x50
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	40023800 	.word	0x40023800
 8002a78:	40007000 	.word	0x40007000

08002a7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a04      	ldr	r2, [pc, #16]	@ (8002a9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d101      	bne.n	8002a92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002a8e:	f000 fabf 	bl	8003010 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	40010000 	.word	0x40010000

08002aa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002aa4:	b672      	cpsid	i
}
 8002aa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002aa8:	bf00      	nop
 8002aaa:	e7fd      	b.n	8002aa8 <Error_Handler+0x8>

08002aac <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi5;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8002ab0:	4b17      	ldr	r3, [pc, #92]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ab2:	4a18      	ldr	r2, [pc, #96]	@ (8002b14 <MX_SPI2_Init+0x68>)
 8002ab4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002ab6:	4b16      	ldr	r3, [pc, #88]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ab8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002abc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002abe:	4b14      	ldr	r3, [pc, #80]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ac4:	4b12      	ldr	r3, [pc, #72]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002aca:	4b11      	ldr	r3, [pc, #68]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002acc:	2202      	movs	r2, #2
 8002ace:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002ad0:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ad2:	2201      	movs	r2, #1
 8002ad4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ad8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002adc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002ade:	4b0c      	ldr	r3, [pc, #48]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ae0:	2210      	movs	r2, #16
 8002ae2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002aea:	4b09      	ldr	r3, [pc, #36]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002af0:	4b07      	ldr	r3, [pc, #28]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002af6:	4b06      	ldr	r3, [pc, #24]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002af8:	220a      	movs	r2, #10
 8002afa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002afc:	4804      	ldr	r0, [pc, #16]	@ (8002b10 <MX_SPI2_Init+0x64>)
 8002afe:	f001 fee5 	bl	80048cc <HAL_SPI_Init>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002b08:	f7ff ffca 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	200080f4 	.word	0x200080f4
 8002b14:	40003800 	.word	0x40003800

08002b18 <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8002b1c:	4b17      	ldr	r3, [pc, #92]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b1e:	4a18      	ldr	r2, [pc, #96]	@ (8002b80 <MX_SPI5_Init+0x68>)
 8002b20:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002b22:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002b28:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002b2a:	4b14      	ldr	r3, [pc, #80]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002b36:	4b11      	ldr	r3, [pc, #68]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b38:	2202      	movs	r2, #2
 8002b3a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002b3c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b3e:	2201      	movs	r2, #1
 8002b40:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002b42:	4b0e      	ldr	r3, [pc, #56]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b48:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b4c:	2218      	movs	r2, #24
 8002b4e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b50:	4b0a      	ldr	r3, [pc, #40]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b52:	2200      	movs	r2, #0
 8002b54:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b56:	4b09      	ldr	r3, [pc, #36]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b5c:	4b07      	ldr	r3, [pc, #28]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b5e:	2200      	movs	r2, #0
 8002b60:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8002b62:	4b06      	ldr	r3, [pc, #24]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b64:	220a      	movs	r2, #10
 8002b66:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002b68:	4804      	ldr	r0, [pc, #16]	@ (8002b7c <MX_SPI5_Init+0x64>)
 8002b6a:	f001 feaf 	bl	80048cc <HAL_SPI_Init>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8002b74:	f7ff ff94 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002b78:	bf00      	nop
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	2000814c 	.word	0x2000814c
 8002b80:	40015000 	.word	0x40015000

08002b84 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	@ 0x30
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	f107 031c 	add.w	r3, r7, #28
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a4a      	ldr	r2, [pc, #296]	@ (8002ccc <HAL_SPI_MspInit+0x148>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d14b      	bne.n	8002c3e <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61bb      	str	r3, [r7, #24]
 8002baa:	4b49      	ldr	r3, [pc, #292]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bae:	4a48      	ldr	r2, [pc, #288]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bb6:	4b46      	ldr	r3, [pc, #280]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bbe:	61bb      	str	r3, [r7, #24]
 8002bc0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	617b      	str	r3, [r7, #20]
 8002bc6:	4b42      	ldr	r3, [pc, #264]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	4a41      	ldr	r2, [pc, #260]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bcc:	f043 0304 	orr.w	r3, r3, #4
 8002bd0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bd2:	4b3f      	ldr	r3, [pc, #252]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd6:	f003 0304 	and.w	r3, r3, #4
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bde:	2300      	movs	r3, #0
 8002be0:	613b      	str	r3, [r7, #16]
 8002be2:	4b3b      	ldr	r3, [pc, #236]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002be4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002be6:	4a3a      	ldr	r2, [pc, #232]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002be8:	f043 0302 	orr.w	r3, r3, #2
 8002bec:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bee:	4b38      	ldr	r3, [pc, #224]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bf2:	f003 0302 	and.w	r3, r3, #2
 8002bf6:	613b      	str	r3, [r7, #16]
 8002bf8:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bfa:	2304      	movs	r3, #4
 8002bfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bfe:	2302      	movs	r3, #2
 8002c00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c02:	2300      	movs	r3, #0
 8002c04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c06:	2303      	movs	r3, #3
 8002c08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c0a:	2305      	movs	r3, #5
 8002c0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c0e:	f107 031c 	add.w	r3, r7, #28
 8002c12:	4619      	mov	r1, r3
 8002c14:	482f      	ldr	r0, [pc, #188]	@ (8002cd4 <HAL_SPI_MspInit+0x150>)
 8002c16:	f000 fb21 	bl	800325c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002c1a:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002c1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	2302      	movs	r3, #2
 8002c22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c2c:	2305      	movs	r3, #5
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c30:	f107 031c 	add.w	r3, r7, #28
 8002c34:	4619      	mov	r1, r3
 8002c36:	4828      	ldr	r0, [pc, #160]	@ (8002cd8 <HAL_SPI_MspInit+0x154>)
 8002c38:	f000 fb10 	bl	800325c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8002c3c:	e042      	b.n	8002cc4 <HAL_SPI_MspInit+0x140>
  else if(spiHandle->Instance==SPI5)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	4a26      	ldr	r2, [pc, #152]	@ (8002cdc <HAL_SPI_MspInit+0x158>)
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d13d      	bne.n	8002cc4 <HAL_SPI_MspInit+0x140>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002c48:	2300      	movs	r3, #0
 8002c4a:	60fb      	str	r3, [r7, #12]
 8002c4c:	4b20      	ldr	r3, [pc, #128]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c50:	4a1f      	ldr	r2, [pc, #124]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c56:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c58:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c5c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c60:	60fb      	str	r3, [r7, #12]
 8002c62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c64:	2300      	movs	r3, #0
 8002c66:	60bb      	str	r3, [r7, #8]
 8002c68:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c6c:	4a18      	ldr	r2, [pc, #96]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c6e:	f043 0310 	orr.w	r3, r3, #16
 8002c72:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c74:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <HAL_SPI_MspInit+0x14c>)
 8002c76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c78:	f003 0310 	and.w	r3, r3, #16
 8002c7c:	60bb      	str	r3, [r7, #8]
 8002c7e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002c80:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002c84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002c92:	2306      	movs	r3, #6
 8002c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c96:	f107 031c 	add.w	r3, r7, #28
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4810      	ldr	r0, [pc, #64]	@ (8002ce0 <HAL_SPI_MspInit+0x15c>)
 8002c9e:	f000 fadd 	bl	800325c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002ca2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ca6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cac:	2301      	movs	r3, #1
 8002cae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002cb4:	2306      	movs	r3, #6
 8002cb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb8:	f107 031c 	add.w	r3, r7, #28
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4808      	ldr	r0, [pc, #32]	@ (8002ce0 <HAL_SPI_MspInit+0x15c>)
 8002cc0:	f000 facc 	bl	800325c <HAL_GPIO_Init>
}
 8002cc4:	bf00      	nop
 8002cc6:	3730      	adds	r7, #48	@ 0x30
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	bd80      	pop	{r7, pc}
 8002ccc:	40003800 	.word	0x40003800
 8002cd0:	40023800 	.word	0x40023800
 8002cd4:	40020800 	.word	0x40020800
 8002cd8:	40020400 	.word	0x40020400
 8002cdc:	40015000 	.word	0x40015000
 8002ce0:	40021000 	.word	0x40021000

08002ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cea:	2300      	movs	r3, #0
 8002cec:	607b      	str	r3, [r7, #4]
 8002cee:	4b12      	ldr	r3, [pc, #72]	@ (8002d38 <HAL_MspInit+0x54>)
 8002cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cf2:	4a11      	ldr	r2, [pc, #68]	@ (8002d38 <HAL_MspInit+0x54>)
 8002cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8002cfa:	4b0f      	ldr	r3, [pc, #60]	@ (8002d38 <HAL_MspInit+0x54>)
 8002cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d02:	607b      	str	r3, [r7, #4]
 8002d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d06:	2300      	movs	r3, #0
 8002d08:	603b      	str	r3, [r7, #0]
 8002d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8002d38 <HAL_MspInit+0x54>)
 8002d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <HAL_MspInit+0x54>)
 8002d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d14:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d16:	4b08      	ldr	r3, [pc, #32]	@ (8002d38 <HAL_MspInit+0x54>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d1e:	603b      	str	r3, [r7, #0]
 8002d20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002d22:	2200      	movs	r2, #0
 8002d24:	210f      	movs	r1, #15
 8002d26:	f06f 0001 	mvn.w	r0, #1
 8002d2a:	f000 fa6d 	bl	8003208 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d2e:	bf00      	nop
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	40023800 	.word	0x40023800

08002d3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08c      	sub	sp, #48	@ 0x30
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8002d44:	2300      	movs	r3, #0
 8002d46:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8002d4c:	2300      	movs	r3, #0
 8002d4e:	60bb      	str	r3, [r7, #8]
 8002d50:	4b2f      	ldr	r3, [pc, #188]	@ (8002e10 <HAL_InitTick+0xd4>)
 8002d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d54:	4a2e      	ldr	r2, [pc, #184]	@ (8002e10 <HAL_InitTick+0xd4>)
 8002d56:	f043 0301 	orr.w	r3, r3, #1
 8002d5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d5c:	4b2c      	ldr	r3, [pc, #176]	@ (8002e10 <HAL_InitTick+0xd4>)
 8002d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	60bb      	str	r3, [r7, #8]
 8002d66:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d68:	f107 020c 	add.w	r2, r7, #12
 8002d6c:	f107 0310 	add.w	r3, r7, #16
 8002d70:	4611      	mov	r1, r2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f001 fd78 	bl	8004868 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8002d78:	f001 fd62 	bl	8004840 <HAL_RCC_GetPCLK2Freq>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	005b      	lsls	r3, r3, #1
 8002d80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d84:	4a23      	ldr	r2, [pc, #140]	@ (8002e14 <HAL_InitTick+0xd8>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	0c9b      	lsrs	r3, r3, #18
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8002d90:	4b21      	ldr	r3, [pc, #132]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002d92:	4a22      	ldr	r2, [pc, #136]	@ (8002e1c <HAL_InitTick+0xe0>)
 8002d94:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002d96:	4b20      	ldr	r3, [pc, #128]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002d98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002d9c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8002d9e:	4a1e      	ldr	r2, [pc, #120]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002da4:	4b1c      	ldr	r3, [pc, #112]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002da6:	2200      	movs	r2, #0
 8002da8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002daa:	4b1b      	ldr	r3, [pc, #108]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002db0:	4b19      	ldr	r3, [pc, #100]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002db6:	4818      	ldr	r0, [pc, #96]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002db8:	f002 f9da 	bl	8005170 <HAL_TIM_Base_Init>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002dc2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d11b      	bne.n	8002e02 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002dca:	4813      	ldr	r0, [pc, #76]	@ (8002e18 <HAL_InitTick+0xdc>)
 8002dcc:	f002 fa2a 	bl	8005224 <HAL_TIM_Base_Start_IT>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002dd6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d111      	bne.n	8002e02 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002dde:	2019      	movs	r0, #25
 8002de0:	f000 fa2e 	bl	8003240 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2b0f      	cmp	r3, #15
 8002de8:	d808      	bhi.n	8002dfc <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8002dea:	2200      	movs	r2, #0
 8002dec:	6879      	ldr	r1, [r7, #4]
 8002dee:	2019      	movs	r0, #25
 8002df0:	f000 fa0a 	bl	8003208 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002df4:	4a0a      	ldr	r2, [pc, #40]	@ (8002e20 <HAL_InitTick+0xe4>)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e002      	b.n	8002e02 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 8002dfc:	2301      	movs	r3, #1
 8002dfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002e02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	3730      	adds	r7, #48	@ 0x30
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	40023800 	.word	0x40023800
 8002e14:	431bde83 	.word	0x431bde83
 8002e18:	200081a4 	.word	0x200081a4
 8002e1c:	40010000 	.word	0x40010000
 8002e20:	20000010 	.word	0x20000010

08002e24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e28:	bf00      	nop
 8002e2a:	e7fd      	b.n	8002e28 <NMI_Handler+0x4>

08002e2c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e30:	bf00      	nop
 8002e32:	e7fd      	b.n	8002e30 <HardFault_Handler+0x4>

08002e34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e38:	bf00      	nop
 8002e3a:	e7fd      	b.n	8002e38 <MemManage_Handler+0x4>

08002e3c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e3c:	b480      	push	{r7}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e40:	bf00      	nop
 8002e42:	e7fd      	b.n	8002e40 <BusFault_Handler+0x4>

08002e44 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e44:	b480      	push	{r7}
 8002e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e48:	bf00      	nop
 8002e4a:	e7fd      	b.n	8002e48 <UsageFault_Handler+0x4>

08002e4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e50:	bf00      	nop
 8002e52:	46bd      	mov	sp, r7
 8002e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e58:	4770      	bx	lr
	...

08002e5c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e60:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002e62:	f002 fa41 	bl	80052e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	200081a4 	.word	0x200081a4

08002e70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e74:	4b06      	ldr	r3, [pc, #24]	@ (8002e90 <SystemInit+0x20>)
 8002e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e7a:	4a05      	ldr	r2, [pc, #20]	@ (8002e90 <SystemInit+0x20>)
 8002e7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002e80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e84:	bf00      	nop
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	e000ed00 	.word	0xe000ed00

08002e94 <MX_USART6_UART_Init>:
UART_HandleTypeDef huart6;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002e98:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002e9a:	4a12      	ldr	r2, [pc, #72]	@ (8002ee4 <MX_USART6_UART_Init+0x50>)
 8002e9c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002e9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002ea0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002ea4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002ea6:	4b0e      	ldr	r3, [pc, #56]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002eac:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002eae:	2200      	movs	r2, #0
 8002eb0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002eb8:	4b09      	ldr	r3, [pc, #36]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002eba:	220c      	movs	r2, #12
 8002ebc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ebe:	4b08      	ldr	r3, [pc, #32]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ec4:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002eca:	4805      	ldr	r0, [pc, #20]	@ (8002ee0 <MX_USART6_UART_Init+0x4c>)
 8002ecc:	f002 fbbe 	bl	800564c <HAL_UART_Init>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002ed6:	f7ff fde3 	bl	8002aa0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	200081ec 	.word	0x200081ec
 8002ee4:	40011400 	.word	0x40011400

08002ee8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08a      	sub	sp, #40	@ 0x28
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 0314 	add.w	r3, r7, #20
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a19      	ldr	r2, [pc, #100]	@ (8002f6c <HAL_UART_MspInit+0x84>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d12b      	bne.n	8002f62 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	4b18      	ldr	r3, [pc, #96]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f12:	4a17      	ldr	r2, [pc, #92]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f14:	f043 0320 	orr.w	r3, r3, #32
 8002f18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1a:	4b15      	ldr	r3, [pc, #84]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f1e:	f003 0320 	and.w	r3, r3, #32
 8002f22:	613b      	str	r3, [r7, #16]
 8002f24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f26:	2300      	movs	r3, #0
 8002f28:	60fb      	str	r3, [r7, #12]
 8002f2a:	4b11      	ldr	r3, [pc, #68]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f2e:	4a10      	ldr	r2, [pc, #64]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f36:	4b0e      	ldr	r3, [pc, #56]	@ (8002f70 <HAL_UART_MspInit+0x88>)
 8002f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	60fb      	str	r3, [r7, #12]
 8002f40:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f42:	23c0      	movs	r3, #192	@ 0xc0
 8002f44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f46:	2302      	movs	r3, #2
 8002f48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f52:	2308      	movs	r3, #8
 8002f54:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f56:	f107 0314 	add.w	r3, r7, #20
 8002f5a:	4619      	mov	r1, r3
 8002f5c:	4805      	ldr	r0, [pc, #20]	@ (8002f74 <HAL_UART_MspInit+0x8c>)
 8002f5e:	f000 f97d 	bl	800325c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002f62:	bf00      	nop
 8002f64:	3728      	adds	r7, #40	@ 0x28
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	40011400 	.word	0x40011400
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40020800 	.word	0x40020800

08002f78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002f78:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fb0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002f7c:	f7ff ff78 	bl	8002e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002f80:	480c      	ldr	r0, [pc, #48]	@ (8002fb4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002f82:	490d      	ldr	r1, [pc, #52]	@ (8002fb8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002f84:	4a0d      	ldr	r2, [pc, #52]	@ (8002fbc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002f86:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f88:	e002      	b.n	8002f90 <LoopCopyDataInit>

08002f8a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f8a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f8c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f8e:	3304      	adds	r3, #4

08002f90 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f90:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f92:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f94:	d3f9      	bcc.n	8002f8a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f96:	4a0a      	ldr	r2, [pc, #40]	@ (8002fc0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002f98:	4c0a      	ldr	r4, [pc, #40]	@ (8002fc4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002f9a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f9c:	e001      	b.n	8002fa2 <LoopFillZerobss>

08002f9e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f9e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002fa0:	3204      	adds	r2, #4

08002fa2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002fa2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002fa4:	d3fb      	bcc.n	8002f9e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002fa6:	f005 fe7d 	bl	8008ca4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002faa:	f7ff fce5 	bl	8002978 <main>
  bx  lr    
 8002fae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002fb0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002fb4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002fb8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002fbc:	08008f7c 	.word	0x08008f7c
  ldr r2, =_sbss
 8002fc0:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8002fc4:	2000cd60 	.word	0x2000cd60

08002fc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fc8:	e7fe      	b.n	8002fc8 <ADC_IRQHandler>
	...

08002fcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800300c <HAL_Init+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a0d      	ldr	r2, [pc, #52]	@ (800300c <HAL_Init+0x40>)
 8002fd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800300c <HAL_Init+0x40>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a0a      	ldr	r2, [pc, #40]	@ (800300c <HAL_Init+0x40>)
 8002fe2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fe6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fe8:	4b08      	ldr	r3, [pc, #32]	@ (800300c <HAL_Init+0x40>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a07      	ldr	r2, [pc, #28]	@ (800300c <HAL_Init+0x40>)
 8002fee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ff2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff4:	2003      	movs	r0, #3
 8002ff6:	f000 f8fc 	bl	80031f2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ffa:	200f      	movs	r0, #15
 8002ffc:	f7ff fe9e 	bl	8002d3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003000:	f7ff fe70 	bl	8002ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003004:	2300      	movs	r3, #0
}
 8003006:	4618      	mov	r0, r3
 8003008:	bd80      	pop	{r7, pc}
 800300a:	bf00      	nop
 800300c:	40023c00 	.word	0x40023c00

08003010 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003010:	b480      	push	{r7}
 8003012:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003014:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <HAL_IncTick+0x20>)
 8003016:	781b      	ldrb	r3, [r3, #0]
 8003018:	461a      	mov	r2, r3
 800301a:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <HAL_IncTick+0x24>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4413      	add	r3, r2
 8003020:	4a04      	ldr	r2, [pc, #16]	@ (8003034 <HAL_IncTick+0x24>)
 8003022:	6013      	str	r3, [r2, #0]
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
 800302e:	bf00      	nop
 8003030:	20000014 	.word	0x20000014
 8003034:	20008234 	.word	0x20008234

08003038 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  return uwTick;
 800303c:	4b03      	ldr	r3, [pc, #12]	@ (800304c <HAL_GetTick+0x14>)
 800303e:	681b      	ldr	r3, [r3, #0]
}
 8003040:	4618      	mov	r0, r3
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
 800304a:	bf00      	nop
 800304c:	20008234 	.word	0x20008234

08003050 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003058:	f7ff ffee 	bl	8003038 <HAL_GetTick>
 800305c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003068:	d005      	beq.n	8003076 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800306a:	4b0a      	ldr	r3, [pc, #40]	@ (8003094 <HAL_Delay+0x44>)
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	461a      	mov	r2, r3
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4413      	add	r3, r2
 8003074:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003076:	bf00      	nop
 8003078:	f7ff ffde 	bl	8003038 <HAL_GetTick>
 800307c:	4602      	mov	r2, r0
 800307e:	68bb      	ldr	r3, [r7, #8]
 8003080:	1ad3      	subs	r3, r2, r3
 8003082:	68fa      	ldr	r2, [r7, #12]
 8003084:	429a      	cmp	r2, r3
 8003086:	d8f7      	bhi.n	8003078 <HAL_Delay+0x28>
  {
  }
}
 8003088:	bf00      	nop
 800308a:	bf00      	nop
 800308c:	3710      	adds	r7, #16
 800308e:	46bd      	mov	sp, r7
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000014 	.word	0x20000014

08003098 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030a8:	4b0c      	ldr	r3, [pc, #48]	@ (80030dc <__NVIC_SetPriorityGrouping+0x44>)
 80030aa:	68db      	ldr	r3, [r3, #12]
 80030ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030ae:	68ba      	ldr	r2, [r7, #8]
 80030b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80030b4:	4013      	ands	r3, r2
 80030b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80030c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80030c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030ca:	4a04      	ldr	r2, [pc, #16]	@ (80030dc <__NVIC_SetPriorityGrouping+0x44>)
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	60d3      	str	r3, [r2, #12]
}
 80030d0:	bf00      	nop
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	e000ed00 	.word	0xe000ed00

080030e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80030e0:	b480      	push	{r7}
 80030e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030e4:	4b04      	ldr	r3, [pc, #16]	@ (80030f8 <__NVIC_GetPriorityGrouping+0x18>)
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	0a1b      	lsrs	r3, r3, #8
 80030ea:	f003 0307 	and.w	r3, r3, #7
}
 80030ee:	4618      	mov	r0, r3
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	e000ed00 	.word	0xe000ed00

080030fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310a:	2b00      	cmp	r3, #0
 800310c:	db0b      	blt.n	8003126 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800310e:	79fb      	ldrb	r3, [r7, #7]
 8003110:	f003 021f 	and.w	r2, r3, #31
 8003114:	4907      	ldr	r1, [pc, #28]	@ (8003134 <__NVIC_EnableIRQ+0x38>)
 8003116:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800311a:	095b      	lsrs	r3, r3, #5
 800311c:	2001      	movs	r0, #1
 800311e:	fa00 f202 	lsl.w	r2, r0, r2
 8003122:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003126:	bf00      	nop
 8003128:	370c      	adds	r7, #12
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	e000e100 	.word	0xe000e100

08003138 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	4603      	mov	r3, r0
 8003140:	6039      	str	r1, [r7, #0]
 8003142:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003144:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003148:	2b00      	cmp	r3, #0
 800314a:	db0a      	blt.n	8003162 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	b2da      	uxtb	r2, r3
 8003150:	490c      	ldr	r1, [pc, #48]	@ (8003184 <__NVIC_SetPriority+0x4c>)
 8003152:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003156:	0112      	lsls	r2, r2, #4
 8003158:	b2d2      	uxtb	r2, r2
 800315a:	440b      	add	r3, r1
 800315c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003160:	e00a      	b.n	8003178 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	b2da      	uxtb	r2, r3
 8003166:	4908      	ldr	r1, [pc, #32]	@ (8003188 <__NVIC_SetPriority+0x50>)
 8003168:	79fb      	ldrb	r3, [r7, #7]
 800316a:	f003 030f 	and.w	r3, r3, #15
 800316e:	3b04      	subs	r3, #4
 8003170:	0112      	lsls	r2, r2, #4
 8003172:	b2d2      	uxtb	r2, r2
 8003174:	440b      	add	r3, r1
 8003176:	761a      	strb	r2, [r3, #24]
}
 8003178:	bf00      	nop
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr
 8003184:	e000e100 	.word	0xe000e100
 8003188:	e000ed00 	.word	0xe000ed00

0800318c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800318c:	b480      	push	{r7}
 800318e:	b089      	sub	sp, #36	@ 0x24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031a0:	69fb      	ldr	r3, [r7, #28]
 80031a2:	f1c3 0307 	rsb	r3, r3, #7
 80031a6:	2b04      	cmp	r3, #4
 80031a8:	bf28      	it	cs
 80031aa:	2304      	movcs	r3, #4
 80031ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	3304      	adds	r3, #4
 80031b2:	2b06      	cmp	r3, #6
 80031b4:	d902      	bls.n	80031bc <NVIC_EncodePriority+0x30>
 80031b6:	69fb      	ldr	r3, [r7, #28]
 80031b8:	3b03      	subs	r3, #3
 80031ba:	e000      	b.n	80031be <NVIC_EncodePriority+0x32>
 80031bc:	2300      	movs	r3, #0
 80031be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031c0:	f04f 32ff 	mov.w	r2, #4294967295
 80031c4:	69bb      	ldr	r3, [r7, #24]
 80031c6:	fa02 f303 	lsl.w	r3, r2, r3
 80031ca:	43da      	mvns	r2, r3
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	401a      	ands	r2, r3
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031d4:	f04f 31ff 	mov.w	r1, #4294967295
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	fa01 f303 	lsl.w	r3, r1, r3
 80031de:	43d9      	mvns	r1, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e4:	4313      	orrs	r3, r2
         );
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3724      	adds	r7, #36	@ 0x24
 80031ea:	46bd      	mov	sp, r7
 80031ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f0:	4770      	bx	lr

080031f2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b082      	sub	sp, #8
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031fa:	6878      	ldr	r0, [r7, #4]
 80031fc:	f7ff ff4c 	bl	8003098 <__NVIC_SetPriorityGrouping>
}
 8003200:	bf00      	nop
 8003202:	3708      	adds	r7, #8
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003208:	b580      	push	{r7, lr}
 800320a:	b086      	sub	sp, #24
 800320c:	af00      	add	r7, sp, #0
 800320e:	4603      	mov	r3, r0
 8003210:	60b9      	str	r1, [r7, #8]
 8003212:	607a      	str	r2, [r7, #4]
 8003214:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003216:	2300      	movs	r3, #0
 8003218:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800321a:	f7ff ff61 	bl	80030e0 <__NVIC_GetPriorityGrouping>
 800321e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	68b9      	ldr	r1, [r7, #8]
 8003224:	6978      	ldr	r0, [r7, #20]
 8003226:	f7ff ffb1 	bl	800318c <NVIC_EncodePriority>
 800322a:	4602      	mov	r2, r0
 800322c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003230:	4611      	mov	r1, r2
 8003232:	4618      	mov	r0, r3
 8003234:	f7ff ff80 	bl	8003138 <__NVIC_SetPriority>
}
 8003238:	bf00      	nop
 800323a:	3718      	adds	r7, #24
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800324a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ff54 	bl	80030fc <__NVIC_EnableIRQ>
}
 8003254:	bf00      	nop
 8003256:	3708      	adds	r7, #8
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}

0800325c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800325c:	b480      	push	{r7}
 800325e:	b089      	sub	sp, #36	@ 0x24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003266:	2300      	movs	r3, #0
 8003268:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
 8003276:	e159      	b.n	800352c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003278:	2201      	movs	r2, #1
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	4013      	ands	r3, r2
 800328a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	429a      	cmp	r2, r3
 8003292:	f040 8148 	bne.w	8003526 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	f003 0303 	and.w	r3, r3, #3
 800329e:	2b01      	cmp	r3, #1
 80032a0:	d005      	beq.n	80032ae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032aa:	2b02      	cmp	r3, #2
 80032ac:	d130      	bne.n	8003310 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	2203      	movs	r2, #3
 80032ba:	fa02 f303 	lsl.w	r3, r2, r3
 80032be:	43db      	mvns	r3, r3
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	4013      	ands	r3, r2
 80032c4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68da      	ldr	r2, [r3, #12]
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	005b      	lsls	r3, r3, #1
 80032ce:	fa02 f303 	lsl.w	r3, r2, r3
 80032d2:	69ba      	ldr	r2, [r7, #24]
 80032d4:	4313      	orrs	r3, r2
 80032d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	685b      	ldr	r3, [r3, #4]
 80032e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032e4:	2201      	movs	r2, #1
 80032e6:	69fb      	ldr	r3, [r7, #28]
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	69ba      	ldr	r2, [r7, #24]
 80032f0:	4013      	ands	r3, r2
 80032f2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685b      	ldr	r3, [r3, #4]
 80032f8:	091b      	lsrs	r3, r3, #4
 80032fa:	f003 0201 	and.w	r2, r3, #1
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	fa02 f303 	lsl.w	r3, r2, r3
 8003304:	69ba      	ldr	r2, [r7, #24]
 8003306:	4313      	orrs	r3, r2
 8003308:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	2b03      	cmp	r3, #3
 800331a:	d017      	beq.n	800334c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	005b      	lsls	r3, r3, #1
 8003326:	2203      	movs	r2, #3
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43db      	mvns	r3, r3
 800332e:	69ba      	ldr	r2, [r7, #24]
 8003330:	4013      	ands	r3, r2
 8003332:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	689a      	ldr	r2, [r3, #8]
 8003338:	69fb      	ldr	r3, [r7, #28]
 800333a:	005b      	lsls	r3, r3, #1
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4313      	orrs	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f003 0303 	and.w	r3, r3, #3
 8003354:	2b02      	cmp	r3, #2
 8003356:	d123      	bne.n	80033a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	08da      	lsrs	r2, r3, #3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3208      	adds	r2, #8
 8003360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003364:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	220f      	movs	r2, #15
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4013      	ands	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	691a      	ldr	r2, [r3, #16]
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	08da      	lsrs	r2, r3, #3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3208      	adds	r2, #8
 800339a:	69b9      	ldr	r1, [r7, #24]
 800339c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	2203      	movs	r2, #3
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0203 	and.w	r2, r3, #3
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 80a2 	beq.w	8003526 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	4b57      	ldr	r3, [pc, #348]	@ (8003544 <HAL_GPIO_Init+0x2e8>)
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	4a56      	ldr	r2, [pc, #344]	@ (8003544 <HAL_GPIO_Init+0x2e8>)
 80033ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033f2:	4b54      	ldr	r3, [pc, #336]	@ (8003544 <HAL_GPIO_Init+0x2e8>)
 80033f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033fe:	4a52      	ldr	r2, [pc, #328]	@ (8003548 <HAL_GPIO_Init+0x2ec>)
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	089b      	lsrs	r3, r3, #2
 8003404:	3302      	adds	r3, #2
 8003406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0303 	and.w	r3, r3, #3
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	220f      	movs	r2, #15
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43db      	mvns	r3, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4013      	ands	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a49      	ldr	r2, [pc, #292]	@ (800354c <HAL_GPIO_Init+0x2f0>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d019      	beq.n	800345e <HAL_GPIO_Init+0x202>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a48      	ldr	r2, [pc, #288]	@ (8003550 <HAL_GPIO_Init+0x2f4>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d013      	beq.n	800345a <HAL_GPIO_Init+0x1fe>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a47      	ldr	r2, [pc, #284]	@ (8003554 <HAL_GPIO_Init+0x2f8>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d00d      	beq.n	8003456 <HAL_GPIO_Init+0x1fa>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a46      	ldr	r2, [pc, #280]	@ (8003558 <HAL_GPIO_Init+0x2fc>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d007      	beq.n	8003452 <HAL_GPIO_Init+0x1f6>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a45      	ldr	r2, [pc, #276]	@ (800355c <HAL_GPIO_Init+0x300>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d101      	bne.n	800344e <HAL_GPIO_Init+0x1f2>
 800344a:	2304      	movs	r3, #4
 800344c:	e008      	b.n	8003460 <HAL_GPIO_Init+0x204>
 800344e:	2307      	movs	r3, #7
 8003450:	e006      	b.n	8003460 <HAL_GPIO_Init+0x204>
 8003452:	2303      	movs	r3, #3
 8003454:	e004      	b.n	8003460 <HAL_GPIO_Init+0x204>
 8003456:	2302      	movs	r3, #2
 8003458:	e002      	b.n	8003460 <HAL_GPIO_Init+0x204>
 800345a:	2301      	movs	r3, #1
 800345c:	e000      	b.n	8003460 <HAL_GPIO_Init+0x204>
 800345e:	2300      	movs	r3, #0
 8003460:	69fa      	ldr	r2, [r7, #28]
 8003462:	f002 0203 	and.w	r2, r2, #3
 8003466:	0092      	lsls	r2, r2, #2
 8003468:	4093      	lsls	r3, r2
 800346a:	69ba      	ldr	r2, [r7, #24]
 800346c:	4313      	orrs	r3, r2
 800346e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003470:	4935      	ldr	r1, [pc, #212]	@ (8003548 <HAL_GPIO_Init+0x2ec>)
 8003472:	69fb      	ldr	r3, [r7, #28]
 8003474:	089b      	lsrs	r3, r3, #2
 8003476:	3302      	adds	r3, #2
 8003478:	69ba      	ldr	r2, [r7, #24]
 800347a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800347e:	4b38      	ldr	r3, [pc, #224]	@ (8003560 <HAL_GPIO_Init+0x304>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	43db      	mvns	r3, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4013      	ands	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800349a:	69ba      	ldr	r2, [r7, #24]
 800349c:	693b      	ldr	r3, [r7, #16]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80034a2:	4a2f      	ldr	r2, [pc, #188]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034a4:	69bb      	ldr	r3, [r7, #24]
 80034a6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80034a8:	4b2d      	ldr	r3, [pc, #180]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034aa:	68db      	ldr	r3, [r3, #12]
 80034ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d003      	beq.n	80034cc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034cc:	4a24      	ldr	r2, [pc, #144]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034d2:	4b23      	ldr	r3, [pc, #140]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	43db      	mvns	r3, r3
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	4013      	ands	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d003      	beq.n	80034f6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034f6:	4a1a      	ldr	r2, [pc, #104]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034f8:	69bb      	ldr	r3, [r7, #24]
 80034fa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034fc:	4b18      	ldr	r3, [pc, #96]	@ (8003560 <HAL_GPIO_Init+0x304>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	43db      	mvns	r3, r3
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4013      	ands	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003514:	2b00      	cmp	r3, #0
 8003516:	d003      	beq.n	8003520 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	4313      	orrs	r3, r2
 800351e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003520:	4a0f      	ldr	r2, [pc, #60]	@ (8003560 <HAL_GPIO_Init+0x304>)
 8003522:	69bb      	ldr	r3, [r7, #24]
 8003524:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	69fb      	ldr	r3, [r7, #28]
 8003528:	3301      	adds	r3, #1
 800352a:	61fb      	str	r3, [r7, #28]
 800352c:	69fb      	ldr	r3, [r7, #28]
 800352e:	2b0f      	cmp	r3, #15
 8003530:	f67f aea2 	bls.w	8003278 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003534:	bf00      	nop
 8003536:	bf00      	nop
 8003538:	3724      	adds	r7, #36	@ 0x24
 800353a:	46bd      	mov	sp, r7
 800353c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	40023800 	.word	0x40023800
 8003548:	40013800 	.word	0x40013800
 800354c:	40020000 	.word	0x40020000
 8003550:	40020400 	.word	0x40020400
 8003554:	40020800 	.word	0x40020800
 8003558:	40020c00 	.word	0x40020c00
 800355c:	40021000 	.word	0x40021000
 8003560:	40013c00 	.word	0x40013c00

08003564 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	691a      	ldr	r2, [r3, #16]
 8003574:	887b      	ldrh	r3, [r7, #2]
 8003576:	4013      	ands	r3, r2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d002      	beq.n	8003582 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800357c:	2301      	movs	r3, #1
 800357e:	73fb      	strb	r3, [r7, #15]
 8003580:	e001      	b.n	8003586 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003582:	2300      	movs	r3, #0
 8003584:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003586:	7bfb      	ldrb	r3, [r7, #15]
}
 8003588:	4618      	mov	r0, r3
 800358a:	3714      	adds	r7, #20
 800358c:	46bd      	mov	sp, r7
 800358e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003592:	4770      	bx	lr

08003594 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003594:	b480      	push	{r7}
 8003596:	b083      	sub	sp, #12
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	460b      	mov	r3, r1
 800359e:	807b      	strh	r3, [r7, #2]
 80035a0:	4613      	mov	r3, r2
 80035a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035a4:	787b      	ldrb	r3, [r7, #1]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035aa:	887a      	ldrh	r2, [r7, #2]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035b0:	e003      	b.n	80035ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035b2:	887b      	ldrh	r3, [r7, #2]
 80035b4:	041a      	lsls	r2, r3, #16
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	619a      	str	r2, [r3, #24]
}
 80035ba:	bf00      	nop
 80035bc:	370c      	adds	r7, #12
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr

080035c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80035c6:	b480      	push	{r7}
 80035c8:	b085      	sub	sp, #20
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	6078      	str	r0, [r7, #4]
 80035ce:	460b      	mov	r3, r1
 80035d0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	695b      	ldr	r3, [r3, #20]
 80035d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035d8:	887a      	ldrh	r2, [r7, #2]
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	4013      	ands	r3, r2
 80035de:	041a      	lsls	r2, r3, #16
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	43d9      	mvns	r1, r3
 80035e4:	887b      	ldrh	r3, [r7, #2]
 80035e6:	400b      	ands	r3, r1
 80035e8:	431a      	orrs	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	619a      	str	r2, [r3, #24]
}
 80035ee:	bf00      	nop
 80035f0:	3714      	adds	r7, #20
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr
	...

080035fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b084      	sub	sp, #16
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	e12b      	b.n	8003866 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d106      	bne.n	8003628 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	2200      	movs	r2, #0
 800361e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f7ff f960 	bl	80028e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2224      	movs	r2, #36	@ 0x24
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	681a      	ldr	r2, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f022 0201 	bic.w	r2, r2, #1
 800363e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800364e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800365e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003660:	f001 f8da 	bl	8004818 <HAL_RCC_GetPCLK1Freq>
 8003664:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4a81      	ldr	r2, [pc, #516]	@ (8003870 <HAL_I2C_Init+0x274>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d807      	bhi.n	8003680 <HAL_I2C_Init+0x84>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4a80      	ldr	r2, [pc, #512]	@ (8003874 <HAL_I2C_Init+0x278>)
 8003674:	4293      	cmp	r3, r2
 8003676:	bf94      	ite	ls
 8003678:	2301      	movls	r3, #1
 800367a:	2300      	movhi	r3, #0
 800367c:	b2db      	uxtb	r3, r3
 800367e:	e006      	b.n	800368e <HAL_I2C_Init+0x92>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	4a7d      	ldr	r2, [pc, #500]	@ (8003878 <HAL_I2C_Init+0x27c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	bf94      	ite	ls
 8003688:	2301      	movls	r3, #1
 800368a:	2300      	movhi	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e0e7      	b.n	8003866 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	4a78      	ldr	r2, [pc, #480]	@ (800387c <HAL_I2C_Init+0x280>)
 800369a:	fba2 2303 	umull	r2, r3, r2, r3
 800369e:	0c9b      	lsrs	r3, r3, #18
 80036a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68ba      	ldr	r2, [r7, #8]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4a6a      	ldr	r2, [pc, #424]	@ (8003870 <HAL_I2C_Init+0x274>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d802      	bhi.n	80036d0 <HAL_I2C_Init+0xd4>
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	3301      	adds	r3, #1
 80036ce:	e009      	b.n	80036e4 <HAL_I2C_Init+0xe8>
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80036d6:	fb02 f303 	mul.w	r3, r2, r3
 80036da:	4a69      	ldr	r2, [pc, #420]	@ (8003880 <HAL_I2C_Init+0x284>)
 80036dc:	fba2 2303 	umull	r2, r3, r2, r3
 80036e0:	099b      	lsrs	r3, r3, #6
 80036e2:	3301      	adds	r3, #1
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	430b      	orrs	r3, r1
 80036ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	69db      	ldr	r3, [r3, #28]
 80036f2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036f6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	495c      	ldr	r1, [pc, #368]	@ (8003870 <HAL_I2C_Init+0x274>)
 8003700:	428b      	cmp	r3, r1
 8003702:	d819      	bhi.n	8003738 <HAL_I2C_Init+0x13c>
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	1e59      	subs	r1, r3, #1
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	685b      	ldr	r3, [r3, #4]
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003712:	1c59      	adds	r1, r3, #1
 8003714:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003718:	400b      	ands	r3, r1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d00a      	beq.n	8003734 <HAL_I2C_Init+0x138>
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	1e59      	subs	r1, r3, #1
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	005b      	lsls	r3, r3, #1
 8003728:	fbb1 f3f3 	udiv	r3, r1, r3
 800372c:	3301      	adds	r3, #1
 800372e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003732:	e051      	b.n	80037d8 <HAL_I2C_Init+0x1dc>
 8003734:	2304      	movs	r3, #4
 8003736:	e04f      	b.n	80037d8 <HAL_I2C_Init+0x1dc>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d111      	bne.n	8003764 <HAL_I2C_Init+0x168>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1e58      	subs	r0, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	440b      	add	r3, r1
 800374e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003752:	3301      	adds	r3, #1
 8003754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003758:	2b00      	cmp	r3, #0
 800375a:	bf0c      	ite	eq
 800375c:	2301      	moveq	r3, #1
 800375e:	2300      	movne	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	e012      	b.n	800378a <HAL_I2C_Init+0x18e>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1e58      	subs	r0, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	0099      	lsls	r1, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	fbb0 f3f3 	udiv	r3, r0, r3
 800377a:	3301      	adds	r3, #1
 800377c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003780:	2b00      	cmp	r3, #0
 8003782:	bf0c      	ite	eq
 8003784:	2301      	moveq	r3, #1
 8003786:	2300      	movne	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_I2C_Init+0x196>
 800378e:	2301      	movs	r3, #1
 8003790:	e022      	b.n	80037d8 <HAL_I2C_Init+0x1dc>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10e      	bne.n	80037b8 <HAL_I2C_Init+0x1bc>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1e58      	subs	r0, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6859      	ldr	r1, [r3, #4]
 80037a2:	460b      	mov	r3, r1
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	440b      	add	r3, r1
 80037a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ac:	3301      	adds	r3, #1
 80037ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037b6:	e00f      	b.n	80037d8 <HAL_I2C_Init+0x1dc>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	1e58      	subs	r0, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6859      	ldr	r1, [r3, #4]
 80037c0:	460b      	mov	r3, r1
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	0099      	lsls	r1, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ce:	3301      	adds	r3, #1
 80037d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	6809      	ldr	r1, [r1, #0]
 80037dc:	4313      	orrs	r3, r2
 80037de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69da      	ldr	r2, [r3, #28]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003806:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6911      	ldr	r1, [r2, #16]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68d2      	ldr	r2, [r2, #12]
 8003812:	4311      	orrs	r1, r2
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	430b      	orrs	r3, r1
 800381a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	000186a0 	.word	0x000186a0
 8003874:	001e847f 	.word	0x001e847f
 8003878:	003d08ff 	.word	0x003d08ff
 800387c:	431bde83 	.word	0x431bde83
 8003880:	10624dd3 	.word	0x10624dd3

08003884 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	461a      	mov	r2, r3
 8003890:	460b      	mov	r3, r1
 8003892:	817b      	strh	r3, [r7, #10]
 8003894:	4613      	mov	r3, r2
 8003896:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003898:	f7ff fbce 	bl	8003038 <HAL_GetTick>
 800389c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	f040 80e0 	bne.w	8003a6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	2319      	movs	r3, #25
 80038b2:	2201      	movs	r2, #1
 80038b4:	4970      	ldr	r1, [pc, #448]	@ (8003a78 <HAL_I2C_Master_Transmit+0x1f4>)
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f964 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038c2:	2302      	movs	r3, #2
 80038c4:	e0d3      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_I2C_Master_Transmit+0x50>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e0cc      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d007      	beq.n	80038fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0201 	orr.w	r2, r2, #1
 80038f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003908:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2221      	movs	r2, #33	@ 0x21
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2210      	movs	r2, #16
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	893a      	ldrh	r2, [r7, #8]
 800392a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4a50      	ldr	r2, [pc, #320]	@ (8003a7c <HAL_I2C_Master_Transmit+0x1f8>)
 800393a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800393c:	8979      	ldrh	r1, [r7, #10]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	6a3a      	ldr	r2, [r7, #32]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f89c 	bl	8003a80 <I2C_MasterRequestWrite>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e08d      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003952:	2300      	movs	r3, #0
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003968:	e066      	b.n	8003a38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	6a39      	ldr	r1, [r7, #32]
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fa22 	bl	8003db8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00d      	beq.n	8003996 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397e:	2b04      	cmp	r3, #4
 8003980:	d107      	bne.n	8003992 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003990:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e06b      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399a:	781a      	ldrb	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d11b      	bne.n	8003a0c <HAL_I2C_Master_Transmit+0x188>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d017      	beq.n	8003a0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039e0:	781a      	ldrb	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	6a39      	ldr	r1, [r7, #32]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fa19 	bl	8003e48 <I2C_WaitOnBTFFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00d      	beq.n	8003a38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d107      	bne.n	8003a34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e01a      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d194      	bne.n	800396a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e000      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	00100002 	.word	0x00100002
 8003a7c:	ffff0000 	.word	0xffff0000

08003a80 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b088      	sub	sp, #32
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	607a      	str	r2, [r7, #4]
 8003a8a:	603b      	str	r3, [r7, #0]
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a94:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	2b08      	cmp	r3, #8
 8003a9a:	d006      	beq.n	8003aaa <I2C_MasterRequestWrite+0x2a>
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d003      	beq.n	8003aaa <I2C_MasterRequestWrite+0x2a>
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003aa8:	d108      	bne.n	8003abc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	e00b      	b.n	8003ad4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ac0:	2b12      	cmp	r3, #18
 8003ac2:	d107      	bne.n	8003ad4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003ad2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	9300      	str	r3, [sp, #0]
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003ae0:	68f8      	ldr	r0, [r7, #12]
 8003ae2:	f000 f84f 	bl	8003b84 <I2C_WaitOnFlagUntilTimeout>
 8003ae6:	4603      	mov	r3, r0
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d00d      	beq.n	8003b08 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003af6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003afa:	d103      	bne.n	8003b04 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e035      	b.n	8003b74 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	691b      	ldr	r3, [r3, #16]
 8003b0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b10:	d108      	bne.n	8003b24 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b12:	897b      	ldrh	r3, [r7, #10]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	461a      	mov	r2, r3
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003b20:	611a      	str	r2, [r3, #16]
 8003b22:	e01b      	b.n	8003b5c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b24:	897b      	ldrh	r3, [r7, #10]
 8003b26:	11db      	asrs	r3, r3, #7
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	f003 0306 	and.w	r3, r3, #6
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	f063 030f 	orn	r3, r3, #15
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	490e      	ldr	r1, [pc, #56]	@ (8003b7c <I2C_MasterRequestWrite+0xfc>)
 8003b42:	68f8      	ldr	r0, [r7, #12]
 8003b44:	f000 f898 	bl	8003c78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d001      	beq.n	8003b52 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b4e:	2301      	movs	r3, #1
 8003b50:	e010      	b.n	8003b74 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b52:	897b      	ldrh	r3, [r7, #10]
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	687a      	ldr	r2, [r7, #4]
 8003b60:	4907      	ldr	r1, [pc, #28]	@ (8003b80 <I2C_MasterRequestWrite+0x100>)
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f888 	bl	8003c78 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e000      	b.n	8003b74 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	00010008 	.word	0x00010008
 8003b80:	00010002 	.word	0x00010002

08003b84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	603b      	str	r3, [r7, #0]
 8003b90:	4613      	mov	r3, r2
 8003b92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b94:	e048      	b.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9c:	d044      	beq.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9e:	f7ff fa4b 	bl	8003038 <HAL_GetTick>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	1ad3      	subs	r3, r2, r3
 8003ba8:	683a      	ldr	r2, [r7, #0]
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d302      	bcc.n	8003bb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d139      	bne.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	0c1b      	lsrs	r3, r3, #16
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	2b01      	cmp	r3, #1
 8003bbc:	d10d      	bne.n	8003bda <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	695b      	ldr	r3, [r3, #20]
 8003bc4:	43da      	mvns	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	b29b      	uxth	r3, r3
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	bf0c      	ite	eq
 8003bd0:	2301      	moveq	r3, #1
 8003bd2:	2300      	movne	r3, #0
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	e00c      	b.n	8003bf4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699b      	ldr	r3, [r3, #24]
 8003be0:	43da      	mvns	r2, r3
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	4013      	ands	r3, r2
 8003be6:	b29b      	uxth	r3, r3
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	bf0c      	ite	eq
 8003bec:	2301      	moveq	r3, #1
 8003bee:	2300      	movne	r3, #0
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	461a      	mov	r2, r3
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d116      	bne.n	8003c28 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	f043 0220 	orr.w	r2, r3, #32
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e023      	b.n	8003c70 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	0c1b      	lsrs	r3, r3, #16
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d10d      	bne.n	8003c4e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	461a      	mov	r2, r3
 8003c4c:	e00c      	b.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	699b      	ldr	r3, [r3, #24]
 8003c54:	43da      	mvns	r2, r3
 8003c56:	68bb      	ldr	r3, [r7, #8]
 8003c58:	4013      	ands	r3, r2
 8003c5a:	b29b      	uxth	r3, r3
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf0c      	ite	eq
 8003c60:	2301      	moveq	r3, #1
 8003c62:	2300      	movne	r3, #0
 8003c64:	b2db      	uxtb	r3, r3
 8003c66:	461a      	mov	r2, r3
 8003c68:	79fb      	ldrb	r3, [r7, #7]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d093      	beq.n	8003b96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c6e:	2300      	movs	r3, #0
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3710      	adds	r7, #16
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	60f8      	str	r0, [r7, #12]
 8003c80:	60b9      	str	r1, [r7, #8]
 8003c82:	607a      	str	r2, [r7, #4]
 8003c84:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c86:	e071      	b.n	8003d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	695b      	ldr	r3, [r3, #20]
 8003c8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c96:	d123      	bne.n	8003ce0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	681a      	ldr	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ca6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cb0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2220      	movs	r2, #32
 8003cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ccc:	f043 0204 	orr.w	r2, r3, #4
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e067      	b.n	8003db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ce6:	d041      	beq.n	8003d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ce8:	f7ff f9a6 	bl	8003038 <HAL_GetTick>
 8003cec:	4602      	mov	r2, r0
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	1ad3      	subs	r3, r2, r3
 8003cf2:	687a      	ldr	r2, [r7, #4]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d302      	bcc.n	8003cfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d136      	bne.n	8003d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	0c1b      	lsrs	r3, r3, #16
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	d10c      	bne.n	8003d22 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	43da      	mvns	r2, r3
 8003d10:	68bb      	ldr	r3, [r7, #8]
 8003d12:	4013      	ands	r3, r2
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bf14      	ite	ne
 8003d1a:	2301      	movne	r3, #1
 8003d1c:	2300      	moveq	r3, #0
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	e00b      	b.n	8003d3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	43da      	mvns	r2, r3
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	b29b      	uxth	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	bf14      	ite	ne
 8003d34:	2301      	movne	r3, #1
 8003d36:	2300      	moveq	r3, #0
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d016      	beq.n	8003d6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	2200      	movs	r2, #0
 8003d42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	2220      	movs	r2, #32
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d58:	f043 0220 	orr.w	r2, r3, #32
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e021      	b.n	8003db0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	0c1b      	lsrs	r3, r3, #16
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d10c      	bne.n	8003d90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	695b      	ldr	r3, [r3, #20]
 8003d7c:	43da      	mvns	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	4013      	ands	r3, r2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	bf14      	ite	ne
 8003d88:	2301      	movne	r3, #1
 8003d8a:	2300      	moveq	r3, #0
 8003d8c:	b2db      	uxtb	r3, r3
 8003d8e:	e00b      	b.n	8003da8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	699b      	ldr	r3, [r3, #24]
 8003d96:	43da      	mvns	r2, r3
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	b29b      	uxth	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	bf14      	ite	ne
 8003da2:	2301      	movne	r3, #1
 8003da4:	2300      	moveq	r3, #0
 8003da6:	b2db      	uxtb	r3, r3
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	f47f af6d 	bne.w	8003c88 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dae:	2300      	movs	r3, #0
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	3710      	adds	r7, #16
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}

08003db8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b084      	sub	sp, #16
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	60b9      	str	r1, [r7, #8]
 8003dc2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dc4:	e034      	b.n	8003e30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dc6:	68f8      	ldr	r0, [r7, #12]
 8003dc8:	f000 f886 	bl	8003ed8 <I2C_IsAcknowledgeFailed>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e034      	b.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ddc:	d028      	beq.n	8003e30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dde:	f7ff f92b 	bl	8003038 <HAL_GetTick>
 8003de2:	4602      	mov	r2, r0
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	1ad3      	subs	r3, r2, r3
 8003de8:	68ba      	ldr	r2, [r7, #8]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d302      	bcc.n	8003df4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d11d      	bne.n	8003e30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dfe:	2b80      	cmp	r3, #128	@ 0x80
 8003e00:	d016      	beq.n	8003e30 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e007      	b.n	8003e40 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695b      	ldr	r3, [r3, #20]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b80      	cmp	r3, #128	@ 0x80
 8003e3c:	d1c3      	bne.n	8003dc6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3710      	adds	r7, #16
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b084      	sub	sp, #16
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	60f8      	str	r0, [r7, #12]
 8003e50:	60b9      	str	r1, [r7, #8]
 8003e52:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e54:	e034      	b.n	8003ec0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e56:	68f8      	ldr	r0, [r7, #12]
 8003e58:	f000 f83e 	bl	8003ed8 <I2C_IsAcknowledgeFailed>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d001      	beq.n	8003e66 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e034      	b.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e6c:	d028      	beq.n	8003ec0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e6e:	f7ff f8e3 	bl	8003038 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	68ba      	ldr	r2, [r7, #8]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d302      	bcc.n	8003e84 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d11d      	bne.n	8003ec0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	f003 0304 	and.w	r3, r3, #4
 8003e8e:	2b04      	cmp	r3, #4
 8003e90:	d016      	beq.n	8003ec0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	2200      	movs	r2, #0
 8003e96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eac:	f043 0220 	orr.w	r2, r3, #32
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ebc:	2301      	movs	r3, #1
 8003ebe:	e007      	b.n	8003ed0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	695b      	ldr	r3, [r3, #20]
 8003ec6:	f003 0304 	and.w	r3, r3, #4
 8003eca:	2b04      	cmp	r3, #4
 8003ecc:	d1c3      	bne.n	8003e56 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ece:	2300      	movs	r3, #0
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eee:	d11b      	bne.n	8003f28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ef8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f14:	f043 0204 	orr.w	r2, r3, #4
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e000      	b.n	8003f2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003f28:	2300      	movs	r3, #0
}
 8003f2a:	4618      	mov	r0, r3
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
	...

08003f38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b086      	sub	sp, #24
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d101      	bne.n	8003f4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	e267      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0301 	and.w	r3, r3, #1
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d075      	beq.n	8004042 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f56:	4b88      	ldr	r3, [pc, #544]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 030c 	and.w	r3, r3, #12
 8003f5e:	2b04      	cmp	r3, #4
 8003f60:	d00c      	beq.n	8003f7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f62:	4b85      	ldr	r3, [pc, #532]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003f64:	689b      	ldr	r3, [r3, #8]
 8003f66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f6a:	2b08      	cmp	r3, #8
 8003f6c:	d112      	bne.n	8003f94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f6e:	4b82      	ldr	r3, [pc, #520]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f7a:	d10b      	bne.n	8003f94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f7c:	4b7e      	ldr	r3, [pc, #504]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d05b      	beq.n	8004040 <HAL_RCC_OscConfig+0x108>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d157      	bne.n	8004040 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003f90:	2301      	movs	r3, #1
 8003f92:	e242      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f9c:	d106      	bne.n	8003fac <HAL_RCC_OscConfig+0x74>
 8003f9e:	4b76      	ldr	r3, [pc, #472]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a75      	ldr	r2, [pc, #468]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fa8:	6013      	str	r3, [r2, #0]
 8003faa:	e01d      	b.n	8003fe8 <HAL_RCC_OscConfig+0xb0>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fb4:	d10c      	bne.n	8003fd0 <HAL_RCC_OscConfig+0x98>
 8003fb6:	4b70      	ldr	r3, [pc, #448]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a6f      	ldr	r2, [pc, #444]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fc0:	6013      	str	r3, [r2, #0]
 8003fc2:	4b6d      	ldr	r3, [pc, #436]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a6c      	ldr	r2, [pc, #432]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fcc:	6013      	str	r3, [r2, #0]
 8003fce:	e00b      	b.n	8003fe8 <HAL_RCC_OscConfig+0xb0>
 8003fd0:	4b69      	ldr	r3, [pc, #420]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4a68      	ldr	r2, [pc, #416]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fda:	6013      	str	r3, [r2, #0]
 8003fdc:	4b66      	ldr	r3, [pc, #408]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a65      	ldr	r2, [pc, #404]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8003fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003fe6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d013      	beq.n	8004018 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ff0:	f7ff f822 	bl	8003038 <HAL_GetTick>
 8003ff4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff6:	e008      	b.n	800400a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ff8:	f7ff f81e 	bl	8003038 <HAL_GetTick>
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	1ad3      	subs	r3, r2, r3
 8004002:	2b64      	cmp	r3, #100	@ 0x64
 8004004:	d901      	bls.n	800400a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e207      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800400a:	4b5b      	ldr	r3, [pc, #364]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d0f0      	beq.n	8003ff8 <HAL_RCC_OscConfig+0xc0>
 8004016:	e014      	b.n	8004042 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004018:	f7ff f80e 	bl	8003038 <HAL_GetTick>
 800401c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401e:	e008      	b.n	8004032 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004020:	f7ff f80a 	bl	8003038 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	2b64      	cmp	r3, #100	@ 0x64
 800402c:	d901      	bls.n	8004032 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e1f3      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004032:	4b51      	ldr	r3, [pc, #324]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1f0      	bne.n	8004020 <HAL_RCC_OscConfig+0xe8>
 800403e:	e000      	b.n	8004042 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004040:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	2b00      	cmp	r3, #0
 800404c:	d063      	beq.n	8004116 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800404e:	4b4a      	ldr	r3, [pc, #296]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00b      	beq.n	8004072 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800405a:	4b47      	ldr	r3, [pc, #284]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004062:	2b08      	cmp	r3, #8
 8004064:	d11c      	bne.n	80040a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004066:	4b44      	ldr	r3, [pc, #272]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d116      	bne.n	80040a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004072:	4b41      	ldr	r3, [pc, #260]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0302 	and.w	r3, r3, #2
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_RCC_OscConfig+0x152>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d001      	beq.n	800408a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004086:	2301      	movs	r3, #1
 8004088:	e1c7      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800408a:	4b3b      	ldr	r3, [pc, #236]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	00db      	lsls	r3, r3, #3
 8004098:	4937      	ldr	r1, [pc, #220]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800409a:	4313      	orrs	r3, r2
 800409c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800409e:	e03a      	b.n	8004116 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d020      	beq.n	80040ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a8:	4b34      	ldr	r3, [pc, #208]	@ (800417c <HAL_RCC_OscConfig+0x244>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fe ffc3 	bl	8003038 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b4:	e008      	b.n	80040c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b6:	f7fe ffbf 	bl	8003038 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e1a8      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040c8:	4b2b      	ldr	r3, [pc, #172]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0302 	and.w	r3, r3, #2
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0f0      	beq.n	80040b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d4:	4b28      	ldr	r3, [pc, #160]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	4925      	ldr	r1, [pc, #148]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	600b      	str	r3, [r1, #0]
 80040e8:	e015      	b.n	8004116 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ea:	4b24      	ldr	r3, [pc, #144]	@ (800417c <HAL_RCC_OscConfig+0x244>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fe ffa2 	bl	8003038 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f6:	e008      	b.n	800410a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040f8:	f7fe ff9e 	bl	8003038 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d901      	bls.n	800410a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004106:	2303      	movs	r3, #3
 8004108:	e187      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800410a:	4b1b      	ldr	r3, [pc, #108]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0302 	and.w	r3, r3, #2
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1f0      	bne.n	80040f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0308 	and.w	r3, r3, #8
 800411e:	2b00      	cmp	r3, #0
 8004120:	d036      	beq.n	8004190 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d016      	beq.n	8004158 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800412a:	4b15      	ldr	r3, [pc, #84]	@ (8004180 <HAL_RCC_OscConfig+0x248>)
 800412c:	2201      	movs	r2, #1
 800412e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004130:	f7fe ff82 	bl	8003038 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	e008      	b.n	800414a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004138:	f7fe ff7e 	bl	8003038 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d901      	bls.n	800414a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004146:	2303      	movs	r3, #3
 8004148:	e167      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800414a:	4b0b      	ldr	r3, [pc, #44]	@ (8004178 <HAL_RCC_OscConfig+0x240>)
 800414c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800414e:	f003 0302 	and.w	r3, r3, #2
 8004152:	2b00      	cmp	r3, #0
 8004154:	d0f0      	beq.n	8004138 <HAL_RCC_OscConfig+0x200>
 8004156:	e01b      	b.n	8004190 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004158:	4b09      	ldr	r3, [pc, #36]	@ (8004180 <HAL_RCC_OscConfig+0x248>)
 800415a:	2200      	movs	r2, #0
 800415c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800415e:	f7fe ff6b 	bl	8003038 <HAL_GetTick>
 8004162:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004164:	e00e      	b.n	8004184 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004166:	f7fe ff67 	bl	8003038 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	693b      	ldr	r3, [r7, #16]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d907      	bls.n	8004184 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004174:	2303      	movs	r3, #3
 8004176:	e150      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
 8004178:	40023800 	.word	0x40023800
 800417c:	42470000 	.word	0x42470000
 8004180:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004184:	4b88      	ldr	r3, [pc, #544]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004186:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004188:	f003 0302 	and.w	r3, r3, #2
 800418c:	2b00      	cmp	r3, #0
 800418e:	d1ea      	bne.n	8004166 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f003 0304 	and.w	r3, r3, #4
 8004198:	2b00      	cmp	r3, #0
 800419a:	f000 8097 	beq.w	80042cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800419e:	2300      	movs	r3, #0
 80041a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041a2:	4b81      	ldr	r3, [pc, #516]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80041a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d10f      	bne.n	80041ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ae:	2300      	movs	r3, #0
 80041b0:	60bb      	str	r3, [r7, #8]
 80041b2:	4b7d      	ldr	r3, [pc, #500]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80041b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b6:	4a7c      	ldr	r2, [pc, #496]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80041b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80041be:	4b7a      	ldr	r3, [pc, #488]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	60bb      	str	r3, [r7, #8]
 80041c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ca:	2301      	movs	r3, #1
 80041cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ce:	4b77      	ldr	r3, [pc, #476]	@ (80043ac <HAL_RCC_OscConfig+0x474>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d118      	bne.n	800420c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041da:	4b74      	ldr	r3, [pc, #464]	@ (80043ac <HAL_RCC_OscConfig+0x474>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a73      	ldr	r2, [pc, #460]	@ (80043ac <HAL_RCC_OscConfig+0x474>)
 80041e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041e6:	f7fe ff27 	bl	8003038 <HAL_GetTick>
 80041ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ec:	e008      	b.n	8004200 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041ee:	f7fe ff23 	bl	8003038 <HAL_GetTick>
 80041f2:	4602      	mov	r2, r0
 80041f4:	693b      	ldr	r3, [r7, #16]
 80041f6:	1ad3      	subs	r3, r2, r3
 80041f8:	2b02      	cmp	r3, #2
 80041fa:	d901      	bls.n	8004200 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	e10c      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004200:	4b6a      	ldr	r3, [pc, #424]	@ (80043ac <HAL_RCC_OscConfig+0x474>)
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004208:	2b00      	cmp	r3, #0
 800420a:	d0f0      	beq.n	80041ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	2b01      	cmp	r3, #1
 8004212:	d106      	bne.n	8004222 <HAL_RCC_OscConfig+0x2ea>
 8004214:	4b64      	ldr	r3, [pc, #400]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004216:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004218:	4a63      	ldr	r2, [pc, #396]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800421a:	f043 0301 	orr.w	r3, r3, #1
 800421e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004220:	e01c      	b.n	800425c <HAL_RCC_OscConfig+0x324>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	2b05      	cmp	r3, #5
 8004228:	d10c      	bne.n	8004244 <HAL_RCC_OscConfig+0x30c>
 800422a:	4b5f      	ldr	r3, [pc, #380]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800422c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800422e:	4a5e      	ldr	r2, [pc, #376]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004230:	f043 0304 	orr.w	r3, r3, #4
 8004234:	6713      	str	r3, [r2, #112]	@ 0x70
 8004236:	4b5c      	ldr	r3, [pc, #368]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004238:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800423a:	4a5b      	ldr	r2, [pc, #364]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800423c:	f043 0301 	orr.w	r3, r3, #1
 8004240:	6713      	str	r3, [r2, #112]	@ 0x70
 8004242:	e00b      	b.n	800425c <HAL_RCC_OscConfig+0x324>
 8004244:	4b58      	ldr	r3, [pc, #352]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004246:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004248:	4a57      	ldr	r2, [pc, #348]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800424a:	f023 0301 	bic.w	r3, r3, #1
 800424e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004250:	4b55      	ldr	r3, [pc, #340]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004252:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004254:	4a54      	ldr	r2, [pc, #336]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004256:	f023 0304 	bic.w	r3, r3, #4
 800425a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d015      	beq.n	8004290 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004264:	f7fe fee8 	bl	8003038 <HAL_GetTick>
 8004268:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800426a:	e00a      	b.n	8004282 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800426c:	f7fe fee4 	bl	8003038 <HAL_GetTick>
 8004270:	4602      	mov	r2, r0
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	1ad3      	subs	r3, r2, r3
 8004276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800427a:	4293      	cmp	r3, r2
 800427c:	d901      	bls.n	8004282 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800427e:	2303      	movs	r3, #3
 8004280:	e0cb      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004282:	4b49      	ldr	r3, [pc, #292]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	2b00      	cmp	r3, #0
 800428c:	d0ee      	beq.n	800426c <HAL_RCC_OscConfig+0x334>
 800428e:	e014      	b.n	80042ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004290:	f7fe fed2 	bl	8003038 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004298:	f7fe fece 	bl	8003038 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e0b5      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ae:	4b3e      	ldr	r3, [pc, #248]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80042b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d1ee      	bne.n	8004298 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042ba:	7dfb      	ldrb	r3, [r7, #23]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d105      	bne.n	80042cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042c0:	4b39      	ldr	r3, [pc, #228]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80042c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042c4:	4a38      	ldr	r2, [pc, #224]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80042c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f000 80a1 	beq.w	8004418 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042d6:	4b34      	ldr	r3, [pc, #208]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f003 030c 	and.w	r3, r3, #12
 80042de:	2b08      	cmp	r3, #8
 80042e0:	d05c      	beq.n	800439c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d141      	bne.n	800436e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ea:	4b31      	ldr	r3, [pc, #196]	@ (80043b0 <HAL_RCC_OscConfig+0x478>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042f0:	f7fe fea2 	bl	8003038 <HAL_GetTick>
 80042f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80042f6:	e008      	b.n	800430a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042f8:	f7fe fe9e 	bl	8003038 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d901      	bls.n	800430a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	e087      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800430a:	4b27      	ldr	r3, [pc, #156]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1f0      	bne.n	80042f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	69da      	ldr	r2, [r3, #28]
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6a1b      	ldr	r3, [r3, #32]
 800431e:	431a      	orrs	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004324:	019b      	lsls	r3, r3, #6
 8004326:	431a      	orrs	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800432c:	085b      	lsrs	r3, r3, #1
 800432e:	3b01      	subs	r3, #1
 8004330:	041b      	lsls	r3, r3, #16
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004338:	061b      	lsls	r3, r3, #24
 800433a:	491b      	ldr	r1, [pc, #108]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 800433c:	4313      	orrs	r3, r2
 800433e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004340:	4b1b      	ldr	r3, [pc, #108]	@ (80043b0 <HAL_RCC_OscConfig+0x478>)
 8004342:	2201      	movs	r2, #1
 8004344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004346:	f7fe fe77 	bl	8003038 <HAL_GetTick>
 800434a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800434c:	e008      	b.n	8004360 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800434e:	f7fe fe73 	bl	8003038 <HAL_GetTick>
 8004352:	4602      	mov	r2, r0
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	1ad3      	subs	r3, r2, r3
 8004358:	2b02      	cmp	r3, #2
 800435a:	d901      	bls.n	8004360 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800435c:	2303      	movs	r3, #3
 800435e:	e05c      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004360:	4b11      	ldr	r3, [pc, #68]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004368:	2b00      	cmp	r3, #0
 800436a:	d0f0      	beq.n	800434e <HAL_RCC_OscConfig+0x416>
 800436c:	e054      	b.n	8004418 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800436e:	4b10      	ldr	r3, [pc, #64]	@ (80043b0 <HAL_RCC_OscConfig+0x478>)
 8004370:	2200      	movs	r2, #0
 8004372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004374:	f7fe fe60 	bl	8003038 <HAL_GetTick>
 8004378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800437a:	e008      	b.n	800438e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800437c:	f7fe fe5c 	bl	8003038 <HAL_GetTick>
 8004380:	4602      	mov	r2, r0
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	1ad3      	subs	r3, r2, r3
 8004386:	2b02      	cmp	r3, #2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e045      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800438e:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <HAL_RCC_OscConfig+0x470>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f0      	bne.n	800437c <HAL_RCC_OscConfig+0x444>
 800439a:	e03d      	b.n	8004418 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	2b01      	cmp	r3, #1
 80043a2:	d107      	bne.n	80043b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043a4:	2301      	movs	r3, #1
 80043a6:	e038      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
 80043a8:	40023800 	.word	0x40023800
 80043ac:	40007000 	.word	0x40007000
 80043b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043b4:	4b1b      	ldr	r3, [pc, #108]	@ (8004424 <HAL_RCC_OscConfig+0x4ec>)
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d028      	beq.n	8004414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d121      	bne.n	8004414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043da:	429a      	cmp	r2, r3
 80043dc:	d11a      	bne.n	8004414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043de:	68fa      	ldr	r2, [r7, #12]
 80043e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80043e4:	4013      	ands	r3, r2
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80043ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d111      	bne.n	8004414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043fa:	085b      	lsrs	r3, r3, #1
 80043fc:	3b01      	subs	r3, #1
 80043fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d107      	bne.n	8004414 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004410:	429a      	cmp	r2, r3
 8004412:	d001      	beq.n	8004418 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e000      	b.n	800441a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3718      	adds	r7, #24
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	40023800 	.word	0x40023800

08004428 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	6078      	str	r0, [r7, #4]
 8004430:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d101      	bne.n	800443c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004438:	2301      	movs	r3, #1
 800443a:	e0cc      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800443c:	4b68      	ldr	r3, [pc, #416]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0307 	and.w	r3, r3, #7
 8004444:	683a      	ldr	r2, [r7, #0]
 8004446:	429a      	cmp	r2, r3
 8004448:	d90c      	bls.n	8004464 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800444a:	4b65      	ldr	r3, [pc, #404]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 800444c:	683a      	ldr	r2, [r7, #0]
 800444e:	b2d2      	uxtb	r2, r2
 8004450:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004452:	4b63      	ldr	r3, [pc, #396]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0307 	and.w	r3, r3, #7
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	429a      	cmp	r2, r3
 800445e:	d001      	beq.n	8004464 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e0b8      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d020      	beq.n	80044b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f003 0304 	and.w	r3, r3, #4
 8004478:	2b00      	cmp	r3, #0
 800447a:	d005      	beq.n	8004488 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800447c:	4b59      	ldr	r3, [pc, #356]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	4a58      	ldr	r2, [pc, #352]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004482:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004486:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0308 	and.w	r3, r3, #8
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004494:	4b53      	ldr	r3, [pc, #332]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	4a52      	ldr	r2, [pc, #328]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800449e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044a0:	4b50      	ldr	r3, [pc, #320]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	494d      	ldr	r1, [pc, #308]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0301 	and.w	r3, r3, #1
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d044      	beq.n	8004548 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2b01      	cmp	r3, #1
 80044c4:	d107      	bne.n	80044d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044c6:	4b47      	ldr	r3, [pc, #284]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d119      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e07f      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	d003      	beq.n	80044e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044e2:	2b03      	cmp	r3, #3
 80044e4:	d107      	bne.n	80044f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044e6:	4b3f      	ldr	r3, [pc, #252]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d109      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e06f      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f6:	4b3b      	ldr	r3, [pc, #236]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0302 	and.w	r3, r3, #2
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d101      	bne.n	8004506 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004502:	2301      	movs	r3, #1
 8004504:	e067      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004506:	4b37      	ldr	r3, [pc, #220]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f023 0203 	bic.w	r2, r3, #3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	4934      	ldr	r1, [pc, #208]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	4313      	orrs	r3, r2
 8004516:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004518:	f7fe fd8e 	bl	8003038 <HAL_GetTick>
 800451c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800451e:	e00a      	b.n	8004536 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004520:	f7fe fd8a 	bl	8003038 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800452e:	4293      	cmp	r3, r2
 8004530:	d901      	bls.n	8004536 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004532:	2303      	movs	r3, #3
 8004534:	e04f      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004536:	4b2b      	ldr	r3, [pc, #172]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f003 020c 	and.w	r2, r3, #12
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	009b      	lsls	r3, r3, #2
 8004544:	429a      	cmp	r2, r3
 8004546:	d1eb      	bne.n	8004520 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004548:	4b25      	ldr	r3, [pc, #148]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0307 	and.w	r3, r3, #7
 8004550:	683a      	ldr	r2, [r7, #0]
 8004552:	429a      	cmp	r2, r3
 8004554:	d20c      	bcs.n	8004570 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004556:	4b22      	ldr	r3, [pc, #136]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004558:	683a      	ldr	r2, [r7, #0]
 800455a:	b2d2      	uxtb	r2, r2
 800455c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800455e:	4b20      	ldr	r3, [pc, #128]	@ (80045e0 <HAL_RCC_ClockConfig+0x1b8>)
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0307 	and.w	r3, r3, #7
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	429a      	cmp	r2, r3
 800456a:	d001      	beq.n	8004570 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800456c:	2301      	movs	r3, #1
 800456e:	e032      	b.n	80045d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f003 0304 	and.w	r3, r3, #4
 8004578:	2b00      	cmp	r3, #0
 800457a:	d008      	beq.n	800458e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800457c:	4b19      	ldr	r3, [pc, #100]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 800457e:	689b      	ldr	r3, [r3, #8]
 8004580:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	4916      	ldr	r1, [pc, #88]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 800458a:	4313      	orrs	r3, r2
 800458c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f003 0308 	and.w	r3, r3, #8
 8004596:	2b00      	cmp	r3, #0
 8004598:	d009      	beq.n	80045ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800459a:	4b12      	ldr	r3, [pc, #72]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	691b      	ldr	r3, [r3, #16]
 80045a6:	00db      	lsls	r3, r3, #3
 80045a8:	490e      	ldr	r1, [pc, #56]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045aa:	4313      	orrs	r3, r2
 80045ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045ae:	f000 f821 	bl	80045f4 <HAL_RCC_GetSysClockFreq>
 80045b2:	4602      	mov	r2, r0
 80045b4:	4b0b      	ldr	r3, [pc, #44]	@ (80045e4 <HAL_RCC_ClockConfig+0x1bc>)
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	091b      	lsrs	r3, r3, #4
 80045ba:	f003 030f 	and.w	r3, r3, #15
 80045be:	490a      	ldr	r1, [pc, #40]	@ (80045e8 <HAL_RCC_ClockConfig+0x1c0>)
 80045c0:	5ccb      	ldrb	r3, [r1, r3]
 80045c2:	fa22 f303 	lsr.w	r3, r2, r3
 80045c6:	4a09      	ldr	r2, [pc, #36]	@ (80045ec <HAL_RCC_ClockConfig+0x1c4>)
 80045c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045ca:	4b09      	ldr	r3, [pc, #36]	@ (80045f0 <HAL_RCC_ClockConfig+0x1c8>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4618      	mov	r0, r3
 80045d0:	f7fe fbb4 	bl	8002d3c <HAL_InitTick>

  return HAL_OK;
 80045d4:	2300      	movs	r3, #0
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}
 80045de:	bf00      	nop
 80045e0:	40023c00 	.word	0x40023c00
 80045e4:	40023800 	.word	0x40023800
 80045e8:	08008f54 	.word	0x08008f54
 80045ec:	2000000c 	.word	0x2000000c
 80045f0:	20000010 	.word	0x20000010

080045f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045f8:	b094      	sub	sp, #80	@ 0x50
 80045fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80045fc:	2300      	movs	r3, #0
 80045fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004600:	2300      	movs	r3, #0
 8004602:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004604:	2300      	movs	r3, #0
 8004606:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004608:	2300      	movs	r3, #0
 800460a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800460c:	4b79      	ldr	r3, [pc, #484]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f003 030c 	and.w	r3, r3, #12
 8004614:	2b08      	cmp	r3, #8
 8004616:	d00d      	beq.n	8004634 <HAL_RCC_GetSysClockFreq+0x40>
 8004618:	2b08      	cmp	r3, #8
 800461a:	f200 80e1 	bhi.w	80047e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <HAL_RCC_GetSysClockFreq+0x34>
 8004622:	2b04      	cmp	r3, #4
 8004624:	d003      	beq.n	800462e <HAL_RCC_GetSysClockFreq+0x3a>
 8004626:	e0db      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004628:	4b73      	ldr	r3, [pc, #460]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800462a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800462c:	e0db      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800462e:	4b73      	ldr	r3, [pc, #460]	@ (80047fc <HAL_RCC_GetSysClockFreq+0x208>)
 8004630:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004632:	e0d8      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004634:	4b6f      	ldr	r3, [pc, #444]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004636:	685b      	ldr	r3, [r3, #4]
 8004638:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800463c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800463e:	4b6d      	ldr	r3, [pc, #436]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d063      	beq.n	8004712 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800464a:	4b6a      	ldr	r3, [pc, #424]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	099b      	lsrs	r3, r3, #6
 8004650:	2200      	movs	r2, #0
 8004652:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004654:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004658:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800465c:	633b      	str	r3, [r7, #48]	@ 0x30
 800465e:	2300      	movs	r3, #0
 8004660:	637b      	str	r3, [r7, #52]	@ 0x34
 8004662:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004666:	4622      	mov	r2, r4
 8004668:	462b      	mov	r3, r5
 800466a:	f04f 0000 	mov.w	r0, #0
 800466e:	f04f 0100 	mov.w	r1, #0
 8004672:	0159      	lsls	r1, r3, #5
 8004674:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004678:	0150      	lsls	r0, r2, #5
 800467a:	4602      	mov	r2, r0
 800467c:	460b      	mov	r3, r1
 800467e:	4621      	mov	r1, r4
 8004680:	1a51      	subs	r1, r2, r1
 8004682:	6139      	str	r1, [r7, #16]
 8004684:	4629      	mov	r1, r5
 8004686:	eb63 0301 	sbc.w	r3, r3, r1
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004698:	4659      	mov	r1, fp
 800469a:	018b      	lsls	r3, r1, #6
 800469c:	4651      	mov	r1, sl
 800469e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046a2:	4651      	mov	r1, sl
 80046a4:	018a      	lsls	r2, r1, #6
 80046a6:	4651      	mov	r1, sl
 80046a8:	ebb2 0801 	subs.w	r8, r2, r1
 80046ac:	4659      	mov	r1, fp
 80046ae:	eb63 0901 	sbc.w	r9, r3, r1
 80046b2:	f04f 0200 	mov.w	r2, #0
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046c6:	4690      	mov	r8, r2
 80046c8:	4699      	mov	r9, r3
 80046ca:	4623      	mov	r3, r4
 80046cc:	eb18 0303 	adds.w	r3, r8, r3
 80046d0:	60bb      	str	r3, [r7, #8]
 80046d2:	462b      	mov	r3, r5
 80046d4:	eb49 0303 	adc.w	r3, r9, r3
 80046d8:	60fb      	str	r3, [r7, #12]
 80046da:	f04f 0200 	mov.w	r2, #0
 80046de:	f04f 0300 	mov.w	r3, #0
 80046e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80046e6:	4629      	mov	r1, r5
 80046e8:	024b      	lsls	r3, r1, #9
 80046ea:	4621      	mov	r1, r4
 80046ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046f0:	4621      	mov	r1, r4
 80046f2:	024a      	lsls	r2, r1, #9
 80046f4:	4610      	mov	r0, r2
 80046f6:	4619      	mov	r1, r3
 80046f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80046fa:	2200      	movs	r2, #0
 80046fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004700:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004704:	f7fb fd76 	bl	80001f4 <__aeabi_uldivmod>
 8004708:	4602      	mov	r2, r0
 800470a:	460b      	mov	r3, r1
 800470c:	4613      	mov	r3, r2
 800470e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004710:	e058      	b.n	80047c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004712:	4b38      	ldr	r3, [pc, #224]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	099b      	lsrs	r3, r3, #6
 8004718:	2200      	movs	r2, #0
 800471a:	4618      	mov	r0, r3
 800471c:	4611      	mov	r1, r2
 800471e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004722:	623b      	str	r3, [r7, #32]
 8004724:	2300      	movs	r3, #0
 8004726:	627b      	str	r3, [r7, #36]	@ 0x24
 8004728:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800472c:	4642      	mov	r2, r8
 800472e:	464b      	mov	r3, r9
 8004730:	f04f 0000 	mov.w	r0, #0
 8004734:	f04f 0100 	mov.w	r1, #0
 8004738:	0159      	lsls	r1, r3, #5
 800473a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800473e:	0150      	lsls	r0, r2, #5
 8004740:	4602      	mov	r2, r0
 8004742:	460b      	mov	r3, r1
 8004744:	4641      	mov	r1, r8
 8004746:	ebb2 0a01 	subs.w	sl, r2, r1
 800474a:	4649      	mov	r1, r9
 800474c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004750:	f04f 0200 	mov.w	r2, #0
 8004754:	f04f 0300 	mov.w	r3, #0
 8004758:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800475c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004760:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004764:	ebb2 040a 	subs.w	r4, r2, sl
 8004768:	eb63 050b 	sbc.w	r5, r3, fp
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	00eb      	lsls	r3, r5, #3
 8004776:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800477a:	00e2      	lsls	r2, r4, #3
 800477c:	4614      	mov	r4, r2
 800477e:	461d      	mov	r5, r3
 8004780:	4643      	mov	r3, r8
 8004782:	18e3      	adds	r3, r4, r3
 8004784:	603b      	str	r3, [r7, #0]
 8004786:	464b      	mov	r3, r9
 8004788:	eb45 0303 	adc.w	r3, r5, r3
 800478c:	607b      	str	r3, [r7, #4]
 800478e:	f04f 0200 	mov.w	r2, #0
 8004792:	f04f 0300 	mov.w	r3, #0
 8004796:	e9d7 4500 	ldrd	r4, r5, [r7]
 800479a:	4629      	mov	r1, r5
 800479c:	028b      	lsls	r3, r1, #10
 800479e:	4621      	mov	r1, r4
 80047a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047a4:	4621      	mov	r1, r4
 80047a6:	028a      	lsls	r2, r1, #10
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ae:	2200      	movs	r2, #0
 80047b0:	61bb      	str	r3, [r7, #24]
 80047b2:	61fa      	str	r2, [r7, #28]
 80047b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047b8:	f7fb fd1c 	bl	80001f4 <__aeabi_uldivmod>
 80047bc:	4602      	mov	r2, r0
 80047be:	460b      	mov	r3, r1
 80047c0:	4613      	mov	r3, r2
 80047c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047c4:	4b0b      	ldr	r3, [pc, #44]	@ (80047f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80047c6:	685b      	ldr	r3, [r3, #4]
 80047c8:	0c1b      	lsrs	r3, r3, #16
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	3301      	adds	r3, #1
 80047d0:	005b      	lsls	r3, r3, #1
 80047d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047de:	e002      	b.n	80047e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047e0:	4b05      	ldr	r3, [pc, #20]	@ (80047f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80047e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3750      	adds	r7, #80	@ 0x50
 80047ec:	46bd      	mov	sp, r7
 80047ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047f2:	bf00      	nop
 80047f4:	40023800 	.word	0x40023800
 80047f8:	00f42400 	.word	0x00f42400
 80047fc:	007a1200 	.word	0x007a1200

08004800 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004804:	4b03      	ldr	r3, [pc, #12]	@ (8004814 <HAL_RCC_GetHCLKFreq+0x14>)
 8004806:	681b      	ldr	r3, [r3, #0]
}
 8004808:	4618      	mov	r0, r3
 800480a:	46bd      	mov	sp, r7
 800480c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004810:	4770      	bx	lr
 8004812:	bf00      	nop
 8004814:	2000000c 	.word	0x2000000c

08004818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004818:	b580      	push	{r7, lr}
 800481a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800481c:	f7ff fff0 	bl	8004800 <HAL_RCC_GetHCLKFreq>
 8004820:	4602      	mov	r2, r0
 8004822:	4b05      	ldr	r3, [pc, #20]	@ (8004838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	0a9b      	lsrs	r3, r3, #10
 8004828:	f003 0307 	and.w	r3, r3, #7
 800482c:	4903      	ldr	r1, [pc, #12]	@ (800483c <HAL_RCC_GetPCLK1Freq+0x24>)
 800482e:	5ccb      	ldrb	r3, [r1, r3]
 8004830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004834:	4618      	mov	r0, r3
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40023800 	.word	0x40023800
 800483c:	08008f64 	.word	0x08008f64

08004840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004844:	f7ff ffdc 	bl	8004800 <HAL_RCC_GetHCLKFreq>
 8004848:	4602      	mov	r2, r0
 800484a:	4b05      	ldr	r3, [pc, #20]	@ (8004860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	0b5b      	lsrs	r3, r3, #13
 8004850:	f003 0307 	and.w	r3, r3, #7
 8004854:	4903      	ldr	r1, [pc, #12]	@ (8004864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004856:	5ccb      	ldrb	r3, [r1, r3]
 8004858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800485c:	4618      	mov	r0, r3
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40023800 	.word	0x40023800
 8004864:	08008f64 	.word	0x08008f64

08004868 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	220f      	movs	r2, #15
 8004876:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004878:	4b12      	ldr	r3, [pc, #72]	@ (80048c4 <HAL_RCC_GetClockConfig+0x5c>)
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	f003 0203 	and.w	r2, r3, #3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004884:	4b0f      	ldr	r3, [pc, #60]	@ (80048c4 <HAL_RCC_GetClockConfig+0x5c>)
 8004886:	689b      	ldr	r3, [r3, #8]
 8004888:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004890:	4b0c      	ldr	r3, [pc, #48]	@ (80048c4 <HAL_RCC_GetClockConfig+0x5c>)
 8004892:	689b      	ldr	r3, [r3, #8]
 8004894:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800489c:	4b09      	ldr	r3, [pc, #36]	@ (80048c4 <HAL_RCC_GetClockConfig+0x5c>)
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	08db      	lsrs	r3, r3, #3
 80048a2:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80048aa:	4b07      	ldr	r3, [pc, #28]	@ (80048c8 <HAL_RCC_GetClockConfig+0x60>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0207 	and.w	r2, r3, #7
 80048b2:	683b      	ldr	r3, [r7, #0]
 80048b4:	601a      	str	r2, [r3, #0]
}
 80048b6:	bf00      	nop
 80048b8:	370c      	adds	r7, #12
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
 80048c2:	bf00      	nop
 80048c4:	40023800 	.word	0x40023800
 80048c8:	40023c00 	.word	0x40023c00

080048cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b082      	sub	sp, #8
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e07b      	b.n	80049d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d108      	bne.n	80048f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80048ee:	d009      	beq.n	8004904 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	61da      	str	r2, [r3, #28]
 80048f6:	e005      	b.n	8004904 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2200      	movs	r2, #0
 8004902:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004910:	b2db      	uxtb	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d106      	bne.n	8004924 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2200      	movs	r2, #0
 800491a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7fe f930 	bl	8002b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2202      	movs	r2, #2
 8004928:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681a      	ldr	r2, [r3, #0]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800493a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	689b      	ldr	r3, [r3, #8]
 8004948:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800494c:	431a      	orrs	r2, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	68db      	ldr	r3, [r3, #12]
 8004952:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004956:	431a      	orrs	r2, r3
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	691b      	ldr	r3, [r3, #16]
 800495c:	f003 0302 	and.w	r3, r3, #2
 8004960:	431a      	orrs	r2, r3
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	f003 0301 	and.w	r3, r3, #1
 800496a:	431a      	orrs	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004974:	431a      	orrs	r2, r3
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800497e:	431a      	orrs	r2, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6a1b      	ldr	r3, [r3, #32]
 8004984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004988:	ea42 0103 	orr.w	r1, r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004990:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	430a      	orrs	r2, r1
 800499a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	0c1b      	lsrs	r3, r3, #16
 80049a2:	f003 0104 	and.w	r1, r3, #4
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	f003 0210 	and.w	r2, r3, #16
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	430a      	orrs	r2, r1
 80049b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	69da      	ldr	r2, [r3, #28]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80049c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2200      	movs	r2, #0
 80049ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3708      	adds	r7, #8
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}

080049de <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049de:	b580      	push	{r7, lr}
 80049e0:	b088      	sub	sp, #32
 80049e2:	af00      	add	r7, sp, #0
 80049e4:	60f8      	str	r0, [r7, #12]
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	603b      	str	r3, [r7, #0]
 80049ea:	4613      	mov	r3, r2
 80049ec:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80049ee:	f7fe fb23 	bl	8003038 <HAL_GetTick>
 80049f2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80049f4:	88fb      	ldrh	r3, [r7, #6]
 80049f6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80049fe:	b2db      	uxtb	r3, r3
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d001      	beq.n	8004a08 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004a04:	2302      	movs	r3, #2
 8004a06:	e12a      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d002      	beq.n	8004a14 <HAL_SPI_Transmit+0x36>
 8004a0e:	88fb      	ldrh	r3, [r7, #6]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d101      	bne.n	8004a18 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e122      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d101      	bne.n	8004a26 <HAL_SPI_Transmit+0x48>
 8004a22:	2302      	movs	r3, #2
 8004a24:	e11b      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2201      	movs	r2, #1
 8004a2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2203      	movs	r2, #3
 8004a32:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	68ba      	ldr	r2, [r7, #8]
 8004a40:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	88fa      	ldrh	r2, [r7, #6]
 8004a46:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	88fa      	ldrh	r2, [r7, #6]
 8004a4c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2200      	movs	r2, #0
 8004a52:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2200      	movs	r2, #0
 8004a58:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a74:	d10f      	bne.n	8004a96 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	681a      	ldr	r2, [r3, #0]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a84:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a94:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004aa0:	2b40      	cmp	r3, #64	@ 0x40
 8004aa2:	d007      	beq.n	8004ab4 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	681a      	ldr	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004ab2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004abc:	d152      	bne.n	8004b64 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d002      	beq.n	8004acc <HAL_SPI_Transmit+0xee>
 8004ac6:	8b7b      	ldrh	r3, [r7, #26]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d145      	bne.n	8004b58 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ad0:	881a      	ldrh	r2, [r3, #0]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004adc:	1c9a      	adds	r2, r3, #2
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ae6:	b29b      	uxth	r3, r3
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	b29a      	uxth	r2, r3
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004af0:	e032      	b.n	8004b58 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	689b      	ldr	r3, [r3, #8]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b02      	cmp	r3, #2
 8004afe:	d112      	bne.n	8004b26 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b04:	881a      	ldrh	r2, [r3, #0]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b10:	1c9a      	adds	r2, r3, #2
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b1a:	b29b      	uxth	r3, r3
 8004b1c:	3b01      	subs	r3, #1
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004b24:	e018      	b.n	8004b58 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b26:	f7fe fa87 	bl	8003038 <HAL_GetTick>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	69fb      	ldr	r3, [r7, #28]
 8004b2e:	1ad3      	subs	r3, r2, r3
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d803      	bhi.n	8004b3e <HAL_SPI_Transmit+0x160>
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b3c:	d102      	bne.n	8004b44 <HAL_SPI_Transmit+0x166>
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d109      	bne.n	8004b58 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e082      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b5c:	b29b      	uxth	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d1c7      	bne.n	8004af2 <HAL_SPI_Transmit+0x114>
 8004b62:	e053      	b.n	8004c0c <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d002      	beq.n	8004b72 <HAL_SPI_Transmit+0x194>
 8004b6c:	8b7b      	ldrh	r3, [r7, #26]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d147      	bne.n	8004c02 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	330c      	adds	r3, #12
 8004b7c:	7812      	ldrb	r2, [r2, #0]
 8004b7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b84:	1c5a      	adds	r2, r3, #1
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004b8e:	b29b      	uxth	r3, r3
 8004b90:	3b01      	subs	r3, #1
 8004b92:	b29a      	uxth	r2, r3
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004b98:	e033      	b.n	8004c02 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	f003 0302 	and.w	r3, r3, #2
 8004ba4:	2b02      	cmp	r3, #2
 8004ba6:	d113      	bne.n	8004bd0 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	7812      	ldrb	r2, [r2, #0]
 8004bb4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004bba:	1c5a      	adds	r2, r3, #1
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004bce:	e018      	b.n	8004c02 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bd0:	f7fe fa32 	bl	8003038 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d803      	bhi.n	8004be8 <HAL_SPI_Transmit+0x20a>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be6:	d102      	bne.n	8004bee <HAL_SPI_Transmit+0x210>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d109      	bne.n	8004c02 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	e02d      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1c6      	bne.n	8004b9a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c0c:	69fa      	ldr	r2, [r7, #28]
 8004c0e:	6839      	ldr	r1, [r7, #0]
 8004c10:	68f8      	ldr	r0, [r7, #12]
 8004c12:	f000 fa59 	bl	80050c8 <SPI_EndRxTxTransaction>
 8004c16:	4603      	mov	r3, r0
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d002      	beq.n	8004c22 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2220      	movs	r2, #32
 8004c20:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10a      	bne.n	8004c40 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	68db      	ldr	r3, [r3, #12]
 8004c34:	617b      	str	r3, [r7, #20]
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	617b      	str	r3, [r7, #20]
 8004c3e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d001      	beq.n	8004c5c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e000      	b.n	8004c5e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
  }
}
 8004c5e:	4618      	mov	r0, r3
 8004c60:	3720      	adds	r7, #32
 8004c62:	46bd      	mov	sp, r7
 8004c64:	bd80      	pop	{r7, pc}

08004c66 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004c66:	b580      	push	{r7, lr}
 8004c68:	b08a      	sub	sp, #40	@ 0x28
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	607a      	str	r2, [r7, #4]
 8004c72:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004c74:	2301      	movs	r3, #1
 8004c76:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004c78:	f7fe f9de 	bl	8003038 <HAL_GetTick>
 8004c7c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c84:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004c8c:	887b      	ldrh	r3, [r7, #2]
 8004c8e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c90:	7ffb      	ldrb	r3, [r7, #31]
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d00c      	beq.n	8004cb0 <HAL_SPI_TransmitReceive+0x4a>
 8004c96:	69bb      	ldr	r3, [r7, #24]
 8004c98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c9c:	d106      	bne.n	8004cac <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d102      	bne.n	8004cac <HAL_SPI_TransmitReceive+0x46>
 8004ca6:	7ffb      	ldrb	r3, [r7, #31]
 8004ca8:	2b04      	cmp	r3, #4
 8004caa:	d001      	beq.n	8004cb0 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8004cac:	2302      	movs	r3, #2
 8004cae:	e17f      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d005      	beq.n	8004cc2 <HAL_SPI_TransmitReceive+0x5c>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d002      	beq.n	8004cc2 <HAL_SPI_TransmitReceive+0x5c>
 8004cbc:	887b      	ldrh	r3, [r7, #2]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d101      	bne.n	8004cc6 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e174      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004ccc:	2b01      	cmp	r3, #1
 8004cce:	d101      	bne.n	8004cd4 <HAL_SPI_TransmitReceive+0x6e>
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	e16d      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	2b04      	cmp	r3, #4
 8004ce6:	d003      	beq.n	8004cf0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2205      	movs	r2, #5
 8004cec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	687a      	ldr	r2, [r7, #4]
 8004cfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	887a      	ldrh	r2, [r7, #2]
 8004d00:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	887a      	ldrh	r2, [r7, #2]
 8004d06:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	887a      	ldrh	r2, [r7, #2]
 8004d12:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	887a      	ldrh	r2, [r7, #2]
 8004d18:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	2200      	movs	r2, #0
 8004d24:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d30:	2b40      	cmp	r3, #64	@ 0x40
 8004d32:	d007      	beq.n	8004d44 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d42:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	68db      	ldr	r3, [r3, #12]
 8004d48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d4c:	d17e      	bne.n	8004e4c <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d002      	beq.n	8004d5c <HAL_SPI_TransmitReceive+0xf6>
 8004d56:	8afb      	ldrh	r3, [r7, #22]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d16c      	bne.n	8004e36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d60:	881a      	ldrh	r2, [r3, #0]
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d6c:	1c9a      	adds	r2, r3, #2
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d76:	b29b      	uxth	r3, r3
 8004d78:	3b01      	subs	r3, #1
 8004d7a:	b29a      	uxth	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004d80:	e059      	b.n	8004e36 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d11b      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x162>
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d016      	beq.n	8004dc8 <HAL_SPI_TransmitReceive+0x162>
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d113      	bne.n	8004dc8 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004da4:	881a      	ldrh	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004db0:	1c9a      	adds	r2, r3, #2
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	3b01      	subs	r3, #1
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	689b      	ldr	r3, [r3, #8]
 8004dce:	f003 0301 	and.w	r3, r3, #1
 8004dd2:	2b01      	cmp	r3, #1
 8004dd4:	d119      	bne.n	8004e0a <HAL_SPI_TransmitReceive+0x1a4>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d014      	beq.n	8004e0a <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	68da      	ldr	r2, [r3, #12]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dea:	b292      	uxth	r2, r2
 8004dec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004df2:	1c9a      	adds	r2, r3, #2
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	3b01      	subs	r3, #1
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e06:	2301      	movs	r3, #1
 8004e08:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004e0a:	f7fe f915 	bl	8003038 <HAL_GetTick>
 8004e0e:	4602      	mov	r2, r0
 8004e10:	6a3b      	ldr	r3, [r7, #32]
 8004e12:	1ad3      	subs	r3, r2, r3
 8004e14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d80d      	bhi.n	8004e36 <HAL_SPI_TransmitReceive+0x1d0>
 8004e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e20:	d009      	beq.n	8004e36 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	2201      	movs	r2, #1
 8004e26:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004e32:	2303      	movs	r3, #3
 8004e34:	e0bc      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d1a0      	bne.n	8004d82 <HAL_SPI_TransmitReceive+0x11c>
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d19b      	bne.n	8004d82 <HAL_SPI_TransmitReceive+0x11c>
 8004e4a:	e082      	b.n	8004f52 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d002      	beq.n	8004e5a <HAL_SPI_TransmitReceive+0x1f4>
 8004e54:	8afb      	ldrh	r3, [r7, #22]
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d171      	bne.n	8004f3e <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	330c      	adds	r3, #12
 8004e64:	7812      	ldrb	r2, [r2, #0]
 8004e66:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e6c:	1c5a      	adds	r2, r3, #1
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004e80:	e05d      	b.n	8004f3e <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	f003 0302 	and.w	r3, r3, #2
 8004e8c:	2b02      	cmp	r3, #2
 8004e8e:	d11c      	bne.n	8004eca <HAL_SPI_TransmitReceive+0x264>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e94:	b29b      	uxth	r3, r3
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d017      	beq.n	8004eca <HAL_SPI_TransmitReceive+0x264>
 8004e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d114      	bne.n	8004eca <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	330c      	adds	r3, #12
 8004eaa:	7812      	ldrb	r2, [r2, #0]
 8004eac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb2:	1c5a      	adds	r2, r3, #1
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ebc:	b29b      	uxth	r3, r3
 8004ebe:	3b01      	subs	r3, #1
 8004ec0:	b29a      	uxth	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	2b01      	cmp	r3, #1
 8004ed6:	d119      	bne.n	8004f0c <HAL_SPI_TransmitReceive+0x2a6>
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004edc:	b29b      	uxth	r3, r3
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d014      	beq.n	8004f0c <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68da      	ldr	r2, [r3, #12]
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004eec:	b2d2      	uxtb	r2, r2
 8004eee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ef4:	1c5a      	adds	r2, r3, #1
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004efe:	b29b      	uxth	r3, r3
 8004f00:	3b01      	subs	r3, #1
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004f0c:	f7fe f894 	bl	8003038 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	6a3b      	ldr	r3, [r7, #32]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	d803      	bhi.n	8004f24 <HAL_SPI_TransmitReceive+0x2be>
 8004f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f22:	d102      	bne.n	8004f2a <HAL_SPI_TransmitReceive+0x2c4>
 8004f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d109      	bne.n	8004f3e <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2201      	movs	r2, #1
 8004f2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2200      	movs	r2, #0
 8004f36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004f3a:	2303      	movs	r3, #3
 8004f3c:	e038      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f42:	b29b      	uxth	r3, r3
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d19c      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x21c>
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d197      	bne.n	8004e82 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f52:	6a3a      	ldr	r2, [r7, #32]
 8004f54:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 f8b6 	bl	80050c8 <SPI_EndRxTxTransaction>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d008      	beq.n	8004f74 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2220      	movs	r2, #32
 8004f66:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004f70:	2301      	movs	r3, #1
 8004f72:	e01d      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d10a      	bne.n	8004f92 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	613b      	str	r3, [r7, #16]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	613b      	str	r3, [r7, #16]
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	613b      	str	r3, [r7, #16]
 8004f90:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004faa:	2301      	movs	r3, #1
 8004fac:	e000      	b.n	8004fb0 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004fae:	2300      	movs	r3, #0
  }
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3728      	adds	r7, #40	@ 0x28
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b088      	sub	sp, #32
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	60f8      	str	r0, [r7, #12]
 8004fc0:	60b9      	str	r1, [r7, #8]
 8004fc2:	603b      	str	r3, [r7, #0]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004fc8:	f7fe f836 	bl	8003038 <HAL_GetTick>
 8004fcc:	4602      	mov	r2, r0
 8004fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd0:	1a9b      	subs	r3, r3, r2
 8004fd2:	683a      	ldr	r2, [r7, #0]
 8004fd4:	4413      	add	r3, r2
 8004fd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004fd8:	f7fe f82e 	bl	8003038 <HAL_GetTick>
 8004fdc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004fde:	4b39      	ldr	r3, [pc, #228]	@ (80050c4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	015b      	lsls	r3, r3, #5
 8004fe4:	0d1b      	lsrs	r3, r3, #20
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	fb02 f303 	mul.w	r3, r2, r3
 8004fec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004fee:	e055      	b.n	800509c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ff6:	d051      	beq.n	800509c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004ff8:	f7fe f81e 	bl	8003038 <HAL_GetTick>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	69bb      	ldr	r3, [r7, #24]
 8005000:	1ad3      	subs	r3, r2, r3
 8005002:	69fa      	ldr	r2, [r7, #28]
 8005004:	429a      	cmp	r2, r3
 8005006:	d902      	bls.n	800500e <SPI_WaitFlagStateUntilTimeout+0x56>
 8005008:	69fb      	ldr	r3, [r7, #28]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d13d      	bne.n	800508a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800501c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005026:	d111      	bne.n	800504c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005030:	d004      	beq.n	800503c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800503a:	d107      	bne.n	800504c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800504a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005050:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005054:	d10f      	bne.n	8005076 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005074:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005086:	2303      	movs	r3, #3
 8005088:	e018      	b.n	80050bc <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800508a:	697b      	ldr	r3, [r7, #20]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d102      	bne.n	8005096 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8005090:	2300      	movs	r3, #0
 8005092:	61fb      	str	r3, [r7, #28]
 8005094:	e002      	b.n	800509c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	3b01      	subs	r3, #1
 800509a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	689a      	ldr	r2, [r3, #8]
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	4013      	ands	r3, r2
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	429a      	cmp	r2, r3
 80050aa:	bf0c      	ite	eq
 80050ac:	2301      	moveq	r3, #1
 80050ae:	2300      	movne	r3, #0
 80050b0:	b2db      	uxtb	r3, r3
 80050b2:	461a      	mov	r2, r3
 80050b4:	79fb      	ldrb	r3, [r7, #7]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	d19a      	bne.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80050ba:	2300      	movs	r3, #0
}
 80050bc:	4618      	mov	r0, r3
 80050be:	3720      	adds	r7, #32
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	2000000c 	.word	0x2000000c

080050c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b088      	sub	sp, #32
 80050cc:	af02      	add	r7, sp, #8
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	9300      	str	r3, [sp, #0]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	2201      	movs	r2, #1
 80050dc:	2102      	movs	r1, #2
 80050de:	68f8      	ldr	r0, [r7, #12]
 80050e0:	f7ff ff6a 	bl	8004fb8 <SPI_WaitFlagStateUntilTimeout>
 80050e4:	4603      	mov	r3, r0
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d007      	beq.n	80050fa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ee:	f043 0220 	orr.w	r2, r3, #32
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e032      	b.n	8005160 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005168 <SPI_EndRxTxTransaction+0xa0>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a1b      	ldr	r2, [pc, #108]	@ (800516c <SPI_EndRxTxTransaction+0xa4>)
 8005100:	fba2 2303 	umull	r2, r3, r2, r3
 8005104:	0d5b      	lsrs	r3, r3, #21
 8005106:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800510a:	fb02 f303 	mul.w	r3, r2, r3
 800510e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005118:	d112      	bne.n	8005140 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	9300      	str	r3, [sp, #0]
 800511e:	68bb      	ldr	r3, [r7, #8]
 8005120:	2200      	movs	r2, #0
 8005122:	2180      	movs	r1, #128	@ 0x80
 8005124:	68f8      	ldr	r0, [r7, #12]
 8005126:	f7ff ff47 	bl	8004fb8 <SPI_WaitFlagStateUntilTimeout>
 800512a:	4603      	mov	r3, r0
 800512c:	2b00      	cmp	r3, #0
 800512e:	d016      	beq.n	800515e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005134:	f043 0220 	orr.w	r2, r3, #32
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800513c:	2303      	movs	r3, #3
 800513e:	e00f      	b.n	8005160 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00a      	beq.n	800515c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	3b01      	subs	r3, #1
 800514a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005156:	2b80      	cmp	r3, #128	@ 0x80
 8005158:	d0f2      	beq.n	8005140 <SPI_EndRxTxTransaction+0x78>
 800515a:	e000      	b.n	800515e <SPI_EndRxTxTransaction+0x96>
        break;
 800515c:	bf00      	nop
  }

  return HAL_OK;
 800515e:	2300      	movs	r3, #0
}
 8005160:	4618      	mov	r0, r3
 8005162:	3718      	adds	r7, #24
 8005164:	46bd      	mov	sp, r7
 8005166:	bd80      	pop	{r7, pc}
 8005168:	2000000c 	.word	0x2000000c
 800516c:	165e9f81 	.word	0x165e9f81

08005170 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e041      	b.n	8005206 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005188:	b2db      	uxtb	r3, r3
 800518a:	2b00      	cmp	r3, #0
 800518c:	d106      	bne.n	800519c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f839 	bl	800520e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2202      	movs	r2, #2
 80051a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	3304      	adds	r3, #4
 80051ac:	4619      	mov	r1, r3
 80051ae:	4610      	mov	r0, r2
 80051b0:	f000 f9b2 	bl	8005518 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2201      	movs	r2, #1
 80051d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2201      	movs	r2, #1
 80051e8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2201      	movs	r2, #1
 80051f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2201      	movs	r2, #1
 8005200:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005216:	bf00      	nop
 8005218:	370c      	adds	r7, #12
 800521a:	46bd      	mov	sp, r7
 800521c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005220:	4770      	bx	lr
	...

08005224 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005224:	b480      	push	{r7}
 8005226:	b085      	sub	sp, #20
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005232:	b2db      	uxtb	r3, r3
 8005234:	2b01      	cmp	r3, #1
 8005236:	d001      	beq.n	800523c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e044      	b.n	80052c6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2202      	movs	r2, #2
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68da      	ldr	r2, [r3, #12]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0201 	orr.w	r2, r2, #1
 8005252:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a1e      	ldr	r2, [pc, #120]	@ (80052d4 <HAL_TIM_Base_Start_IT+0xb0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d018      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x6c>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005266:	d013      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x6c>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a1a      	ldr	r2, [pc, #104]	@ (80052d8 <HAL_TIM_Base_Start_IT+0xb4>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d00e      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x6c>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a19      	ldr	r2, [pc, #100]	@ (80052dc <HAL_TIM_Base_Start_IT+0xb8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d009      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x6c>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a17      	ldr	r2, [pc, #92]	@ (80052e0 <HAL_TIM_Base_Start_IT+0xbc>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d004      	beq.n	8005290 <HAL_TIM_Base_Start_IT+0x6c>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a16      	ldr	r2, [pc, #88]	@ (80052e4 <HAL_TIM_Base_Start_IT+0xc0>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d111      	bne.n	80052b4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	689b      	ldr	r3, [r3, #8]
 8005296:	f003 0307 	and.w	r3, r3, #7
 800529a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	2b06      	cmp	r3, #6
 80052a0:	d010      	beq.n	80052c4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f042 0201 	orr.w	r2, r2, #1
 80052b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052b2:	e007      	b.n	80052c4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681a      	ldr	r2, [r3, #0]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	f042 0201 	orr.w	r2, r2, #1
 80052c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3714      	adds	r7, #20
 80052ca:	46bd      	mov	sp, r7
 80052cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d0:	4770      	bx	lr
 80052d2:	bf00      	nop
 80052d4:	40010000 	.word	0x40010000
 80052d8:	40000400 	.word	0x40000400
 80052dc:	40000800 	.word	0x40000800
 80052e0:	40000c00 	.word	0x40000c00
 80052e4:	40014000 	.word	0x40014000

080052e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b084      	sub	sp, #16
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	691b      	ldr	r3, [r3, #16]
 80052fe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	f003 0302 	and.w	r3, r3, #2
 8005306:	2b00      	cmp	r3, #0
 8005308:	d020      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	f003 0302 	and.w	r3, r3, #2
 8005310:	2b00      	cmp	r3, #0
 8005312:	d01b      	beq.n	800534c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f06f 0202 	mvn.w	r2, #2
 800531c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	699b      	ldr	r3, [r3, #24]
 800532a:	f003 0303 	and.w	r3, r3, #3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d003      	beq.n	800533a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f000 f8d2 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8005338:	e005      	b.n	8005346 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f8c4 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f8d5 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	f003 0304 	and.w	r3, r3, #4
 8005352:	2b00      	cmp	r3, #0
 8005354:	d020      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	f003 0304 	and.w	r3, r3, #4
 800535c:	2b00      	cmp	r3, #0
 800535e:	d01b      	beq.n	8005398 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f06f 0204 	mvn.w	r2, #4
 8005368:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2202      	movs	r2, #2
 800536e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800537a:	2b00      	cmp	r3, #0
 800537c:	d003      	beq.n	8005386 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 f8ac 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 8005384:	e005      	b.n	8005392 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f89e 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f8af 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f003 0308 	and.w	r3, r3, #8
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d020      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	f003 0308 	and.w	r3, r3, #8
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d01b      	beq.n	80053e4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f06f 0208 	mvn.w	r2, #8
 80053b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2204      	movs	r2, #4
 80053ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	69db      	ldr	r3, [r3, #28]
 80053c2:	f003 0303 	and.w	r3, r3, #3
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d003      	beq.n	80053d2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f000 f886 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 80053d0:	e005      	b.n	80053de <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f878 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f000 f889 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2200      	movs	r2, #0
 80053e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	f003 0310 	and.w	r3, r3, #16
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d020      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f003 0310 	and.w	r3, r3, #16
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d01b      	beq.n	8005430 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f06f 0210 	mvn.w	r2, #16
 8005400:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2208      	movs	r2, #8
 8005406:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	69db      	ldr	r3, [r3, #28]
 800540e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005412:	2b00      	cmp	r3, #0
 8005414:	d003      	beq.n	800541e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 f860 	bl	80054dc <HAL_TIM_IC_CaptureCallback>
 800541c:	e005      	b.n	800542a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800541e:	6878      	ldr	r0, [r7, #4]
 8005420:	f000 f852 	bl	80054c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f863 	bl	80054f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	2200      	movs	r2, #0
 800542e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005430:	68bb      	ldr	r3, [r7, #8]
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d00c      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f003 0301 	and.w	r3, r3, #1
 8005440:	2b00      	cmp	r3, #0
 8005442:	d007      	beq.n	8005454 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f06f 0201 	mvn.w	r2, #1
 800544c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800544e:	6878      	ldr	r0, [r7, #4]
 8005450:	f7fd fb14 	bl	8002a7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005464:	2b00      	cmp	r3, #0
 8005466:	d007      	beq.n	8005478 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005470:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f8e0 	bl	8005638 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800547e:	2b00      	cmp	r3, #0
 8005480:	d00c      	beq.n	800549c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005488:	2b00      	cmp	r3, #0
 800548a:	d007      	beq.n	800549c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005494:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f834 	bl	8005504 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	f003 0320 	and.w	r3, r3, #32
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d00c      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f003 0320 	and.w	r3, r3, #32
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d007      	beq.n	80054c0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f06f 0220 	mvn.w	r2, #32
 80054b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80054ba:	6878      	ldr	r0, [r7, #4]
 80054bc:	f000 f8b2 	bl	8005624 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80054c0:	bf00      	nop
 80054c2:	3710      	adds	r7, #16
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}

080054c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b083      	sub	sp, #12
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054d0:	bf00      	nop
 80054d2:	370c      	adds	r7, #12
 80054d4:	46bd      	mov	sp, r7
 80054d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054da:	4770      	bx	lr

080054dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054dc:	b480      	push	{r7}
 80054de:	b083      	sub	sp, #12
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr

080054f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80054f8:	bf00      	nop
 80054fa:	370c      	adds	r7, #12
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005518:	b480      	push	{r7}
 800551a:	b085      	sub	sp, #20
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
 8005520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a37      	ldr	r2, [pc, #220]	@ (8005608 <TIM_Base_SetConfig+0xf0>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00f      	beq.n	8005550 <TIM_Base_SetConfig+0x38>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005536:	d00b      	beq.n	8005550 <TIM_Base_SetConfig+0x38>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	4a34      	ldr	r2, [pc, #208]	@ (800560c <TIM_Base_SetConfig+0xf4>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d007      	beq.n	8005550 <TIM_Base_SetConfig+0x38>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	4a33      	ldr	r2, [pc, #204]	@ (8005610 <TIM_Base_SetConfig+0xf8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d003      	beq.n	8005550 <TIM_Base_SetConfig+0x38>
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	4a32      	ldr	r2, [pc, #200]	@ (8005614 <TIM_Base_SetConfig+0xfc>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d108      	bne.n	8005562 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	68fa      	ldr	r2, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	4a28      	ldr	r2, [pc, #160]	@ (8005608 <TIM_Base_SetConfig+0xf0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d01b      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005570:	d017      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	4a25      	ldr	r2, [pc, #148]	@ (800560c <TIM_Base_SetConfig+0xf4>)
 8005576:	4293      	cmp	r3, r2
 8005578:	d013      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	4a24      	ldr	r2, [pc, #144]	@ (8005610 <TIM_Base_SetConfig+0xf8>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d00f      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	4a23      	ldr	r2, [pc, #140]	@ (8005614 <TIM_Base_SetConfig+0xfc>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d00b      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a22      	ldr	r2, [pc, #136]	@ (8005618 <TIM_Base_SetConfig+0x100>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d007      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	4a21      	ldr	r2, [pc, #132]	@ (800561c <TIM_Base_SetConfig+0x104>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d003      	beq.n	80055a2 <TIM_Base_SetConfig+0x8a>
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	4a20      	ldr	r2, [pc, #128]	@ (8005620 <TIM_Base_SetConfig+0x108>)
 800559e:	4293      	cmp	r3, r2
 80055a0:	d108      	bne.n	80055b4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	4313      	orrs	r3, r2
 80055b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	4313      	orrs	r3, r2
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005608 <TIM_Base_SetConfig+0xf0>)
 80055d6:	4293      	cmp	r3, r2
 80055d8:	d103      	bne.n	80055e2 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	691a      	ldr	r2, [r3, #16]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f043 0204 	orr.w	r2, r3, #4
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	601a      	str	r2, [r3, #0]
}
 80055fa:	bf00      	nop
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	40010000 	.word	0x40010000
 800560c:	40000400 	.word	0x40000400
 8005610:	40000800 	.word	0x40000800
 8005614:	40000c00 	.word	0x40000c00
 8005618:	40014000 	.word	0x40014000
 800561c:	40014400 	.word	0x40014400
 8005620:	40014800 	.word	0x40014800

08005624 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800562c:	bf00      	nop
 800562e:	370c      	adds	r7, #12
 8005630:	46bd      	mov	sp, r7
 8005632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005636:	4770      	bx	lr

08005638 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005638:	b480      	push	{r7}
 800563a:	b083      	sub	sp, #12
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005640:	bf00      	nop
 8005642:	370c      	adds	r7, #12
 8005644:	46bd      	mov	sp, r7
 8005646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564a:	4770      	bx	lr

0800564c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b082      	sub	sp, #8
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e042      	b.n	80056e4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005664:	b2db      	uxtb	r3, r3
 8005666:	2b00      	cmp	r3, #0
 8005668:	d106      	bne.n	8005678 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f7fd fc38 	bl	8002ee8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2224      	movs	r2, #36	@ 0x24
 800567c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	68da      	ldr	r2, [r3, #12]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800568e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005690:	6878      	ldr	r0, [r7, #4]
 8005692:	f000 f973 	bl	800597c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	691a      	ldr	r2, [r3, #16]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80056a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695a      	ldr	r2, [r3, #20]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80056b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80056c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2200      	movs	r2, #0
 80056ca:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2220      	movs	r2, #32
 80056d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	2200      	movs	r2, #0
 80056e0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3708      	adds	r7, #8
 80056e8:	46bd      	mov	sp, r7
 80056ea:	bd80      	pop	{r7, pc}

080056ec <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b08a      	sub	sp, #40	@ 0x28
 80056f0:	af02      	add	r7, sp, #8
 80056f2:	60f8      	str	r0, [r7, #12]
 80056f4:	60b9      	str	r1, [r7, #8]
 80056f6:	603b      	str	r3, [r7, #0]
 80056f8:	4613      	mov	r3, r2
 80056fa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80056fc:	2300      	movs	r3, #0
 80056fe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b20      	cmp	r3, #32
 800570a:	d175      	bne.n	80057f8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d002      	beq.n	8005718 <HAL_UART_Transmit+0x2c>
 8005712:	88fb      	ldrh	r3, [r7, #6]
 8005714:	2b00      	cmp	r3, #0
 8005716:	d101      	bne.n	800571c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005718:	2301      	movs	r3, #1
 800571a:	e06e      	b.n	80057fa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2200      	movs	r2, #0
 8005720:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2221      	movs	r2, #33	@ 0x21
 8005726:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800572a:	f7fd fc85 	bl	8003038 <HAL_GetTick>
 800572e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	88fa      	ldrh	r2, [r7, #6]
 8005734:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	88fa      	ldrh	r2, [r7, #6]
 800573a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005744:	d108      	bne.n	8005758 <HAL_UART_Transmit+0x6c>
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d104      	bne.n	8005758 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800574e:	2300      	movs	r3, #0
 8005750:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	61bb      	str	r3, [r7, #24]
 8005756:	e003      	b.n	8005760 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800575c:	2300      	movs	r3, #0
 800575e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005760:	e02e      	b.n	80057c0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	9300      	str	r3, [sp, #0]
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	2200      	movs	r2, #0
 800576a:	2180      	movs	r1, #128	@ 0x80
 800576c:	68f8      	ldr	r0, [r7, #12]
 800576e:	f000 f848 	bl	8005802 <UART_WaitOnFlagUntilTimeout>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d005      	beq.n	8005784 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	2220      	movs	r2, #32
 800577c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e03a      	b.n	80057fa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10b      	bne.n	80057a2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	881b      	ldrh	r3, [r3, #0]
 800578e:	461a      	mov	r2, r3
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005798:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800579a:	69bb      	ldr	r3, [r7, #24]
 800579c:	3302      	adds	r3, #2
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	e007      	b.n	80057b2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	781a      	ldrb	r2, [r3, #0]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80057ac:	69fb      	ldr	r3, [r7, #28]
 80057ae:	3301      	adds	r3, #1
 80057b0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29a      	uxth	r2, r3
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80057c4:	b29b      	uxth	r3, r3
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d1cb      	bne.n	8005762 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	9300      	str	r3, [sp, #0]
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	2200      	movs	r2, #0
 80057d2:	2140      	movs	r1, #64	@ 0x40
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 f814 	bl	8005802 <UART_WaitOnFlagUntilTimeout>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	2220      	movs	r2, #32
 80057e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80057e8:	2303      	movs	r3, #3
 80057ea:	e006      	b.n	80057fa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2220      	movs	r2, #32
 80057f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80057f4:	2300      	movs	r3, #0
 80057f6:	e000      	b.n	80057fa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80057f8:	2302      	movs	r3, #2
  }
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3720      	adds	r7, #32
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}

08005802 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005802:	b580      	push	{r7, lr}
 8005804:	b086      	sub	sp, #24
 8005806:	af00      	add	r7, sp, #0
 8005808:	60f8      	str	r0, [r7, #12]
 800580a:	60b9      	str	r1, [r7, #8]
 800580c:	603b      	str	r3, [r7, #0]
 800580e:	4613      	mov	r3, r2
 8005810:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005812:	e03b      	b.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581a:	d037      	beq.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800581c:	f7fd fc0c 	bl	8003038 <HAL_GetTick>
 8005820:	4602      	mov	r2, r0
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	1ad3      	subs	r3, r2, r3
 8005826:	6a3a      	ldr	r2, [r7, #32]
 8005828:	429a      	cmp	r2, r3
 800582a:	d302      	bcc.n	8005832 <UART_WaitOnFlagUntilTimeout+0x30>
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	e03a      	b.n	80058ac <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	68db      	ldr	r3, [r3, #12]
 800583c:	f003 0304 	and.w	r3, r3, #4
 8005840:	2b00      	cmp	r3, #0
 8005842:	d023      	beq.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	2b80      	cmp	r3, #128	@ 0x80
 8005848:	d020      	beq.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2b40      	cmp	r3, #64	@ 0x40
 800584e:	d01d      	beq.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0308 	and.w	r3, r3, #8
 800585a:	2b08      	cmp	r3, #8
 800585c:	d116      	bne.n	800588c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800585e:	2300      	movs	r3, #0
 8005860:	617b      	str	r3, [r7, #20]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	617b      	str	r3, [r7, #20]
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	617b      	str	r3, [r7, #20]
 8005872:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005874:	68f8      	ldr	r0, [r7, #12]
 8005876:	f000 f81d 	bl	80058b4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2208      	movs	r2, #8
 800587e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e00f      	b.n	80058ac <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68bb      	ldr	r3, [r7, #8]
 8005894:	4013      	ands	r3, r2
 8005896:	68ba      	ldr	r2, [r7, #8]
 8005898:	429a      	cmp	r2, r3
 800589a:	bf0c      	ite	eq
 800589c:	2301      	moveq	r3, #1
 800589e:	2300      	movne	r3, #0
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	461a      	mov	r2, r3
 80058a4:	79fb      	ldrb	r3, [r7, #7]
 80058a6:	429a      	cmp	r2, r3
 80058a8:	d0b4      	beq.n	8005814 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80058aa:	2300      	movs	r3, #0
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3718      	adds	r7, #24
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b095      	sub	sp, #84	@ 0x54
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	330c      	adds	r3, #12
 80058c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c6:	e853 3f00 	ldrex	r3, [r3]
 80058ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80058cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80058d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	330c      	adds	r3, #12
 80058da:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80058dc:	643a      	str	r2, [r7, #64]	@ 0x40
 80058de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80058e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80058e4:	e841 2300 	strex	r3, r2, [r1]
 80058e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80058ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d1e5      	bne.n	80058bc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	3314      	adds	r3, #20
 80058f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058f8:	6a3b      	ldr	r3, [r7, #32]
 80058fa:	e853 3f00 	ldrex	r3, [r3]
 80058fe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005900:	69fb      	ldr	r3, [r7, #28]
 8005902:	f023 0301 	bic.w	r3, r3, #1
 8005906:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	3314      	adds	r3, #20
 800590e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005910:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005914:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005918:	e841 2300 	strex	r3, r2, [r1]
 800591c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800591e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005920:	2b00      	cmp	r3, #0
 8005922:	d1e5      	bne.n	80058f0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005928:	2b01      	cmp	r3, #1
 800592a:	d119      	bne.n	8005960 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	e853 3f00 	ldrex	r3, [r3]
 800593a:	60bb      	str	r3, [r7, #8]
   return(result);
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	f023 0310 	bic.w	r3, r3, #16
 8005942:	647b      	str	r3, [r7, #68]	@ 0x44
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	330c      	adds	r3, #12
 800594a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800594c:	61ba      	str	r2, [r7, #24]
 800594e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005950:	6979      	ldr	r1, [r7, #20]
 8005952:	69ba      	ldr	r2, [r7, #24]
 8005954:	e841 2300 	strex	r3, r2, [r1]
 8005958:	613b      	str	r3, [r7, #16]
   return(result);
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d1e5      	bne.n	800592c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2220      	movs	r2, #32
 8005964:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2200      	movs	r2, #0
 800596c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800596e:	bf00      	nop
 8005970:	3754      	adds	r7, #84	@ 0x54
 8005972:	46bd      	mov	sp, r7
 8005974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005978:	4770      	bx	lr
	...

0800597c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800597c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005980:	b0c0      	sub	sp, #256	@ 0x100
 8005982:	af00      	add	r7, sp, #0
 8005984:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005998:	68d9      	ldr	r1, [r3, #12]
 800599a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800599e:	681a      	ldr	r2, [r3, #0]
 80059a0:	ea40 0301 	orr.w	r3, r0, r1
 80059a4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80059a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059aa:	689a      	ldr	r2, [r3, #8]
 80059ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b0:	691b      	ldr	r3, [r3, #16]
 80059b2:	431a      	orrs	r2, r3
 80059b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059b8:	695b      	ldr	r3, [r3, #20]
 80059ba:	431a      	orrs	r2, r3
 80059bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	4313      	orrs	r3, r2
 80059c4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80059c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80059d4:	f021 010c 	bic.w	r1, r1, #12
 80059d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80059e2:	430b      	orrs	r3, r1
 80059e4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80059f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f6:	6999      	ldr	r1, [r3, #24]
 80059f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	ea40 0301 	orr.w	r3, r0, r1
 8005a02:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a08:	681a      	ldr	r2, [r3, #0]
 8005a0a:	4b8f      	ldr	r3, [pc, #572]	@ (8005c48 <UART_SetConfig+0x2cc>)
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d005      	beq.n	8005a1c <UART_SetConfig+0xa0>
 8005a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a14:	681a      	ldr	r2, [r3, #0]
 8005a16:	4b8d      	ldr	r3, [pc, #564]	@ (8005c4c <UART_SetConfig+0x2d0>)
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	d104      	bne.n	8005a26 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005a1c:	f7fe ff10 	bl	8004840 <HAL_RCC_GetPCLK2Freq>
 8005a20:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8005a24:	e003      	b.n	8005a2e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a26:	f7fe fef7 	bl	8004818 <HAL_RCC_GetPCLK1Freq>
 8005a2a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a32:	69db      	ldr	r3, [r3, #28]
 8005a34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a38:	f040 810c 	bne.w	8005c54 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a40:	2200      	movs	r2, #0
 8005a42:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8005a46:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8005a4a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005a4e:	4622      	mov	r2, r4
 8005a50:	462b      	mov	r3, r5
 8005a52:	1891      	adds	r1, r2, r2
 8005a54:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005a56:	415b      	adcs	r3, r3
 8005a58:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005a5a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005a5e:	4621      	mov	r1, r4
 8005a60:	eb12 0801 	adds.w	r8, r2, r1
 8005a64:	4629      	mov	r1, r5
 8005a66:	eb43 0901 	adc.w	r9, r3, r1
 8005a6a:	f04f 0200 	mov.w	r2, #0
 8005a6e:	f04f 0300 	mov.w	r3, #0
 8005a72:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a76:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a7a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a7e:	4690      	mov	r8, r2
 8005a80:	4699      	mov	r9, r3
 8005a82:	4623      	mov	r3, r4
 8005a84:	eb18 0303 	adds.w	r3, r8, r3
 8005a88:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005a8c:	462b      	mov	r3, r5
 8005a8e:	eb49 0303 	adc.w	r3, r9, r3
 8005a92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005aa2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005aa6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005aaa:	460b      	mov	r3, r1
 8005aac:	18db      	adds	r3, r3, r3
 8005aae:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	eb42 0303 	adc.w	r3, r2, r3
 8005ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ab8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005abc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005ac0:	f7fa fb98 	bl	80001f4 <__aeabi_uldivmod>
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	460b      	mov	r3, r1
 8005ac8:	4b61      	ldr	r3, [pc, #388]	@ (8005c50 <UART_SetConfig+0x2d4>)
 8005aca:	fba3 2302 	umull	r2, r3, r3, r2
 8005ace:	095b      	lsrs	r3, r3, #5
 8005ad0:	011c      	lsls	r4, r3, #4
 8005ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005adc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005ae0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005ae4:	4642      	mov	r2, r8
 8005ae6:	464b      	mov	r3, r9
 8005ae8:	1891      	adds	r1, r2, r2
 8005aea:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005aec:	415b      	adcs	r3, r3
 8005aee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005af0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005af4:	4641      	mov	r1, r8
 8005af6:	eb12 0a01 	adds.w	sl, r2, r1
 8005afa:	4649      	mov	r1, r9
 8005afc:	eb43 0b01 	adc.w	fp, r3, r1
 8005b00:	f04f 0200 	mov.w	r2, #0
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005b0c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005b10:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b14:	4692      	mov	sl, r2
 8005b16:	469b      	mov	fp, r3
 8005b18:	4643      	mov	r3, r8
 8005b1a:	eb1a 0303 	adds.w	r3, sl, r3
 8005b1e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005b22:	464b      	mov	r3, r9
 8005b24:	eb4b 0303 	adc.w	r3, fp, r3
 8005b28:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8005b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005b30:	685b      	ldr	r3, [r3, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005b38:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8005b3c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8005b40:	460b      	mov	r3, r1
 8005b42:	18db      	adds	r3, r3, r3
 8005b44:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b46:	4613      	mov	r3, r2
 8005b48:	eb42 0303 	adc.w	r3, r2, r3
 8005b4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b4e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005b52:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005b56:	f7fa fb4d 	bl	80001f4 <__aeabi_uldivmod>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	460b      	mov	r3, r1
 8005b5e:	4611      	mov	r1, r2
 8005b60:	4b3b      	ldr	r3, [pc, #236]	@ (8005c50 <UART_SetConfig+0x2d4>)
 8005b62:	fba3 2301 	umull	r2, r3, r3, r1
 8005b66:	095b      	lsrs	r3, r3, #5
 8005b68:	2264      	movs	r2, #100	@ 0x64
 8005b6a:	fb02 f303 	mul.w	r3, r2, r3
 8005b6e:	1acb      	subs	r3, r1, r3
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005b76:	4b36      	ldr	r3, [pc, #216]	@ (8005c50 <UART_SetConfig+0x2d4>)
 8005b78:	fba3 2302 	umull	r2, r3, r3, r2
 8005b7c:	095b      	lsrs	r3, r3, #5
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005b84:	441c      	add	r4, r3
 8005b86:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005b90:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005b94:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005b98:	4642      	mov	r2, r8
 8005b9a:	464b      	mov	r3, r9
 8005b9c:	1891      	adds	r1, r2, r2
 8005b9e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005ba0:	415b      	adcs	r3, r3
 8005ba2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ba4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005ba8:	4641      	mov	r1, r8
 8005baa:	1851      	adds	r1, r2, r1
 8005bac:	6339      	str	r1, [r7, #48]	@ 0x30
 8005bae:	4649      	mov	r1, r9
 8005bb0:	414b      	adcs	r3, r1
 8005bb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bb4:	f04f 0200 	mov.w	r2, #0
 8005bb8:	f04f 0300 	mov.w	r3, #0
 8005bbc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005bc0:	4659      	mov	r1, fp
 8005bc2:	00cb      	lsls	r3, r1, #3
 8005bc4:	4651      	mov	r1, sl
 8005bc6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005bca:	4651      	mov	r1, sl
 8005bcc:	00ca      	lsls	r2, r1, #3
 8005bce:	4610      	mov	r0, r2
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4603      	mov	r3, r0
 8005bd4:	4642      	mov	r2, r8
 8005bd6:	189b      	adds	r3, r3, r2
 8005bd8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005bdc:	464b      	mov	r3, r9
 8005bde:	460a      	mov	r2, r1
 8005be0:	eb42 0303 	adc.w	r3, r2, r3
 8005be4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005bf4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005bf8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	18db      	adds	r3, r3, r3
 8005c00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005c02:	4613      	mov	r3, r2
 8005c04:	eb42 0303 	adc.w	r3, r2, r3
 8005c08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c0a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005c0e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005c12:	f7fa faef 	bl	80001f4 <__aeabi_uldivmod>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005c50 <UART_SetConfig+0x2d4>)
 8005c1c:	fba3 1302 	umull	r1, r3, r3, r2
 8005c20:	095b      	lsrs	r3, r3, #5
 8005c22:	2164      	movs	r1, #100	@ 0x64
 8005c24:	fb01 f303 	mul.w	r3, r1, r3
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	00db      	lsls	r3, r3, #3
 8005c2c:	3332      	adds	r3, #50	@ 0x32
 8005c2e:	4a08      	ldr	r2, [pc, #32]	@ (8005c50 <UART_SetConfig+0x2d4>)
 8005c30:	fba2 2303 	umull	r2, r3, r2, r3
 8005c34:	095b      	lsrs	r3, r3, #5
 8005c36:	f003 0207 	and.w	r2, r3, #7
 8005c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4422      	add	r2, r4
 8005c42:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c44:	e106      	b.n	8005e54 <UART_SetConfig+0x4d8>
 8005c46:	bf00      	nop
 8005c48:	40011000 	.word	0x40011000
 8005c4c:	40011400 	.word	0x40011400
 8005c50:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005c58:	2200      	movs	r2, #0
 8005c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005c5e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005c62:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005c66:	4642      	mov	r2, r8
 8005c68:	464b      	mov	r3, r9
 8005c6a:	1891      	adds	r1, r2, r2
 8005c6c:	6239      	str	r1, [r7, #32]
 8005c6e:	415b      	adcs	r3, r3
 8005c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c72:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c76:	4641      	mov	r1, r8
 8005c78:	1854      	adds	r4, r2, r1
 8005c7a:	4649      	mov	r1, r9
 8005c7c:	eb43 0501 	adc.w	r5, r3, r1
 8005c80:	f04f 0200 	mov.w	r2, #0
 8005c84:	f04f 0300 	mov.w	r3, #0
 8005c88:	00eb      	lsls	r3, r5, #3
 8005c8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c8e:	00e2      	lsls	r2, r4, #3
 8005c90:	4614      	mov	r4, r2
 8005c92:	461d      	mov	r5, r3
 8005c94:	4643      	mov	r3, r8
 8005c96:	18e3      	adds	r3, r4, r3
 8005c98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005c9c:	464b      	mov	r3, r9
 8005c9e:	eb45 0303 	adc.w	r3, r5, r3
 8005ca2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005ca6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005cb2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005cb6:	f04f 0200 	mov.w	r2, #0
 8005cba:	f04f 0300 	mov.w	r3, #0
 8005cbe:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005cc2:	4629      	mov	r1, r5
 8005cc4:	008b      	lsls	r3, r1, #2
 8005cc6:	4621      	mov	r1, r4
 8005cc8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ccc:	4621      	mov	r1, r4
 8005cce:	008a      	lsls	r2, r1, #2
 8005cd0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005cd4:	f7fa fa8e 	bl	80001f4 <__aeabi_uldivmod>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4b60      	ldr	r3, [pc, #384]	@ (8005e60 <UART_SetConfig+0x4e4>)
 8005cde:	fba3 2302 	umull	r2, r3, r3, r2
 8005ce2:	095b      	lsrs	r3, r3, #5
 8005ce4:	011c      	lsls	r4, r3, #4
 8005ce6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005cea:	2200      	movs	r2, #0
 8005cec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005cf0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005cf4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005cf8:	4642      	mov	r2, r8
 8005cfa:	464b      	mov	r3, r9
 8005cfc:	1891      	adds	r1, r2, r2
 8005cfe:	61b9      	str	r1, [r7, #24]
 8005d00:	415b      	adcs	r3, r3
 8005d02:	61fb      	str	r3, [r7, #28]
 8005d04:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d08:	4641      	mov	r1, r8
 8005d0a:	1851      	adds	r1, r2, r1
 8005d0c:	6139      	str	r1, [r7, #16]
 8005d0e:	4649      	mov	r1, r9
 8005d10:	414b      	adcs	r3, r1
 8005d12:	617b      	str	r3, [r7, #20]
 8005d14:	f04f 0200 	mov.w	r2, #0
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005d20:	4659      	mov	r1, fp
 8005d22:	00cb      	lsls	r3, r1, #3
 8005d24:	4651      	mov	r1, sl
 8005d26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d2a:	4651      	mov	r1, sl
 8005d2c:	00ca      	lsls	r2, r1, #3
 8005d2e:	4610      	mov	r0, r2
 8005d30:	4619      	mov	r1, r3
 8005d32:	4603      	mov	r3, r0
 8005d34:	4642      	mov	r2, r8
 8005d36:	189b      	adds	r3, r3, r2
 8005d38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005d3c:	464b      	mov	r3, r9
 8005d3e:	460a      	mov	r2, r1
 8005d40:	eb42 0303 	adc.w	r3, r2, r3
 8005d44:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005d48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005d4c:	685b      	ldr	r3, [r3, #4]
 8005d4e:	2200      	movs	r2, #0
 8005d50:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005d52:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005d54:	f04f 0200 	mov.w	r2, #0
 8005d58:	f04f 0300 	mov.w	r3, #0
 8005d5c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005d60:	4649      	mov	r1, r9
 8005d62:	008b      	lsls	r3, r1, #2
 8005d64:	4641      	mov	r1, r8
 8005d66:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d6a:	4641      	mov	r1, r8
 8005d6c:	008a      	lsls	r2, r1, #2
 8005d6e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005d72:	f7fa fa3f 	bl	80001f4 <__aeabi_uldivmod>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4611      	mov	r1, r2
 8005d7c:	4b38      	ldr	r3, [pc, #224]	@ (8005e60 <UART_SetConfig+0x4e4>)
 8005d7e:	fba3 2301 	umull	r2, r3, r3, r1
 8005d82:	095b      	lsrs	r3, r3, #5
 8005d84:	2264      	movs	r2, #100	@ 0x64
 8005d86:	fb02 f303 	mul.w	r3, r2, r3
 8005d8a:	1acb      	subs	r3, r1, r3
 8005d8c:	011b      	lsls	r3, r3, #4
 8005d8e:	3332      	adds	r3, #50	@ 0x32
 8005d90:	4a33      	ldr	r2, [pc, #204]	@ (8005e60 <UART_SetConfig+0x4e4>)
 8005d92:	fba2 2303 	umull	r2, r3, r2, r3
 8005d96:	095b      	lsrs	r3, r3, #5
 8005d98:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d9c:	441c      	add	r4, r3
 8005d9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005da2:	2200      	movs	r2, #0
 8005da4:	673b      	str	r3, [r7, #112]	@ 0x70
 8005da6:	677a      	str	r2, [r7, #116]	@ 0x74
 8005da8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005dac:	4642      	mov	r2, r8
 8005dae:	464b      	mov	r3, r9
 8005db0:	1891      	adds	r1, r2, r2
 8005db2:	60b9      	str	r1, [r7, #8]
 8005db4:	415b      	adcs	r3, r3
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005dbc:	4641      	mov	r1, r8
 8005dbe:	1851      	adds	r1, r2, r1
 8005dc0:	6039      	str	r1, [r7, #0]
 8005dc2:	4649      	mov	r1, r9
 8005dc4:	414b      	adcs	r3, r1
 8005dc6:	607b      	str	r3, [r7, #4]
 8005dc8:	f04f 0200 	mov.w	r2, #0
 8005dcc:	f04f 0300 	mov.w	r3, #0
 8005dd0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005dd4:	4659      	mov	r1, fp
 8005dd6:	00cb      	lsls	r3, r1, #3
 8005dd8:	4651      	mov	r1, sl
 8005dda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dde:	4651      	mov	r1, sl
 8005de0:	00ca      	lsls	r2, r1, #3
 8005de2:	4610      	mov	r0, r2
 8005de4:	4619      	mov	r1, r3
 8005de6:	4603      	mov	r3, r0
 8005de8:	4642      	mov	r2, r8
 8005dea:	189b      	adds	r3, r3, r2
 8005dec:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dee:	464b      	mov	r3, r9
 8005df0:	460a      	mov	r2, r1
 8005df2:	eb42 0303 	adc.w	r3, r2, r3
 8005df6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005dfc:	685b      	ldr	r3, [r3, #4]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	663b      	str	r3, [r7, #96]	@ 0x60
 8005e02:	667a      	str	r2, [r7, #100]	@ 0x64
 8005e04:	f04f 0200 	mov.w	r2, #0
 8005e08:	f04f 0300 	mov.w	r3, #0
 8005e0c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005e10:	4649      	mov	r1, r9
 8005e12:	008b      	lsls	r3, r1, #2
 8005e14:	4641      	mov	r1, r8
 8005e16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005e1a:	4641      	mov	r1, r8
 8005e1c:	008a      	lsls	r2, r1, #2
 8005e1e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005e22:	f7fa f9e7 	bl	80001f4 <__aeabi_uldivmod>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005e60 <UART_SetConfig+0x4e4>)
 8005e2c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e30:	095b      	lsrs	r3, r3, #5
 8005e32:	2164      	movs	r1, #100	@ 0x64
 8005e34:	fb01 f303 	mul.w	r3, r1, r3
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	3332      	adds	r3, #50	@ 0x32
 8005e3e:	4a08      	ldr	r2, [pc, #32]	@ (8005e60 <UART_SetConfig+0x4e4>)
 8005e40:	fba2 2303 	umull	r2, r3, r2, r3
 8005e44:	095b      	lsrs	r3, r3, #5
 8005e46:	f003 020f 	and.w	r2, r3, #15
 8005e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4422      	add	r2, r4
 8005e52:	609a      	str	r2, [r3, #8]
}
 8005e54:	bf00      	nop
 8005e56:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e60:	51eb851f 	.word	0x51eb851f

08005e64 <__NVIC_SetPriority>:
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	6039      	str	r1, [r7, #0]
 8005e6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	db0a      	blt.n	8005e8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	b2da      	uxtb	r2, r3
 8005e7c:	490c      	ldr	r1, [pc, #48]	@ (8005eb0 <__NVIC_SetPriority+0x4c>)
 8005e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e82:	0112      	lsls	r2, r2, #4
 8005e84:	b2d2      	uxtb	r2, r2
 8005e86:	440b      	add	r3, r1
 8005e88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e8c:	e00a      	b.n	8005ea4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	4908      	ldr	r1, [pc, #32]	@ (8005eb4 <__NVIC_SetPriority+0x50>)
 8005e94:	79fb      	ldrb	r3, [r7, #7]
 8005e96:	f003 030f 	and.w	r3, r3, #15
 8005e9a:	3b04      	subs	r3, #4
 8005e9c:	0112      	lsls	r2, r2, #4
 8005e9e:	b2d2      	uxtb	r2, r2
 8005ea0:	440b      	add	r3, r1
 8005ea2:	761a      	strb	r2, [r3, #24]
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr
 8005eb0:	e000e100 	.word	0xe000e100
 8005eb4:	e000ed00 	.word	0xe000ed00

08005eb8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005ebc:	4b05      	ldr	r3, [pc, #20]	@ (8005ed4 <SysTick_Handler+0x1c>)
 8005ebe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005ec0:	f001 fe0e 	bl	8007ae0 <xTaskGetSchedulerState>
 8005ec4:	4603      	mov	r3, r0
 8005ec6:	2b01      	cmp	r3, #1
 8005ec8:	d001      	beq.n	8005ece <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005eca:	f002 fc05 	bl	80086d8 <xPortSysTickHandler>
  }
}
 8005ece:	bf00      	nop
 8005ed0:	bd80      	pop	{r7, pc}
 8005ed2:	bf00      	nop
 8005ed4:	e000e010 	.word	0xe000e010

08005ed8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005edc:	2100      	movs	r1, #0
 8005ede:	f06f 0004 	mvn.w	r0, #4
 8005ee2:	f7ff ffbf 	bl	8005e64 <__NVIC_SetPriority>
#endif
}
 8005ee6:	bf00      	nop
 8005ee8:	bd80      	pop	{r7, pc}
	...

08005eec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ef2:	f3ef 8305 	mrs	r3, IPSR
 8005ef6:	603b      	str	r3, [r7, #0]
  return(result);
 8005ef8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d003      	beq.n	8005f06 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005efe:	f06f 0305 	mvn.w	r3, #5
 8005f02:	607b      	str	r3, [r7, #4]
 8005f04:	e00c      	b.n	8005f20 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005f06:	4b0a      	ldr	r3, [pc, #40]	@ (8005f30 <osKernelInitialize+0x44>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d105      	bne.n	8005f1a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005f0e:	4b08      	ldr	r3, [pc, #32]	@ (8005f30 <osKernelInitialize+0x44>)
 8005f10:	2201      	movs	r2, #1
 8005f12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005f14:	2300      	movs	r3, #0
 8005f16:	607b      	str	r3, [r7, #4]
 8005f18:	e002      	b.n	8005f20 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f20:	687b      	ldr	r3, [r7, #4]
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	370c      	adds	r7, #12
 8005f26:	46bd      	mov	sp, r7
 8005f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2c:	4770      	bx	lr
 8005f2e:	bf00      	nop
 8005f30:	20008238 	.word	0x20008238

08005f34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f3a:	f3ef 8305 	mrs	r3, IPSR
 8005f3e:	603b      	str	r3, [r7, #0]
  return(result);
 8005f40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d003      	beq.n	8005f4e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005f46:	f06f 0305 	mvn.w	r3, #5
 8005f4a:	607b      	str	r3, [r7, #4]
 8005f4c:	e010      	b.n	8005f70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005f4e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f7c <osKernelStart+0x48>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	2b01      	cmp	r3, #1
 8005f54:	d109      	bne.n	8005f6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005f56:	f7ff ffbf 	bl	8005ed8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005f5a:	4b08      	ldr	r3, [pc, #32]	@ (8005f7c <osKernelStart+0x48>)
 8005f5c:	2202      	movs	r2, #2
 8005f5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005f60:	f001 f95a 	bl	8007218 <vTaskStartScheduler>
      stat = osOK;
 8005f64:	2300      	movs	r3, #0
 8005f66:	607b      	str	r3, [r7, #4]
 8005f68:	e002      	b.n	8005f70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005f70:	687b      	ldr	r3, [r7, #4]
}
 8005f72:	4618      	mov	r0, r3
 8005f74:	3708      	adds	r7, #8
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bd80      	pop	{r7, pc}
 8005f7a:	bf00      	nop
 8005f7c:	20008238 	.word	0x20008238

08005f80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08e      	sub	sp, #56	@ 0x38
 8005f84:	af04      	add	r7, sp, #16
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f90:	f3ef 8305 	mrs	r3, IPSR
 8005f94:	617b      	str	r3, [r7, #20]
  return(result);
 8005f96:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d17e      	bne.n	800609a <osThreadNew+0x11a>
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d07b      	beq.n	800609a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005fa2:	2380      	movs	r3, #128	@ 0x80
 8005fa4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005fa6:	2318      	movs	r3, #24
 8005fa8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005fae:	f04f 33ff 	mov.w	r3, #4294967295
 8005fb2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d045      	beq.n	8006046 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d002      	beq.n	8005fc8 <osThreadNew+0x48>
        name = attr->name;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d002      	beq.n	8005fd6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	699b      	ldr	r3, [r3, #24]
 8005fd4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d008      	beq.n	8005fee <osThreadNew+0x6e>
 8005fdc:	69fb      	ldr	r3, [r7, #28]
 8005fde:	2b38      	cmp	r3, #56	@ 0x38
 8005fe0:	d805      	bhi.n	8005fee <osThreadNew+0x6e>
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
 8005fe6:	f003 0301 	and.w	r3, r3, #1
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <osThreadNew+0x72>
        return (NULL);
 8005fee:	2300      	movs	r3, #0
 8005ff0:	e054      	b.n	800609c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d003      	beq.n	8006002 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	089b      	lsrs	r3, r3, #2
 8006000:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d00e      	beq.n	8006028 <osThreadNew+0xa8>
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	68db      	ldr	r3, [r3, #12]
 800600e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006010:	d90a      	bls.n	8006028 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006016:	2b00      	cmp	r3, #0
 8006018:	d006      	beq.n	8006028 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	695b      	ldr	r3, [r3, #20]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d002      	beq.n	8006028 <osThreadNew+0xa8>
        mem = 1;
 8006022:	2301      	movs	r3, #1
 8006024:	61bb      	str	r3, [r7, #24]
 8006026:	e010      	b.n	800604a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	2b00      	cmp	r3, #0
 800602e:	d10c      	bne.n	800604a <osThreadNew+0xca>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d108      	bne.n	800604a <osThreadNew+0xca>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	691b      	ldr	r3, [r3, #16]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d104      	bne.n	800604a <osThreadNew+0xca>
          mem = 0;
 8006040:	2300      	movs	r3, #0
 8006042:	61bb      	str	r3, [r7, #24]
 8006044:	e001      	b.n	800604a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006046:	2300      	movs	r3, #0
 8006048:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800604a:	69bb      	ldr	r3, [r7, #24]
 800604c:	2b01      	cmp	r3, #1
 800604e:	d110      	bne.n	8006072 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006058:	9202      	str	r2, [sp, #8]
 800605a:	9301      	str	r3, [sp, #4]
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	6a3a      	ldr	r2, [r7, #32]
 8006064:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 fe44 	bl	8006cf4 <xTaskCreateStatic>
 800606c:	4603      	mov	r3, r0
 800606e:	613b      	str	r3, [r7, #16]
 8006070:	e013      	b.n	800609a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006072:	69bb      	ldr	r3, [r7, #24]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d110      	bne.n	800609a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006078:	6a3b      	ldr	r3, [r7, #32]
 800607a:	b29a      	uxth	r2, r3
 800607c:	f107 0310 	add.w	r3, r7, #16
 8006080:	9301      	str	r3, [sp, #4]
 8006082:	69fb      	ldr	r3, [r7, #28]
 8006084:	9300      	str	r3, [sp, #0]
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800608a:	68f8      	ldr	r0, [r7, #12]
 800608c:	f000 fe92 	bl	8006db4 <xTaskCreate>
 8006090:	4603      	mov	r3, r0
 8006092:	2b01      	cmp	r3, #1
 8006094:	d001      	beq.n	800609a <osThreadNew+0x11a>
            hTask = NULL;
 8006096:	2300      	movs	r3, #0
 8006098:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800609a:	693b      	ldr	r3, [r7, #16]
}
 800609c:	4618      	mov	r0, r3
 800609e:	3728      	adds	r7, #40	@ 0x28
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bd80      	pop	{r7, pc}

080060a4 <osThreadSetPriority>:
  }

  return (sz);
}

osStatus_t osThreadSetPriority (osThreadId_t thread_id, osPriority_t priority) {
 80060a4:	b580      	push	{r7, lr}
 80060a6:	b086      	sub	sp, #24
 80060a8:	af00      	add	r7, sp, #0
 80060aa:	6078      	str	r0, [r7, #4]
 80060ac:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060b2:	f3ef 8305 	mrs	r3, IPSR
 80060b6:	60fb      	str	r3, [r7, #12]
  return(result);
 80060b8:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d003      	beq.n	80060c6 <osThreadSetPriority+0x22>
    stat = osErrorISR;
 80060be:	f06f 0305 	mvn.w	r3, #5
 80060c2:	617b      	str	r3, [r7, #20]
 80060c4:	e013      	b.n	80060ee <osThreadSetPriority+0x4a>
  }
  else if ((hTask == NULL) || (priority < osPriorityIdle) || (priority > osPriorityISR)) {
 80060c6:	693b      	ldr	r3, [r7, #16]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d005      	beq.n	80060d8 <osThreadSetPriority+0x34>
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	dd02      	ble.n	80060d8 <osThreadSetPriority+0x34>
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b38      	cmp	r3, #56	@ 0x38
 80060d6:	dd03      	ble.n	80060e0 <osThreadSetPriority+0x3c>
    stat = osErrorParameter;
 80060d8:	f06f 0303 	mvn.w	r3, #3
 80060dc:	617b      	str	r3, [r7, #20]
 80060de:	e006      	b.n	80060ee <osThreadSetPriority+0x4a>
  }
  else {
    stat = osOK;
 80060e0:	2300      	movs	r3, #0
 80060e2:	617b      	str	r3, [r7, #20]
    vTaskPrioritySet (hTask, (UBaseType_t)priority);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	4619      	mov	r1, r3
 80060e8:	6938      	ldr	r0, [r7, #16]
 80060ea:	f000 fff7 	bl	80070dc <vTaskPrioritySet>
  }

  return (stat);
 80060ee:	697b      	ldr	r3, [r7, #20]
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3718      	adds	r7, #24
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006100:	f3ef 8305 	mrs	r3, IPSR
 8006104:	60bb      	str	r3, [r7, #8]
  return(result);
 8006106:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006108:	2b00      	cmp	r3, #0
 800610a:	d003      	beq.n	8006114 <osDelay+0x1c>
    stat = osErrorISR;
 800610c:	f06f 0305 	mvn.w	r3, #5
 8006110:	60fb      	str	r3, [r7, #12]
 8006112:	e007      	b.n	8006124 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006114:	2300      	movs	r3, #0
 8006116:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d002      	beq.n	8006124 <osDelay+0x2c>
      vTaskDelay(ticks);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 ffa6 	bl	8007070 <vTaskDelay>
    }
  }

  return (stat);
 8006124:	68fb      	ldr	r3, [r7, #12]
}
 8006126:	4618      	mov	r0, r3
 8006128:	3710      	adds	r7, #16
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
	...

08006130 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8006130:	b480      	push	{r7}
 8006132:	b085      	sub	sp, #20
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	4a07      	ldr	r2, [pc, #28]	@ (800615c <vApplicationGetIdleTaskMemory+0x2c>)
 8006140:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8006142:	68bb      	ldr	r3, [r7, #8]
 8006144:	4a06      	ldr	r2, [pc, #24]	@ (8006160 <vApplicationGetIdleTaskMemory+0x30>)
 8006146:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2280      	movs	r2, #128	@ 0x80
 800614c:	601a      	str	r2, [r3, #0]
}
 800614e:	bf00      	nop
 8006150:	3714      	adds	r7, #20
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	2000823c 	.word	0x2000823c
 8006160:	200082e4 	.word	0x200082e4

08006164 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006164:	b480      	push	{r7}
 8006166:	b085      	sub	sp, #20
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4a07      	ldr	r2, [pc, #28]	@ (8006190 <vApplicationGetTimerTaskMemory+0x2c>)
 8006174:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	4a06      	ldr	r2, [pc, #24]	@ (8006194 <vApplicationGetTimerTaskMemory+0x30>)
 800617a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006182:	601a      	str	r2, [r3, #0]
}
 8006184:	bf00      	nop
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618e:	4770      	bx	lr
 8006190:	200084e4 	.word	0x200084e4
 8006194:	2000858c 	.word	0x2000858c

08006198 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006198:	b480      	push	{r7}
 800619a:	b083      	sub	sp, #12
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f103 0208 	add.w	r2, r3, #8
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f04f 32ff 	mov.w	r2, #4294967295
 80061b0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f103 0208 	add.w	r2, r3, #8
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f103 0208 	add.w	r2, r3, #8
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80061cc:	bf00      	nop
 80061ce:	370c      	adds	r7, #12
 80061d0:	46bd      	mov	sp, r7
 80061d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d6:	4770      	bx	lr

080061d8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80061f2:	b480      	push	{r7}
 80061f4:	b085      	sub	sp, #20
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
 80061fa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006202:	683b      	ldr	r3, [r7, #0]
 8006204:	68fa      	ldr	r2, [r7, #12]
 8006206:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	689a      	ldr	r2, [r3, #8]
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	683a      	ldr	r2, [r7, #0]
 8006216:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	683a      	ldr	r2, [r7, #0]
 800621c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	1c5a      	adds	r2, r3, #1
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	601a      	str	r2, [r3, #0]
}
 800622e:	bf00      	nop
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006238:	4770      	bx	lr

0800623a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800623a:	b480      	push	{r7}
 800623c:	b085      	sub	sp, #20
 800623e:	af00      	add	r7, sp, #0
 8006240:	6078      	str	r0, [r7, #4]
 8006242:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006250:	d103      	bne.n	800625a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	691b      	ldr	r3, [r3, #16]
 8006256:	60fb      	str	r3, [r7, #12]
 8006258:	e00c      	b.n	8006274 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	3308      	adds	r3, #8
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	e002      	b.n	8006268 <vListInsert+0x2e>
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68ba      	ldr	r2, [r7, #8]
 8006270:	429a      	cmp	r2, r3
 8006272:	d2f6      	bcs.n	8006262 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	685a      	ldr	r2, [r3, #4]
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	685b      	ldr	r3, [r3, #4]
 8006280:	683a      	ldr	r2, [r7, #0]
 8006282:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	68fa      	ldr	r2, [r7, #12]
 8006288:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	683a      	ldr	r2, [r7, #0]
 800628e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	1c5a      	adds	r2, r3, #1
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	601a      	str	r2, [r3, #0]
}
 80062a0:	bf00      	nop
 80062a2:	3714      	adds	r7, #20
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr

080062ac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	685b      	ldr	r3, [r3, #4]
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	6892      	ldr	r2, [r2, #8]
 80062c2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	6852      	ldr	r2, [r2, #4]
 80062cc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	687a      	ldr	r2, [r7, #4]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d103      	bne.n	80062e0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	689a      	ldr	r2, [r3, #8]
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	1e5a      	subs	r2, r3, #1
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3714      	adds	r7, #20
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d10b      	bne.n	800632c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006318:	f383 8811 	msr	BASEPRI, r3
 800631c:	f3bf 8f6f 	isb	sy
 8006320:	f3bf 8f4f 	dsb	sy
 8006324:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006326:	bf00      	nop
 8006328:	bf00      	nop
 800632a:	e7fd      	b.n	8006328 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800632c:	f002 f944 	bl	80085b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	681a      	ldr	r2, [r3, #0]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006338:	68f9      	ldr	r1, [r7, #12]
 800633a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800633c:	fb01 f303 	mul.w	r3, r1, r3
 8006340:	441a      	add	r2, r3
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2200      	movs	r2, #0
 800634a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681a      	ldr	r2, [r3, #0]
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800635c:	3b01      	subs	r3, #1
 800635e:	68f9      	ldr	r1, [r7, #12]
 8006360:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8006362:	fb01 f303 	mul.w	r3, r1, r3
 8006366:	441a      	add	r2, r3
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	22ff      	movs	r2, #255	@ 0xff
 8006370:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	22ff      	movs	r2, #255	@ 0xff
 8006378:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d114      	bne.n	80063ac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	691b      	ldr	r3, [r3, #16]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d01a      	beq.n	80063c0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	3310      	adds	r3, #16
 800638e:	4618      	mov	r0, r3
 8006390:	f001 f9e0 	bl	8007754 <xTaskRemoveFromEventList>
 8006394:	4603      	mov	r3, r0
 8006396:	2b00      	cmp	r3, #0
 8006398:	d012      	beq.n	80063c0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800639a:	4b0d      	ldr	r3, [pc, #52]	@ (80063d0 <xQueueGenericReset+0xd0>)
 800639c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	f3bf 8f6f 	isb	sy
 80063aa:	e009      	b.n	80063c0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	3310      	adds	r3, #16
 80063b0:	4618      	mov	r0, r3
 80063b2:	f7ff fef1 	bl	8006198 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	3324      	adds	r3, #36	@ 0x24
 80063ba:	4618      	mov	r0, r3
 80063bc:	f7ff feec 	bl	8006198 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80063c0:	f002 f92c 	bl	800861c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80063c4:	2301      	movs	r3, #1
}
 80063c6:	4618      	mov	r0, r3
 80063c8:	3710      	adds	r7, #16
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bd80      	pop	{r7, pc}
 80063ce:	bf00      	nop
 80063d0:	e000ed04 	.word	0xe000ed04

080063d4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b08e      	sub	sp, #56	@ 0x38
 80063d8:	af02      	add	r7, sp, #8
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
 80063e0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d10b      	bne.n	8006400 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80063e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063ec:	f383 8811 	msr	BASEPRI, r3
 80063f0:	f3bf 8f6f 	isb	sy
 80063f4:	f3bf 8f4f 	dsb	sy
 80063f8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80063fa:	bf00      	nop
 80063fc:	bf00      	nop
 80063fe:	e7fd      	b.n	80063fc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d10b      	bne.n	800641e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8006406:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800640a:	f383 8811 	msr	BASEPRI, r3
 800640e:	f3bf 8f6f 	isb	sy
 8006412:	f3bf 8f4f 	dsb	sy
 8006416:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006418:	bf00      	nop
 800641a:	bf00      	nop
 800641c:	e7fd      	b.n	800641a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d002      	beq.n	800642a <xQueueGenericCreateStatic+0x56>
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d001      	beq.n	800642e <xQueueGenericCreateStatic+0x5a>
 800642a:	2301      	movs	r3, #1
 800642c:	e000      	b.n	8006430 <xQueueGenericCreateStatic+0x5c>
 800642e:	2300      	movs	r3, #0
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10b      	bne.n	800644c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8006434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	623b      	str	r3, [r7, #32]
}
 8006446:	bf00      	nop
 8006448:	bf00      	nop
 800644a:	e7fd      	b.n	8006448 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d102      	bne.n	8006458 <xQueueGenericCreateStatic+0x84>
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <xQueueGenericCreateStatic+0x88>
 8006458:	2301      	movs	r3, #1
 800645a:	e000      	b.n	800645e <xQueueGenericCreateStatic+0x8a>
 800645c:	2300      	movs	r3, #0
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10b      	bne.n	800647a <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8006462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006466:	f383 8811 	msr	BASEPRI, r3
 800646a:	f3bf 8f6f 	isb	sy
 800646e:	f3bf 8f4f 	dsb	sy
 8006472:	61fb      	str	r3, [r7, #28]
}
 8006474:	bf00      	nop
 8006476:	bf00      	nop
 8006478:	e7fd      	b.n	8006476 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800647a:	2350      	movs	r3, #80	@ 0x50
 800647c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800647e:	697b      	ldr	r3, [r7, #20]
 8006480:	2b50      	cmp	r3, #80	@ 0x50
 8006482:	d00b      	beq.n	800649c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006488:	f383 8811 	msr	BASEPRI, r3
 800648c:	f3bf 8f6f 	isb	sy
 8006490:	f3bf 8f4f 	dsb	sy
 8006494:	61bb      	str	r3, [r7, #24]
}
 8006496:	bf00      	nop
 8006498:	bf00      	nop
 800649a:	e7fd      	b.n	8006498 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800649c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80064a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d00d      	beq.n	80064c4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80064a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80064b0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80064b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064b6:	9300      	str	r3, [sp, #0]
 80064b8:	4613      	mov	r3, r2
 80064ba:	687a      	ldr	r2, [r7, #4]
 80064bc:	68b9      	ldr	r1, [r7, #8]
 80064be:	68f8      	ldr	r0, [r7, #12]
 80064c0:	f000 f805 	bl	80064ce <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80064c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80064c6:	4618      	mov	r0, r3
 80064c8:	3730      	adds	r7, #48	@ 0x30
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}

080064ce <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80064ce:	b580      	push	{r7, lr}
 80064d0:	b084      	sub	sp, #16
 80064d2:	af00      	add	r7, sp, #0
 80064d4:	60f8      	str	r0, [r7, #12]
 80064d6:	60b9      	str	r1, [r7, #8]
 80064d8:	607a      	str	r2, [r7, #4]
 80064da:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d103      	bne.n	80064ea <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	69ba      	ldr	r2, [r7, #24]
 80064e6:	601a      	str	r2, [r3, #0]
 80064e8:	e002      	b.n	80064f0 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	687a      	ldr	r2, [r7, #4]
 80064ee:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80064f6:	69bb      	ldr	r3, [r7, #24]
 80064f8:	68ba      	ldr	r2, [r7, #8]
 80064fa:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80064fc:	2101      	movs	r1, #1
 80064fe:	69b8      	ldr	r0, [r7, #24]
 8006500:	f7ff fefe 	bl	8006300 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006504:	69bb      	ldr	r3, [r7, #24]
 8006506:	78fa      	ldrb	r2, [r7, #3]
 8006508:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800650c:	bf00      	nop
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}

08006514 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006514:	b580      	push	{r7, lr}
 8006516:	b08e      	sub	sp, #56	@ 0x38
 8006518:	af00      	add	r7, sp, #0
 800651a:	60f8      	str	r0, [r7, #12]
 800651c:	60b9      	str	r1, [r7, #8]
 800651e:	607a      	str	r2, [r7, #4]
 8006520:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006522:	2300      	movs	r3, #0
 8006524:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800652a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800652c:	2b00      	cmp	r3, #0
 800652e:	d10b      	bne.n	8006548 <xQueueGenericSend+0x34>
	__asm volatile
 8006530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006534:	f383 8811 	msr	BASEPRI, r3
 8006538:	f3bf 8f6f 	isb	sy
 800653c:	f3bf 8f4f 	dsb	sy
 8006540:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006542:	bf00      	nop
 8006544:	bf00      	nop
 8006546:	e7fd      	b.n	8006544 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d103      	bne.n	8006556 <xQueueGenericSend+0x42>
 800654e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006552:	2b00      	cmp	r3, #0
 8006554:	d101      	bne.n	800655a <xQueueGenericSend+0x46>
 8006556:	2301      	movs	r3, #1
 8006558:	e000      	b.n	800655c <xQueueGenericSend+0x48>
 800655a:	2300      	movs	r3, #0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10b      	bne.n	8006578 <xQueueGenericSend+0x64>
	__asm volatile
 8006560:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006564:	f383 8811 	msr	BASEPRI, r3
 8006568:	f3bf 8f6f 	isb	sy
 800656c:	f3bf 8f4f 	dsb	sy
 8006570:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006572:	bf00      	nop
 8006574:	bf00      	nop
 8006576:	e7fd      	b.n	8006574 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	2b02      	cmp	r3, #2
 800657c:	d103      	bne.n	8006586 <xQueueGenericSend+0x72>
 800657e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006580:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <xQueueGenericSend+0x76>
 8006586:	2301      	movs	r3, #1
 8006588:	e000      	b.n	800658c <xQueueGenericSend+0x78>
 800658a:	2300      	movs	r3, #0
 800658c:	2b00      	cmp	r3, #0
 800658e:	d10b      	bne.n	80065a8 <xQueueGenericSend+0x94>
	__asm volatile
 8006590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006594:	f383 8811 	msr	BASEPRI, r3
 8006598:	f3bf 8f6f 	isb	sy
 800659c:	f3bf 8f4f 	dsb	sy
 80065a0:	623b      	str	r3, [r7, #32]
}
 80065a2:	bf00      	nop
 80065a4:	bf00      	nop
 80065a6:	e7fd      	b.n	80065a4 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80065a8:	f001 fa9a 	bl	8007ae0 <xTaskGetSchedulerState>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d102      	bne.n	80065b8 <xQueueGenericSend+0xa4>
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d101      	bne.n	80065bc <xQueueGenericSend+0xa8>
 80065b8:	2301      	movs	r3, #1
 80065ba:	e000      	b.n	80065be <xQueueGenericSend+0xaa>
 80065bc:	2300      	movs	r3, #0
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d10b      	bne.n	80065da <xQueueGenericSend+0xc6>
	__asm volatile
 80065c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c6:	f383 8811 	msr	BASEPRI, r3
 80065ca:	f3bf 8f6f 	isb	sy
 80065ce:	f3bf 8f4f 	dsb	sy
 80065d2:	61fb      	str	r3, [r7, #28]
}
 80065d4:	bf00      	nop
 80065d6:	bf00      	nop
 80065d8:	e7fd      	b.n	80065d6 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065da:	f001 ffed 	bl	80085b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e6:	429a      	cmp	r2, r3
 80065e8:	d302      	bcc.n	80065f0 <xQueueGenericSend+0xdc>
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	2b02      	cmp	r3, #2
 80065ee:	d129      	bne.n	8006644 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065f0:	683a      	ldr	r2, [r7, #0]
 80065f2:	68b9      	ldr	r1, [r7, #8]
 80065f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065f6:	f000 fa0f 	bl	8006a18 <prvCopyDataToQueue>
 80065fa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006600:	2b00      	cmp	r3, #0
 8006602:	d010      	beq.n	8006626 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006604:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006606:	3324      	adds	r3, #36	@ 0x24
 8006608:	4618      	mov	r0, r3
 800660a:	f001 f8a3 	bl	8007754 <xTaskRemoveFromEventList>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d013      	beq.n	800663c <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006614:	4b3f      	ldr	r3, [pc, #252]	@ (8006714 <xQueueGenericSend+0x200>)
 8006616:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800661a:	601a      	str	r2, [r3, #0]
 800661c:	f3bf 8f4f 	dsb	sy
 8006620:	f3bf 8f6f 	isb	sy
 8006624:	e00a      	b.n	800663c <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006626:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006628:	2b00      	cmp	r3, #0
 800662a:	d007      	beq.n	800663c <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800662c:	4b39      	ldr	r3, [pc, #228]	@ (8006714 <xQueueGenericSend+0x200>)
 800662e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006632:	601a      	str	r2, [r3, #0]
 8006634:	f3bf 8f4f 	dsb	sy
 8006638:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800663c:	f001 ffee 	bl	800861c <vPortExitCritical>
				return pdPASS;
 8006640:	2301      	movs	r3, #1
 8006642:	e063      	b.n	800670c <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2b00      	cmp	r3, #0
 8006648:	d103      	bne.n	8006652 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800664a:	f001 ffe7 	bl	800861c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800664e:	2300      	movs	r3, #0
 8006650:	e05c      	b.n	800670c <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006654:	2b00      	cmp	r3, #0
 8006656:	d106      	bne.n	8006666 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006658:	f107 0314 	add.w	r3, r7, #20
 800665c:	4618      	mov	r0, r3
 800665e:	f001 f8dd 	bl	800781c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006662:	2301      	movs	r3, #1
 8006664:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006666:	f001 ffd9 	bl	800861c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800666a:	f000 fe45 	bl	80072f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800666e:	f001 ffa3 	bl	80085b8 <vPortEnterCritical>
 8006672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006674:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006678:	b25b      	sxtb	r3, r3
 800667a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667e:	d103      	bne.n	8006688 <xQueueGenericSend+0x174>
 8006680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006682:	2200      	movs	r2, #0
 8006684:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800668a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800668e:	b25b      	sxtb	r3, r3
 8006690:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006694:	d103      	bne.n	800669e <xQueueGenericSend+0x18a>
 8006696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800669e:	f001 ffbd 	bl	800861c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80066a2:	1d3a      	adds	r2, r7, #4
 80066a4:	f107 0314 	add.w	r3, r7, #20
 80066a8:	4611      	mov	r1, r2
 80066aa:	4618      	mov	r0, r3
 80066ac:	f001 f8cc 	bl	8007848 <xTaskCheckForTimeOut>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d124      	bne.n	8006700 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066b6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066b8:	f000 faa6 	bl	8006c08 <prvIsQueueFull>
 80066bc:	4603      	mov	r3, r0
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d018      	beq.n	80066f4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066c4:	3310      	adds	r3, #16
 80066c6:	687a      	ldr	r2, [r7, #4]
 80066c8:	4611      	mov	r1, r2
 80066ca:	4618      	mov	r0, r3
 80066cc:	f000 fff0 	bl	80076b0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066d0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066d2:	f000 fa31 	bl	8006b38 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066d6:	f000 fe1d 	bl	8007314 <xTaskResumeAll>
 80066da:	4603      	mov	r3, r0
 80066dc:	2b00      	cmp	r3, #0
 80066de:	f47f af7c 	bne.w	80065da <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80066e2:	4b0c      	ldr	r3, [pc, #48]	@ (8006714 <xQueueGenericSend+0x200>)
 80066e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066e8:	601a      	str	r2, [r3, #0]
 80066ea:	f3bf 8f4f 	dsb	sy
 80066ee:	f3bf 8f6f 	isb	sy
 80066f2:	e772      	b.n	80065da <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066f6:	f000 fa1f 	bl	8006b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066fa:	f000 fe0b 	bl	8007314 <xTaskResumeAll>
 80066fe:	e76c      	b.n	80065da <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006700:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006702:	f000 fa19 	bl	8006b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006706:	f000 fe05 	bl	8007314 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800670a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800670c:	4618      	mov	r0, r3
 800670e:	3738      	adds	r7, #56	@ 0x38
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}
 8006714:	e000ed04 	.word	0xe000ed04

08006718 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b090      	sub	sp, #64	@ 0x40
 800671c:	af00      	add	r7, sp, #0
 800671e:	60f8      	str	r0, [r7, #12]
 8006720:	60b9      	str	r1, [r7, #8]
 8006722:	607a      	str	r2, [r7, #4]
 8006724:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800672a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800672c:	2b00      	cmp	r3, #0
 800672e:	d10b      	bne.n	8006748 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006734:	f383 8811 	msr	BASEPRI, r3
 8006738:	f3bf 8f6f 	isb	sy
 800673c:	f3bf 8f4f 	dsb	sy
 8006740:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006742:	bf00      	nop
 8006744:	bf00      	nop
 8006746:	e7fd      	b.n	8006744 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	2b00      	cmp	r3, #0
 800674c:	d103      	bne.n	8006756 <xQueueGenericSendFromISR+0x3e>
 800674e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006752:	2b00      	cmp	r3, #0
 8006754:	d101      	bne.n	800675a <xQueueGenericSendFromISR+0x42>
 8006756:	2301      	movs	r3, #1
 8006758:	e000      	b.n	800675c <xQueueGenericSendFromISR+0x44>
 800675a:	2300      	movs	r3, #0
 800675c:	2b00      	cmp	r3, #0
 800675e:	d10b      	bne.n	8006778 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006764:	f383 8811 	msr	BASEPRI, r3
 8006768:	f3bf 8f6f 	isb	sy
 800676c:	f3bf 8f4f 	dsb	sy
 8006770:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006772:	bf00      	nop
 8006774:	bf00      	nop
 8006776:	e7fd      	b.n	8006774 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	2b02      	cmp	r3, #2
 800677c:	d103      	bne.n	8006786 <xQueueGenericSendFromISR+0x6e>
 800677e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006782:	2b01      	cmp	r3, #1
 8006784:	d101      	bne.n	800678a <xQueueGenericSendFromISR+0x72>
 8006786:	2301      	movs	r3, #1
 8006788:	e000      	b.n	800678c <xQueueGenericSendFromISR+0x74>
 800678a:	2300      	movs	r3, #0
 800678c:	2b00      	cmp	r3, #0
 800678e:	d10b      	bne.n	80067a8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006794:	f383 8811 	msr	BASEPRI, r3
 8006798:	f3bf 8f6f 	isb	sy
 800679c:	f3bf 8f4f 	dsb	sy
 80067a0:	623b      	str	r3, [r7, #32]
}
 80067a2:	bf00      	nop
 80067a4:	bf00      	nop
 80067a6:	e7fd      	b.n	80067a4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80067a8:	f001 ffe6 	bl	8008778 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80067ac:	f3ef 8211 	mrs	r2, BASEPRI
 80067b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b4:	f383 8811 	msr	BASEPRI, r3
 80067b8:	f3bf 8f6f 	isb	sy
 80067bc:	f3bf 8f4f 	dsb	sy
 80067c0:	61fa      	str	r2, [r7, #28]
 80067c2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067c4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067c6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067d0:	429a      	cmp	r2, r3
 80067d2:	d302      	bcc.n	80067da <xQueueGenericSendFromISR+0xc2>
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	2b02      	cmp	r3, #2
 80067d8:	d12f      	bne.n	800683a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067dc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067ea:	683a      	ldr	r2, [r7, #0]
 80067ec:	68b9      	ldr	r1, [r7, #8]
 80067ee:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067f0:	f000 f912 	bl	8006a18 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067f4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80067f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067fc:	d112      	bne.n	8006824 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006800:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006802:	2b00      	cmp	r3, #0
 8006804:	d016      	beq.n	8006834 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006808:	3324      	adds	r3, #36	@ 0x24
 800680a:	4618      	mov	r0, r3
 800680c:	f000 ffa2 	bl	8007754 <xTaskRemoveFromEventList>
 8006810:	4603      	mov	r3, r0
 8006812:	2b00      	cmp	r3, #0
 8006814:	d00e      	beq.n	8006834 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2b00      	cmp	r3, #0
 800681a:	d00b      	beq.n	8006834 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2201      	movs	r2, #1
 8006820:	601a      	str	r2, [r3, #0]
 8006822:	e007      	b.n	8006834 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006824:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006828:	3301      	adds	r3, #1
 800682a:	b2db      	uxtb	r3, r3
 800682c:	b25a      	sxtb	r2, r3
 800682e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006834:	2301      	movs	r3, #1
 8006836:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006838:	e001      	b.n	800683e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800683a:	2300      	movs	r3, #0
 800683c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800683e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006840:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006848:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800684a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800684c:	4618      	mov	r0, r3
 800684e:	3740      	adds	r7, #64	@ 0x40
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b08c      	sub	sp, #48	@ 0x30
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006860:	2300      	movs	r3, #0
 8006862:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800686a:	2b00      	cmp	r3, #0
 800686c:	d10b      	bne.n	8006886 <xQueueReceive+0x32>
	__asm volatile
 800686e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006872:	f383 8811 	msr	BASEPRI, r3
 8006876:	f3bf 8f6f 	isb	sy
 800687a:	f3bf 8f4f 	dsb	sy
 800687e:	623b      	str	r3, [r7, #32]
}
 8006880:	bf00      	nop
 8006882:	bf00      	nop
 8006884:	e7fd      	b.n	8006882 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d103      	bne.n	8006894 <xQueueReceive+0x40>
 800688c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <xQueueReceive+0x44>
 8006894:	2301      	movs	r3, #1
 8006896:	e000      	b.n	800689a <xQueueReceive+0x46>
 8006898:	2300      	movs	r3, #0
 800689a:	2b00      	cmp	r3, #0
 800689c:	d10b      	bne.n	80068b6 <xQueueReceive+0x62>
	__asm volatile
 800689e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a2:	f383 8811 	msr	BASEPRI, r3
 80068a6:	f3bf 8f6f 	isb	sy
 80068aa:	f3bf 8f4f 	dsb	sy
 80068ae:	61fb      	str	r3, [r7, #28]
}
 80068b0:	bf00      	nop
 80068b2:	bf00      	nop
 80068b4:	e7fd      	b.n	80068b2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80068b6:	f001 f913 	bl	8007ae0 <xTaskGetSchedulerState>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d102      	bne.n	80068c6 <xQueueReceive+0x72>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d101      	bne.n	80068ca <xQueueReceive+0x76>
 80068c6:	2301      	movs	r3, #1
 80068c8:	e000      	b.n	80068cc <xQueueReceive+0x78>
 80068ca:	2300      	movs	r3, #0
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d10b      	bne.n	80068e8 <xQueueReceive+0x94>
	__asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	61bb      	str	r3, [r7, #24]
}
 80068e2:	bf00      	nop
 80068e4:	bf00      	nop
 80068e6:	e7fd      	b.n	80068e4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80068e8:	f001 fe66 	bl	80085b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068f0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80068f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d01f      	beq.n	8006938 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80068f8:	68b9      	ldr	r1, [r7, #8]
 80068fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068fc:	f000 f8f6 	bl	8006aec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	1e5a      	subs	r2, r3, #1
 8006904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006906:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006908:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800690a:	691b      	ldr	r3, [r3, #16]
 800690c:	2b00      	cmp	r3, #0
 800690e:	d00f      	beq.n	8006930 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006912:	3310      	adds	r3, #16
 8006914:	4618      	mov	r0, r3
 8006916:	f000 ff1d 	bl	8007754 <xTaskRemoveFromEventList>
 800691a:	4603      	mov	r3, r0
 800691c:	2b00      	cmp	r3, #0
 800691e:	d007      	beq.n	8006930 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006920:	4b3c      	ldr	r3, [pc, #240]	@ (8006a14 <xQueueReceive+0x1c0>)
 8006922:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006926:	601a      	str	r2, [r3, #0]
 8006928:	f3bf 8f4f 	dsb	sy
 800692c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006930:	f001 fe74 	bl	800861c <vPortExitCritical>
				return pdPASS;
 8006934:	2301      	movs	r3, #1
 8006936:	e069      	b.n	8006a0c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d103      	bne.n	8006946 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800693e:	f001 fe6d 	bl	800861c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006942:	2300      	movs	r3, #0
 8006944:	e062      	b.n	8006a0c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006948:	2b00      	cmp	r3, #0
 800694a:	d106      	bne.n	800695a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800694c:	f107 0310 	add.w	r3, r7, #16
 8006950:	4618      	mov	r0, r3
 8006952:	f000 ff63 	bl	800781c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006956:	2301      	movs	r3, #1
 8006958:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800695a:	f001 fe5f 	bl	800861c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800695e:	f000 fccb 	bl	80072f8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006962:	f001 fe29 	bl	80085b8 <vPortEnterCritical>
 8006966:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006968:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800696c:	b25b      	sxtb	r3, r3
 800696e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006972:	d103      	bne.n	800697c <xQueueReceive+0x128>
 8006974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006976:	2200      	movs	r2, #0
 8006978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800697c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006982:	b25b      	sxtb	r3, r3
 8006984:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006988:	d103      	bne.n	8006992 <xQueueReceive+0x13e>
 800698a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800698c:	2200      	movs	r2, #0
 800698e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006992:	f001 fe43 	bl	800861c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006996:	1d3a      	adds	r2, r7, #4
 8006998:	f107 0310 	add.w	r3, r7, #16
 800699c:	4611      	mov	r1, r2
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 ff52 	bl	8007848 <xTaskCheckForTimeOut>
 80069a4:	4603      	mov	r3, r0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d123      	bne.n	80069f2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069ac:	f000 f916 	bl	8006bdc <prvIsQueueEmpty>
 80069b0:	4603      	mov	r3, r0
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d017      	beq.n	80069e6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80069b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b8:	3324      	adds	r3, #36	@ 0x24
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	4611      	mov	r1, r2
 80069be:	4618      	mov	r0, r3
 80069c0:	f000 fe76 	bl	80076b0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80069c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069c6:	f000 f8b7 	bl	8006b38 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80069ca:	f000 fca3 	bl	8007314 <xTaskResumeAll>
 80069ce:	4603      	mov	r3, r0
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d189      	bne.n	80068e8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80069d4:	4b0f      	ldr	r3, [pc, #60]	@ (8006a14 <xQueueReceive+0x1c0>)
 80069d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069da:	601a      	str	r2, [r3, #0]
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	f3bf 8f6f 	isb	sy
 80069e4:	e780      	b.n	80068e8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80069e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069e8:	f000 f8a6 	bl	8006b38 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80069ec:	f000 fc92 	bl	8007314 <xTaskResumeAll>
 80069f0:	e77a      	b.n	80068e8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80069f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069f4:	f000 f8a0 	bl	8006b38 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80069f8:	f000 fc8c 	bl	8007314 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80069fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80069fe:	f000 f8ed 	bl	8006bdc <prvIsQueueEmpty>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	f43f af6f 	beq.w	80068e8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006a0a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3730      	adds	r7, #48	@ 0x30
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}
 8006a14:	e000ed04 	.word	0xe000ed04

08006a18 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	60f8      	str	r0, [r7, #12]
 8006a20:	60b9      	str	r1, [r7, #8]
 8006a22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006a24:	2300      	movs	r3, #0
 8006a26:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a2c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10d      	bne.n	8006a52 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d14d      	bne.n	8006ada <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	689b      	ldr	r3, [r3, #8]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f001 f86a 	bl	8007b1c <xTaskPriorityDisinherit>
 8006a48:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	609a      	str	r2, [r3, #8]
 8006a50:	e043      	b.n	8006ada <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d119      	bne.n	8006a8c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	6858      	ldr	r0, [r3, #4]
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a60:	461a      	mov	r2, r3
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	f002 f944 	bl	8008cf0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	685a      	ldr	r2, [r3, #4]
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	441a      	add	r2, r3
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	685a      	ldr	r2, [r3, #4]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	689b      	ldr	r3, [r3, #8]
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d32b      	bcc.n	8006ada <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	605a      	str	r2, [r3, #4]
 8006a8a:	e026      	b.n	8006ada <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	68d8      	ldr	r0, [r3, #12]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a94:	461a      	mov	r2, r3
 8006a96:	68b9      	ldr	r1, [r7, #8]
 8006a98:	f002 f92a 	bl	8008cf0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	68da      	ldr	r2, [r3, #12]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aa4:	425b      	negs	r3, r3
 8006aa6:	441a      	add	r2, r3
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	68da      	ldr	r2, [r3, #12]
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d207      	bcs.n	8006ac8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	689a      	ldr	r2, [r3, #8]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ac0:	425b      	negs	r3, r3
 8006ac2:	441a      	add	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2b02      	cmp	r3, #2
 8006acc:	d105      	bne.n	8006ada <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d002      	beq.n	8006ada <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	3b01      	subs	r3, #1
 8006ad8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006ada:	693b      	ldr	r3, [r7, #16]
 8006adc:	1c5a      	adds	r2, r3, #1
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006ae2:	697b      	ldr	r3, [r7, #20]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3718      	adds	r7, #24
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}

08006aec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
 8006af4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d018      	beq.n	8006b30 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b06:	441a      	add	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d303      	bcc.n	8006b20 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681a      	ldr	r2, [r3, #0]
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	68d9      	ldr	r1, [r3, #12]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b28:	461a      	mov	r2, r3
 8006b2a:	6838      	ldr	r0, [r7, #0]
 8006b2c:	f002 f8e0 	bl	8008cf0 <memcpy>
	}
}
 8006b30:	bf00      	nop
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}

08006b38 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006b38:	b580      	push	{r7, lr}
 8006b3a:	b084      	sub	sp, #16
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006b40:	f001 fd3a 	bl	80085b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006b4a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b4c:	e011      	b.n	8006b72 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d012      	beq.n	8006b7c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3324      	adds	r3, #36	@ 0x24
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f000 fdfa 	bl	8007754 <xTaskRemoveFromEventList>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8006b66:	f000 fed3 	bl	8007910 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006b6a:	7bfb      	ldrb	r3, [r7, #15]
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	dce9      	bgt.n	8006b4e <prvUnlockQueue+0x16>
 8006b7a:	e000      	b.n	8006b7e <prvUnlockQueue+0x46>
					break;
 8006b7c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	22ff      	movs	r2, #255	@ 0xff
 8006b82:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8006b86:	f001 fd49 	bl	800861c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006b8a:	f001 fd15 	bl	80085b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006b94:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006b96:	e011      	b.n	8006bbc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	691b      	ldr	r3, [r3, #16]
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d012      	beq.n	8006bc6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	3310      	adds	r3, #16
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f000 fdd5 	bl	8007754 <xTaskRemoveFromEventList>
 8006baa:	4603      	mov	r3, r0
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d001      	beq.n	8006bb4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006bb0:	f000 feae 	bl	8007910 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8006bb4:	7bbb      	ldrb	r3, [r7, #14]
 8006bb6:	3b01      	subs	r3, #1
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006bbc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	dce9      	bgt.n	8006b98 <prvUnlockQueue+0x60>
 8006bc4:	e000      	b.n	8006bc8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8006bc6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	22ff      	movs	r2, #255	@ 0xff
 8006bcc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006bd0:	f001 fd24 	bl	800861c <vPortExitCritical>
}
 8006bd4:	bf00      	nop
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b084      	sub	sp, #16
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006be4:	f001 fce8 	bl	80085b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d102      	bne.n	8006bf6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	60fb      	str	r3, [r7, #12]
 8006bf4:	e001      	b.n	8006bfa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006bfa:	f001 fd0f 	bl	800861c <vPortExitCritical>

	return xReturn;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3710      	adds	r7, #16
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b084      	sub	sp, #16
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006c10:	f001 fcd2 	bl	80085b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c1c:	429a      	cmp	r2, r3
 8006c1e:	d102      	bne.n	8006c26 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006c20:	2301      	movs	r3, #1
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	e001      	b.n	8006c2a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006c2a:	f001 fcf7 	bl	800861c <vPortExitCritical>

	return xReturn;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3710      	adds	r7, #16
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bd80      	pop	{r7, pc}

08006c38 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006c38:	b480      	push	{r7}
 8006c3a:	b085      	sub	sp, #20
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	6078      	str	r0, [r7, #4]
 8006c40:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c42:	2300      	movs	r3, #0
 8006c44:	60fb      	str	r3, [r7, #12]
 8006c46:	e014      	b.n	8006c72 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006c48:	4a0f      	ldr	r2, [pc, #60]	@ (8006c88 <vQueueAddToRegistry+0x50>)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d10b      	bne.n	8006c6c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8006c54:	490c      	ldr	r1, [pc, #48]	@ (8006c88 <vQueueAddToRegistry+0x50>)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	683a      	ldr	r2, [r7, #0]
 8006c5a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8006c88 <vQueueAddToRegistry+0x50>)
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	00db      	lsls	r3, r3, #3
 8006c64:	4413      	add	r3, r2
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006c6a:	e006      	b.n	8006c7a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2b07      	cmp	r3, #7
 8006c76:	d9e7      	bls.n	8006c48 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006c78:	bf00      	nop
 8006c7a:	bf00      	nop
 8006c7c:	3714      	adds	r7, #20
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c84:	4770      	bx	lr
 8006c86:	bf00      	nop
 8006c88:	2000898c 	.word	0x2000898c

08006c8c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b086      	sub	sp, #24
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006c9c:	f001 fc8c 	bl	80085b8 <vPortEnterCritical>
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ca6:	b25b      	sxtb	r3, r3
 8006ca8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cac:	d103      	bne.n	8006cb6 <vQueueWaitForMessageRestricted+0x2a>
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006cbc:	b25b      	sxtb	r3, r3
 8006cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cc2:	d103      	bne.n	8006ccc <vQueueWaitForMessageRestricted+0x40>
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006ccc:	f001 fca6 	bl	800861c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d106      	bne.n	8006ce6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	3324      	adds	r3, #36	@ 0x24
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	68b9      	ldr	r1, [r7, #8]
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	f000 fd0b 	bl	80076fc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006ce6:	6978      	ldr	r0, [r7, #20]
 8006ce8:	f7ff ff26 	bl	8006b38 <prvUnlockQueue>
	}
 8006cec:	bf00      	nop
 8006cee:	3718      	adds	r7, #24
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}

08006cf4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b08e      	sub	sp, #56	@ 0x38
 8006cf8:	af04      	add	r7, sp, #16
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	60b9      	str	r1, [r7, #8]
 8006cfe:	607a      	str	r2, [r7, #4]
 8006d00:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d10b      	bne.n	8006d20 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	623b      	str	r3, [r7, #32]
}
 8006d1a:	bf00      	nop
 8006d1c:	bf00      	nop
 8006d1e:	e7fd      	b.n	8006d1c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d10b      	bne.n	8006d3e <xTaskCreateStatic+0x4a>
	__asm volatile
 8006d26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d2a:	f383 8811 	msr	BASEPRI, r3
 8006d2e:	f3bf 8f6f 	isb	sy
 8006d32:	f3bf 8f4f 	dsb	sy
 8006d36:	61fb      	str	r3, [r7, #28]
}
 8006d38:	bf00      	nop
 8006d3a:	bf00      	nop
 8006d3c:	e7fd      	b.n	8006d3a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d3e:	23a8      	movs	r3, #168	@ 0xa8
 8006d40:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d42:	693b      	ldr	r3, [r7, #16]
 8006d44:	2ba8      	cmp	r3, #168	@ 0xa8
 8006d46:	d00b      	beq.n	8006d60 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d4c:	f383 8811 	msr	BASEPRI, r3
 8006d50:	f3bf 8f6f 	isb	sy
 8006d54:	f3bf 8f4f 	dsb	sy
 8006d58:	61bb      	str	r3, [r7, #24]
}
 8006d5a:	bf00      	nop
 8006d5c:	bf00      	nop
 8006d5e:	e7fd      	b.n	8006d5c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006d60:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d01e      	beq.n	8006da6 <xTaskCreateStatic+0xb2>
 8006d68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d01b      	beq.n	8006da6 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d70:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006d76:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d80:	2300      	movs	r3, #0
 8006d82:	9303      	str	r3, [sp, #12]
 8006d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d86:	9302      	str	r3, [sp, #8]
 8006d88:	f107 0314 	add.w	r3, r7, #20
 8006d8c:	9301      	str	r3, [sp, #4]
 8006d8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d90:	9300      	str	r3, [sp, #0]
 8006d92:	683b      	ldr	r3, [r7, #0]
 8006d94:	687a      	ldr	r2, [r7, #4]
 8006d96:	68b9      	ldr	r1, [r7, #8]
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f000 f851 	bl	8006e40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d9e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006da0:	f000 f8f6 	bl	8006f90 <prvAddNewTaskToReadyList>
 8006da4:	e001      	b.n	8006daa <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8006da6:	2300      	movs	r3, #0
 8006da8:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006daa:	697b      	ldr	r3, [r7, #20]
	}
 8006dac:	4618      	mov	r0, r3
 8006dae:	3728      	adds	r7, #40	@ 0x28
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bd80      	pop	{r7, pc}

08006db4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b08c      	sub	sp, #48	@ 0x30
 8006db8:	af04      	add	r7, sp, #16
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	603b      	str	r3, [r7, #0]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006dc4:	88fb      	ldrh	r3, [r7, #6]
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	4618      	mov	r0, r3
 8006dca:	f001 fd17 	bl	80087fc <pvPortMalloc>
 8006dce:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d00e      	beq.n	8006df4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006dd6:	20a8      	movs	r0, #168	@ 0xa8
 8006dd8:	f001 fd10 	bl	80087fc <pvPortMalloc>
 8006ddc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d003      	beq.n	8006dec <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006de4:	69fb      	ldr	r3, [r7, #28]
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	631a      	str	r2, [r3, #48]	@ 0x30
 8006dea:	e005      	b.n	8006df8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006dec:	6978      	ldr	r0, [r7, #20]
 8006dee:	f001 fdd3 	bl	8008998 <vPortFree>
 8006df2:	e001      	b.n	8006df8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006df4:	2300      	movs	r3, #0
 8006df6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d017      	beq.n	8006e2e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	2200      	movs	r2, #0
 8006e02:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006e06:	88fa      	ldrh	r2, [r7, #6]
 8006e08:	2300      	movs	r3, #0
 8006e0a:	9303      	str	r3, [sp, #12]
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	9302      	str	r3, [sp, #8]
 8006e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e12:	9301      	str	r3, [sp, #4]
 8006e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e16:	9300      	str	r3, [sp, #0]
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	68b9      	ldr	r1, [r7, #8]
 8006e1c:	68f8      	ldr	r0, [r7, #12]
 8006e1e:	f000 f80f 	bl	8006e40 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006e22:	69f8      	ldr	r0, [r7, #28]
 8006e24:	f000 f8b4 	bl	8006f90 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	61bb      	str	r3, [r7, #24]
 8006e2c:	e002      	b.n	8006e34 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8006e32:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e34:	69bb      	ldr	r3, [r7, #24]
	}
 8006e36:	4618      	mov	r0, r3
 8006e38:	3720      	adds	r7, #32
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b088      	sub	sp, #32
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	60f8      	str	r0, [r7, #12]
 8006e48:	60b9      	str	r1, [r7, #8]
 8006e4a:	607a      	str	r2, [r7, #4]
 8006e4c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006e4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e50:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	461a      	mov	r2, r3
 8006e58:	21a5      	movs	r1, #165	@ 0xa5
 8006e5a:	f001 febd 	bl	8008bd8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e70:	69bb      	ldr	r3, [r7, #24]
 8006e72:	f023 0307 	bic.w	r3, r3, #7
 8006e76:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e78:	69bb      	ldr	r3, [r7, #24]
 8006e7a:	f003 0307 	and.w	r3, r3, #7
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d00b      	beq.n	8006e9a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8006e82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e86:	f383 8811 	msr	BASEPRI, r3
 8006e8a:	f3bf 8f6f 	isb	sy
 8006e8e:	f3bf 8f4f 	dsb	sy
 8006e92:	617b      	str	r3, [r7, #20]
}
 8006e94:	bf00      	nop
 8006e96:	bf00      	nop
 8006e98:	e7fd      	b.n	8006e96 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d01f      	beq.n	8006ee0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61fb      	str	r3, [r7, #28]
 8006ea4:	e012      	b.n	8006ecc <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	69fb      	ldr	r3, [r7, #28]
 8006eaa:	4413      	add	r3, r2
 8006eac:	7819      	ldrb	r1, [r3, #0]
 8006eae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	3334      	adds	r3, #52	@ 0x34
 8006eb6:	460a      	mov	r2, r1
 8006eb8:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006eba:	68ba      	ldr	r2, [r7, #8]
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	4413      	add	r3, r2
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d006      	beq.n	8006ed4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006ec6:	69fb      	ldr	r3, [r7, #28]
 8006ec8:	3301      	adds	r3, #1
 8006eca:	61fb      	str	r3, [r7, #28]
 8006ecc:	69fb      	ldr	r3, [r7, #28]
 8006ece:	2b0f      	cmp	r3, #15
 8006ed0:	d9e9      	bls.n	8006ea6 <prvInitialiseNewTask+0x66>
 8006ed2:	e000      	b.n	8006ed6 <prvInitialiseNewTask+0x96>
			{
				break;
 8006ed4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006ed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ede:	e003      	b.n	8006ee8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ee8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eea:	2b37      	cmp	r3, #55	@ 0x37
 8006eec:	d901      	bls.n	8006ef2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006eee:	2337      	movs	r3, #55	@ 0x37
 8006ef0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ef4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006ef8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006efa:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006efc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006efe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f00:	2200      	movs	r2, #0
 8006f02:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f06:	3304      	adds	r3, #4
 8006f08:	4618      	mov	r0, r3
 8006f0a:	f7ff f965 	bl	80061d8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f10:	3318      	adds	r3, #24
 8006f12:	4618      	mov	r0, r3
 8006f14:	f7ff f960 	bl	80061d8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f1c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f20:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f26:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f2c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006f2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f30:	2200      	movs	r2, #0
 8006f32:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006f36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f40:	3354      	adds	r3, #84	@ 0x54
 8006f42:	224c      	movs	r2, #76	@ 0x4c
 8006f44:	2100      	movs	r1, #0
 8006f46:	4618      	mov	r0, r3
 8006f48:	f001 fe46 	bl	8008bd8 <memset>
 8006f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f4e:	4a0d      	ldr	r2, [pc, #52]	@ (8006f84 <prvInitialiseNewTask+0x144>)
 8006f50:	659a      	str	r2, [r3, #88]	@ 0x58
 8006f52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f54:	4a0c      	ldr	r2, [pc, #48]	@ (8006f88 <prvInitialiseNewTask+0x148>)
 8006f56:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f5a:	4a0c      	ldr	r2, [pc, #48]	@ (8006f8c <prvInitialiseNewTask+0x14c>)
 8006f5c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	68f9      	ldr	r1, [r7, #12]
 8006f62:	69b8      	ldr	r0, [r7, #24]
 8006f64:	f001 f9f8 	bl	8008358 <pxPortInitialiseStack>
 8006f68:	4602      	mov	r2, r0
 8006f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f6c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d002      	beq.n	8006f7a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006f78:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f7a:	bf00      	nop
 8006f7c:	3720      	adds	r7, #32
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	2000cc20 	.word	0x2000cc20
 8006f88:	2000cc88 	.word	0x2000cc88
 8006f8c:	2000ccf0 	.word	0x2000ccf0

08006f90 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b082      	sub	sp, #8
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f98:	f001 fb0e 	bl	80085b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8007054 <prvAddNewTaskToReadyList+0xc4>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	3301      	adds	r3, #1
 8006fa2:	4a2c      	ldr	r2, [pc, #176]	@ (8007054 <prvAddNewTaskToReadyList+0xc4>)
 8006fa4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8007058 <prvAddNewTaskToReadyList+0xc8>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d109      	bne.n	8006fc2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006fae:	4a2a      	ldr	r2, [pc, #168]	@ (8007058 <prvAddNewTaskToReadyList+0xc8>)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006fb4:	4b27      	ldr	r3, [pc, #156]	@ (8007054 <prvAddNewTaskToReadyList+0xc4>)
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d110      	bne.n	8006fde <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006fbc:	f000 fccc 	bl	8007958 <prvInitialiseTaskLists>
 8006fc0:	e00d      	b.n	8006fde <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006fc2:	4b26      	ldr	r3, [pc, #152]	@ (800705c <prvAddNewTaskToReadyList+0xcc>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d109      	bne.n	8006fde <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006fca:	4b23      	ldr	r3, [pc, #140]	@ (8007058 <prvAddNewTaskToReadyList+0xc8>)
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d802      	bhi.n	8006fde <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8007058 <prvAddNewTaskToReadyList+0xc8>)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006fde:	4b20      	ldr	r3, [pc, #128]	@ (8007060 <prvAddNewTaskToReadyList+0xd0>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	3301      	adds	r3, #1
 8006fe4:	4a1e      	ldr	r2, [pc, #120]	@ (8007060 <prvAddNewTaskToReadyList+0xd0>)
 8006fe6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006fe8:	4b1d      	ldr	r3, [pc, #116]	@ (8007060 <prvAddNewTaskToReadyList+0xd0>)
 8006fea:	681a      	ldr	r2, [r3, #0]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ff4:	4b1b      	ldr	r3, [pc, #108]	@ (8007064 <prvAddNewTaskToReadyList+0xd4>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d903      	bls.n	8007004 <prvAddNewTaskToReadyList+0x74>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	4a18      	ldr	r2, [pc, #96]	@ (8007064 <prvAddNewTaskToReadyList+0xd4>)
 8007002:	6013      	str	r3, [r2, #0]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007008:	4613      	mov	r3, r2
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	4413      	add	r3, r2
 800700e:	009b      	lsls	r3, r3, #2
 8007010:	4a15      	ldr	r2, [pc, #84]	@ (8007068 <prvAddNewTaskToReadyList+0xd8>)
 8007012:	441a      	add	r2, r3
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	3304      	adds	r3, #4
 8007018:	4619      	mov	r1, r3
 800701a:	4610      	mov	r0, r2
 800701c:	f7ff f8e9 	bl	80061f2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007020:	f001 fafc 	bl	800861c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007024:	4b0d      	ldr	r3, [pc, #52]	@ (800705c <prvAddNewTaskToReadyList+0xcc>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00e      	beq.n	800704a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800702c:	4b0a      	ldr	r3, [pc, #40]	@ (8007058 <prvAddNewTaskToReadyList+0xc8>)
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007036:	429a      	cmp	r2, r3
 8007038:	d207      	bcs.n	800704a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800703a:	4b0c      	ldr	r3, [pc, #48]	@ (800706c <prvAddNewTaskToReadyList+0xdc>)
 800703c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007040:	601a      	str	r2, [r3, #0]
 8007042:	f3bf 8f4f 	dsb	sy
 8007046:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800704a:	bf00      	nop
 800704c:	3708      	adds	r7, #8
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
 8007052:	bf00      	nop
 8007054:	20008ea0 	.word	0x20008ea0
 8007058:	200089cc 	.word	0x200089cc
 800705c:	20008eac 	.word	0x20008eac
 8007060:	20008ebc 	.word	0x20008ebc
 8007064:	20008ea8 	.word	0x20008ea8
 8007068:	200089d0 	.word	0x200089d0
 800706c:	e000ed04 	.word	0xe000ed04

08007070 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007078:	2300      	movs	r3, #0
 800707a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d018      	beq.n	80070b4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007082:	4b14      	ldr	r3, [pc, #80]	@ (80070d4 <vTaskDelay+0x64>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00b      	beq.n	80070a2 <vTaskDelay+0x32>
	__asm volatile
 800708a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708e:	f383 8811 	msr	BASEPRI, r3
 8007092:	f3bf 8f6f 	isb	sy
 8007096:	f3bf 8f4f 	dsb	sy
 800709a:	60bb      	str	r3, [r7, #8]
}
 800709c:	bf00      	nop
 800709e:	bf00      	nop
 80070a0:	e7fd      	b.n	800709e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80070a2:	f000 f929 	bl	80072f8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80070a6:	2100      	movs	r1, #0
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fda7 	bl	8007bfc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80070ae:	f000 f931 	bl	8007314 <xTaskResumeAll>
 80070b2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d107      	bne.n	80070ca <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80070ba:	4b07      	ldr	r3, [pc, #28]	@ (80070d8 <vTaskDelay+0x68>)
 80070bc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070c0:	601a      	str	r2, [r3, #0]
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070ca:	bf00      	nop
 80070cc:	3710      	adds	r7, #16
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20008ec8 	.word	0x20008ec8
 80070d8:	e000ed04 	.word	0xe000ed04

080070dc <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
 80070dc:	b580      	push	{r7, lr}
 80070de:	b088      	sub	sp, #32
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]
 80070e4:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	61fb      	str	r3, [r7, #28]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	2b37      	cmp	r3, #55	@ 0x37
 80070ee:	d90b      	bls.n	8007108 <vTaskPrioritySet+0x2c>
	__asm volatile
 80070f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	60fb      	str	r3, [r7, #12]
}
 8007102:	bf00      	nop
 8007104:	bf00      	nop
 8007106:	e7fd      	b.n	8007104 <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	2b37      	cmp	r3, #55	@ 0x37
 800710c:	d901      	bls.n	8007112 <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800710e:	2337      	movs	r3, #55	@ 0x37
 8007110:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
 8007112:	f001 fa51 	bl	80085b8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d102      	bne.n	8007122 <vTaskPrioritySet+0x46>
 800711c:	4b3a      	ldr	r3, [pc, #232]	@ (8007208 <vTaskPrioritySet+0x12c>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	e000      	b.n	8007124 <vTaskPrioritySet+0x48>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	61bb      	str	r3, [r7, #24]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
 8007126:	69bb      	ldr	r3, [r7, #24]
 8007128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800712a:	617b      	str	r3, [r7, #20]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
 800712c:	697a      	ldr	r2, [r7, #20]
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	429a      	cmp	r2, r3
 8007132:	d063      	beq.n	80071fc <vTaskPrioritySet+0x120>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
 8007134:	683a      	ldr	r2, [r7, #0]
 8007136:	697b      	ldr	r3, [r7, #20]
 8007138:	429a      	cmp	r2, r3
 800713a:	d90d      	bls.n	8007158 <vTaskPrioritySet+0x7c>
				{
					if( pxTCB != pxCurrentTCB )
 800713c:	4b32      	ldr	r3, [pc, #200]	@ (8007208 <vTaskPrioritySet+0x12c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	69ba      	ldr	r2, [r7, #24]
 8007142:	429a      	cmp	r2, r3
 8007144:	d00f      	beq.n	8007166 <vTaskPrioritySet+0x8a>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
 8007146:	4b30      	ldr	r3, [pc, #192]	@ (8007208 <vTaskPrioritySet+0x12c>)
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800714c:	683a      	ldr	r2, [r7, #0]
 800714e:	429a      	cmp	r2, r3
 8007150:	d309      	bcc.n	8007166 <vTaskPrioritySet+0x8a>
						{
							xYieldRequired = pdTRUE;
 8007152:	2301      	movs	r3, #1
 8007154:	61fb      	str	r3, [r7, #28]
 8007156:	e006      	b.n	8007166 <vTaskPrioritySet+0x8a>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
 8007158:	4b2b      	ldr	r3, [pc, #172]	@ (8007208 <vTaskPrioritySet+0x12c>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	69ba      	ldr	r2, [r7, #24]
 800715e:	429a      	cmp	r2, r3
 8007160:	d101      	bne.n	8007166 <vTaskPrioritySet+0x8a>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
 8007162:	2301      	movs	r3, #1
 8007164:	61fb      	str	r3, [r7, #28]
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007166:	69bb      	ldr	r3, [r7, #24]
 8007168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716a:	613b      	str	r3, [r7, #16]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
 800716c:	69bb      	ldr	r3, [r7, #24]
 800716e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007170:	69bb      	ldr	r3, [r7, #24]
 8007172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007174:	429a      	cmp	r2, r3
 8007176:	d102      	bne.n	800717e <vTaskPrioritySet+0xa2>
					{
						pxTCB->uxPriority = uxNewPriority;
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	683a      	ldr	r2, [r7, #0]
 800717c:	62da      	str	r2, [r3, #44]	@ 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
 800717e:	69bb      	ldr	r3, [r7, #24]
 8007180:	683a      	ldr	r2, [r7, #0]
 8007182:	64da      	str	r2, [r3, #76]	@ 0x4c
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007184:	69bb      	ldr	r3, [r7, #24]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	2b00      	cmp	r3, #0
 800718a:	db04      	blt.n	8007196 <vTaskPrioritySet+0xba>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007192:	69bb      	ldr	r3, [r7, #24]
 8007194:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007196:	69bb      	ldr	r3, [r7, #24]
 8007198:	6959      	ldr	r1, [r3, #20]
 800719a:	693a      	ldr	r2, [r7, #16]
 800719c:	4613      	mov	r3, r2
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4a19      	ldr	r2, [pc, #100]	@ (800720c <vTaskPrioritySet+0x130>)
 80071a6:	4413      	add	r3, r2
 80071a8:	4299      	cmp	r1, r3
 80071aa:	d11c      	bne.n	80071e6 <vTaskPrioritySet+0x10a>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	3304      	adds	r3, #4
 80071b0:	4618      	mov	r0, r3
 80071b2:	f7ff f87b 	bl	80062ac <uxListRemove>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ba:	4b15      	ldr	r3, [pc, #84]	@ (8007210 <vTaskPrioritySet+0x134>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	429a      	cmp	r2, r3
 80071c0:	d903      	bls.n	80071ca <vTaskPrioritySet+0xee>
 80071c2:	69bb      	ldr	r3, [r7, #24]
 80071c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071c6:	4a12      	ldr	r2, [pc, #72]	@ (8007210 <vTaskPrioritySet+0x134>)
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	69bb      	ldr	r3, [r7, #24]
 80071cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ce:	4613      	mov	r3, r2
 80071d0:	009b      	lsls	r3, r3, #2
 80071d2:	4413      	add	r3, r2
 80071d4:	009b      	lsls	r3, r3, #2
 80071d6:	4a0d      	ldr	r2, [pc, #52]	@ (800720c <vTaskPrioritySet+0x130>)
 80071d8:	441a      	add	r2, r3
 80071da:	69bb      	ldr	r3, [r7, #24]
 80071dc:	3304      	adds	r3, #4
 80071de:	4619      	mov	r1, r3
 80071e0:	4610      	mov	r0, r2
 80071e2:	f7ff f806 	bl	80061f2 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
 80071e6:	69fb      	ldr	r3, [r7, #28]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d007      	beq.n	80071fc <vTaskPrioritySet+0x120>
				{
					taskYIELD_IF_USING_PREEMPTION();
 80071ec:	4b09      	ldr	r3, [pc, #36]	@ (8007214 <vTaskPrioritySet+0x138>)
 80071ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80071f2:	601a      	str	r2, [r3, #0]
 80071f4:	f3bf 8f4f 	dsb	sy
 80071f8:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
 80071fc:	f001 fa0e 	bl	800861c <vPortExitCritical>
	}
 8007200:	bf00      	nop
 8007202:	3720      	adds	r7, #32
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}
 8007208:	200089cc 	.word	0x200089cc
 800720c:	200089d0 	.word	0x200089d0
 8007210:	20008ea8 	.word	0x20008ea8
 8007214:	e000ed04 	.word	0xe000ed04

08007218 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b08a      	sub	sp, #40	@ 0x28
 800721c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800721e:	2300      	movs	r3, #0
 8007220:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007222:	2300      	movs	r3, #0
 8007224:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007226:	463a      	mov	r2, r7
 8007228:	1d39      	adds	r1, r7, #4
 800722a:	f107 0308 	add.w	r3, r7, #8
 800722e:	4618      	mov	r0, r3
 8007230:	f7fe ff7e 	bl	8006130 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007234:	6839      	ldr	r1, [r7, #0]
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68ba      	ldr	r2, [r7, #8]
 800723a:	9202      	str	r2, [sp, #8]
 800723c:	9301      	str	r3, [sp, #4]
 800723e:	2300      	movs	r3, #0
 8007240:	9300      	str	r3, [sp, #0]
 8007242:	2300      	movs	r3, #0
 8007244:	460a      	mov	r2, r1
 8007246:	4924      	ldr	r1, [pc, #144]	@ (80072d8 <vTaskStartScheduler+0xc0>)
 8007248:	4824      	ldr	r0, [pc, #144]	@ (80072dc <vTaskStartScheduler+0xc4>)
 800724a:	f7ff fd53 	bl	8006cf4 <xTaskCreateStatic>
 800724e:	4603      	mov	r3, r0
 8007250:	4a23      	ldr	r2, [pc, #140]	@ (80072e0 <vTaskStartScheduler+0xc8>)
 8007252:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007254:	4b22      	ldr	r3, [pc, #136]	@ (80072e0 <vTaskStartScheduler+0xc8>)
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d002      	beq.n	8007262 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800725c:	2301      	movs	r3, #1
 800725e:	617b      	str	r3, [r7, #20]
 8007260:	e001      	b.n	8007266 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007262:	2300      	movs	r3, #0
 8007264:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	2b01      	cmp	r3, #1
 800726a:	d102      	bne.n	8007272 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800726c:	f000 fd1a 	bl	8007ca4 <xTimerCreateTimerTask>
 8007270:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	2b01      	cmp	r3, #1
 8007276:	d11b      	bne.n	80072b0 <vTaskStartScheduler+0x98>
	__asm volatile
 8007278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727c:	f383 8811 	msr	BASEPRI, r3
 8007280:	f3bf 8f6f 	isb	sy
 8007284:	f3bf 8f4f 	dsb	sy
 8007288:	613b      	str	r3, [r7, #16]
}
 800728a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800728c:	4b15      	ldr	r3, [pc, #84]	@ (80072e4 <vTaskStartScheduler+0xcc>)
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3354      	adds	r3, #84	@ 0x54
 8007292:	4a15      	ldr	r2, [pc, #84]	@ (80072e8 <vTaskStartScheduler+0xd0>)
 8007294:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007296:	4b15      	ldr	r3, [pc, #84]	@ (80072ec <vTaskStartScheduler+0xd4>)
 8007298:	f04f 32ff 	mov.w	r2, #4294967295
 800729c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800729e:	4b14      	ldr	r3, [pc, #80]	@ (80072f0 <vTaskStartScheduler+0xd8>)
 80072a0:	2201      	movs	r2, #1
 80072a2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80072a4:	4b13      	ldr	r3, [pc, #76]	@ (80072f4 <vTaskStartScheduler+0xdc>)
 80072a6:	2200      	movs	r2, #0
 80072a8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80072aa:	f001 f8e1 	bl	8008470 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80072ae:	e00f      	b.n	80072d0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80072b0:	697b      	ldr	r3, [r7, #20]
 80072b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072b6:	d10b      	bne.n	80072d0 <vTaskStartScheduler+0xb8>
	__asm volatile
 80072b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072bc:	f383 8811 	msr	BASEPRI, r3
 80072c0:	f3bf 8f6f 	isb	sy
 80072c4:	f3bf 8f4f 	dsb	sy
 80072c8:	60fb      	str	r3, [r7, #12]
}
 80072ca:	bf00      	nop
 80072cc:	bf00      	nop
 80072ce:	e7fd      	b.n	80072cc <vTaskStartScheduler+0xb4>
}
 80072d0:	bf00      	nop
 80072d2:	3718      	adds	r7, #24
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd80      	pop	{r7, pc}
 80072d8:	08008ea8 	.word	0x08008ea8
 80072dc:	08007929 	.word	0x08007929
 80072e0:	20008ec4 	.word	0x20008ec4
 80072e4:	200089cc 	.word	0x200089cc
 80072e8:	2000001c 	.word	0x2000001c
 80072ec:	20008ec0 	.word	0x20008ec0
 80072f0:	20008eac 	.word	0x20008eac
 80072f4:	20008ea4 	.word	0x20008ea4

080072f8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80072f8:	b480      	push	{r7}
 80072fa:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80072fc:	4b04      	ldr	r3, [pc, #16]	@ (8007310 <vTaskSuspendAll+0x18>)
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	3301      	adds	r3, #1
 8007302:	4a03      	ldr	r2, [pc, #12]	@ (8007310 <vTaskSuspendAll+0x18>)
 8007304:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007306:	bf00      	nop
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr
 8007310:	20008ec8 	.word	0x20008ec8

08007314 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800731a:	2300      	movs	r3, #0
 800731c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800731e:	2300      	movs	r3, #0
 8007320:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007322:	4b42      	ldr	r3, [pc, #264]	@ (800742c <xTaskResumeAll+0x118>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d10b      	bne.n	8007342 <xTaskResumeAll+0x2e>
	__asm volatile
 800732a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800732e:	f383 8811 	msr	BASEPRI, r3
 8007332:	f3bf 8f6f 	isb	sy
 8007336:	f3bf 8f4f 	dsb	sy
 800733a:	603b      	str	r3, [r7, #0]
}
 800733c:	bf00      	nop
 800733e:	bf00      	nop
 8007340:	e7fd      	b.n	800733e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007342:	f001 f939 	bl	80085b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007346:	4b39      	ldr	r3, [pc, #228]	@ (800742c <xTaskResumeAll+0x118>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	3b01      	subs	r3, #1
 800734c:	4a37      	ldr	r2, [pc, #220]	@ (800742c <xTaskResumeAll+0x118>)
 800734e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007350:	4b36      	ldr	r3, [pc, #216]	@ (800742c <xTaskResumeAll+0x118>)
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d162      	bne.n	800741e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007358:	4b35      	ldr	r3, [pc, #212]	@ (8007430 <xTaskResumeAll+0x11c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d05e      	beq.n	800741e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007360:	e02f      	b.n	80073c2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007362:	4b34      	ldr	r3, [pc, #208]	@ (8007434 <xTaskResumeAll+0x120>)
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3318      	adds	r3, #24
 800736e:	4618      	mov	r0, r3
 8007370:	f7fe ff9c 	bl	80062ac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	3304      	adds	r3, #4
 8007378:	4618      	mov	r0, r3
 800737a:	f7fe ff97 	bl	80062ac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007382:	4b2d      	ldr	r3, [pc, #180]	@ (8007438 <xTaskResumeAll+0x124>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	429a      	cmp	r2, r3
 8007388:	d903      	bls.n	8007392 <xTaskResumeAll+0x7e>
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800738e:	4a2a      	ldr	r2, [pc, #168]	@ (8007438 <xTaskResumeAll+0x124>)
 8007390:	6013      	str	r3, [r2, #0]
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007396:	4613      	mov	r3, r2
 8007398:	009b      	lsls	r3, r3, #2
 800739a:	4413      	add	r3, r2
 800739c:	009b      	lsls	r3, r3, #2
 800739e:	4a27      	ldr	r2, [pc, #156]	@ (800743c <xTaskResumeAll+0x128>)
 80073a0:	441a      	add	r2, r3
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	3304      	adds	r3, #4
 80073a6:	4619      	mov	r1, r3
 80073a8:	4610      	mov	r0, r2
 80073aa:	f7fe ff22 	bl	80061f2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073b2:	4b23      	ldr	r3, [pc, #140]	@ (8007440 <xTaskResumeAll+0x12c>)
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d302      	bcc.n	80073c2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80073bc:	4b21      	ldr	r3, [pc, #132]	@ (8007444 <xTaskResumeAll+0x130>)
 80073be:	2201      	movs	r2, #1
 80073c0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80073c2:	4b1c      	ldr	r3, [pc, #112]	@ (8007434 <xTaskResumeAll+0x120>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d1cb      	bne.n	8007362 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d001      	beq.n	80073d4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80073d0:	f000 fb66 	bl	8007aa0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80073d4:	4b1c      	ldr	r3, [pc, #112]	@ (8007448 <xTaskResumeAll+0x134>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d010      	beq.n	8007402 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80073e0:	f000 f846 	bl	8007470 <xTaskIncrementTick>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d002      	beq.n	80073f0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80073ea:	4b16      	ldr	r3, [pc, #88]	@ (8007444 <xTaskResumeAll+0x130>)
 80073ec:	2201      	movs	r2, #1
 80073ee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1f1      	bne.n	80073e0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80073fc:	4b12      	ldr	r3, [pc, #72]	@ (8007448 <xTaskResumeAll+0x134>)
 80073fe:	2200      	movs	r2, #0
 8007400:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007402:	4b10      	ldr	r3, [pc, #64]	@ (8007444 <xTaskResumeAll+0x130>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d009      	beq.n	800741e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800740a:	2301      	movs	r3, #1
 800740c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800740e:	4b0f      	ldr	r3, [pc, #60]	@ (800744c <xTaskResumeAll+0x138>)
 8007410:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	f3bf 8f4f 	dsb	sy
 800741a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800741e:	f001 f8fd 	bl	800861c <vPortExitCritical>

	return xAlreadyYielded;
 8007422:	68bb      	ldr	r3, [r7, #8]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3710      	adds	r7, #16
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}
 800742c:	20008ec8 	.word	0x20008ec8
 8007430:	20008ea0 	.word	0x20008ea0
 8007434:	20008e60 	.word	0x20008e60
 8007438:	20008ea8 	.word	0x20008ea8
 800743c:	200089d0 	.word	0x200089d0
 8007440:	200089cc 	.word	0x200089cc
 8007444:	20008eb4 	.word	0x20008eb4
 8007448:	20008eb0 	.word	0x20008eb0
 800744c:	e000ed04 	.word	0xe000ed04

08007450 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007456:	4b05      	ldr	r3, [pc, #20]	@ (800746c <xTaskGetTickCount+0x1c>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800745c:	687b      	ldr	r3, [r7, #4]
}
 800745e:	4618      	mov	r0, r3
 8007460:	370c      	adds	r7, #12
 8007462:	46bd      	mov	sp, r7
 8007464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007468:	4770      	bx	lr
 800746a:	bf00      	nop
 800746c:	20008ea4 	.word	0x20008ea4

08007470 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b086      	sub	sp, #24
 8007474:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007476:	2300      	movs	r3, #0
 8007478:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800747a:	4b4f      	ldr	r3, [pc, #316]	@ (80075b8 <xTaskIncrementTick+0x148>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	f040 8090 	bne.w	80075a4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007484:	4b4d      	ldr	r3, [pc, #308]	@ (80075bc <xTaskIncrementTick+0x14c>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	3301      	adds	r3, #1
 800748a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800748c:	4a4b      	ldr	r2, [pc, #300]	@ (80075bc <xTaskIncrementTick+0x14c>)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d121      	bne.n	80074dc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007498:	4b49      	ldr	r3, [pc, #292]	@ (80075c0 <xTaskIncrementTick+0x150>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d00b      	beq.n	80074ba <xTaskIncrementTick+0x4a>
	__asm volatile
 80074a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a6:	f383 8811 	msr	BASEPRI, r3
 80074aa:	f3bf 8f6f 	isb	sy
 80074ae:	f3bf 8f4f 	dsb	sy
 80074b2:	603b      	str	r3, [r7, #0]
}
 80074b4:	bf00      	nop
 80074b6:	bf00      	nop
 80074b8:	e7fd      	b.n	80074b6 <xTaskIncrementTick+0x46>
 80074ba:	4b41      	ldr	r3, [pc, #260]	@ (80075c0 <xTaskIncrementTick+0x150>)
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	4b40      	ldr	r3, [pc, #256]	@ (80075c4 <xTaskIncrementTick+0x154>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a3e      	ldr	r2, [pc, #248]	@ (80075c0 <xTaskIncrementTick+0x150>)
 80074c6:	6013      	str	r3, [r2, #0]
 80074c8:	4a3e      	ldr	r2, [pc, #248]	@ (80075c4 <xTaskIncrementTick+0x154>)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	4b3e      	ldr	r3, [pc, #248]	@ (80075c8 <xTaskIncrementTick+0x158>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	3301      	adds	r3, #1
 80074d4:	4a3c      	ldr	r2, [pc, #240]	@ (80075c8 <xTaskIncrementTick+0x158>)
 80074d6:	6013      	str	r3, [r2, #0]
 80074d8:	f000 fae2 	bl	8007aa0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80074dc:	4b3b      	ldr	r3, [pc, #236]	@ (80075cc <xTaskIncrementTick+0x15c>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	693a      	ldr	r2, [r7, #16]
 80074e2:	429a      	cmp	r2, r3
 80074e4:	d349      	bcc.n	800757a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80074e6:	4b36      	ldr	r3, [pc, #216]	@ (80075c0 <xTaskIncrementTick+0x150>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d104      	bne.n	80074fa <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074f0:	4b36      	ldr	r3, [pc, #216]	@ (80075cc <xTaskIncrementTick+0x15c>)
 80074f2:	f04f 32ff 	mov.w	r2, #4294967295
 80074f6:	601a      	str	r2, [r3, #0]
					break;
 80074f8:	e03f      	b.n	800757a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80074fa:	4b31      	ldr	r3, [pc, #196]	@ (80075c0 <xTaskIncrementTick+0x150>)
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	68db      	ldr	r3, [r3, #12]
 8007502:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	685b      	ldr	r3, [r3, #4]
 8007508:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800750a:	693a      	ldr	r2, [r7, #16]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	429a      	cmp	r2, r3
 8007510:	d203      	bcs.n	800751a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007512:	4a2e      	ldr	r2, [pc, #184]	@ (80075cc <xTaskIncrementTick+0x15c>)
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007518:	e02f      	b.n	800757a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800751a:	68bb      	ldr	r3, [r7, #8]
 800751c:	3304      	adds	r3, #4
 800751e:	4618      	mov	r0, r3
 8007520:	f7fe fec4 	bl	80062ac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007528:	2b00      	cmp	r3, #0
 800752a:	d004      	beq.n	8007536 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	3318      	adds	r3, #24
 8007530:	4618      	mov	r0, r3
 8007532:	f7fe febb 	bl	80062ac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007536:	68bb      	ldr	r3, [r7, #8]
 8007538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800753a:	4b25      	ldr	r3, [pc, #148]	@ (80075d0 <xTaskIncrementTick+0x160>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	429a      	cmp	r2, r3
 8007540:	d903      	bls.n	800754a <xTaskIncrementTick+0xda>
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007546:	4a22      	ldr	r2, [pc, #136]	@ (80075d0 <xTaskIncrementTick+0x160>)
 8007548:	6013      	str	r3, [r2, #0]
 800754a:	68bb      	ldr	r3, [r7, #8]
 800754c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800754e:	4613      	mov	r3, r2
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	4413      	add	r3, r2
 8007554:	009b      	lsls	r3, r3, #2
 8007556:	4a1f      	ldr	r2, [pc, #124]	@ (80075d4 <xTaskIncrementTick+0x164>)
 8007558:	441a      	add	r2, r3
 800755a:	68bb      	ldr	r3, [r7, #8]
 800755c:	3304      	adds	r3, #4
 800755e:	4619      	mov	r1, r3
 8007560:	4610      	mov	r0, r2
 8007562:	f7fe fe46 	bl	80061f2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007566:	68bb      	ldr	r3, [r7, #8]
 8007568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800756a:	4b1b      	ldr	r3, [pc, #108]	@ (80075d8 <xTaskIncrementTick+0x168>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	429a      	cmp	r2, r3
 8007572:	d3b8      	bcc.n	80074e6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007574:	2301      	movs	r3, #1
 8007576:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007578:	e7b5      	b.n	80074e6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800757a:	4b17      	ldr	r3, [pc, #92]	@ (80075d8 <xTaskIncrementTick+0x168>)
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007580:	4914      	ldr	r1, [pc, #80]	@ (80075d4 <xTaskIncrementTick+0x164>)
 8007582:	4613      	mov	r3, r2
 8007584:	009b      	lsls	r3, r3, #2
 8007586:	4413      	add	r3, r2
 8007588:	009b      	lsls	r3, r3, #2
 800758a:	440b      	add	r3, r1
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	2b01      	cmp	r3, #1
 8007590:	d901      	bls.n	8007596 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007592:	2301      	movs	r3, #1
 8007594:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007596:	4b11      	ldr	r3, [pc, #68]	@ (80075dc <xTaskIncrementTick+0x16c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d007      	beq.n	80075ae <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800759e:	2301      	movs	r3, #1
 80075a0:	617b      	str	r3, [r7, #20]
 80075a2:	e004      	b.n	80075ae <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80075a4:	4b0e      	ldr	r3, [pc, #56]	@ (80075e0 <xTaskIncrementTick+0x170>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	3301      	adds	r3, #1
 80075aa:	4a0d      	ldr	r2, [pc, #52]	@ (80075e0 <xTaskIncrementTick+0x170>)
 80075ac:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80075ae:	697b      	ldr	r3, [r7, #20]
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3718      	adds	r7, #24
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	20008ec8 	.word	0x20008ec8
 80075bc:	20008ea4 	.word	0x20008ea4
 80075c0:	20008e58 	.word	0x20008e58
 80075c4:	20008e5c 	.word	0x20008e5c
 80075c8:	20008eb8 	.word	0x20008eb8
 80075cc:	20008ec0 	.word	0x20008ec0
 80075d0:	20008ea8 	.word	0x20008ea8
 80075d4:	200089d0 	.word	0x200089d0
 80075d8:	200089cc 	.word	0x200089cc
 80075dc:	20008eb4 	.word	0x20008eb4
 80075e0:	20008eb0 	.word	0x20008eb0

080075e4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80075ea:	4b2b      	ldr	r3, [pc, #172]	@ (8007698 <vTaskSwitchContext+0xb4>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d003      	beq.n	80075fa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80075f2:	4b2a      	ldr	r3, [pc, #168]	@ (800769c <vTaskSwitchContext+0xb8>)
 80075f4:	2201      	movs	r2, #1
 80075f6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80075f8:	e047      	b.n	800768a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80075fa:	4b28      	ldr	r3, [pc, #160]	@ (800769c <vTaskSwitchContext+0xb8>)
 80075fc:	2200      	movs	r2, #0
 80075fe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007600:	4b27      	ldr	r3, [pc, #156]	@ (80076a0 <vTaskSwitchContext+0xbc>)
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	60fb      	str	r3, [r7, #12]
 8007606:	e011      	b.n	800762c <vTaskSwitchContext+0x48>
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d10b      	bne.n	8007626 <vTaskSwitchContext+0x42>
	__asm volatile
 800760e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007612:	f383 8811 	msr	BASEPRI, r3
 8007616:	f3bf 8f6f 	isb	sy
 800761a:	f3bf 8f4f 	dsb	sy
 800761e:	607b      	str	r3, [r7, #4]
}
 8007620:	bf00      	nop
 8007622:	bf00      	nop
 8007624:	e7fd      	b.n	8007622 <vTaskSwitchContext+0x3e>
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	3b01      	subs	r3, #1
 800762a:	60fb      	str	r3, [r7, #12]
 800762c:	491d      	ldr	r1, [pc, #116]	@ (80076a4 <vTaskSwitchContext+0xc0>)
 800762e:	68fa      	ldr	r2, [r7, #12]
 8007630:	4613      	mov	r3, r2
 8007632:	009b      	lsls	r3, r3, #2
 8007634:	4413      	add	r3, r2
 8007636:	009b      	lsls	r3, r3, #2
 8007638:	440b      	add	r3, r1
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d0e3      	beq.n	8007608 <vTaskSwitchContext+0x24>
 8007640:	68fa      	ldr	r2, [r7, #12]
 8007642:	4613      	mov	r3, r2
 8007644:	009b      	lsls	r3, r3, #2
 8007646:	4413      	add	r3, r2
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	4a16      	ldr	r2, [pc, #88]	@ (80076a4 <vTaskSwitchContext+0xc0>)
 800764c:	4413      	add	r3, r2
 800764e:	60bb      	str	r3, [r7, #8]
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	685b      	ldr	r3, [r3, #4]
 8007654:	685a      	ldr	r2, [r3, #4]
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	605a      	str	r2, [r3, #4]
 800765a:	68bb      	ldr	r3, [r7, #8]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	3308      	adds	r3, #8
 8007662:	429a      	cmp	r2, r3
 8007664:	d104      	bne.n	8007670 <vTaskSwitchContext+0x8c>
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	685a      	ldr	r2, [r3, #4]
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	605a      	str	r2, [r3, #4]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	685b      	ldr	r3, [r3, #4]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	4a0c      	ldr	r2, [pc, #48]	@ (80076a8 <vTaskSwitchContext+0xc4>)
 8007678:	6013      	str	r3, [r2, #0]
 800767a:	4a09      	ldr	r2, [pc, #36]	@ (80076a0 <vTaskSwitchContext+0xbc>)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007680:	4b09      	ldr	r3, [pc, #36]	@ (80076a8 <vTaskSwitchContext+0xc4>)
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	3354      	adds	r3, #84	@ 0x54
 8007686:	4a09      	ldr	r2, [pc, #36]	@ (80076ac <vTaskSwitchContext+0xc8>)
 8007688:	6013      	str	r3, [r2, #0]
}
 800768a:	bf00      	nop
 800768c:	3714      	adds	r7, #20
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
 8007696:	bf00      	nop
 8007698:	20008ec8 	.word	0x20008ec8
 800769c:	20008eb4 	.word	0x20008eb4
 80076a0:	20008ea8 	.word	0x20008ea8
 80076a4:	200089d0 	.word	0x200089d0
 80076a8:	200089cc 	.word	0x200089cc
 80076ac:	2000001c 	.word	0x2000001c

080076b0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80076b0:	b580      	push	{r7, lr}
 80076b2:	b084      	sub	sp, #16
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
 80076b8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d10b      	bne.n	80076d8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80076c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c4:	f383 8811 	msr	BASEPRI, r3
 80076c8:	f3bf 8f6f 	isb	sy
 80076cc:	f3bf 8f4f 	dsb	sy
 80076d0:	60fb      	str	r3, [r7, #12]
}
 80076d2:	bf00      	nop
 80076d4:	bf00      	nop
 80076d6:	e7fd      	b.n	80076d4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80076d8:	4b07      	ldr	r3, [pc, #28]	@ (80076f8 <vTaskPlaceOnEventList+0x48>)
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	3318      	adds	r3, #24
 80076de:	4619      	mov	r1, r3
 80076e0:	6878      	ldr	r0, [r7, #4]
 80076e2:	f7fe fdaa 	bl	800623a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80076e6:	2101      	movs	r1, #1
 80076e8:	6838      	ldr	r0, [r7, #0]
 80076ea:	f000 fa87 	bl	8007bfc <prvAddCurrentTaskToDelayedList>
}
 80076ee:	bf00      	nop
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
 80076f6:	bf00      	nop
 80076f8:	200089cc 	.word	0x200089cc

080076fc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b086      	sub	sp, #24
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d10b      	bne.n	8007726 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800770e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007712:	f383 8811 	msr	BASEPRI, r3
 8007716:	f3bf 8f6f 	isb	sy
 800771a:	f3bf 8f4f 	dsb	sy
 800771e:	617b      	str	r3, [r7, #20]
}
 8007720:	bf00      	nop
 8007722:	bf00      	nop
 8007724:	e7fd      	b.n	8007722 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007726:	4b0a      	ldr	r3, [pc, #40]	@ (8007750 <vTaskPlaceOnEventListRestricted+0x54>)
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	3318      	adds	r3, #24
 800772c:	4619      	mov	r1, r3
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f7fe fd5f 	bl	80061f2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d002      	beq.n	8007740 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800773a:	f04f 33ff 	mov.w	r3, #4294967295
 800773e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007740:	6879      	ldr	r1, [r7, #4]
 8007742:	68b8      	ldr	r0, [r7, #8]
 8007744:	f000 fa5a 	bl	8007bfc <prvAddCurrentTaskToDelayedList>
	}
 8007748:	bf00      	nop
 800774a:	3718      	adds	r7, #24
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	200089cc 	.word	0x200089cc

08007754 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007754:	b580      	push	{r7, lr}
 8007756:	b086      	sub	sp, #24
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007764:	693b      	ldr	r3, [r7, #16]
 8007766:	2b00      	cmp	r3, #0
 8007768:	d10b      	bne.n	8007782 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800776a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800776e:	f383 8811 	msr	BASEPRI, r3
 8007772:	f3bf 8f6f 	isb	sy
 8007776:	f3bf 8f4f 	dsb	sy
 800777a:	60fb      	str	r3, [r7, #12]
}
 800777c:	bf00      	nop
 800777e:	bf00      	nop
 8007780:	e7fd      	b.n	800777e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	3318      	adds	r3, #24
 8007786:	4618      	mov	r0, r3
 8007788:	f7fe fd90 	bl	80062ac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800778c:	4b1d      	ldr	r3, [pc, #116]	@ (8007804 <xTaskRemoveFromEventList+0xb0>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2b00      	cmp	r3, #0
 8007792:	d11d      	bne.n	80077d0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	3304      	adds	r3, #4
 8007798:	4618      	mov	r0, r3
 800779a:	f7fe fd87 	bl	80062ac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800779e:	693b      	ldr	r3, [r7, #16]
 80077a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a2:	4b19      	ldr	r3, [pc, #100]	@ (8007808 <xTaskRemoveFromEventList+0xb4>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d903      	bls.n	80077b2 <xTaskRemoveFromEventList+0x5e>
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077ae:	4a16      	ldr	r2, [pc, #88]	@ (8007808 <xTaskRemoveFromEventList+0xb4>)
 80077b0:	6013      	str	r3, [r2, #0]
 80077b2:	693b      	ldr	r3, [r7, #16]
 80077b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077b6:	4613      	mov	r3, r2
 80077b8:	009b      	lsls	r3, r3, #2
 80077ba:	4413      	add	r3, r2
 80077bc:	009b      	lsls	r3, r3, #2
 80077be:	4a13      	ldr	r2, [pc, #76]	@ (800780c <xTaskRemoveFromEventList+0xb8>)
 80077c0:	441a      	add	r2, r3
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	3304      	adds	r3, #4
 80077c6:	4619      	mov	r1, r3
 80077c8:	4610      	mov	r0, r2
 80077ca:	f7fe fd12 	bl	80061f2 <vListInsertEnd>
 80077ce:	e005      	b.n	80077dc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80077d0:	693b      	ldr	r3, [r7, #16]
 80077d2:	3318      	adds	r3, #24
 80077d4:	4619      	mov	r1, r3
 80077d6:	480e      	ldr	r0, [pc, #56]	@ (8007810 <xTaskRemoveFromEventList+0xbc>)
 80077d8:	f7fe fd0b 	bl	80061f2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80077dc:	693b      	ldr	r3, [r7, #16]
 80077de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077e0:	4b0c      	ldr	r3, [pc, #48]	@ (8007814 <xTaskRemoveFromEventList+0xc0>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077e6:	429a      	cmp	r2, r3
 80077e8:	d905      	bls.n	80077f6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80077ea:	2301      	movs	r3, #1
 80077ec:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80077ee:	4b0a      	ldr	r3, [pc, #40]	@ (8007818 <xTaskRemoveFromEventList+0xc4>)
 80077f0:	2201      	movs	r2, #1
 80077f2:	601a      	str	r2, [r3, #0]
 80077f4:	e001      	b.n	80077fa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80077f6:	2300      	movs	r3, #0
 80077f8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80077fa:	697b      	ldr	r3, [r7, #20]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3718      	adds	r7, #24
 8007800:	46bd      	mov	sp, r7
 8007802:	bd80      	pop	{r7, pc}
 8007804:	20008ec8 	.word	0x20008ec8
 8007808:	20008ea8 	.word	0x20008ea8
 800780c:	200089d0 	.word	0x200089d0
 8007810:	20008e60 	.word	0x20008e60
 8007814:	200089cc 	.word	0x200089cc
 8007818:	20008eb4 	.word	0x20008eb4

0800781c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007824:	4b06      	ldr	r3, [pc, #24]	@ (8007840 <vTaskInternalSetTimeOutState+0x24>)
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800782c:	4b05      	ldr	r3, [pc, #20]	@ (8007844 <vTaskInternalSetTimeOutState+0x28>)
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	605a      	str	r2, [r3, #4]
}
 8007834:	bf00      	nop
 8007836:	370c      	adds	r7, #12
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	20008eb8 	.word	0x20008eb8
 8007844:	20008ea4 	.word	0x20008ea4

08007848 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007848:	b580      	push	{r7, lr}
 800784a:	b088      	sub	sp, #32
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d10b      	bne.n	8007870 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007858:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785c:	f383 8811 	msr	BASEPRI, r3
 8007860:	f3bf 8f6f 	isb	sy
 8007864:	f3bf 8f4f 	dsb	sy
 8007868:	613b      	str	r3, [r7, #16]
}
 800786a:	bf00      	nop
 800786c:	bf00      	nop
 800786e:	e7fd      	b.n	800786c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d10b      	bne.n	800788e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007876:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787a:	f383 8811 	msr	BASEPRI, r3
 800787e:	f3bf 8f6f 	isb	sy
 8007882:	f3bf 8f4f 	dsb	sy
 8007886:	60fb      	str	r3, [r7, #12]
}
 8007888:	bf00      	nop
 800788a:	bf00      	nop
 800788c:	e7fd      	b.n	800788a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800788e:	f000 fe93 	bl	80085b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007892:	4b1d      	ldr	r3, [pc, #116]	@ (8007908 <xTaskCheckForTimeOut+0xc0>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	69ba      	ldr	r2, [r7, #24]
 800789e:	1ad3      	subs	r3, r2, r3
 80078a0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078aa:	d102      	bne.n	80078b2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80078ac:	2300      	movs	r3, #0
 80078ae:	61fb      	str	r3, [r7, #28]
 80078b0:	e023      	b.n	80078fa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	4b15      	ldr	r3, [pc, #84]	@ (800790c <xTaskCheckForTimeOut+0xc4>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	d007      	beq.n	80078ce <xTaskCheckForTimeOut+0x86>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	685b      	ldr	r3, [r3, #4]
 80078c2:	69ba      	ldr	r2, [r7, #24]
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d302      	bcc.n	80078ce <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80078c8:	2301      	movs	r3, #1
 80078ca:	61fb      	str	r3, [r7, #28]
 80078cc:	e015      	b.n	80078fa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	697a      	ldr	r2, [r7, #20]
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d20b      	bcs.n	80078f0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	1ad2      	subs	r2, r2, r3
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff ff99 	bl	800781c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80078ea:	2300      	movs	r3, #0
 80078ec:	61fb      	str	r3, [r7, #28]
 80078ee:	e004      	b.n	80078fa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	2200      	movs	r2, #0
 80078f4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80078f6:	2301      	movs	r3, #1
 80078f8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80078fa:	f000 fe8f 	bl	800861c <vPortExitCritical>

	return xReturn;
 80078fe:	69fb      	ldr	r3, [r7, #28]
}
 8007900:	4618      	mov	r0, r3
 8007902:	3720      	adds	r7, #32
 8007904:	46bd      	mov	sp, r7
 8007906:	bd80      	pop	{r7, pc}
 8007908:	20008ea4 	.word	0x20008ea4
 800790c:	20008eb8 	.word	0x20008eb8

08007910 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007910:	b480      	push	{r7}
 8007912:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007914:	4b03      	ldr	r3, [pc, #12]	@ (8007924 <vTaskMissedYield+0x14>)
 8007916:	2201      	movs	r2, #1
 8007918:	601a      	str	r2, [r3, #0]
}
 800791a:	bf00      	nop
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr
 8007924:	20008eb4 	.word	0x20008eb4

08007928 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007928:	b580      	push	{r7, lr}
 800792a:	b082      	sub	sp, #8
 800792c:	af00      	add	r7, sp, #0
 800792e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007930:	f000 f852 	bl	80079d8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007934:	4b06      	ldr	r3, [pc, #24]	@ (8007950 <prvIdleTask+0x28>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2b01      	cmp	r3, #1
 800793a:	d9f9      	bls.n	8007930 <prvIdleTask+0x8>
			{
				taskYIELD();
 800793c:	4b05      	ldr	r3, [pc, #20]	@ (8007954 <prvIdleTask+0x2c>)
 800793e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007942:	601a      	str	r2, [r3, #0]
 8007944:	f3bf 8f4f 	dsb	sy
 8007948:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800794c:	e7f0      	b.n	8007930 <prvIdleTask+0x8>
 800794e:	bf00      	nop
 8007950:	200089d0 	.word	0x200089d0
 8007954:	e000ed04 	.word	0xe000ed04

08007958 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800795e:	2300      	movs	r3, #0
 8007960:	607b      	str	r3, [r7, #4]
 8007962:	e00c      	b.n	800797e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	4613      	mov	r3, r2
 8007968:	009b      	lsls	r3, r3, #2
 800796a:	4413      	add	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	4a12      	ldr	r2, [pc, #72]	@ (80079b8 <prvInitialiseTaskLists+0x60>)
 8007970:	4413      	add	r3, r2
 8007972:	4618      	mov	r0, r3
 8007974:	f7fe fc10 	bl	8006198 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	3301      	adds	r3, #1
 800797c:	607b      	str	r3, [r7, #4]
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2b37      	cmp	r3, #55	@ 0x37
 8007982:	d9ef      	bls.n	8007964 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007984:	480d      	ldr	r0, [pc, #52]	@ (80079bc <prvInitialiseTaskLists+0x64>)
 8007986:	f7fe fc07 	bl	8006198 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800798a:	480d      	ldr	r0, [pc, #52]	@ (80079c0 <prvInitialiseTaskLists+0x68>)
 800798c:	f7fe fc04 	bl	8006198 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007990:	480c      	ldr	r0, [pc, #48]	@ (80079c4 <prvInitialiseTaskLists+0x6c>)
 8007992:	f7fe fc01 	bl	8006198 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007996:	480c      	ldr	r0, [pc, #48]	@ (80079c8 <prvInitialiseTaskLists+0x70>)
 8007998:	f7fe fbfe 	bl	8006198 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800799c:	480b      	ldr	r0, [pc, #44]	@ (80079cc <prvInitialiseTaskLists+0x74>)
 800799e:	f7fe fbfb 	bl	8006198 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80079a2:	4b0b      	ldr	r3, [pc, #44]	@ (80079d0 <prvInitialiseTaskLists+0x78>)
 80079a4:	4a05      	ldr	r2, [pc, #20]	@ (80079bc <prvInitialiseTaskLists+0x64>)
 80079a6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80079a8:	4b0a      	ldr	r3, [pc, #40]	@ (80079d4 <prvInitialiseTaskLists+0x7c>)
 80079aa:	4a05      	ldr	r2, [pc, #20]	@ (80079c0 <prvInitialiseTaskLists+0x68>)
 80079ac:	601a      	str	r2, [r3, #0]
}
 80079ae:	bf00      	nop
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop
 80079b8:	200089d0 	.word	0x200089d0
 80079bc:	20008e30 	.word	0x20008e30
 80079c0:	20008e44 	.word	0x20008e44
 80079c4:	20008e60 	.word	0x20008e60
 80079c8:	20008e74 	.word	0x20008e74
 80079cc:	20008e8c 	.word	0x20008e8c
 80079d0:	20008e58 	.word	0x20008e58
 80079d4:	20008e5c 	.word	0x20008e5c

080079d8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b082      	sub	sp, #8
 80079dc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80079de:	e019      	b.n	8007a14 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80079e0:	f000 fdea 	bl	80085b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079e4:	4b10      	ldr	r3, [pc, #64]	@ (8007a28 <prvCheckTasksWaitingTermination+0x50>)
 80079e6:	68db      	ldr	r3, [r3, #12]
 80079e8:	68db      	ldr	r3, [r3, #12]
 80079ea:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	3304      	adds	r3, #4
 80079f0:	4618      	mov	r0, r3
 80079f2:	f7fe fc5b 	bl	80062ac <uxListRemove>
				--uxCurrentNumberOfTasks;
 80079f6:	4b0d      	ldr	r3, [pc, #52]	@ (8007a2c <prvCheckTasksWaitingTermination+0x54>)
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	3b01      	subs	r3, #1
 80079fc:	4a0b      	ldr	r2, [pc, #44]	@ (8007a2c <prvCheckTasksWaitingTermination+0x54>)
 80079fe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007a00:	4b0b      	ldr	r3, [pc, #44]	@ (8007a30 <prvCheckTasksWaitingTermination+0x58>)
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	3b01      	subs	r3, #1
 8007a06:	4a0a      	ldr	r2, [pc, #40]	@ (8007a30 <prvCheckTasksWaitingTermination+0x58>)
 8007a08:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007a0a:	f000 fe07 	bl	800861c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 f810 	bl	8007a34 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007a14:	4b06      	ldr	r3, [pc, #24]	@ (8007a30 <prvCheckTasksWaitingTermination+0x58>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e1      	bne.n	80079e0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007a1c:	bf00      	nop
 8007a1e:	bf00      	nop
 8007a20:	3708      	adds	r7, #8
 8007a22:	46bd      	mov	sp, r7
 8007a24:	bd80      	pop	{r7, pc}
 8007a26:	bf00      	nop
 8007a28:	20008e74 	.word	0x20008e74
 8007a2c:	20008ea0 	.word	0x20008ea0
 8007a30:	20008e88 	.word	0x20008e88

08007a34 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	3354      	adds	r3, #84	@ 0x54
 8007a40:	4618      	mov	r0, r3
 8007a42:	f001 f8d1 	bl	8008be8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d108      	bne.n	8007a62 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a54:	4618      	mov	r0, r3
 8007a56:	f000 ff9f 	bl	8008998 <vPortFree>
				vPortFree( pxTCB );
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f000 ff9c 	bl	8008998 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007a60:	e019      	b.n	8007a96 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007a68:	2b01      	cmp	r3, #1
 8007a6a:	d103      	bne.n	8007a74 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007a6c:	6878      	ldr	r0, [r7, #4]
 8007a6e:	f000 ff93 	bl	8008998 <vPortFree>
	}
 8007a72:	e010      	b.n	8007a96 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d00b      	beq.n	8007a96 <prvDeleteTCB+0x62>
	__asm volatile
 8007a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a82:	f383 8811 	msr	BASEPRI, r3
 8007a86:	f3bf 8f6f 	isb	sy
 8007a8a:	f3bf 8f4f 	dsb	sy
 8007a8e:	60fb      	str	r3, [r7, #12]
}
 8007a90:	bf00      	nop
 8007a92:	bf00      	nop
 8007a94:	e7fd      	b.n	8007a92 <prvDeleteTCB+0x5e>
	}
 8007a96:	bf00      	nop
 8007a98:	3710      	adds	r7, #16
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bd80      	pop	{r7, pc}
	...

08007aa0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007aa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ad8 <prvResetNextTaskUnblockTime+0x38>)
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d104      	bne.n	8007aba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8007adc <prvResetNextTaskUnblockTime+0x3c>)
 8007ab2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007ab8:	e008      	b.n	8007acc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007aba:	4b07      	ldr	r3, [pc, #28]	@ (8007ad8 <prvResetNextTaskUnblockTime+0x38>)
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	68db      	ldr	r3, [r3, #12]
 8007ac2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	685b      	ldr	r3, [r3, #4]
 8007ac8:	4a04      	ldr	r2, [pc, #16]	@ (8007adc <prvResetNextTaskUnblockTime+0x3c>)
 8007aca:	6013      	str	r3, [r2, #0]
}
 8007acc:	bf00      	nop
 8007ace:	370c      	adds	r7, #12
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad6:	4770      	bx	lr
 8007ad8:	20008e58 	.word	0x20008e58
 8007adc:	20008ec0 	.word	0x20008ec0

08007ae0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ae0:	b480      	push	{r7}
 8007ae2:	b083      	sub	sp, #12
 8007ae4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b14 <xTaskGetSchedulerState+0x34>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d102      	bne.n	8007af4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007aee:	2301      	movs	r3, #1
 8007af0:	607b      	str	r3, [r7, #4]
 8007af2:	e008      	b.n	8007b06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007af4:	4b08      	ldr	r3, [pc, #32]	@ (8007b18 <xTaskGetSchedulerState+0x38>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d102      	bne.n	8007b02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007afc:	2302      	movs	r3, #2
 8007afe:	607b      	str	r3, [r7, #4]
 8007b00:	e001      	b.n	8007b06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007b02:	2300      	movs	r3, #0
 8007b04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007b06:	687b      	ldr	r3, [r7, #4]
	}
 8007b08:	4618      	mov	r0, r3
 8007b0a:	370c      	adds	r7, #12
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b12:	4770      	bx	lr
 8007b14:	20008eac 	.word	0x20008eac
 8007b18:	20008ec8 	.word	0x20008ec8

08007b1c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b086      	sub	sp, #24
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d058      	beq.n	8007be4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007b32:	4b2f      	ldr	r3, [pc, #188]	@ (8007bf0 <xTaskPriorityDisinherit+0xd4>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	d00b      	beq.n	8007b54 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b40:	f383 8811 	msr	BASEPRI, r3
 8007b44:	f3bf 8f6f 	isb	sy
 8007b48:	f3bf 8f4f 	dsb	sy
 8007b4c:	60fb      	str	r3, [r7, #12]
}
 8007b4e:	bf00      	nop
 8007b50:	bf00      	nop
 8007b52:	e7fd      	b.n	8007b50 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d10b      	bne.n	8007b74 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b60:	f383 8811 	msr	BASEPRI, r3
 8007b64:	f3bf 8f6f 	isb	sy
 8007b68:	f3bf 8f4f 	dsb	sy
 8007b6c:	60bb      	str	r3, [r7, #8]
}
 8007b6e:	bf00      	nop
 8007b70:	bf00      	nop
 8007b72:	e7fd      	b.n	8007b70 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b78:	1e5a      	subs	r2, r3, #1
 8007b7a:	693b      	ldr	r3, [r7, #16]
 8007b7c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007b7e:	693b      	ldr	r3, [r7, #16]
 8007b80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b86:	429a      	cmp	r2, r3
 8007b88:	d02c      	beq.n	8007be4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007b8a:	693b      	ldr	r3, [r7, #16]
 8007b8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d128      	bne.n	8007be4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007b92:	693b      	ldr	r3, [r7, #16]
 8007b94:	3304      	adds	r3, #4
 8007b96:	4618      	mov	r0, r3
 8007b98:	f7fe fb88 	bl	80062ac <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007ba0:	693b      	ldr	r3, [r7, #16]
 8007ba2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007ba4:	693b      	ldr	r3, [r7, #16]
 8007ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007bac:	693b      	ldr	r3, [r7, #16]
 8007bae:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8007bf4 <xTaskPriorityDisinherit+0xd8>)
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	429a      	cmp	r2, r3
 8007bba:	d903      	bls.n	8007bc4 <xTaskPriorityDisinherit+0xa8>
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8007bf4 <xTaskPriorityDisinherit+0xd8>)
 8007bc2:	6013      	str	r3, [r2, #0]
 8007bc4:	693b      	ldr	r3, [r7, #16]
 8007bc6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bc8:	4613      	mov	r3, r2
 8007bca:	009b      	lsls	r3, r3, #2
 8007bcc:	4413      	add	r3, r2
 8007bce:	009b      	lsls	r3, r3, #2
 8007bd0:	4a09      	ldr	r2, [pc, #36]	@ (8007bf8 <xTaskPriorityDisinherit+0xdc>)
 8007bd2:	441a      	add	r2, r3
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	3304      	adds	r3, #4
 8007bd8:	4619      	mov	r1, r3
 8007bda:	4610      	mov	r0, r2
 8007bdc:	f7fe fb09 	bl	80061f2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007be0:	2301      	movs	r3, #1
 8007be2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007be4:	697b      	ldr	r3, [r7, #20]
	}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3718      	adds	r7, #24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}
 8007bee:	bf00      	nop
 8007bf0:	200089cc 	.word	0x200089cc
 8007bf4:	20008ea8 	.word	0x20008ea8
 8007bf8:	200089d0 	.word	0x200089d0

08007bfc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	6078      	str	r0, [r7, #4]
 8007c04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007c06:	4b21      	ldr	r3, [pc, #132]	@ (8007c8c <prvAddCurrentTaskToDelayedList+0x90>)
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007c0c:	4b20      	ldr	r3, [pc, #128]	@ (8007c90 <prvAddCurrentTaskToDelayedList+0x94>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	3304      	adds	r3, #4
 8007c12:	4618      	mov	r0, r3
 8007c14:	f7fe fb4a 	bl	80062ac <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c1e:	d10a      	bne.n	8007c36 <prvAddCurrentTaskToDelayedList+0x3a>
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d007      	beq.n	8007c36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c26:	4b1a      	ldr	r3, [pc, #104]	@ (8007c90 <prvAddCurrentTaskToDelayedList+0x94>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	4819      	ldr	r0, [pc, #100]	@ (8007c94 <prvAddCurrentTaskToDelayedList+0x98>)
 8007c30:	f7fe fadf 	bl	80061f2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c34:	e026      	b.n	8007c84 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c36:	68fa      	ldr	r2, [r7, #12]
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	4413      	add	r3, r2
 8007c3c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c3e:	4b14      	ldr	r3, [pc, #80]	@ (8007c90 <prvAddCurrentTaskToDelayedList+0x94>)
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c46:	68ba      	ldr	r2, [r7, #8]
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	429a      	cmp	r2, r3
 8007c4c:	d209      	bcs.n	8007c62 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c4e:	4b12      	ldr	r3, [pc, #72]	@ (8007c98 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007c50:	681a      	ldr	r2, [r3, #0]
 8007c52:	4b0f      	ldr	r3, [pc, #60]	@ (8007c90 <prvAddCurrentTaskToDelayedList+0x94>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	3304      	adds	r3, #4
 8007c58:	4619      	mov	r1, r3
 8007c5a:	4610      	mov	r0, r2
 8007c5c:	f7fe faed 	bl	800623a <vListInsert>
}
 8007c60:	e010      	b.n	8007c84 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c62:	4b0e      	ldr	r3, [pc, #56]	@ (8007c9c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	4b0a      	ldr	r3, [pc, #40]	@ (8007c90 <prvAddCurrentTaskToDelayedList+0x94>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	3304      	adds	r3, #4
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	4610      	mov	r0, r2
 8007c70:	f7fe fae3 	bl	800623a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c74:	4b0a      	ldr	r3, [pc, #40]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68ba      	ldr	r2, [r7, #8]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d202      	bcs.n	8007c84 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8007c7e:	4a08      	ldr	r2, [pc, #32]	@ (8007ca0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	6013      	str	r3, [r2, #0]
}
 8007c84:	bf00      	nop
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20008ea4 	.word	0x20008ea4
 8007c90:	200089cc 	.word	0x200089cc
 8007c94:	20008e8c 	.word	0x20008e8c
 8007c98:	20008e5c 	.word	0x20008e5c
 8007c9c:	20008e58 	.word	0x20008e58
 8007ca0:	20008ec0 	.word	0x20008ec0

08007ca4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b08a      	sub	sp, #40	@ 0x28
 8007ca8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007caa:	2300      	movs	r3, #0
 8007cac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007cae:	f000 fb13 	bl	80082d8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8007cb2:	4b1d      	ldr	r3, [pc, #116]	@ (8007d28 <xTimerCreateTimerTask+0x84>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d021      	beq.n	8007cfe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8007cc2:	1d3a      	adds	r2, r7, #4
 8007cc4:	f107 0108 	add.w	r1, r7, #8
 8007cc8:	f107 030c 	add.w	r3, r7, #12
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f7fe fa49 	bl	8006164 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007cd2:	6879      	ldr	r1, [r7, #4]
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	68fa      	ldr	r2, [r7, #12]
 8007cd8:	9202      	str	r2, [sp, #8]
 8007cda:	9301      	str	r3, [sp, #4]
 8007cdc:	2302      	movs	r3, #2
 8007cde:	9300      	str	r3, [sp, #0]
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	460a      	mov	r2, r1
 8007ce4:	4911      	ldr	r1, [pc, #68]	@ (8007d2c <xTimerCreateTimerTask+0x88>)
 8007ce6:	4812      	ldr	r0, [pc, #72]	@ (8007d30 <xTimerCreateTimerTask+0x8c>)
 8007ce8:	f7ff f804 	bl	8006cf4 <xTaskCreateStatic>
 8007cec:	4603      	mov	r3, r0
 8007cee:	4a11      	ldr	r2, [pc, #68]	@ (8007d34 <xTimerCreateTimerTask+0x90>)
 8007cf0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007cf2:	4b10      	ldr	r3, [pc, #64]	@ (8007d34 <xTimerCreateTimerTask+0x90>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d001      	beq.n	8007cfe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007cfa:	2301      	movs	r3, #1
 8007cfc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d10b      	bne.n	8007d1c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d08:	f383 8811 	msr	BASEPRI, r3
 8007d0c:	f3bf 8f6f 	isb	sy
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	613b      	str	r3, [r7, #16]
}
 8007d16:	bf00      	nop
 8007d18:	bf00      	nop
 8007d1a:	e7fd      	b.n	8007d18 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007d1c:	697b      	ldr	r3, [r7, #20]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3718      	adds	r7, #24
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	20008efc 	.word	0x20008efc
 8007d2c:	08008eb0 	.word	0x08008eb0
 8007d30:	08007e71 	.word	0x08007e71
 8007d34:	20008f00 	.word	0x20008f00

08007d38 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08a      	sub	sp, #40	@ 0x28
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	607a      	str	r2, [r7, #4]
 8007d44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007d46:	2300      	movs	r3, #0
 8007d48:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d10b      	bne.n	8007d68 <xTimerGenericCommand+0x30>
	__asm volatile
 8007d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d54:	f383 8811 	msr	BASEPRI, r3
 8007d58:	f3bf 8f6f 	isb	sy
 8007d5c:	f3bf 8f4f 	dsb	sy
 8007d60:	623b      	str	r3, [r7, #32]
}
 8007d62:	bf00      	nop
 8007d64:	bf00      	nop
 8007d66:	e7fd      	b.n	8007d64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007d68:	4b19      	ldr	r3, [pc, #100]	@ (8007dd0 <xTimerGenericCommand+0x98>)
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d02a      	beq.n	8007dc6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	2b05      	cmp	r3, #5
 8007d80:	dc18      	bgt.n	8007db4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007d82:	f7ff fead 	bl	8007ae0 <xTaskGetSchedulerState>
 8007d86:	4603      	mov	r3, r0
 8007d88:	2b02      	cmp	r3, #2
 8007d8a:	d109      	bne.n	8007da0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007d8c:	4b10      	ldr	r3, [pc, #64]	@ (8007dd0 <xTimerGenericCommand+0x98>)
 8007d8e:	6818      	ldr	r0, [r3, #0]
 8007d90:	f107 0110 	add.w	r1, r7, #16
 8007d94:	2300      	movs	r3, #0
 8007d96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d98:	f7fe fbbc 	bl	8006514 <xQueueGenericSend>
 8007d9c:	6278      	str	r0, [r7, #36]	@ 0x24
 8007d9e:	e012      	b.n	8007dc6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007da0:	4b0b      	ldr	r3, [pc, #44]	@ (8007dd0 <xTimerGenericCommand+0x98>)
 8007da2:	6818      	ldr	r0, [r3, #0]
 8007da4:	f107 0110 	add.w	r1, r7, #16
 8007da8:	2300      	movs	r3, #0
 8007daa:	2200      	movs	r2, #0
 8007dac:	f7fe fbb2 	bl	8006514 <xQueueGenericSend>
 8007db0:	6278      	str	r0, [r7, #36]	@ 0x24
 8007db2:	e008      	b.n	8007dc6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8007db4:	4b06      	ldr	r3, [pc, #24]	@ (8007dd0 <xTimerGenericCommand+0x98>)
 8007db6:	6818      	ldr	r0, [r3, #0]
 8007db8:	f107 0110 	add.w	r1, r7, #16
 8007dbc:	2300      	movs	r3, #0
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	f7fe fcaa 	bl	8006718 <xQueueGenericSendFromISR>
 8007dc4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3728      	adds	r7, #40	@ 0x28
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	20008efc 	.word	0x20008efc

08007dd4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b088      	sub	sp, #32
 8007dd8:	af02      	add	r7, sp, #8
 8007dda:	6078      	str	r0, [r7, #4]
 8007ddc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007dde:	4b23      	ldr	r3, [pc, #140]	@ (8007e6c <prvProcessExpiredTimer+0x98>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	68db      	ldr	r3, [r3, #12]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	3304      	adds	r3, #4
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7fe fa5d 	bl	80062ac <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007df2:	697b      	ldr	r3, [r7, #20]
 8007df4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007df8:	f003 0304 	and.w	r3, r3, #4
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d023      	beq.n	8007e48 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	699a      	ldr	r2, [r3, #24]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	18d1      	adds	r1, r2, r3
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	683a      	ldr	r2, [r7, #0]
 8007e0c:	6978      	ldr	r0, [r7, #20]
 8007e0e:	f000 f8d5 	bl	8007fbc <prvInsertTimerInActiveList>
 8007e12:	4603      	mov	r3, r0
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d020      	beq.n	8007e5a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007e18:	2300      	movs	r3, #0
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	2300      	movs	r3, #0
 8007e1e:	687a      	ldr	r2, [r7, #4]
 8007e20:	2100      	movs	r1, #0
 8007e22:	6978      	ldr	r0, [r7, #20]
 8007e24:	f7ff ff88 	bl	8007d38 <xTimerGenericCommand>
 8007e28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d114      	bne.n	8007e5a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007e30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e34:	f383 8811 	msr	BASEPRI, r3
 8007e38:	f3bf 8f6f 	isb	sy
 8007e3c:	f3bf 8f4f 	dsb	sy
 8007e40:	60fb      	str	r3, [r7, #12]
}
 8007e42:	bf00      	nop
 8007e44:	bf00      	nop
 8007e46:	e7fd      	b.n	8007e44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007e4e:	f023 0301 	bic.w	r3, r3, #1
 8007e52:	b2da      	uxtb	r2, r3
 8007e54:	697b      	ldr	r3, [r7, #20]
 8007e56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	6978      	ldr	r0, [r7, #20]
 8007e60:	4798      	blx	r3
}
 8007e62:	bf00      	nop
 8007e64:	3718      	adds	r7, #24
 8007e66:	46bd      	mov	sp, r7
 8007e68:	bd80      	pop	{r7, pc}
 8007e6a:	bf00      	nop
 8007e6c:	20008ef4 	.word	0x20008ef4

08007e70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e78:	f107 0308 	add.w	r3, r7, #8
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	f000 f859 	bl	8007f34 <prvGetNextExpireTime>
 8007e82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	4619      	mov	r1, r3
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f000 f805 	bl	8007e98 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8007e8e:	f000 f8d7 	bl	8008040 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007e92:	bf00      	nop
 8007e94:	e7f0      	b.n	8007e78 <prvTimerTask+0x8>
	...

08007e98 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007ea2:	f7ff fa29 	bl	80072f8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007ea6:	f107 0308 	add.w	r3, r7, #8
 8007eaa:	4618      	mov	r0, r3
 8007eac:	f000 f866 	bl	8007f7c <prvSampleTimeNow>
 8007eb0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d130      	bne.n	8007f1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d10a      	bne.n	8007ed4 <prvProcessTimerOrBlockTask+0x3c>
 8007ebe:	687a      	ldr	r2, [r7, #4]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d806      	bhi.n	8007ed4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8007ec6:	f7ff fa25 	bl	8007314 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f7ff ff81 	bl	8007dd4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007ed2:	e024      	b.n	8007f1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d008      	beq.n	8007eec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007eda:	4b13      	ldr	r3, [pc, #76]	@ (8007f28 <prvProcessTimerOrBlockTask+0x90>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d101      	bne.n	8007ee8 <prvProcessTimerOrBlockTask+0x50>
 8007ee4:	2301      	movs	r3, #1
 8007ee6:	e000      	b.n	8007eea <prvProcessTimerOrBlockTask+0x52>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007eec:	4b0f      	ldr	r3, [pc, #60]	@ (8007f2c <prvProcessTimerOrBlockTask+0x94>)
 8007eee:	6818      	ldr	r0, [r3, #0]
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	1ad3      	subs	r3, r2, r3
 8007ef6:	683a      	ldr	r2, [r7, #0]
 8007ef8:	4619      	mov	r1, r3
 8007efa:	f7fe fec7 	bl	8006c8c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007efe:	f7ff fa09 	bl	8007314 <xTaskResumeAll>
 8007f02:	4603      	mov	r3, r0
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d10a      	bne.n	8007f1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007f08:	4b09      	ldr	r3, [pc, #36]	@ (8007f30 <prvProcessTimerOrBlockTask+0x98>)
 8007f0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	f3bf 8f4f 	dsb	sy
 8007f14:	f3bf 8f6f 	isb	sy
}
 8007f18:	e001      	b.n	8007f1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007f1a:	f7ff f9fb 	bl	8007314 <xTaskResumeAll>
}
 8007f1e:	bf00      	nop
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	20008ef8 	.word	0x20008ef8
 8007f2c:	20008efc 	.word	0x20008efc
 8007f30:	e000ed04 	.word	0xe000ed04

08007f34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007f34:	b480      	push	{r7}
 8007f36:	b085      	sub	sp, #20
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007f78 <prvGetNextExpireTime+0x44>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d101      	bne.n	8007f4a <prvGetNextExpireTime+0x16>
 8007f46:	2201      	movs	r2, #1
 8007f48:	e000      	b.n	8007f4c <prvGetNextExpireTime+0x18>
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d105      	bne.n	8007f64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007f58:	4b07      	ldr	r3, [pc, #28]	@ (8007f78 <prvGetNextExpireTime+0x44>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	60fb      	str	r3, [r7, #12]
 8007f62:	e001      	b.n	8007f68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007f64:	2300      	movs	r3, #0
 8007f66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007f68:	68fb      	ldr	r3, [r7, #12]
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	20008ef4 	.word	0x20008ef4

08007f7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007f84:	f7ff fa64 	bl	8007450 <xTaskGetTickCount>
 8007f88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8007fb8 <prvSampleTimeNow+0x3c>)
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	68fa      	ldr	r2, [r7, #12]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d205      	bcs.n	8007fa0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007f94:	f000 f93a 	bl	800820c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]
 8007f9e:	e002      	b.n	8007fa6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	2200      	movs	r2, #0
 8007fa4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007fa6:	4a04      	ldr	r2, [pc, #16]	@ (8007fb8 <prvSampleTimeNow+0x3c>)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8007fac:	68fb      	ldr	r3, [r7, #12]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3710      	adds	r7, #16
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop
 8007fb8:	20008f04 	.word	0x20008f04

08007fbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b086      	sub	sp, #24
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	60f8      	str	r0, [r7, #12]
 8007fc4:	60b9      	str	r1, [r7, #8]
 8007fc6:	607a      	str	r2, [r7, #4]
 8007fc8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	68ba      	ldr	r2, [r7, #8]
 8007fd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	68fa      	ldr	r2, [r7, #12]
 8007fd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8007fda:	68ba      	ldr	r2, [r7, #8]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d812      	bhi.n	8008008 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007fe2:	687a      	ldr	r2, [r7, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	1ad2      	subs	r2, r2, r3
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	429a      	cmp	r2, r3
 8007fee:	d302      	bcc.n	8007ff6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	e01b      	b.n	800802e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007ff6:	4b10      	ldr	r3, [pc, #64]	@ (8008038 <prvInsertTimerInActiveList+0x7c>)
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	3304      	adds	r3, #4
 8007ffe:	4619      	mov	r1, r3
 8008000:	4610      	mov	r0, r2
 8008002:	f7fe f91a 	bl	800623a <vListInsert>
 8008006:	e012      	b.n	800802e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	429a      	cmp	r2, r3
 800800e:	d206      	bcs.n	800801e <prvInsertTimerInActiveList+0x62>
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	429a      	cmp	r2, r3
 8008016:	d302      	bcc.n	800801e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8008018:	2301      	movs	r3, #1
 800801a:	617b      	str	r3, [r7, #20]
 800801c:	e007      	b.n	800802e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800801e:	4b07      	ldr	r3, [pc, #28]	@ (800803c <prvInsertTimerInActiveList+0x80>)
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	3304      	adds	r3, #4
 8008026:	4619      	mov	r1, r3
 8008028:	4610      	mov	r0, r2
 800802a:	f7fe f906 	bl	800623a <vListInsert>
		}
	}

	return xProcessTimerNow;
 800802e:	697b      	ldr	r3, [r7, #20]
}
 8008030:	4618      	mov	r0, r3
 8008032:	3718      	adds	r7, #24
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	20008ef8 	.word	0x20008ef8
 800803c:	20008ef4 	.word	0x20008ef4

08008040 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b08e      	sub	sp, #56	@ 0x38
 8008044:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008046:	e0ce      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2b00      	cmp	r3, #0
 800804c:	da19      	bge.n	8008082 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800804e:	1d3b      	adds	r3, r7, #4
 8008050:	3304      	adds	r3, #4
 8008052:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008056:	2b00      	cmp	r3, #0
 8008058:	d10b      	bne.n	8008072 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800805a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800805e:	f383 8811 	msr	BASEPRI, r3
 8008062:	f3bf 8f6f 	isb	sy
 8008066:	f3bf 8f4f 	dsb	sy
 800806a:	61fb      	str	r3, [r7, #28]
}
 800806c:	bf00      	nop
 800806e:	bf00      	nop
 8008070:	e7fd      	b.n	800806e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008078:	6850      	ldr	r0, [r2, #4]
 800807a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800807c:	6892      	ldr	r2, [r2, #8]
 800807e:	4611      	mov	r1, r2
 8008080:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	f2c0 80ae 	blt.w	80081e6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800808e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008090:	695b      	ldr	r3, [r3, #20]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d004      	beq.n	80080a0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008098:	3304      	adds	r3, #4
 800809a:	4618      	mov	r0, r3
 800809c:	f7fe f906 	bl	80062ac <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80080a0:	463b      	mov	r3, r7
 80080a2:	4618      	mov	r0, r3
 80080a4:	f7ff ff6a 	bl	8007f7c <prvSampleTimeNow>
 80080a8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2b09      	cmp	r3, #9
 80080ae:	f200 8097 	bhi.w	80081e0 <prvProcessReceivedCommands+0x1a0>
 80080b2:	a201      	add	r2, pc, #4	@ (adr r2, 80080b8 <prvProcessReceivedCommands+0x78>)
 80080b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080b8:	080080e1 	.word	0x080080e1
 80080bc:	080080e1 	.word	0x080080e1
 80080c0:	080080e1 	.word	0x080080e1
 80080c4:	08008157 	.word	0x08008157
 80080c8:	0800816b 	.word	0x0800816b
 80080cc:	080081b7 	.word	0x080081b7
 80080d0:	080080e1 	.word	0x080080e1
 80080d4:	080080e1 	.word	0x080080e1
 80080d8:	08008157 	.word	0x08008157
 80080dc:	0800816b 	.word	0x0800816b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80080e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80080e6:	f043 0301 	orr.w	r3, r3, #1
 80080ea:	b2da      	uxtb	r2, r3
 80080ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f6:	699b      	ldr	r3, [r3, #24]
 80080f8:	18d1      	adds	r1, r2, r3
 80080fa:	68bb      	ldr	r3, [r7, #8]
 80080fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80080fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008100:	f7ff ff5c 	bl	8007fbc <prvInsertTimerInActiveList>
 8008104:	4603      	mov	r3, r0
 8008106:	2b00      	cmp	r3, #0
 8008108:	d06c      	beq.n	80081e4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800810a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008110:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008114:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008118:	f003 0304 	and.w	r3, r3, #4
 800811c:	2b00      	cmp	r3, #0
 800811e:	d061      	beq.n	80081e4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8008120:	68ba      	ldr	r2, [r7, #8]
 8008122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008124:	699b      	ldr	r3, [r3, #24]
 8008126:	441a      	add	r2, r3
 8008128:	2300      	movs	r3, #0
 800812a:	9300      	str	r3, [sp, #0]
 800812c:	2300      	movs	r3, #0
 800812e:	2100      	movs	r1, #0
 8008130:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008132:	f7ff fe01 	bl	8007d38 <xTimerGenericCommand>
 8008136:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8008138:	6a3b      	ldr	r3, [r7, #32]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d152      	bne.n	80081e4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800813e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008142:	f383 8811 	msr	BASEPRI, r3
 8008146:	f3bf 8f6f 	isb	sy
 800814a:	f3bf 8f4f 	dsb	sy
 800814e:	61bb      	str	r3, [r7, #24]
}
 8008150:	bf00      	nop
 8008152:	bf00      	nop
 8008154:	e7fd      	b.n	8008152 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800815c:	f023 0301 	bic.w	r3, r3, #1
 8008160:	b2da      	uxtb	r2, r3
 8008162:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008164:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008168:	e03d      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800816a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008170:	f043 0301 	orr.w	r3, r3, #1
 8008174:	b2da      	uxtb	r2, r3
 8008176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008178:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800817c:	68ba      	ldr	r2, [r7, #8]
 800817e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008180:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008184:	699b      	ldr	r3, [r3, #24]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d10b      	bne.n	80081a2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800818a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800818e:	f383 8811 	msr	BASEPRI, r3
 8008192:	f3bf 8f6f 	isb	sy
 8008196:	f3bf 8f4f 	dsb	sy
 800819a:	617b      	str	r3, [r7, #20]
}
 800819c:	bf00      	nop
 800819e:	bf00      	nop
 80081a0:	e7fd      	b.n	800819e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80081a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081a4:	699a      	ldr	r2, [r3, #24]
 80081a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081a8:	18d1      	adds	r1, r2, r3
 80081aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081ae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081b0:	f7ff ff04 	bl	8007fbc <prvInsertTimerInActiveList>
					break;
 80081b4:	e017      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80081b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081bc:	f003 0302 	and.w	r3, r3, #2
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d103      	bne.n	80081cc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80081c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80081c6:	f000 fbe7 	bl	8008998 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80081ca:	e00c      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80081cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081d2:	f023 0301 	bic.w	r3, r3, #1
 80081d6:	b2da      	uxtb	r2, r3
 80081d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081da:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80081de:	e002      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80081e0:	bf00      	nop
 80081e2:	e000      	b.n	80081e6 <prvProcessReceivedCommands+0x1a6>
					break;
 80081e4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80081e6:	4b08      	ldr	r3, [pc, #32]	@ (8008208 <prvProcessReceivedCommands+0x1c8>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	1d39      	adds	r1, r7, #4
 80081ec:	2200      	movs	r2, #0
 80081ee:	4618      	mov	r0, r3
 80081f0:	f7fe fb30 	bl	8006854 <xQueueReceive>
 80081f4:	4603      	mov	r3, r0
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f47f af26 	bne.w	8008048 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80081fc:	bf00      	nop
 80081fe:	bf00      	nop
 8008200:	3730      	adds	r7, #48	@ 0x30
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	20008efc 	.word	0x20008efc

0800820c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b088      	sub	sp, #32
 8008210:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008212:	e049      	b.n	80082a8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008214:	4b2e      	ldr	r3, [pc, #184]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68db      	ldr	r3, [r3, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800821e:	4b2c      	ldr	r3, [pc, #176]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	68db      	ldr	r3, [r3, #12]
 8008226:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	3304      	adds	r3, #4
 800822c:	4618      	mov	r0, r3
 800822e:	f7fe f83d 	bl	80062ac <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	6a1b      	ldr	r3, [r3, #32]
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008240:	f003 0304 	and.w	r3, r3, #4
 8008244:	2b00      	cmp	r3, #0
 8008246:	d02f      	beq.n	80082a8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	699b      	ldr	r3, [r3, #24]
 800824c:	693a      	ldr	r2, [r7, #16]
 800824e:	4413      	add	r3, r2
 8008250:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008252:	68ba      	ldr	r2, [r7, #8]
 8008254:	693b      	ldr	r3, [r7, #16]
 8008256:	429a      	cmp	r2, r3
 8008258:	d90e      	bls.n	8008278 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	68ba      	ldr	r2, [r7, #8]
 800825e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	68fa      	ldr	r2, [r7, #12]
 8008264:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008266:	4b1a      	ldr	r3, [pc, #104]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	3304      	adds	r3, #4
 800826e:	4619      	mov	r1, r3
 8008270:	4610      	mov	r0, r2
 8008272:	f7fd ffe2 	bl	800623a <vListInsert>
 8008276:	e017      	b.n	80082a8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008278:	2300      	movs	r3, #0
 800827a:	9300      	str	r3, [sp, #0]
 800827c:	2300      	movs	r3, #0
 800827e:	693a      	ldr	r2, [r7, #16]
 8008280:	2100      	movs	r1, #0
 8008282:	68f8      	ldr	r0, [r7, #12]
 8008284:	f7ff fd58 	bl	8007d38 <xTimerGenericCommand>
 8008288:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d10b      	bne.n	80082a8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008290:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008294:	f383 8811 	msr	BASEPRI, r3
 8008298:	f3bf 8f6f 	isb	sy
 800829c:	f3bf 8f4f 	dsb	sy
 80082a0:	603b      	str	r3, [r7, #0]
}
 80082a2:	bf00      	nop
 80082a4:	bf00      	nop
 80082a6:	e7fd      	b.n	80082a4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082a8:	4b09      	ldr	r3, [pc, #36]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d1b0      	bne.n	8008214 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80082b2:	4b07      	ldr	r3, [pc, #28]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80082b8:	4b06      	ldr	r3, [pc, #24]	@ (80082d4 <prvSwitchTimerLists+0xc8>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	4a04      	ldr	r2, [pc, #16]	@ (80082d0 <prvSwitchTimerLists+0xc4>)
 80082be:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80082c0:	4a04      	ldr	r2, [pc, #16]	@ (80082d4 <prvSwitchTimerLists+0xc8>)
 80082c2:	697b      	ldr	r3, [r7, #20]
 80082c4:	6013      	str	r3, [r2, #0]
}
 80082c6:	bf00      	nop
 80082c8:	3718      	adds	r7, #24
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
 80082ce:	bf00      	nop
 80082d0:	20008ef4 	.word	0x20008ef4
 80082d4:	20008ef8 	.word	0x20008ef8

080082d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b082      	sub	sp, #8
 80082dc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80082de:	f000 f96b 	bl	80085b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80082e2:	4b15      	ldr	r3, [pc, #84]	@ (8008338 <prvCheckForValidListAndQueue+0x60>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d120      	bne.n	800832c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80082ea:	4814      	ldr	r0, [pc, #80]	@ (800833c <prvCheckForValidListAndQueue+0x64>)
 80082ec:	f7fd ff54 	bl	8006198 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80082f0:	4813      	ldr	r0, [pc, #76]	@ (8008340 <prvCheckForValidListAndQueue+0x68>)
 80082f2:	f7fd ff51 	bl	8006198 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80082f6:	4b13      	ldr	r3, [pc, #76]	@ (8008344 <prvCheckForValidListAndQueue+0x6c>)
 80082f8:	4a10      	ldr	r2, [pc, #64]	@ (800833c <prvCheckForValidListAndQueue+0x64>)
 80082fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80082fc:	4b12      	ldr	r3, [pc, #72]	@ (8008348 <prvCheckForValidListAndQueue+0x70>)
 80082fe:	4a10      	ldr	r2, [pc, #64]	@ (8008340 <prvCheckForValidListAndQueue+0x68>)
 8008300:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008302:	2300      	movs	r3, #0
 8008304:	9300      	str	r3, [sp, #0]
 8008306:	4b11      	ldr	r3, [pc, #68]	@ (800834c <prvCheckForValidListAndQueue+0x74>)
 8008308:	4a11      	ldr	r2, [pc, #68]	@ (8008350 <prvCheckForValidListAndQueue+0x78>)
 800830a:	2110      	movs	r1, #16
 800830c:	200a      	movs	r0, #10
 800830e:	f7fe f861 	bl	80063d4 <xQueueGenericCreateStatic>
 8008312:	4603      	mov	r3, r0
 8008314:	4a08      	ldr	r2, [pc, #32]	@ (8008338 <prvCheckForValidListAndQueue+0x60>)
 8008316:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008318:	4b07      	ldr	r3, [pc, #28]	@ (8008338 <prvCheckForValidListAndQueue+0x60>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	2b00      	cmp	r3, #0
 800831e:	d005      	beq.n	800832c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008320:	4b05      	ldr	r3, [pc, #20]	@ (8008338 <prvCheckForValidListAndQueue+0x60>)
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	490b      	ldr	r1, [pc, #44]	@ (8008354 <prvCheckForValidListAndQueue+0x7c>)
 8008326:	4618      	mov	r0, r3
 8008328:	f7fe fc86 	bl	8006c38 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800832c:	f000 f976 	bl	800861c <vPortExitCritical>
}
 8008330:	bf00      	nop
 8008332:	46bd      	mov	sp, r7
 8008334:	bd80      	pop	{r7, pc}
 8008336:	bf00      	nop
 8008338:	20008efc 	.word	0x20008efc
 800833c:	20008ecc 	.word	0x20008ecc
 8008340:	20008ee0 	.word	0x20008ee0
 8008344:	20008ef4 	.word	0x20008ef4
 8008348:	20008ef8 	.word	0x20008ef8
 800834c:	20008fa8 	.word	0x20008fa8
 8008350:	20008f08 	.word	0x20008f08
 8008354:	08008eb8 	.word	0x08008eb8

08008358 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008358:	b480      	push	{r7}
 800835a:	b085      	sub	sp, #20
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	3b04      	subs	r3, #4
 8008368:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008370:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	3b04      	subs	r3, #4
 8008376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	f023 0201 	bic.w	r2, r3, #1
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	3b04      	subs	r3, #4
 8008386:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008388:	4a0c      	ldr	r2, [pc, #48]	@ (80083bc <pxPortInitialiseStack+0x64>)
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	3b14      	subs	r3, #20
 8008392:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3b04      	subs	r3, #4
 800839e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f06f 0202 	mvn.w	r2, #2
 80083a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	3b20      	subs	r3, #32
 80083ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80083ae:	68fb      	ldr	r3, [r7, #12]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr
 80083bc:	080083c1 	.word	0x080083c1

080083c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083c0:	b480      	push	{r7}
 80083c2:	b085      	sub	sp, #20
 80083c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80083c6:	2300      	movs	r3, #0
 80083c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80083ca:	4b13      	ldr	r3, [pc, #76]	@ (8008418 <prvTaskExitError+0x58>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d2:	d00b      	beq.n	80083ec <prvTaskExitError+0x2c>
	__asm volatile
 80083d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083d8:	f383 8811 	msr	BASEPRI, r3
 80083dc:	f3bf 8f6f 	isb	sy
 80083e0:	f3bf 8f4f 	dsb	sy
 80083e4:	60fb      	str	r3, [r7, #12]
}
 80083e6:	bf00      	nop
 80083e8:	bf00      	nop
 80083ea:	e7fd      	b.n	80083e8 <prvTaskExitError+0x28>
	__asm volatile
 80083ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f0:	f383 8811 	msr	BASEPRI, r3
 80083f4:	f3bf 8f6f 	isb	sy
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	60bb      	str	r3, [r7, #8]
}
 80083fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008400:	bf00      	nop
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d0fc      	beq.n	8008402 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008408:	bf00      	nop
 800840a:	bf00      	nop
 800840c:	3714      	adds	r7, #20
 800840e:	46bd      	mov	sp, r7
 8008410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008414:	4770      	bx	lr
 8008416:	bf00      	nop
 8008418:	20000018 	.word	0x20000018
 800841c:	00000000 	.word	0x00000000

08008420 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008420:	4b07      	ldr	r3, [pc, #28]	@ (8008440 <pxCurrentTCBConst2>)
 8008422:	6819      	ldr	r1, [r3, #0]
 8008424:	6808      	ldr	r0, [r1, #0]
 8008426:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800842a:	f380 8809 	msr	PSP, r0
 800842e:	f3bf 8f6f 	isb	sy
 8008432:	f04f 0000 	mov.w	r0, #0
 8008436:	f380 8811 	msr	BASEPRI, r0
 800843a:	4770      	bx	lr
 800843c:	f3af 8000 	nop.w

08008440 <pxCurrentTCBConst2>:
 8008440:	200089cc 	.word	0x200089cc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008444:	bf00      	nop
 8008446:	bf00      	nop

08008448 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008448:	4808      	ldr	r0, [pc, #32]	@ (800846c <prvPortStartFirstTask+0x24>)
 800844a:	6800      	ldr	r0, [r0, #0]
 800844c:	6800      	ldr	r0, [r0, #0]
 800844e:	f380 8808 	msr	MSP, r0
 8008452:	f04f 0000 	mov.w	r0, #0
 8008456:	f380 8814 	msr	CONTROL, r0
 800845a:	b662      	cpsie	i
 800845c:	b661      	cpsie	f
 800845e:	f3bf 8f4f 	dsb	sy
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	df00      	svc	0
 8008468:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800846a:	bf00      	nop
 800846c:	e000ed08 	.word	0xe000ed08

08008470 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008476:	4b47      	ldr	r3, [pc, #284]	@ (8008594 <xPortStartScheduler+0x124>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	4a47      	ldr	r2, [pc, #284]	@ (8008598 <xPortStartScheduler+0x128>)
 800847c:	4293      	cmp	r3, r2
 800847e:	d10b      	bne.n	8008498 <xPortStartScheduler+0x28>
	__asm volatile
 8008480:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008484:	f383 8811 	msr	BASEPRI, r3
 8008488:	f3bf 8f6f 	isb	sy
 800848c:	f3bf 8f4f 	dsb	sy
 8008490:	60fb      	str	r3, [r7, #12]
}
 8008492:	bf00      	nop
 8008494:	bf00      	nop
 8008496:	e7fd      	b.n	8008494 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008498:	4b3e      	ldr	r3, [pc, #248]	@ (8008594 <xPortStartScheduler+0x124>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	4a3f      	ldr	r2, [pc, #252]	@ (800859c <xPortStartScheduler+0x12c>)
 800849e:	4293      	cmp	r3, r2
 80084a0:	d10b      	bne.n	80084ba <xPortStartScheduler+0x4a>
	__asm volatile
 80084a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a6:	f383 8811 	msr	BASEPRI, r3
 80084aa:	f3bf 8f6f 	isb	sy
 80084ae:	f3bf 8f4f 	dsb	sy
 80084b2:	613b      	str	r3, [r7, #16]
}
 80084b4:	bf00      	nop
 80084b6:	bf00      	nop
 80084b8:	e7fd      	b.n	80084b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80084ba:	4b39      	ldr	r3, [pc, #228]	@ (80085a0 <xPortStartScheduler+0x130>)
 80084bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	b2db      	uxtb	r3, r3
 80084c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80084c6:	697b      	ldr	r3, [r7, #20]
 80084c8:	22ff      	movs	r2, #255	@ 0xff
 80084ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80084cc:	697b      	ldr	r3, [r7, #20]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80084d4:	78fb      	ldrb	r3, [r7, #3]
 80084d6:	b2db      	uxtb	r3, r3
 80084d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80084dc:	b2da      	uxtb	r2, r3
 80084de:	4b31      	ldr	r3, [pc, #196]	@ (80085a4 <xPortStartScheduler+0x134>)
 80084e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80084e2:	4b31      	ldr	r3, [pc, #196]	@ (80085a8 <xPortStartScheduler+0x138>)
 80084e4:	2207      	movs	r2, #7
 80084e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084e8:	e009      	b.n	80084fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80084ea:	4b2f      	ldr	r3, [pc, #188]	@ (80085a8 <xPortStartScheduler+0x138>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	3b01      	subs	r3, #1
 80084f0:	4a2d      	ldr	r2, [pc, #180]	@ (80085a8 <xPortStartScheduler+0x138>)
 80084f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80084f4:	78fb      	ldrb	r3, [r7, #3]
 80084f6:	b2db      	uxtb	r3, r3
 80084f8:	005b      	lsls	r3, r3, #1
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80084fe:	78fb      	ldrb	r3, [r7, #3]
 8008500:	b2db      	uxtb	r3, r3
 8008502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008506:	2b80      	cmp	r3, #128	@ 0x80
 8008508:	d0ef      	beq.n	80084ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800850a:	4b27      	ldr	r3, [pc, #156]	@ (80085a8 <xPortStartScheduler+0x138>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f1c3 0307 	rsb	r3, r3, #7
 8008512:	2b04      	cmp	r3, #4
 8008514:	d00b      	beq.n	800852e <xPortStartScheduler+0xbe>
	__asm volatile
 8008516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800851a:	f383 8811 	msr	BASEPRI, r3
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	60bb      	str	r3, [r7, #8]
}
 8008528:	bf00      	nop
 800852a:	bf00      	nop
 800852c:	e7fd      	b.n	800852a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800852e:	4b1e      	ldr	r3, [pc, #120]	@ (80085a8 <xPortStartScheduler+0x138>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	021b      	lsls	r3, r3, #8
 8008534:	4a1c      	ldr	r2, [pc, #112]	@ (80085a8 <xPortStartScheduler+0x138>)
 8008536:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008538:	4b1b      	ldr	r3, [pc, #108]	@ (80085a8 <xPortStartScheduler+0x138>)
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008540:	4a19      	ldr	r2, [pc, #100]	@ (80085a8 <xPortStartScheduler+0x138>)
 8008542:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	b2da      	uxtb	r2, r3
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800854c:	4b17      	ldr	r3, [pc, #92]	@ (80085ac <xPortStartScheduler+0x13c>)
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	4a16      	ldr	r2, [pc, #88]	@ (80085ac <xPortStartScheduler+0x13c>)
 8008552:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008556:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008558:	4b14      	ldr	r3, [pc, #80]	@ (80085ac <xPortStartScheduler+0x13c>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4a13      	ldr	r2, [pc, #76]	@ (80085ac <xPortStartScheduler+0x13c>)
 800855e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008562:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008564:	f000 f8da 	bl	800871c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008568:	4b11      	ldr	r3, [pc, #68]	@ (80085b0 <xPortStartScheduler+0x140>)
 800856a:	2200      	movs	r2, #0
 800856c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800856e:	f000 f8f9 	bl	8008764 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008572:	4b10      	ldr	r3, [pc, #64]	@ (80085b4 <xPortStartScheduler+0x144>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	4a0f      	ldr	r2, [pc, #60]	@ (80085b4 <xPortStartScheduler+0x144>)
 8008578:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800857c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800857e:	f7ff ff63 	bl	8008448 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008582:	f7ff f82f 	bl	80075e4 <vTaskSwitchContext>
	prvTaskExitError();
 8008586:	f7ff ff1b 	bl	80083c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3718      	adds	r7, #24
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}
 8008594:	e000ed00 	.word	0xe000ed00
 8008598:	410fc271 	.word	0x410fc271
 800859c:	410fc270 	.word	0x410fc270
 80085a0:	e000e400 	.word	0xe000e400
 80085a4:	20008ff8 	.word	0x20008ff8
 80085a8:	20008ffc 	.word	0x20008ffc
 80085ac:	e000ed20 	.word	0xe000ed20
 80085b0:	20000018 	.word	0x20000018
 80085b4:	e000ef34 	.word	0xe000ef34

080085b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80085b8:	b480      	push	{r7}
 80085ba:	b083      	sub	sp, #12
 80085bc:	af00      	add	r7, sp, #0
	__asm volatile
 80085be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c2:	f383 8811 	msr	BASEPRI, r3
 80085c6:	f3bf 8f6f 	isb	sy
 80085ca:	f3bf 8f4f 	dsb	sy
 80085ce:	607b      	str	r3, [r7, #4]
}
 80085d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80085d2:	4b10      	ldr	r3, [pc, #64]	@ (8008614 <vPortEnterCritical+0x5c>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	3301      	adds	r3, #1
 80085d8:	4a0e      	ldr	r2, [pc, #56]	@ (8008614 <vPortEnterCritical+0x5c>)
 80085da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80085dc:	4b0d      	ldr	r3, [pc, #52]	@ (8008614 <vPortEnterCritical+0x5c>)
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	2b01      	cmp	r3, #1
 80085e2:	d110      	bne.n	8008606 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80085e4:	4b0c      	ldr	r3, [pc, #48]	@ (8008618 <vPortEnterCritical+0x60>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	b2db      	uxtb	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d00b      	beq.n	8008606 <vPortEnterCritical+0x4e>
	__asm volatile
 80085ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f2:	f383 8811 	msr	BASEPRI, r3
 80085f6:	f3bf 8f6f 	isb	sy
 80085fa:	f3bf 8f4f 	dsb	sy
 80085fe:	603b      	str	r3, [r7, #0]
}
 8008600:	bf00      	nop
 8008602:	bf00      	nop
 8008604:	e7fd      	b.n	8008602 <vPortEnterCritical+0x4a>
	}
}
 8008606:	bf00      	nop
 8008608:	370c      	adds	r7, #12
 800860a:	46bd      	mov	sp, r7
 800860c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008610:	4770      	bx	lr
 8008612:	bf00      	nop
 8008614:	20000018 	.word	0x20000018
 8008618:	e000ed04 	.word	0xe000ed04

0800861c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800861c:	b480      	push	{r7}
 800861e:	b083      	sub	sp, #12
 8008620:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008622:	4b12      	ldr	r3, [pc, #72]	@ (800866c <vPortExitCritical+0x50>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2b00      	cmp	r3, #0
 8008628:	d10b      	bne.n	8008642 <vPortExitCritical+0x26>
	__asm volatile
 800862a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862e:	f383 8811 	msr	BASEPRI, r3
 8008632:	f3bf 8f6f 	isb	sy
 8008636:	f3bf 8f4f 	dsb	sy
 800863a:	607b      	str	r3, [r7, #4]
}
 800863c:	bf00      	nop
 800863e:	bf00      	nop
 8008640:	e7fd      	b.n	800863e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008642:	4b0a      	ldr	r3, [pc, #40]	@ (800866c <vPortExitCritical+0x50>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3b01      	subs	r3, #1
 8008648:	4a08      	ldr	r2, [pc, #32]	@ (800866c <vPortExitCritical+0x50>)
 800864a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800864c:	4b07      	ldr	r3, [pc, #28]	@ (800866c <vPortExitCritical+0x50>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d105      	bne.n	8008660 <vPortExitCritical+0x44>
 8008654:	2300      	movs	r3, #0
 8008656:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	f383 8811 	msr	BASEPRI, r3
}
 800865e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008660:	bf00      	nop
 8008662:	370c      	adds	r7, #12
 8008664:	46bd      	mov	sp, r7
 8008666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866a:	4770      	bx	lr
 800866c:	20000018 	.word	0x20000018

08008670 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008670:	f3ef 8009 	mrs	r0, PSP
 8008674:	f3bf 8f6f 	isb	sy
 8008678:	4b15      	ldr	r3, [pc, #84]	@ (80086d0 <pxCurrentTCBConst>)
 800867a:	681a      	ldr	r2, [r3, #0]
 800867c:	f01e 0f10 	tst.w	lr, #16
 8008680:	bf08      	it	eq
 8008682:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008686:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800868a:	6010      	str	r0, [r2, #0]
 800868c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008690:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008694:	f380 8811 	msr	BASEPRI, r0
 8008698:	f3bf 8f4f 	dsb	sy
 800869c:	f3bf 8f6f 	isb	sy
 80086a0:	f7fe ffa0 	bl	80075e4 <vTaskSwitchContext>
 80086a4:	f04f 0000 	mov.w	r0, #0
 80086a8:	f380 8811 	msr	BASEPRI, r0
 80086ac:	bc09      	pop	{r0, r3}
 80086ae:	6819      	ldr	r1, [r3, #0]
 80086b0:	6808      	ldr	r0, [r1, #0]
 80086b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b6:	f01e 0f10 	tst.w	lr, #16
 80086ba:	bf08      	it	eq
 80086bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80086c0:	f380 8809 	msr	PSP, r0
 80086c4:	f3bf 8f6f 	isb	sy
 80086c8:	4770      	bx	lr
 80086ca:	bf00      	nop
 80086cc:	f3af 8000 	nop.w

080086d0 <pxCurrentTCBConst>:
 80086d0:	200089cc 	.word	0x200089cc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80086d4:	bf00      	nop
 80086d6:	bf00      	nop

080086d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b082      	sub	sp, #8
 80086dc:	af00      	add	r7, sp, #0
	__asm volatile
 80086de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e2:	f383 8811 	msr	BASEPRI, r3
 80086e6:	f3bf 8f6f 	isb	sy
 80086ea:	f3bf 8f4f 	dsb	sy
 80086ee:	607b      	str	r3, [r7, #4]
}
 80086f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80086f2:	f7fe febd 	bl	8007470 <xTaskIncrementTick>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d003      	beq.n	8008704 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80086fc:	4b06      	ldr	r3, [pc, #24]	@ (8008718 <xPortSysTickHandler+0x40>)
 80086fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	2300      	movs	r3, #0
 8008706:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	f383 8811 	msr	BASEPRI, r3
}
 800870e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008710:	bf00      	nop
 8008712:	3708      	adds	r7, #8
 8008714:	46bd      	mov	sp, r7
 8008716:	bd80      	pop	{r7, pc}
 8008718:	e000ed04 	.word	0xe000ed04

0800871c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800871c:	b480      	push	{r7}
 800871e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008720:	4b0b      	ldr	r3, [pc, #44]	@ (8008750 <vPortSetupTimerInterrupt+0x34>)
 8008722:	2200      	movs	r2, #0
 8008724:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008726:	4b0b      	ldr	r3, [pc, #44]	@ (8008754 <vPortSetupTimerInterrupt+0x38>)
 8008728:	2200      	movs	r2, #0
 800872a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800872c:	4b0a      	ldr	r3, [pc, #40]	@ (8008758 <vPortSetupTimerInterrupt+0x3c>)
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a0a      	ldr	r2, [pc, #40]	@ (800875c <vPortSetupTimerInterrupt+0x40>)
 8008732:	fba2 2303 	umull	r2, r3, r2, r3
 8008736:	099b      	lsrs	r3, r3, #6
 8008738:	4a09      	ldr	r2, [pc, #36]	@ (8008760 <vPortSetupTimerInterrupt+0x44>)
 800873a:	3b01      	subs	r3, #1
 800873c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800873e:	4b04      	ldr	r3, [pc, #16]	@ (8008750 <vPortSetupTimerInterrupt+0x34>)
 8008740:	2207      	movs	r2, #7
 8008742:	601a      	str	r2, [r3, #0]
}
 8008744:	bf00      	nop
 8008746:	46bd      	mov	sp, r7
 8008748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	e000e010 	.word	0xe000e010
 8008754:	e000e018 	.word	0xe000e018
 8008758:	2000000c 	.word	0x2000000c
 800875c:	10624dd3 	.word	0x10624dd3
 8008760:	e000e014 	.word	0xe000e014

08008764 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008764:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008774 <vPortEnableVFP+0x10>
 8008768:	6801      	ldr	r1, [r0, #0]
 800876a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800876e:	6001      	str	r1, [r0, #0]
 8008770:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008772:	bf00      	nop
 8008774:	e000ed88 	.word	0xe000ed88

08008778 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008778:	b480      	push	{r7}
 800877a:	b085      	sub	sp, #20
 800877c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800877e:	f3ef 8305 	mrs	r3, IPSR
 8008782:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	2b0f      	cmp	r3, #15
 8008788:	d915      	bls.n	80087b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800878a:	4a18      	ldr	r2, [pc, #96]	@ (80087ec <vPortValidateInterruptPriority+0x74>)
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	4413      	add	r3, r2
 8008790:	781b      	ldrb	r3, [r3, #0]
 8008792:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008794:	4b16      	ldr	r3, [pc, #88]	@ (80087f0 <vPortValidateInterruptPriority+0x78>)
 8008796:	781b      	ldrb	r3, [r3, #0]
 8008798:	7afa      	ldrb	r2, [r7, #11]
 800879a:	429a      	cmp	r2, r3
 800879c:	d20b      	bcs.n	80087b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800879e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087a2:	f383 8811 	msr	BASEPRI, r3
 80087a6:	f3bf 8f6f 	isb	sy
 80087aa:	f3bf 8f4f 	dsb	sy
 80087ae:	607b      	str	r3, [r7, #4]
}
 80087b0:	bf00      	nop
 80087b2:	bf00      	nop
 80087b4:	e7fd      	b.n	80087b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80087b6:	4b0f      	ldr	r3, [pc, #60]	@ (80087f4 <vPortValidateInterruptPriority+0x7c>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80087be:	4b0e      	ldr	r3, [pc, #56]	@ (80087f8 <vPortValidateInterruptPriority+0x80>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d90b      	bls.n	80087de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80087c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ca:	f383 8811 	msr	BASEPRI, r3
 80087ce:	f3bf 8f6f 	isb	sy
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	603b      	str	r3, [r7, #0]
}
 80087d8:	bf00      	nop
 80087da:	bf00      	nop
 80087dc:	e7fd      	b.n	80087da <vPortValidateInterruptPriority+0x62>
	}
 80087de:	bf00      	nop
 80087e0:	3714      	adds	r7, #20
 80087e2:	46bd      	mov	sp, r7
 80087e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e8:	4770      	bx	lr
 80087ea:	bf00      	nop
 80087ec:	e000e3f0 	.word	0xe000e3f0
 80087f0:	20008ff8 	.word	0x20008ff8
 80087f4:	e000ed0c 	.word	0xe000ed0c
 80087f8:	20008ffc 	.word	0x20008ffc

080087fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b08a      	sub	sp, #40	@ 0x28
 8008800:	af00      	add	r7, sp, #0
 8008802:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008804:	2300      	movs	r3, #0
 8008806:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008808:	f7fe fd76 	bl	80072f8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800880c:	4b5c      	ldr	r3, [pc, #368]	@ (8008980 <pvPortMalloc+0x184>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008814:	f000 f924 	bl	8008a60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008818:	4b5a      	ldr	r3, [pc, #360]	@ (8008984 <pvPortMalloc+0x188>)
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4013      	ands	r3, r2
 8008820:	2b00      	cmp	r3, #0
 8008822:	f040 8095 	bne.w	8008950 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d01e      	beq.n	800886a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800882c:	2208      	movs	r2, #8
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	4413      	add	r3, r2
 8008832:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	f003 0307 	and.w	r3, r3, #7
 800883a:	2b00      	cmp	r3, #0
 800883c:	d015      	beq.n	800886a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	f023 0307 	bic.w	r3, r3, #7
 8008844:	3308      	adds	r3, #8
 8008846:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	f003 0307 	and.w	r3, r3, #7
 800884e:	2b00      	cmp	r3, #0
 8008850:	d00b      	beq.n	800886a <pvPortMalloc+0x6e>
	__asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008856:	f383 8811 	msr	BASEPRI, r3
 800885a:	f3bf 8f6f 	isb	sy
 800885e:	f3bf 8f4f 	dsb	sy
 8008862:	617b      	str	r3, [r7, #20]
}
 8008864:	bf00      	nop
 8008866:	bf00      	nop
 8008868:	e7fd      	b.n	8008866 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d06f      	beq.n	8008950 <pvPortMalloc+0x154>
 8008870:	4b45      	ldr	r3, [pc, #276]	@ (8008988 <pvPortMalloc+0x18c>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	687a      	ldr	r2, [r7, #4]
 8008876:	429a      	cmp	r2, r3
 8008878:	d86a      	bhi.n	8008950 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800887a:	4b44      	ldr	r3, [pc, #272]	@ (800898c <pvPortMalloc+0x190>)
 800887c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800887e:	4b43      	ldr	r3, [pc, #268]	@ (800898c <pvPortMalloc+0x190>)
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008884:	e004      	b.n	8008890 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008888:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800888a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	687a      	ldr	r2, [r7, #4]
 8008896:	429a      	cmp	r2, r3
 8008898:	d903      	bls.n	80088a2 <pvPortMalloc+0xa6>
 800889a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	2b00      	cmp	r3, #0
 80088a0:	d1f1      	bne.n	8008886 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80088a2:	4b37      	ldr	r3, [pc, #220]	@ (8008980 <pvPortMalloc+0x184>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088a8:	429a      	cmp	r2, r3
 80088aa:	d051      	beq.n	8008950 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80088ac:	6a3b      	ldr	r3, [r7, #32]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	2208      	movs	r2, #8
 80088b2:	4413      	add	r3, r2
 80088b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80088b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088b8:	681a      	ldr	r2, [r3, #0]
 80088ba:	6a3b      	ldr	r3, [r7, #32]
 80088bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80088be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c0:	685a      	ldr	r2, [r3, #4]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	1ad2      	subs	r2, r2, r3
 80088c6:	2308      	movs	r3, #8
 80088c8:	005b      	lsls	r3, r3, #1
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d920      	bls.n	8008910 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80088ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	4413      	add	r3, r2
 80088d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	f003 0307 	and.w	r3, r3, #7
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d00b      	beq.n	80088f8 <pvPortMalloc+0xfc>
	__asm volatile
 80088e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088e4:	f383 8811 	msr	BASEPRI, r3
 80088e8:	f3bf 8f6f 	isb	sy
 80088ec:	f3bf 8f4f 	dsb	sy
 80088f0:	613b      	str	r3, [r7, #16]
}
 80088f2:	bf00      	nop
 80088f4:	bf00      	nop
 80088f6:	e7fd      	b.n	80088f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80088f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088fa:	685a      	ldr	r2, [r3, #4]
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	1ad2      	subs	r2, r2, r3
 8008900:	69bb      	ldr	r3, [r7, #24]
 8008902:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008906:	687a      	ldr	r2, [r7, #4]
 8008908:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800890a:	69b8      	ldr	r0, [r7, #24]
 800890c:	f000 f90a 	bl	8008b24 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008910:	4b1d      	ldr	r3, [pc, #116]	@ (8008988 <pvPortMalloc+0x18c>)
 8008912:	681a      	ldr	r2, [r3, #0]
 8008914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	1ad3      	subs	r3, r2, r3
 800891a:	4a1b      	ldr	r2, [pc, #108]	@ (8008988 <pvPortMalloc+0x18c>)
 800891c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800891e:	4b1a      	ldr	r3, [pc, #104]	@ (8008988 <pvPortMalloc+0x18c>)
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	4b1b      	ldr	r3, [pc, #108]	@ (8008990 <pvPortMalloc+0x194>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	429a      	cmp	r2, r3
 8008928:	d203      	bcs.n	8008932 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800892a:	4b17      	ldr	r3, [pc, #92]	@ (8008988 <pvPortMalloc+0x18c>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4a18      	ldr	r2, [pc, #96]	@ (8008990 <pvPortMalloc+0x194>)
 8008930:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008934:	685a      	ldr	r2, [r3, #4]
 8008936:	4b13      	ldr	r3, [pc, #76]	@ (8008984 <pvPortMalloc+0x188>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	431a      	orrs	r2, r3
 800893c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800893e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008942:	2200      	movs	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008946:	4b13      	ldr	r3, [pc, #76]	@ (8008994 <pvPortMalloc+0x198>)
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3301      	adds	r3, #1
 800894c:	4a11      	ldr	r2, [pc, #68]	@ (8008994 <pvPortMalloc+0x198>)
 800894e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008950:	f7fe fce0 	bl	8007314 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	f003 0307 	and.w	r3, r3, #7
 800895a:	2b00      	cmp	r3, #0
 800895c:	d00b      	beq.n	8008976 <pvPortMalloc+0x17a>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	60fb      	str	r3, [r7, #12]
}
 8008970:	bf00      	nop
 8008972:	bf00      	nop
 8008974:	e7fd      	b.n	8008972 <pvPortMalloc+0x176>
	return pvReturn;
 8008976:	69fb      	ldr	r3, [r7, #28]
}
 8008978:	4618      	mov	r0, r3
 800897a:	3728      	adds	r7, #40	@ 0x28
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}
 8008980:	2000cc08 	.word	0x2000cc08
 8008984:	2000cc1c 	.word	0x2000cc1c
 8008988:	2000cc0c 	.word	0x2000cc0c
 800898c:	2000cc00 	.word	0x2000cc00
 8008990:	2000cc10 	.word	0x2000cc10
 8008994:	2000cc14 	.word	0x2000cc14

08008998 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b086      	sub	sp, #24
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d04f      	beq.n	8008a4a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80089aa:	2308      	movs	r3, #8
 80089ac:	425b      	negs	r3, r3
 80089ae:	697a      	ldr	r2, [r7, #20]
 80089b0:	4413      	add	r3, r2
 80089b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	685a      	ldr	r2, [r3, #4]
 80089bc:	4b25      	ldr	r3, [pc, #148]	@ (8008a54 <vPortFree+0xbc>)
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	4013      	ands	r3, r2
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d10b      	bne.n	80089de <vPortFree+0x46>
	__asm volatile
 80089c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ca:	f383 8811 	msr	BASEPRI, r3
 80089ce:	f3bf 8f6f 	isb	sy
 80089d2:	f3bf 8f4f 	dsb	sy
 80089d6:	60fb      	str	r3, [r7, #12]
}
 80089d8:	bf00      	nop
 80089da:	bf00      	nop
 80089dc:	e7fd      	b.n	80089da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80089de:	693b      	ldr	r3, [r7, #16]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d00b      	beq.n	80089fe <vPortFree+0x66>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ea:	f383 8811 	msr	BASEPRI, r3
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f3bf 8f4f 	dsb	sy
 80089f6:	60bb      	str	r3, [r7, #8]
}
 80089f8:	bf00      	nop
 80089fa:	bf00      	nop
 80089fc:	e7fd      	b.n	80089fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80089fe:	693b      	ldr	r3, [r7, #16]
 8008a00:	685a      	ldr	r2, [r3, #4]
 8008a02:	4b14      	ldr	r3, [pc, #80]	@ (8008a54 <vPortFree+0xbc>)
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4013      	ands	r3, r2
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d01e      	beq.n	8008a4a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d11a      	bne.n	8008a4a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	685a      	ldr	r2, [r3, #4]
 8008a18:	4b0e      	ldr	r3, [pc, #56]	@ (8008a54 <vPortFree+0xbc>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	43db      	mvns	r3, r3
 8008a1e:	401a      	ands	r2, r3
 8008a20:	693b      	ldr	r3, [r7, #16]
 8008a22:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008a24:	f7fe fc68 	bl	80072f8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008a28:	693b      	ldr	r3, [r7, #16]
 8008a2a:	685a      	ldr	r2, [r3, #4]
 8008a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8008a58 <vPortFree+0xc0>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4413      	add	r3, r2
 8008a32:	4a09      	ldr	r2, [pc, #36]	@ (8008a58 <vPortFree+0xc0>)
 8008a34:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008a36:	6938      	ldr	r0, [r7, #16]
 8008a38:	f000 f874 	bl	8008b24 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008a3c:	4b07      	ldr	r3, [pc, #28]	@ (8008a5c <vPortFree+0xc4>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	3301      	adds	r3, #1
 8008a42:	4a06      	ldr	r2, [pc, #24]	@ (8008a5c <vPortFree+0xc4>)
 8008a44:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008a46:	f7fe fc65 	bl	8007314 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8008a4a:	bf00      	nop
 8008a4c:	3718      	adds	r7, #24
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd80      	pop	{r7, pc}
 8008a52:	bf00      	nop
 8008a54:	2000cc1c 	.word	0x2000cc1c
 8008a58:	2000cc0c 	.word	0x2000cc0c
 8008a5c:	2000cc18 	.word	0x2000cc18

08008a60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008a66:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8008a6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008a6c:	4b27      	ldr	r3, [pc, #156]	@ (8008b0c <prvHeapInit+0xac>)
 8008a6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f003 0307 	and.w	r3, r3, #7
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d00c      	beq.n	8008a94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	3307      	adds	r3, #7
 8008a7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 0307 	bic.w	r3, r3, #7
 8008a86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	4a1f      	ldr	r2, [pc, #124]	@ (8008b0c <prvHeapInit+0xac>)
 8008a90:	4413      	add	r3, r2
 8008a92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008a98:	4a1d      	ldr	r2, [pc, #116]	@ (8008b10 <prvHeapInit+0xb0>)
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008a9e:	4b1c      	ldr	r3, [pc, #112]	@ (8008b10 <prvHeapInit+0xb0>)
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	68ba      	ldr	r2, [r7, #8]
 8008aa8:	4413      	add	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008aac:	2208      	movs	r2, #8
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	1a9b      	subs	r3, r3, r2
 8008ab2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	f023 0307 	bic.w	r3, r3, #7
 8008aba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4a15      	ldr	r2, [pc, #84]	@ (8008b14 <prvHeapInit+0xb4>)
 8008ac0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008ac2:	4b14      	ldr	r3, [pc, #80]	@ (8008b14 <prvHeapInit+0xb4>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008aca:	4b12      	ldr	r3, [pc, #72]	@ (8008b14 <prvHeapInit+0xb4>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008ad6:	683b      	ldr	r3, [r7, #0]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	1ad2      	subs	r2, r2, r3
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8008b14 <prvHeapInit+0xb4>)
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008ae8:	683b      	ldr	r3, [r7, #0]
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	4a0a      	ldr	r2, [pc, #40]	@ (8008b18 <prvHeapInit+0xb8>)
 8008aee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	4a09      	ldr	r2, [pc, #36]	@ (8008b1c <prvHeapInit+0xbc>)
 8008af6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008af8:	4b09      	ldr	r3, [pc, #36]	@ (8008b20 <prvHeapInit+0xc0>)
 8008afa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8008afe:	601a      	str	r2, [r3, #0]
}
 8008b00:	bf00      	nop
 8008b02:	3714      	adds	r7, #20
 8008b04:	46bd      	mov	sp, r7
 8008b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b0a:	4770      	bx	lr
 8008b0c:	20009000 	.word	0x20009000
 8008b10:	2000cc00 	.word	0x2000cc00
 8008b14:	2000cc08 	.word	0x2000cc08
 8008b18:	2000cc10 	.word	0x2000cc10
 8008b1c:	2000cc0c 	.word	0x2000cc0c
 8008b20:	2000cc1c 	.word	0x2000cc1c

08008b24 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008b24:	b480      	push	{r7}
 8008b26:	b085      	sub	sp, #20
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008b2c:	4b28      	ldr	r3, [pc, #160]	@ (8008bd0 <prvInsertBlockIntoFreeList+0xac>)
 8008b2e:	60fb      	str	r3, [r7, #12]
 8008b30:	e002      	b.n	8008b38 <prvInsertBlockIntoFreeList+0x14>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	60fb      	str	r3, [r7, #12]
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	429a      	cmp	r2, r3
 8008b40:	d8f7      	bhi.n	8008b32 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	685b      	ldr	r3, [r3, #4]
 8008b4a:	68ba      	ldr	r2, [r7, #8]
 8008b4c:	4413      	add	r3, r2
 8008b4e:	687a      	ldr	r2, [r7, #4]
 8008b50:	429a      	cmp	r2, r3
 8008b52:	d108      	bne.n	8008b66 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	685a      	ldr	r2, [r3, #4]
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	685b      	ldr	r3, [r3, #4]
 8008b5c:	441a      	add	r2, r3
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	685b      	ldr	r3, [r3, #4]
 8008b6e:	68ba      	ldr	r2, [r7, #8]
 8008b70:	441a      	add	r2, r3
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	429a      	cmp	r2, r3
 8008b78:	d118      	bne.n	8008bac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	4b15      	ldr	r3, [pc, #84]	@ (8008bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d00d      	beq.n	8008ba2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	685a      	ldr	r2, [r3, #4]
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	685b      	ldr	r3, [r3, #4]
 8008b90:	441a      	add	r2, r3
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	601a      	str	r2, [r3, #0]
 8008ba0:	e008      	b.n	8008bb4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd4 <prvInsertBlockIntoFreeList+0xb0>)
 8008ba4:	681a      	ldr	r2, [r3, #0]
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	601a      	str	r2, [r3, #0]
 8008baa:	e003      	b.n	8008bb4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681a      	ldr	r2, [r3, #0]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d002      	beq.n	8008bc2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	687a      	ldr	r2, [r7, #4]
 8008bc0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bc2:	bf00      	nop
 8008bc4:	3714      	adds	r7, #20
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop
 8008bd0:	2000cc00 	.word	0x2000cc00
 8008bd4:	2000cc08 	.word	0x2000cc08

08008bd8 <memset>:
 8008bd8:	4402      	add	r2, r0
 8008bda:	4603      	mov	r3, r0
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d100      	bne.n	8008be2 <memset+0xa>
 8008be0:	4770      	bx	lr
 8008be2:	f803 1b01 	strb.w	r1, [r3], #1
 8008be6:	e7f9      	b.n	8008bdc <memset+0x4>

08008be8 <_reclaim_reent>:
 8008be8:	4b2d      	ldr	r3, [pc, #180]	@ (8008ca0 <_reclaim_reent+0xb8>)
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	4283      	cmp	r3, r0
 8008bee:	b570      	push	{r4, r5, r6, lr}
 8008bf0:	4604      	mov	r4, r0
 8008bf2:	d053      	beq.n	8008c9c <_reclaim_reent+0xb4>
 8008bf4:	69c3      	ldr	r3, [r0, #28]
 8008bf6:	b31b      	cbz	r3, 8008c40 <_reclaim_reent+0x58>
 8008bf8:	68db      	ldr	r3, [r3, #12]
 8008bfa:	b163      	cbz	r3, 8008c16 <_reclaim_reent+0x2e>
 8008bfc:	2500      	movs	r5, #0
 8008bfe:	69e3      	ldr	r3, [r4, #28]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	5959      	ldr	r1, [r3, r5]
 8008c04:	b9b1      	cbnz	r1, 8008c34 <_reclaim_reent+0x4c>
 8008c06:	3504      	adds	r5, #4
 8008c08:	2d80      	cmp	r5, #128	@ 0x80
 8008c0a:	d1f8      	bne.n	8008bfe <_reclaim_reent+0x16>
 8008c0c:	69e3      	ldr	r3, [r4, #28]
 8008c0e:	4620      	mov	r0, r4
 8008c10:	68d9      	ldr	r1, [r3, #12]
 8008c12:	f000 f87b 	bl	8008d0c <_free_r>
 8008c16:	69e3      	ldr	r3, [r4, #28]
 8008c18:	6819      	ldr	r1, [r3, #0]
 8008c1a:	b111      	cbz	r1, 8008c22 <_reclaim_reent+0x3a>
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	f000 f875 	bl	8008d0c <_free_r>
 8008c22:	69e3      	ldr	r3, [r4, #28]
 8008c24:	689d      	ldr	r5, [r3, #8]
 8008c26:	b15d      	cbz	r5, 8008c40 <_reclaim_reent+0x58>
 8008c28:	4629      	mov	r1, r5
 8008c2a:	4620      	mov	r0, r4
 8008c2c:	682d      	ldr	r5, [r5, #0]
 8008c2e:	f000 f86d 	bl	8008d0c <_free_r>
 8008c32:	e7f8      	b.n	8008c26 <_reclaim_reent+0x3e>
 8008c34:	680e      	ldr	r6, [r1, #0]
 8008c36:	4620      	mov	r0, r4
 8008c38:	f000 f868 	bl	8008d0c <_free_r>
 8008c3c:	4631      	mov	r1, r6
 8008c3e:	e7e1      	b.n	8008c04 <_reclaim_reent+0x1c>
 8008c40:	6961      	ldr	r1, [r4, #20]
 8008c42:	b111      	cbz	r1, 8008c4a <_reclaim_reent+0x62>
 8008c44:	4620      	mov	r0, r4
 8008c46:	f000 f861 	bl	8008d0c <_free_r>
 8008c4a:	69e1      	ldr	r1, [r4, #28]
 8008c4c:	b111      	cbz	r1, 8008c54 <_reclaim_reent+0x6c>
 8008c4e:	4620      	mov	r0, r4
 8008c50:	f000 f85c 	bl	8008d0c <_free_r>
 8008c54:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008c56:	b111      	cbz	r1, 8008c5e <_reclaim_reent+0x76>
 8008c58:	4620      	mov	r0, r4
 8008c5a:	f000 f857 	bl	8008d0c <_free_r>
 8008c5e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c60:	b111      	cbz	r1, 8008c68 <_reclaim_reent+0x80>
 8008c62:	4620      	mov	r0, r4
 8008c64:	f000 f852 	bl	8008d0c <_free_r>
 8008c68:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8008c6a:	b111      	cbz	r1, 8008c72 <_reclaim_reent+0x8a>
 8008c6c:	4620      	mov	r0, r4
 8008c6e:	f000 f84d 	bl	8008d0c <_free_r>
 8008c72:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008c74:	b111      	cbz	r1, 8008c7c <_reclaim_reent+0x94>
 8008c76:	4620      	mov	r0, r4
 8008c78:	f000 f848 	bl	8008d0c <_free_r>
 8008c7c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8008c7e:	b111      	cbz	r1, 8008c86 <_reclaim_reent+0x9e>
 8008c80:	4620      	mov	r0, r4
 8008c82:	f000 f843 	bl	8008d0c <_free_r>
 8008c86:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008c88:	b111      	cbz	r1, 8008c90 <_reclaim_reent+0xa8>
 8008c8a:	4620      	mov	r0, r4
 8008c8c:	f000 f83e 	bl	8008d0c <_free_r>
 8008c90:	6a23      	ldr	r3, [r4, #32]
 8008c92:	b11b      	cbz	r3, 8008c9c <_reclaim_reent+0xb4>
 8008c94:	4620      	mov	r0, r4
 8008c96:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008c9a:	4718      	bx	r3
 8008c9c:	bd70      	pop	{r4, r5, r6, pc}
 8008c9e:	bf00      	nop
 8008ca0:	2000001c 	.word	0x2000001c

08008ca4 <__libc_init_array>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	4d0d      	ldr	r5, [pc, #52]	@ (8008cdc <__libc_init_array+0x38>)
 8008ca8:	4c0d      	ldr	r4, [pc, #52]	@ (8008ce0 <__libc_init_array+0x3c>)
 8008caa:	1b64      	subs	r4, r4, r5
 8008cac:	10a4      	asrs	r4, r4, #2
 8008cae:	2600      	movs	r6, #0
 8008cb0:	42a6      	cmp	r6, r4
 8008cb2:	d109      	bne.n	8008cc8 <__libc_init_array+0x24>
 8008cb4:	4d0b      	ldr	r5, [pc, #44]	@ (8008ce4 <__libc_init_array+0x40>)
 8008cb6:	4c0c      	ldr	r4, [pc, #48]	@ (8008ce8 <__libc_init_array+0x44>)
 8008cb8:	f000 f87e 	bl	8008db8 <_init>
 8008cbc:	1b64      	subs	r4, r4, r5
 8008cbe:	10a4      	asrs	r4, r4, #2
 8008cc0:	2600      	movs	r6, #0
 8008cc2:	42a6      	cmp	r6, r4
 8008cc4:	d105      	bne.n	8008cd2 <__libc_init_array+0x2e>
 8008cc6:	bd70      	pop	{r4, r5, r6, pc}
 8008cc8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ccc:	4798      	blx	r3
 8008cce:	3601      	adds	r6, #1
 8008cd0:	e7ee      	b.n	8008cb0 <__libc_init_array+0xc>
 8008cd2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cd6:	4798      	blx	r3
 8008cd8:	3601      	adds	r6, #1
 8008cda:	e7f2      	b.n	8008cc2 <__libc_init_array+0x1e>
 8008cdc:	08008f74 	.word	0x08008f74
 8008ce0:	08008f74 	.word	0x08008f74
 8008ce4:	08008f74 	.word	0x08008f74
 8008ce8:	08008f78 	.word	0x08008f78

08008cec <__retarget_lock_acquire_recursive>:
 8008cec:	4770      	bx	lr

08008cee <__retarget_lock_release_recursive>:
 8008cee:	4770      	bx	lr

08008cf0 <memcpy>:
 8008cf0:	440a      	add	r2, r1
 8008cf2:	4291      	cmp	r1, r2
 8008cf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cf8:	d100      	bne.n	8008cfc <memcpy+0xc>
 8008cfa:	4770      	bx	lr
 8008cfc:	b510      	push	{r4, lr}
 8008cfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008d02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008d06:	4291      	cmp	r1, r2
 8008d08:	d1f9      	bne.n	8008cfe <memcpy+0xe>
 8008d0a:	bd10      	pop	{r4, pc}

08008d0c <_free_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	4605      	mov	r5, r0
 8008d10:	2900      	cmp	r1, #0
 8008d12:	d041      	beq.n	8008d98 <_free_r+0x8c>
 8008d14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d18:	1f0c      	subs	r4, r1, #4
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	bfb8      	it	lt
 8008d1e:	18e4      	addlt	r4, r4, r3
 8008d20:	f000 f83e 	bl	8008da0 <__malloc_lock>
 8008d24:	4a1d      	ldr	r2, [pc, #116]	@ (8008d9c <_free_r+0x90>)
 8008d26:	6813      	ldr	r3, [r2, #0]
 8008d28:	b933      	cbnz	r3, 8008d38 <_free_r+0x2c>
 8008d2a:	6063      	str	r3, [r4, #4]
 8008d2c:	6014      	str	r4, [r2, #0]
 8008d2e:	4628      	mov	r0, r5
 8008d30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d34:	f000 b83a 	b.w	8008dac <__malloc_unlock>
 8008d38:	42a3      	cmp	r3, r4
 8008d3a:	d908      	bls.n	8008d4e <_free_r+0x42>
 8008d3c:	6820      	ldr	r0, [r4, #0]
 8008d3e:	1821      	adds	r1, r4, r0
 8008d40:	428b      	cmp	r3, r1
 8008d42:	bf01      	itttt	eq
 8008d44:	6819      	ldreq	r1, [r3, #0]
 8008d46:	685b      	ldreq	r3, [r3, #4]
 8008d48:	1809      	addeq	r1, r1, r0
 8008d4a:	6021      	streq	r1, [r4, #0]
 8008d4c:	e7ed      	b.n	8008d2a <_free_r+0x1e>
 8008d4e:	461a      	mov	r2, r3
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	b10b      	cbz	r3, 8008d58 <_free_r+0x4c>
 8008d54:	42a3      	cmp	r3, r4
 8008d56:	d9fa      	bls.n	8008d4e <_free_r+0x42>
 8008d58:	6811      	ldr	r1, [r2, #0]
 8008d5a:	1850      	adds	r0, r2, r1
 8008d5c:	42a0      	cmp	r0, r4
 8008d5e:	d10b      	bne.n	8008d78 <_free_r+0x6c>
 8008d60:	6820      	ldr	r0, [r4, #0]
 8008d62:	4401      	add	r1, r0
 8008d64:	1850      	adds	r0, r2, r1
 8008d66:	4283      	cmp	r3, r0
 8008d68:	6011      	str	r1, [r2, #0]
 8008d6a:	d1e0      	bne.n	8008d2e <_free_r+0x22>
 8008d6c:	6818      	ldr	r0, [r3, #0]
 8008d6e:	685b      	ldr	r3, [r3, #4]
 8008d70:	6053      	str	r3, [r2, #4]
 8008d72:	4408      	add	r0, r1
 8008d74:	6010      	str	r0, [r2, #0]
 8008d76:	e7da      	b.n	8008d2e <_free_r+0x22>
 8008d78:	d902      	bls.n	8008d80 <_free_r+0x74>
 8008d7a:	230c      	movs	r3, #12
 8008d7c:	602b      	str	r3, [r5, #0]
 8008d7e:	e7d6      	b.n	8008d2e <_free_r+0x22>
 8008d80:	6820      	ldr	r0, [r4, #0]
 8008d82:	1821      	adds	r1, r4, r0
 8008d84:	428b      	cmp	r3, r1
 8008d86:	bf04      	itt	eq
 8008d88:	6819      	ldreq	r1, [r3, #0]
 8008d8a:	685b      	ldreq	r3, [r3, #4]
 8008d8c:	6063      	str	r3, [r4, #4]
 8008d8e:	bf04      	itt	eq
 8008d90:	1809      	addeq	r1, r1, r0
 8008d92:	6021      	streq	r1, [r4, #0]
 8008d94:	6054      	str	r4, [r2, #4]
 8008d96:	e7ca      	b.n	8008d2e <_free_r+0x22>
 8008d98:	bd38      	pop	{r3, r4, r5, pc}
 8008d9a:	bf00      	nop
 8008d9c:	2000cd5c 	.word	0x2000cd5c

08008da0 <__malloc_lock>:
 8008da0:	4801      	ldr	r0, [pc, #4]	@ (8008da8 <__malloc_lock+0x8>)
 8008da2:	f7ff bfa3 	b.w	8008cec <__retarget_lock_acquire_recursive>
 8008da6:	bf00      	nop
 8008da8:	2000cd58 	.word	0x2000cd58

08008dac <__malloc_unlock>:
 8008dac:	4801      	ldr	r0, [pc, #4]	@ (8008db4 <__malloc_unlock+0x8>)
 8008dae:	f7ff bf9e 	b.w	8008cee <__retarget_lock_release_recursive>
 8008db2:	bf00      	nop
 8008db4:	2000cd58 	.word	0x2000cd58

08008db8 <_init>:
 8008db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dba:	bf00      	nop
 8008dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dbe:	bc08      	pop	{r3}
 8008dc0:	469e      	mov	lr, r3
 8008dc2:	4770      	bx	lr

08008dc4 <_fini>:
 8008dc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dc6:	bf00      	nop
 8008dc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dca:	bc08      	pop	{r3}
 8008dcc:	469e      	mov	lr, r3
 8008dce:	4770      	bx	lr
