###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-04.ece.iastate.edu)
#  Generated on:      Fri Oct  9 14:33:26 2015
#  Design:            lab1
#  Command:           optDesign -preCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  1.880
= Slack Time                   -1.150
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | iCLK ^       |         |       |   0.000 |   -1.150 | 
     | A0_reg[0]            | CP ^ -> Q ^  | DFQD4   | 0.150 |   0.150 |   -1.000 | 
     | fopt119861           | I ^ -> ZN v  | INVD4   | 0.030 |   0.180 |   -0.970 | 
     | g126757              | A1 v -> ZN ^ | NR2XD2  | 0.038 |   0.218 |   -0.931 | 
     | fopt115              | I ^ -> ZN v  | INVD2   | 0.025 |   0.244 |   -0.906 | 
     | g111                 | A2 v -> ZN ^ | CKND2D1 | 0.036 |   0.280 |   -0.870 | 
     | g126633              | A2 ^ -> ZN v | ND2D2   | 0.038 |   0.318 |   -0.832 | 
     | g126632              | I v -> ZN ^  | CKND2   | 0.026 |   0.344 |   -0.806 | 
     | g93                  | A1 ^ -> ZN v | ND2D4   | 0.023 |   0.367 |   -0.783 | 
     | g126631              | A1 v -> ZN ^ | ND2D4   | 0.029 |   0.395 |   -0.755 | 
     | g126780              | A2 ^ -> ZN v | ND2D4   | 0.030 |   0.425 |   -0.725 | 
     | g126779              | A2 v -> ZN ^ | NR2XD3  | 0.035 |   0.460 |   -0.690 | 
     | g126778              | A2 ^ -> ZN v | NR2XD4  | 0.029 |   0.489 |   -0.661 | 
     | g126523              | A2 v -> ZN ^ | ND2D4   | 0.022 |   0.511 |   -0.639 | 
     | g126522              | A1 ^ -> ZN v | ND2D4   | 0.022 |   0.533 |   -0.616 | 
     | g126412              | A1 v -> ZN ^ | ND2D2   | 0.024 |   0.558 |   -0.592 | 
     | g120721              | A1 ^ -> ZN v | ND2D4   | 0.031 |   0.588 |   -0.561 | 
     | g117395              | I v -> ZN ^  | CKND3   | 0.028 |   0.616 |   -0.533 | 
     | g117394              | I ^ -> ZN v  | CKND4   | 0.020 |   0.637 |   -0.513 | 
     | g117277              | A2 v -> ZN ^ | NR2XD4  | 0.029 |   0.666 |   -0.484 | 
     | g117274              | A1 ^ -> ZN v | NR2XD4  | 0.029 |   0.694 |   -0.455 | 
     | FE_OCP_RBC373_n_2466 | I v -> ZN ^  | INVD4   | 0.030 |   0.724 |   -0.426 | 
     | g123162              | A1 ^ -> ZN v | CKND2D4 | 0.026 |   0.750 |   -0.399 | 
     | g126859              | B1 v -> ZN ^ | IND2D4  | 0.022 |   0.772 |   -0.377 | 
     | g12                  | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.799 |   -0.350 | 
     | g126288              | A2 v -> ZN ^ | ND2D3   | 0.026 |   0.825 |   -0.325 | 
     | g126287              | A1 ^ -> ZN v | ND2D4   | 0.026 |   0.852 |   -0.298 | 
     | FE_RC_1748_0         | A1 v -> ZN ^ | CKND2D2 | 0.033 |   0.884 |   -0.265 | 
     | FE_RC_1750_0         | A2 ^ -> ZN v | ND2D4   | 0.032 |   0.916 |   -0.233 | 
     | g124308              | A2 v -> ZN ^ | ND2D2   | 0.031 |   0.947 |   -0.203 | 
     | FE_RC_2726_0         | A1 ^ -> ZN v | ND2D2   | 0.032 |   0.979 |   -0.170 | 
     | FE_RC_2727_0         | A2 v -> ZN ^ | NR2D4   | 0.047 |   1.027 |   -0.123 | 
     | FE_RC_1522_0         | A1 ^ -> ZN v | OAI21D4 | 0.037 |   1.063 |   -0.087 | 
     | g116191              | A2 v -> Z v  | AN2D4   | 0.049 |   1.112 |   -0.038 | 
     | g116140              | A1 v -> ZN ^ | NR2XD4  | 0.029 |   1.141 |   -0.009 | 
     | g122997              | A1 ^ -> ZN v | ND2D4   | 0.034 |   1.174 |    0.025 | 
     | g124002              | A1 v -> ZN ^ | ND2D4   | 0.030 |   1.205 |    0.055 | 
     | g124014              | A1 ^ -> ZN v | NR2XD3  | 0.025 |   1.230 |    0.080 | 
     | g124289              | A1 v -> ZN ^ | NR2XD4  | 0.028 |   1.258 |    0.108 | 
     | g124017              | A1 ^ -> ZN v | NR2XD2  | 0.028 |   1.285 |    0.136 | 
     | g126286              | A1 v -> ZN ^ | NR2XD4  | 0.031 |   1.317 |    0.167 | 
     | g125976              | I ^ -> ZN v  | INVD3   | 0.020 |   1.337 |    0.187 | 
     | g125973              | A1 v -> ZN ^ | ND2D4   | 0.017 |   1.354 |    0.204 | 
     | g125972              | A1 ^ -> ZN v | ND2D4   | 0.031 |   1.385 |    0.235 | 
     | g124667              | A1 v -> ZN ^ | CKND2D2 | 0.038 |   1.423 |    0.273 | 
     | g124670              | I ^ -> ZN v  | CKND2   | 0.021 |   1.443 |    0.294 | 
     | g115653              | A1 v -> ZN ^ | ND2D2   | 0.021 |   1.464 |    0.314 | 
     | g124629              | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.491 |    0.341 | 
     | g115639              | I v -> ZN ^  | CKND2   | 0.022 |   1.513 |    0.364 | 
     | g126094              | A1 ^ -> ZN v | CKND2D4 | 0.021 |   1.534 |    0.384 | 
     | g126093              | A1 v -> ZN ^ | ND2D4   | 0.024 |   1.558 |    0.408 | 
     | g126097              | A2 ^ -> ZN v | ND2D3   | 0.038 |   1.596 |    0.446 | 
     | g126098              | A2 v -> ZN ^ | ND2D2   | 0.029 |   1.625 |    0.475 | 
     | g124923              | A1 ^ -> ZN v | ND2D3   | 0.026 |   1.651 |    0.501 | 
     | g126530              | A1 v -> ZN ^ | ND2D4   | 0.027 |   1.678 |    0.528 | 
     | fopt124649           | I ^ -> ZN v  | CKND2   | 0.019 |   1.696 |    0.546 | 
     | g122750              | A1 v -> ZN ^ | ND2D2   | 0.017 |   1.713 |    0.563 | 
     | FE_RC_488_0          | A1 ^ -> ZN v | ND2D2   | 0.021 |   1.734 |    0.584 | 
     | g122745              | A1 v -> ZN ^ | NR2XD1  | 0.024 |   1.758 |    0.609 | 
     | g123606              | A1 ^ -> ZN v | NR2XD1  | 0.027 |   1.785 |    0.636 | 
     | g123605              | A1 v -> ZN ^ | ND2D3   | 0.023 |   1.808 |    0.659 | 
     | g123900              | A1 ^ -> ZN v | CKND2D4 | 0.022 |   1.830 |    0.680 | 
     | g123611              | I v -> ZN ^  | CKND2   | 0.016 |   1.846 |    0.696 | 
     | g123610              | A1 ^ -> ZN v | CKND2D2 | 0.018 |   1.864 |    0.714 | 
     | g115370              | A1 v -> ZN ^ | ND2D2   | 0.016 |   1.880 |    0.730 | 
     | oR_reg[16]           | D ^          | DFKCND1 | 0.000 |   1.880 |    0.730 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    1.150 | 
     | oR_reg[16] | CP ^   | DFKCND1 | 0.000 |   0.000 |    1.150 | 
     +------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  1.878
= Slack Time                   -1.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | iCLK ^       |         |       |   0.000 |   -1.148 | 
     | A0_reg[0]            | CP ^ -> Q ^  | DFQD4   | 0.150 |   0.150 |   -0.998 | 
     | fopt119861           | I ^ -> ZN v  | INVD4   | 0.030 |   0.180 |   -0.968 | 
     | g126757              | A1 v -> ZN ^ | NR2XD2  | 0.038 |   0.218 |   -0.929 | 
     | fopt115              | I ^ -> ZN v  | INVD2   | 0.025 |   0.244 |   -0.904 | 
     | g111                 | A2 v -> ZN ^ | CKND2D1 | 0.036 |   0.280 |   -0.868 | 
     | g126633              | A2 ^ -> ZN v | ND2D2   | 0.038 |   0.318 |   -0.830 | 
     | g126632              | I v -> ZN ^  | CKND2   | 0.026 |   0.344 |   -0.804 | 
     | g93                  | A1 ^ -> ZN v | ND2D4   | 0.023 |   0.367 |   -0.781 | 
     | g126631              | A1 v -> ZN ^ | ND2D4   | 0.029 |   0.395 |   -0.753 | 
     | g126780              | A2 ^ -> ZN v | ND2D4   | 0.030 |   0.425 |   -0.723 | 
     | g126779              | A2 v -> ZN ^ | NR2XD3  | 0.035 |   0.460 |   -0.688 | 
     | g126778              | A2 ^ -> ZN v | NR2XD4  | 0.029 |   0.489 |   -0.659 | 
     | g126523              | A2 v -> ZN ^ | ND2D4   | 0.022 |   0.511 |   -0.637 | 
     | g126522              | A1 ^ -> ZN v | ND2D4   | 0.022 |   0.533 |   -0.614 | 
     | g126412              | A1 v -> ZN ^ | ND2D2   | 0.024 |   0.558 |   -0.590 | 
     | g120721              | A1 ^ -> ZN v | ND2D4   | 0.031 |   0.588 |   -0.559 | 
     | g117395              | I v -> ZN ^  | CKND3   | 0.028 |   0.616 |   -0.531 | 
     | g117394              | I ^ -> ZN v  | CKND4   | 0.020 |   0.637 |   -0.511 | 
     | g117277              | A2 v -> ZN ^ | NR2XD4  | 0.029 |   0.666 |   -0.482 | 
     | g117274              | A1 ^ -> ZN v | NR2XD4  | 0.029 |   0.694 |   -0.453 | 
     | FE_OCP_RBC373_n_2466 | I v -> ZN ^  | INVD4   | 0.030 |   0.724 |   -0.424 | 
     | g123162              | A1 ^ -> ZN v | CKND2D4 | 0.026 |   0.750 |   -0.397 | 
     | g126859              | B1 v -> ZN ^ | IND2D4  | 0.022 |   0.772 |   -0.375 | 
     | g12                  | A1 ^ -> ZN v | ND2D2   | 0.027 |   0.799 |   -0.348 | 
     | g126288              | A2 v -> ZN ^ | ND2D3   | 0.026 |   0.825 |   -0.323 | 
     | g126287              | A1 ^ -> ZN v | ND2D4   | 0.026 |   0.851 |   -0.296 | 
     | FE_RC_1748_0         | A1 v -> ZN ^ | CKND2D2 | 0.033 |   0.884 |   -0.263 | 
     | FE_RC_1750_0         | A2 ^ -> ZN v | ND2D4   | 0.032 |   0.916 |   -0.231 | 
     | g124308              | A2 v -> ZN ^ | ND2D2   | 0.031 |   0.947 |   -0.201 | 
     | FE_RC_2726_0         | A1 ^ -> ZN v | ND2D2   | 0.032 |   0.979 |   -0.169 | 
     | FE_RC_2727_0         | A2 v -> ZN ^ | NR2D4   | 0.047 |   1.027 |   -0.121 | 
     | FE_RC_1522_0         | A1 ^ -> ZN v | OAI21D4 | 0.037 |   1.063 |   -0.085 | 
     | g116191              | A2 v -> Z v  | AN2D4   | 0.049 |   1.112 |   -0.036 | 
     | g116140              | A1 v -> ZN ^ | NR2XD4  | 0.029 |   1.141 |   -0.007 | 
     | g122997              | A1 ^ -> ZN v | ND2D4   | 0.034 |   1.174 |    0.027 | 
     | g124002              | A1 v -> ZN ^ | ND2D4   | 0.030 |   1.205 |    0.057 | 
     | g124014              | A1 ^ -> ZN v | NR2XD3  | 0.025 |   1.230 |    0.082 | 
     | g124289              | A1 v -> ZN ^ | NR2XD4  | 0.028 |   1.258 |    0.110 | 
     | g124017              | A1 ^ -> ZN v | NR2XD2  | 0.028 |   1.285 |    0.138 | 
     | g126286              | A1 v -> ZN ^ | NR2XD4  | 0.031 |   1.317 |    0.169 | 
     | g125976              | I ^ -> ZN v  | INVD3   | 0.020 |   1.337 |    0.189 | 
     | g125973              | A1 v -> ZN ^ | ND2D4   | 0.017 |   1.354 |    0.206 | 
     | g125972              | A1 ^ -> ZN v | ND2D4   | 0.031 |   1.385 |    0.237 | 
     | g124667              | A1 v -> ZN ^ | CKND2D2 | 0.038 |   1.423 |    0.275 | 
     | g124670              | I ^ -> ZN v  | CKND2   | 0.021 |   1.443 |    0.295 | 
     | g115653              | A1 v -> ZN ^ | ND2D2   | 0.021 |   1.464 |    0.316 | 
     | g124629              | A1 ^ -> ZN v | ND2D3   | 0.027 |   1.491 |    0.343 | 
     | g115639              | I v -> ZN ^  | CKND2   | 0.022 |   1.513 |    0.365 | 
     | g126094              | A1 ^ -> ZN v | CKND2D4 | 0.021 |   1.534 |    0.386 | 
     | g126093              | A1 v -> ZN ^ | ND2D4   | 0.024 |   1.558 |    0.410 | 
     | g126097              | A2 ^ -> ZN v | ND2D3   | 0.038 |   1.596 |    0.448 | 
     | g126098              | A2 v -> ZN ^ | ND2D2   | 0.029 |   1.625 |    0.477 | 
     | g124923              | A1 ^ -> ZN v | ND2D3   | 0.026 |   1.651 |    0.503 | 
     | g126530              | A1 v -> ZN ^ | ND2D4   | 0.027 |   1.678 |    0.530 | 
     | fopt124650           | I ^ -> ZN v  | INVD1   | 0.024 |   1.701 |    0.553 | 
     | g133                 | A2 v -> ZN ^ | ND2D2   | 0.026 |   1.727 |    0.579 | 
     | FE_RC_1942_0         | A1 ^ -> ZN v | ND3D2   | 0.033 |   1.760 |    0.612 | 
     | FE_RC_1943_0         | A1 v -> ZN ^ | ND2D2   | 0.036 |   1.796 |    0.648 | 
     | g125667              | A1 ^ -> ZN v | CKND2D3 | 0.029 |   1.825 |    0.677 | 
     | g391                 | I v -> ZN ^  | CKND2   | 0.018 |   1.842 |    0.695 | 
     | g390                 | A1 ^ -> ZN v | CKND2D2 | 0.019 |   1.861 |    0.713 | 
     | g125665              | A1 v -> ZN ^ | ND2D2   | 0.017 |   1.878 |    0.730 | 
     | oR_reg[15]           | D ^          | DFKCND1 | 0.000 |   1.878 |    0.730 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    1.148 | 
     | oR_reg[15] | CP ^   | DFKCND1 | 0.000 |   0.000 |    1.148 | 
     +------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin oR_reg[14]/CP 
Endpoint:   oR_reg[14]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   0.800
= Required Time                 0.762
- Arrival Time                  1.897
= Slack Time                   -1.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | iCLK ^       |         |       |   0.000 |   -1.136 | 
     | A0_reg[0]    | CP ^ -> Q ^  | DFQD4   | 0.150 |   0.150 |   -0.986 | 
     | fopt119861   | I ^ -> ZN v  | INVD4   | 0.030 |   0.180 |   -0.955 | 
     | g126757      | A1 v -> ZN ^ | NR2XD2  | 0.038 |   0.218 |   -0.917 | 
     | fopt115      | I ^ -> ZN v  | INVD2   | 0.025 |   0.244 |   -0.892 | 
     | g111         | A2 v -> ZN ^ | CKND2D1 | 0.036 |   0.280 |   -0.856 | 
     | g126633      | A2 ^ -> ZN v | ND2D2   | 0.038 |   0.318 |   -0.818 | 
     | g126632      | I v -> ZN ^  | CKND2   | 0.026 |   0.344 |   -0.792 | 
     | g93          | A1 ^ -> ZN v | ND2D4   | 0.023 |   0.367 |   -0.769 | 
     | g126631      | A1 v -> ZN ^ | ND2D4   | 0.029 |   0.395 |   -0.741 | 
     | g126780      | A2 ^ -> ZN v | ND2D4   | 0.030 |   0.425 |   -0.711 | 
     | g126779      | A2 v -> ZN ^ | NR2XD3  | 0.035 |   0.460 |   -0.676 | 
     | g126778      | A2 ^ -> ZN v | NR2XD4  | 0.029 |   0.489 |   -0.647 | 
     | g126523      | A2 v -> ZN ^ | ND2D4   | 0.022 |   0.511 |   -0.624 | 
     | g126522      | A1 ^ -> ZN v | ND2D4   | 0.022 |   0.534 |   -0.602 | 
     | g126412      | A1 v -> ZN ^ | ND2D2   | 0.024 |   0.558 |   -0.578 | 
     | g120721      | A1 ^ -> ZN v | ND2D4   | 0.031 |   0.588 |   -0.547 | 
     | g117282      | A1 v -> ZN ^ | ND2D4   | 0.026 |   0.614 |   -0.521 | 
     | g124202      | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.639 |   -0.497 | 
     | g124201      | I v -> ZN ^  | INVD2   | 0.024 |   0.663 |   -0.473 | 
     | g124200      | A1 ^ -> ZN v | ND2D4   | 0.027 |   0.690 |   -0.446 | 
     | g124896      | A1 v -> ZN ^ | CKND2D8 | 0.047 |   0.736 |   -0.399 | 
     | g117047      | A1 ^ -> ZN v | ND2D2   | 0.040 |   0.776 |   -0.359 | 
     | g120610      | A1 v -> ZN ^ | ND2D4   | 0.026 |   0.802 |   -0.333 | 
     | g120609      | A1 ^ -> ZN v | NR2XD4  | 0.024 |   0.826 |   -0.310 | 
     | fopt124804   | I v -> ZN ^  | CKND4   | 0.019 |   0.845 |   -0.290 | 
     | g121109      | A1 ^ -> ZN v | CKND2D4 | 0.020 |   0.865 |   -0.271 | 
     | g126240      | A1 v -> ZN ^ | ND2D4   | 0.022 |   0.887 |   -0.249 | 
     | FE_RC_2699_0 | A1 ^ -> ZN v | ND2D2   | 0.029 |   0.916 |   -0.220 | 
     | FE_RC_2700_0 | B1 v -> ZN ^ | IND2D4  | 0.025 |   0.940 |   -0.195 | 
     | g126077      | A1 ^ -> ZN v | ND2D3   | 0.027 |   0.968 |   -0.168 | 
     | g123000      | I v -> ZN ^  | INVD2   | 0.025 |   0.993 |   -0.143 | 
     | g123464      | A1 ^ -> ZN v | ND2D4   | 0.028 |   1.021 |   -0.115 | 
     | g123463      | A1 v -> ZN ^ | ND2D8   | 0.025 |   1.046 |   -0.090 | 
     | g123462      | A1 ^ -> ZN v | ND2D2   | 0.041 |   1.087 |   -0.049 | 
     | g124278      | A2 v -> ZN ^ | ND3D8   | 0.032 |   1.119 |   -0.017 | 
     | g116116      | I ^ -> ZN v  | INVD3   | 0.020 |   1.138 |    0.003 | 
     | g124274      | A2 v -> ZN ^ | NR2XD3  | 0.033 |   1.171 |    0.036 | 
     | g121955      | A1 ^ -> ZN v | NR2XD4  | 0.029 |   1.200 |    0.064 | 
     | g124775      | A2 v -> ZN ^ | NR2XD8  | 0.041 |   1.241 |    0.106 | 
     | g121959      | A1 ^ -> ZN v | NR2XD4  | 0.028 |   1.269 |    0.134 | 
     | FE_RC_1835_0 | A1 v -> ZN ^ | OAI21D4 | 0.034 |   1.303 |    0.167 | 
     | FE_RC_1836_0 | A1 ^ -> ZN v | ND2D3   | 0.032 |   1.335 |    0.199 | 
     | g35          | I v -> ZN ^  | INVD2   | 0.026 |   1.360 |    0.225 | 
     | g125817      | A1 ^ -> ZN v | ND2D4   | 0.030 |   1.390 |    0.255 | 
     | g125820      | A1 v -> ZN ^ | ND2D4   | 0.023 |   1.414 |    0.278 | 
     | g115795      | I ^ -> ZN v  | CKND2   | 0.016 |   1.430 |    0.294 | 
     | g123960      | A1 v -> ZN ^ | ND2D2   | 0.022 |   1.452 |    0.316 | 
     | g124602      | A2 ^ -> ZN v | ND2D4   | 0.027 |   1.480 |    0.344 | 
     | g122496      | I v -> ZN ^  | INVD2   | 0.021 |   1.500 |    0.365 | 
     | g124598      | A1 ^ -> ZN v | ND2D3   | 0.029 |   1.529 |    0.394 | 
     | g123342      | A1 v -> ZN ^ | ND2D2   | 0.027 |   1.556 |    0.421 | 
     | g122502      | I ^ -> ZN v  | CKND2   | 0.022 |   1.578 |    0.442 | 
     | g123733      | A1 v -> ZN ^ | ND2D4   | 0.018 |   1.596 |    0.461 | 
     | g123732      | A1 ^ -> ZN v | ND2D4   | 0.027 |   1.623 |    0.487 | 
     | FE_RC_2851_0 | A1 v -> ZN ^ | ND2D2   | 0.026 |   1.649 |    0.513 | 
     | FE_RC_2854_0 | A1 ^ -> ZN v | OAI21D4 | 0.027 |   1.676 |    0.540 | 
     | g123748      | I v -> ZN ^  | INVD4   | 0.021 |   1.697 |    0.561 | 
     | g115432      | A1 ^ -> ZN v | CKND2D3 | 0.027 |   1.724 |    0.588 | 
     | g120032      | A1 v -> ZN ^ | CKND2D4 | 0.027 |   1.751 |    0.615 | 
     | fopt123636   | I ^ -> ZN v  | CKND2   | 0.025 |   1.775 |    0.640 | 
     | FE_RC_1960_0 | I v -> ZN ^  | CKND1   | 0.024 |   1.799 |    0.663 | 
     | FE_RC_1961_0 | A1 ^ -> ZN v | ND2D2   | 0.026 |   1.825 |    0.689 | 
     | FE_RC_1040_0 | I v -> ZN ^  | CKND2   | 0.018 |   1.842 |    0.707 | 
     | FE_RC_1041_0 | A2 ^ -> ZN v | CKND2D2 | 0.019 |   1.862 |    0.726 | 
     | FE_RC_2056_0 | A1 v -> ZN ^ | AOI21D1 | 0.036 |   1.897 |    0.762 | 
     | oR_reg[14]   | D ^          | DFQD1   | 0.000 |   1.897 |    0.762 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    1.136 | 
     | oR_reg[14] | CP ^   | DFQD1 | 0.000 |   0.000 |    1.136 | 
     +----------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  1.844
= Slack Time                   -1.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     |                      | iCLK ^       |           |       |   0.000 |   -1.120 | 
     | A0_reg[0]            | CP ^ -> Q ^  | DFQD4     | 0.150 |   0.150 |   -0.970 | 
     | fopt119861           | I ^ -> ZN v  | INVD4     | 0.030 |   0.180 |   -0.940 | 
     | g126757              | A1 v -> ZN ^ | NR2XD2    | 0.038 |   0.218 |   -0.902 | 
     | fopt115              | I ^ -> ZN v  | INVD2     | 0.025 |   0.244 |   -0.876 | 
     | g111                 | A2 v -> ZN ^ | CKND2D1   | 0.036 |   0.280 |   -0.840 | 
     | g126633              | A2 ^ -> ZN v | ND2D2     | 0.038 |   0.318 |   -0.802 | 
     | g126632              | I v -> ZN ^  | CKND2     | 0.026 |   0.344 |   -0.776 | 
     | g93                  | A1 ^ -> ZN v | ND2D4     | 0.023 |   0.367 |   -0.754 | 
     | g126631              | A1 v -> ZN ^ | ND2D4     | 0.029 |   0.395 |   -0.725 | 
     | g126780              | A2 ^ -> ZN v | ND2D4     | 0.030 |   0.425 |   -0.695 | 
     | g126779              | A2 v -> ZN ^ | NR2XD3    | 0.035 |   0.460 |   -0.661 | 
     | g126778              | A2 ^ -> ZN v | NR2XD4    | 0.029 |   0.489 |   -0.631 | 
     | g126523              | A2 v -> ZN ^ | ND2D4     | 0.022 |   0.511 |   -0.609 | 
     | g126522              | A1 ^ -> ZN v | ND2D4     | 0.022 |   0.533 |   -0.587 | 
     | g126412              | A1 v -> ZN ^ | ND2D2     | 0.024 |   0.558 |   -0.562 | 
     | g120721              | A1 ^ -> ZN v | ND2D4     | 0.031 |   0.588 |   -0.532 | 
     | g117395              | I v -> ZN ^  | CKND3     | 0.028 |   0.616 |   -0.504 | 
     | g117394              | I ^ -> ZN v  | CKND4     | 0.020 |   0.637 |   -0.483 | 
     | g117277              | A2 v -> ZN ^ | NR2XD4    | 0.029 |   0.666 |   -0.454 | 
     | g117274              | A1 ^ -> ZN v | NR2XD4    | 0.029 |   0.694 |   -0.426 | 
     | FE_OCP_RBC373_n_2466 | I v -> ZN ^  | INVD4     | 0.030 |   0.724 |   -0.396 | 
     | g123162              | A1 ^ -> ZN v | CKND2D4   | 0.026 |   0.750 |   -0.370 | 
     | g126859              | B1 v -> ZN ^ | IND2D4    | 0.022 |   0.772 |   -0.348 | 
     | g12                  | A1 ^ -> ZN v | ND2D2     | 0.027 |   0.799 |   -0.321 | 
     | g126288              | A2 v -> ZN ^ | ND2D3     | 0.026 |   0.825 |   -0.295 | 
     | g126287              | A1 ^ -> ZN v | ND2D4     | 0.026 |   0.851 |   -0.269 | 
     | FE_RC_1748_0         | A1 v -> ZN ^ | CKND2D2   | 0.033 |   0.884 |   -0.236 | 
     | FE_RC_1750_0         | A2 ^ -> ZN v | ND2D4     | 0.032 |   0.916 |   -0.204 | 
     | g124308              | A2 v -> ZN ^ | ND2D2     | 0.031 |   0.947 |   -0.173 | 
     | FE_RC_2726_0         | A1 ^ -> ZN v | ND2D2     | 0.032 |   0.979 |   -0.141 | 
     | FE_RC_2727_0         | A2 v -> ZN ^ | NR2D4     | 0.047 |   1.027 |   -0.093 | 
     | FE_RC_1522_0         | A1 ^ -> ZN v | OAI21D4   | 0.037 |   1.063 |   -0.057 | 
     | g116191              | A2 v -> Z v  | AN2D4     | 0.049 |   1.112 |   -0.008 | 
     | g116140              | A1 v -> ZN ^ | NR2XD4    | 0.029 |   1.141 |    0.021 | 
     | g122997              | A1 ^ -> ZN v | ND2D4     | 0.034 |   1.174 |    0.054 | 
     | g124002              | A1 v -> ZN ^ | ND2D4     | 0.030 |   1.205 |    0.085 | 
     | g124014              | A1 ^ -> ZN v | NR2XD3    | 0.025 |   1.230 |    0.110 | 
     | g124289              | A1 v -> ZN ^ | NR2XD4    | 0.028 |   1.258 |    0.138 | 
     | fopt124288           | I ^ -> ZN v  | CKND2     | 0.023 |   1.281 |    0.161 | 
     | g124287              | A1 v -> ZN ^ | ND2D4     | 0.023 |   1.303 |    0.183 | 
     | g124286              | A1 ^ -> ZN v | ND2D8     | 0.035 |   1.339 |    0.219 | 
     | g115767              | A1 v -> ZN ^ | CKND2D2   | 0.036 |   1.374 |    0.254 | 
     | FE_RC_927_0          | I ^ -> ZN v  | INVD2     | 0.021 |   1.395 |    0.275 | 
     | FE_RC_929_0          | A2 v -> ZN ^ | ND2D2     | 0.020 |   1.415 |    0.295 | 
     | FE_RC_931_0          | A1 ^ -> ZN v | ND2D2     | 0.024 |   1.439 |    0.319 | 
     | FE_RC_930_0          | I v -> ZN ^  | INVD3     | 0.029 |   1.469 |    0.349 | 
     | g192                 | I ^ -> ZN v  | INVD2     | 0.020 |   1.489 |    0.369 | 
     | g123885              | A1 v -> ZN ^ | ND2D2     | 0.023 |   1.512 |    0.392 | 
     | g123884              | A1 ^ -> ZN v | ND2D2     | 0.025 |   1.537 |    0.417 | 
     | g125439              | B1 v -> ZN ^ | IND2D2    | 0.025 |   1.561 |    0.441 | 
     | g28                  | A1 ^ -> ZN v | ND2D3     | 0.028 |   1.589 |    0.469 | 
     | g123224              | I v -> ZN ^  | CKND2     | 0.022 |   1.611 |    0.491 | 
     | g124911              | A1 ^ -> ZN v | ND2D3     | 0.024 |   1.635 |    0.515 | 
     | g79                  | A1 v -> ZN ^ | AOI211XD1 | 0.040 |   1.675 |    0.555 | 
     | g122488              | B1 ^ -> ZN v | INR2XD1   | 0.048 |   1.723 |    0.603 | 
     | g122492              | A1 v -> ZN ^ | CKND2D0   | 0.055 |   1.778 |    0.658 | 
     | FE_RC_1540_0         | A2 ^ -> ZN v | CKND2D1   | 0.037 |   1.815 |    0.695 | 
     | FE_RC_1541_0         | B v -> ZN ^  | OAI21D1   | 0.029 |   1.844 |    0.724 | 
     | oR_reg[13]           | D ^          | DFKCND1   | 0.000 |   1.844 |    0.724 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    1.120 | 
     | oR_reg[13] | CP ^   | DFKCND1 | 0.000 |   0.000 |    1.120 | 
     +------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  1.818
= Slack Time                   -1.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | iCLK ^       |         |       |   0.000 |   -1.090 | 
     | A0_reg[0]             | CP ^ -> Q ^  | DFQD4   | 0.150 |   0.150 |   -0.940 | 
     | fopt119861            | I ^ -> ZN v  | INVD4   | 0.030 |   0.180 |   -0.910 | 
     | g126757               | A1 v -> ZN ^ | NR2XD2  | 0.038 |   0.218 |   -0.872 | 
     | fopt115               | I ^ -> ZN v  | INVD2   | 0.025 |   0.244 |   -0.846 | 
     | g111                  | A2 v -> ZN ^ | CKND2D1 | 0.036 |   0.280 |   -0.810 | 
     | g126633               | A2 ^ -> ZN v | ND2D2   | 0.038 |   0.318 |   -0.772 | 
     | g126632               | I v -> ZN ^  | CKND2   | 0.026 |   0.344 |   -0.746 | 
     | g93                   | A1 ^ -> ZN v | ND2D4   | 0.023 |   0.367 |   -0.724 | 
     | g126631               | A1 v -> ZN ^ | ND2D4   | 0.029 |   0.395 |   -0.695 | 
     | g126780               | A2 ^ -> ZN v | ND2D4   | 0.030 |   0.425 |   -0.665 | 
     | g126779               | A2 v -> ZN ^ | NR2XD3  | 0.035 |   0.460 |   -0.631 | 
     | g126778               | A2 ^ -> ZN v | NR2XD4  | 0.029 |   0.489 |   -0.601 | 
     | g126523               | A2 v -> ZN ^ | ND2D4   | 0.022 |   0.511 |   -0.579 | 
     | g126522               | A1 ^ -> ZN v | ND2D4   | 0.022 |   0.533 |   -0.557 | 
     | g126412               | A1 v -> ZN ^ | ND2D2   | 0.024 |   0.558 |   -0.532 | 
     | g120721               | A1 ^ -> ZN v | ND2D4   | 0.031 |   0.588 |   -0.502 | 
     | g117282               | A1 v -> ZN ^ | ND2D4   | 0.026 |   0.614 |   -0.476 | 
     | g124202               | A1 ^ -> ZN v | ND2D4   | 0.025 |   0.639 |   -0.451 | 
     | g124201               | I v -> ZN ^  | INVD2   | 0.024 |   0.663 |   -0.428 | 
     | g124200               | A1 ^ -> ZN v | ND2D4   | 0.027 |   0.690 |   -0.401 | 
     | g124896               | A1 v -> ZN ^ | CKND2D8 | 0.047 |   0.736 |   -0.354 | 
     | g124895               | A1 ^ -> ZN v | ND2D4   | 0.042 |   0.778 |   -0.312 | 
     | FE_RC_1733_0          | A1 v -> ZN ^ | CKND2D2 | 0.027 |   0.805 |   -0.285 | 
     | FE_RC_1734_0          | A2 ^ -> ZN v | CKND2D2 | 0.031 |   0.836 |   -0.254 | 
     | FE_RC_1735_0          | A1 v -> ZN ^ | CKND2D4 | 0.030 |   0.866 |   -0.224 | 
     | g126538               | I ^ -> ZN v  | INVD2   | 0.023 |   0.889 |   -0.201 | 
     | g126533               | X2 v -> PP v | BMLD4   | 0.083 |   0.971 |   -0.119 | 
     | g116568               | I v -> ZN ^  | CKND2   | 0.027 |   0.999 |   -0.091 | 
     | g121178               | A2 ^ -> ZN v | CKND2D2 | 0.029 |   1.028 |   -0.062 | 
     | g116318               | A2 v -> ZN ^ | ND2D3   | 0.028 |   1.056 |   -0.034 | 
     | g116267               | A1 ^ -> ZN v | ND2D2   | 0.029 |   1.085 |   -0.006 | 
     | g116187               | A1 v -> ZN ^ | NR2XD1  | 0.045 |   1.129 |    0.039 | 
     | g126023               | A2 ^ -> ZN v | NR2XD3  | 0.047 |   1.176 |    0.086 | 
     | g123411               | A1 v -> ZN ^ | NR2D2   | 0.060 |   1.236 |    0.146 | 
     | g115902               | B ^ -> S ^   | HA1D2   | 0.102 |   1.338 |    0.248 | 
     | g123905               | I ^ -> ZN v  | INVD2   | 0.021 |   1.359 |    0.269 | 
     | g123904               | A2 v -> ZN ^ | NR2XD2  | 0.030 |   1.389 |    0.299 | 
     | g123903               | A1 ^ -> ZN v | NR2XD2  | 0.029 |   1.418 |    0.327 | 
     | FE_RC_470_0           | A1 v -> ZN v | INR2D2  | 0.053 |   1.470 |    0.380 | 
     | g124354               | A1 v -> ZN ^ | NR2D4   | 0.039 |   1.509 |    0.419 | 
     | FE_OCP_RBC615_n_10826 | I ^ -> ZN v  | CKND2   | 0.025 |   1.534 |    0.444 | 
     | FE_RC_1891_0          | A1 v -> ZN ^ | NR2XD1  | 0.027 |   1.561 |    0.471 | 
     | FE_RC_1894_0          | A1 ^ -> ZN v | OAI21D2 | 0.028 |   1.589 |    0.499 | 
     | FE_RC_1895_0          | A1 v -> ZN ^ | CKND2D2 | 0.034 |   1.623 |    0.533 | 
     | g126132               | I ^ -> ZN v  | CKND0   | 0.028 |   1.651 |    0.560 | 
     | g258                  | A1 v -> ZN ^ | NR2D0   | 0.065 |   1.716 |    0.626 | 
     | g125481               | A1 ^ -> ZN ^ | XNR2D1  | 0.102 |   1.818 |    0.727 | 
     | oR_reg[11]            | D ^          | DFKCND1 | 0.000 |   1.818 |    0.727 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |    1.090 | 
     | oR_reg[11] | CP ^   | DFKCND1 | 0.000 |   0.000 |    1.090 | 
     +------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin oR_reg[12]/CP 
Endpoint:   oR_reg[12]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[0]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   0.800
= Required Time                 0.760
- Arrival Time                  1.831
= Slack Time                   -1.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                       |              |           |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+---------+----------| 
     |                       | iCLK ^       |           |       |   0.000 |   -1.071 | 
     | A0_reg[0]             | CP ^ -> Q ^  | DFQD4     | 0.150 |   0.150 |   -0.921 | 
     | fopt119861            | I ^ -> ZN v  | INVD4     | 0.030 |   0.180 |   -0.891 | 
     | g126757               | A1 v -> ZN ^ | NR2XD2    | 0.038 |   0.218 |   -0.852 | 
     | fopt115               | I ^ -> ZN v  | INVD2     | 0.025 |   0.244 |   -0.827 | 
     | g111                  | A2 v -> ZN ^ | CKND2D1   | 0.036 |   0.280 |   -0.791 | 
     | g126633               | A2 ^ -> ZN v | ND2D2     | 0.038 |   0.318 |   -0.753 | 
     | g126632               | I v -> ZN ^  | CKND2     | 0.026 |   0.344 |   -0.727 | 
     | g93                   | A1 ^ -> ZN v | ND2D4     | 0.023 |   0.367 |   -0.704 | 
     | g126631               | A1 v -> ZN ^ | ND2D4     | 0.029 |   0.395 |   -0.676 | 
     | g126780               | A2 ^ -> ZN v | ND2D4     | 0.030 |   0.425 |   -0.646 | 
     | g126779               | A2 v -> ZN ^ | NR2XD3    | 0.035 |   0.460 |   -0.611 | 
     | g126778               | A2 ^ -> ZN v | NR2XD4    | 0.029 |   0.489 |   -0.582 | 
     | g126523               | A2 v -> ZN ^ | ND2D4     | 0.022 |   0.511 |   -0.560 | 
     | g126522               | A1 ^ -> ZN v | ND2D4     | 0.022 |   0.533 |   -0.537 | 
     | g126412               | A1 v -> ZN ^ | ND2D2     | 0.024 |   0.558 |   -0.513 | 
     | g120721               | A1 ^ -> ZN v | ND2D4     | 0.031 |   0.588 |   -0.482 | 
     | g117282               | A1 v -> ZN ^ | ND2D4     | 0.026 |   0.614 |   -0.457 | 
     | g124202               | A1 ^ -> ZN v | ND2D4     | 0.025 |   0.639 |   -0.432 | 
     | g124201               | I v -> ZN ^  | INVD2     | 0.024 |   0.663 |   -0.408 | 
     | g124200               | A1 ^ -> ZN v | ND2D4     | 0.027 |   0.690 |   -0.381 | 
     | g124896               | A1 v -> ZN ^ | CKND2D8   | 0.047 |   0.736 |   -0.335 | 
     | g124895               | A1 ^ -> ZN v | ND2D4     | 0.042 |   0.778 |   -0.293 | 
     | FE_RC_1733_0          | A1 v -> ZN ^ | CKND2D2   | 0.027 |   0.805 |   -0.266 | 
     | FE_RC_1734_0          | A2 ^ -> ZN v | CKND2D2   | 0.031 |   0.836 |   -0.235 | 
     | FE_RC_1735_0          | A1 v -> ZN ^ | CKND2D4   | 0.030 |   0.866 |   -0.205 | 
     | g126538               | I ^ -> ZN v  | INVD2     | 0.023 |   0.889 |   -0.182 | 
     | g126533               | X2 v -> PP v | BMLD4     | 0.083 |   0.971 |   -0.099 | 
     | g116568               | I v -> ZN ^  | CKND2     | 0.027 |   0.999 |   -0.072 | 
     | g121178               | A2 ^ -> ZN v | CKND2D2   | 0.029 |   1.028 |   -0.043 | 
     | g116318               | A2 v -> ZN ^ | ND2D3     | 0.028 |   1.056 |   -0.015 | 
     | g116267               | A1 ^ -> ZN v | ND2D2     | 0.029 |   1.085 |    0.014 | 
     | g116187               | A1 v -> ZN ^ | NR2XD1    | 0.045 |   1.129 |    0.058 | 
     | g126023               | A2 ^ -> ZN v | NR2XD3    | 0.047 |   1.176 |    0.105 | 
     | g123411               | A1 v -> ZN ^ | NR2D2     | 0.060 |   1.236 |    0.165 | 
     | g115902               | B ^ -> S ^   | HA1D2     | 0.102 |   1.338 |    0.267 | 
     | g123905               | I ^ -> ZN v  | INVD2     | 0.021 |   1.359 |    0.288 | 
     | g123904               | A2 v -> ZN ^ | NR2XD2    | 0.030 |   1.389 |    0.318 | 
     | g123903               | A1 ^ -> ZN v | NR2XD2    | 0.029 |   1.418 |    0.347 | 
     | FE_RC_470_0           | A1 v -> ZN v | INR2D2    | 0.053 |   1.470 |    0.399 | 
     | g124354               | A1 v -> ZN ^ | NR2D4     | 0.039 |   1.509 |    0.438 | 
     | FE_OCP_RBC615_n_10826 | I ^ -> ZN v  | CKND2     | 0.025 |   1.534 |    0.463 | 
     | FE_RC_1891_0          | A1 v -> ZN ^ | NR2XD1    | 0.027 |   1.561 |    0.490 | 
     | FE_RC_1894_0          | A1 ^ -> ZN v | OAI21D2   | 0.028 |   1.589 |    0.518 | 
     | FE_RC_1895_0          | A1 v -> ZN ^ | CKND2D2   | 0.034 |   1.623 |    0.552 | 
     | FE_RC_482_0           | B ^ -> ZN v  | OAI21D4   | 0.039 |   1.661 |    0.591 | 
     | g126131               | I v -> ZN ^  | CKND0     | 0.054 |   1.715 |    0.644 | 
     | FE_RC_1013_0          | A1 ^ -> ZN v | NR3D0     | 0.046 |   1.761 |    0.690 | 
     | FE_RC_1443_0          | C v -> ZN ^  | AOI211XD1 | 0.070 |   1.831 |    0.760 | 
     | oR_reg[12]            | D ^          | DFQD1     | 0.000 |   1.831 |    0.760 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    1.071 | 
     | oR_reg[12] | CP ^   | DFQD1 | 0.000 |   0.000 |    1.071 | 
     +----------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin oR_reg[10]/CP 
Endpoint:   oR_reg[10]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q  (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   0.800
= Required Time                 0.769
- Arrival Time                  1.768
= Slack Time                   -0.999
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.999 | 
     | A0_reg[1]           | CP ^ -> Q ^  | DFQD4   | 0.148 |   0.148 |   -0.851 | 
     | g118905             | A1 ^ -> ZN v | CKND2D3 | 0.046 |   0.193 |   -0.805 | 
     | FE_OCP_RBC502_n_386 | I v -> ZN ^  | CKND2   | 0.024 |   0.217 |   -0.781 | 
     | FE_RC_2458_0        | A1 ^ -> ZN v | ND2D2   | 0.031 |   0.248 |   -0.750 | 
     | g118583             | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.271 |   -0.727 | 
     | g118450             | A1 ^ -> ZN v | ND2D2   | 0.025 |   0.297 |   -0.702 | 
     | g118422             | A2 v -> ZN ^ | ND2D3   | 0.027 |   0.323 |   -0.675 | 
     | g118421             | I ^ -> ZN v  | INVD2   | 0.022 |   0.345 |   -0.653 | 
     | g118229             | A1 v -> ZN ^ | ND2D4   | 0.023 |   0.368 |   -0.630 | 
     | g126782             | A1 ^ -> ZN v | ND2D8   | 0.030 |   0.398 |   -0.600 | 
     | g126879             | A1 v -> ZN v | IND2D2  | 0.060 |   0.458 |   -0.541 | 
     | g126409             | A2 v -> ZN ^ | ND3D4   | 0.035 |   0.493 |   -0.506 | 
     | FE_RC_1653_0        | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.519 |   -0.480 | 
     | FE_RC_1654_0        | A2 v -> ZN ^ | CKND2D2 | 0.025 |   0.544 |   -0.455 | 
     | FE_RC_1655_0        | A1 ^ -> Z ^  | AN2D4   | 0.062 |   0.607 |   -0.392 | 
     | g125868             | I ^ -> ZN v  | CKND2   | 0.042 |   0.648 |   -0.350 | 
     | FE_RC_1688_0        | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.677 |   -0.322 | 
     | FE_RC_1689_0        | A1 ^ -> ZN v | ND2D2   | 0.033 |   0.710 |   -0.289 | 
     | g117371             | A2 v -> ZN ^ | ND2D2   | 0.032 |   0.742 |   -0.257 | 
     | g117370             | I ^ -> ZN v  | CKND2   | 0.020 |   0.762 |   -0.237 | 
     | g117281             | A1 v -> ZN ^ | CKND2D3 | 0.024 |   0.786 |   -0.213 | 
     | g120598             | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.813 |   -0.185 | 
     | g120597             | A1 v -> ZN ^ | CKND2D2 | 0.024 |   0.837 |   -0.162 | 
     | g122406             | A1 ^ -> ZN v | ND2D2   | 0.029 |   0.866 |   -0.133 | 
     | g122923             | A1 v -> ZN ^ | CKND2D4 | 0.038 |   0.904 |   -0.095 | 
     | FE_RC_2380_0        | A3 ^ -> ZN v | ND3D1   | 0.077 |   0.981 |   -0.018 | 
     | g124883             | A1 v -> ZN ^ | ND2D4   | 0.058 |   1.039 |    0.040 | 
     | g116595             | A1 ^ -> ZN v | CKND2D2 | 0.037 |   1.076 |    0.077 | 
     | FE_RC_1768_0        | A1 v -> ZN ^ | NR2XD1  | 0.041 |   1.117 |    0.118 | 
     | FE_RC_1769_0        | A1 ^ -> ZN v | NR2D4   | 0.026 |   1.143 |    0.144 | 
     | fopt124661          | I v -> ZN ^  | INVD2   | 0.025 |   1.168 |    0.169 | 
     | g116137             | A2 ^ -> ZN v | ND2D3   | 0.028 |   1.196 |    0.197 | 
     | FE_RC_1824_0        | A1 v -> ZN ^ | CKND2D2 | 0.024 |   1.221 |    0.222 | 
     | FE_RC_1826_0        | A2 ^ -> ZN v | ND2D2   | 0.029 |   1.250 |    0.251 | 
     | FE_RC_1827_0        | A2 v -> ZN ^ | ND2D3   | 0.027 |   1.277 |    0.279 | 
     | g115975             | I ^ -> ZN v  | CKND2   | 0.020 |   1.297 |    0.299 | 
     | g147                | A1 v -> ZN ^ | ND2D3   | 0.019 |   1.317 |    0.318 | 
     | g145                | A1 ^ -> ZN v | ND2D4   | 0.024 |   1.341 |    0.342 | 
     | g144                | I v -> ZN ^  | CKND3   | 0.020 |   1.361 |    0.362 | 
     | g126269             | A1 ^ -> ZN v | ND2D4   | 0.020 |   1.381 |    0.382 | 
     | g14                 | A1 v -> ZN ^ | ND2D3   | 0.021 |   1.401 |    0.403 | 
     | fopt122607          | I ^ -> ZN v  | INVD2   | 0.017 |   1.418 |    0.419 | 
     | g121544             | A1 v -> ZN ^ | CKND2D3 | 0.021 |   1.439 |    0.440 | 
     | g115705             | A1 ^ -> ZN v | ND2D2   | 0.024 |   1.463 |    0.464 | 
     | g115678             | A1 v -> ZN ^ | CKND2D1 | 0.031 |   1.494 |    0.495 | 
     | FE_RC_1247_0        | A2 ^ -> ZN v | ND3D2   | 0.051 |   1.545 |    0.547 | 
     | g115585             | A1 v -> ZN ^ | ND2D2   | 0.031 |   1.576 |    0.577 | 
     | g115573             | A1 ^ -> ZN v | ND2D3   | 0.029 |   1.605 |    0.606 | 
     | g115540             | A1 v -> ZN ^ | CKND2D0 | 0.044 |   1.649 |    0.651 | 
     | FE_RC_1439_0        | I ^ -> ZN v  | CKND0   | 0.037 |   1.686 |    0.687 | 
     | FE_RC_1440_0        | A1 v -> ZN ^ | ND2D1   | 0.027 |   1.713 |    0.714 | 
     | FE_RC_1441_0        | A1 ^ -> ZN v | CKND2D2 | 0.030 |   1.743 |    0.744 | 
     | g115497             | A1 v -> ZN ^ | NR2XD1  | 0.025 |   1.768 |    0.769 | 
     | oR_reg[10]          | D ^          | DFQD1   | 0.000 |   1.768 |    0.769 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell | Delay | Arrival | Required | 
     |            |        |       |       |  Time   |   Time   | 
     |------------+--------+-------+-------+---------+----------| 
     |            | iCLK ^ |       |       |   0.000 |    0.999 | 
     | oR_reg[10] | CP ^   | DFQD1 | 0.000 |   0.000 |    0.999 | 
     +----------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  1.689
= Slack Time                   -0.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.963 | 
     | A0_reg[1]           | CP ^ -> Q ^  | DFQD4   | 0.148 |   0.148 |   -0.815 | 
     | g118905             | A1 ^ -> ZN v | CKND2D3 | 0.046 |   0.193 |   -0.770 | 
     | FE_OCP_RBC502_n_386 | I v -> ZN ^  | CKND2   | 0.024 |   0.217 |   -0.746 | 
     | FE_RC_2458_0        | A1 ^ -> ZN v | ND2D2   | 0.031 |   0.248 |   -0.715 | 
     | g118583             | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.271 |   -0.692 | 
     | g118450             | A1 ^ -> ZN v | ND2D2   | 0.025 |   0.297 |   -0.666 | 
     | g118422             | A2 v -> ZN ^ | ND2D3   | 0.027 |   0.323 |   -0.640 | 
     | g118421             | I ^ -> ZN v  | INVD2   | 0.022 |   0.345 |   -0.618 | 
     | g118229             | A1 v -> ZN ^ | ND2D4   | 0.023 |   0.368 |   -0.595 | 
     | g126782             | A1 ^ -> ZN v | ND2D8   | 0.030 |   0.398 |   -0.564 | 
     | g126879             | A1 v -> ZN v | IND2D2  | 0.060 |   0.458 |   -0.505 | 
     | g126409             | A2 v -> ZN ^ | ND3D4   | 0.035 |   0.493 |   -0.470 | 
     | FE_RC_1653_0        | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.519 |   -0.444 | 
     | FE_RC_1654_0        | A2 v -> ZN ^ | CKND2D2 | 0.025 |   0.544 |   -0.419 | 
     | FE_RC_1655_0        | A1 ^ -> Z ^  | AN2D4   | 0.062 |   0.607 |   -0.356 | 
     | g125868             | I ^ -> ZN v  | CKND2   | 0.042 |   0.648 |   -0.314 | 
     | FE_RC_1688_0        | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.677 |   -0.286 | 
     | FE_RC_1689_0        | A1 ^ -> ZN v | ND2D2   | 0.033 |   0.710 |   -0.253 | 
     | g117371             | A2 v -> ZN ^ | ND2D2   | 0.032 |   0.742 |   -0.221 | 
     | g117370             | I ^ -> ZN v  | CKND2   | 0.020 |   0.762 |   -0.201 | 
     | g117281             | A1 v -> ZN ^ | CKND2D3 | 0.024 |   0.785 |   -0.177 | 
     | g120598             | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.813 |   -0.150 | 
     | g120597             | A1 v -> ZN ^ | CKND2D2 | 0.024 |   0.837 |   -0.126 | 
     | g122406             | A1 ^ -> ZN v | ND2D2   | 0.029 |   0.866 |   -0.097 | 
     | g122923             | A1 v -> ZN ^ | CKND2D4 | 0.038 |   0.904 |   -0.059 | 
     | FE_RC_2380_0        | A3 ^ -> ZN v | ND3D1   | 0.077 |   0.981 |    0.018 | 
     | g124883             | A1 v -> ZN ^ | ND2D4   | 0.058 |   1.039 |    0.076 | 
     | g116586             | A1 ^ -> ZN v | CKND2D1 | 0.076 |   1.115 |    0.153 | 
     | FE_RC_1785_0        | A1 v -> ZN ^ | CKND2D2 | 0.039 |   1.154 |    0.192 | 
     | FE_RC_1786_0        | A1 ^ -> ZN v | CKND2D2 | 0.027 |   1.181 |    0.219 | 
     | FE_RC_1787_0        | A1 v -> ZN ^ | ND2D2   | 0.027 |   1.209 |    0.246 | 
     | g545                | A2 ^ -> ZN v | CKND2D1 | 0.035 |   1.244 |    0.281 | 
     | FE_RC_1814_0        | A1 v -> ZN ^ | CKND2D1 | 0.036 |   1.280 |    0.317 | 
     | FE_RC_1815_0        | A1 ^ -> ZN v | NR2XD1  | 0.026 |   1.306 |    0.343 | 
     | FE_RC_1817_0        | A2 v -> ZN ^ | NR2XD1  | 0.034 |   1.340 |    0.377 | 
     | g529                | CI ^ -> S ^  | FA1D1   | 0.103 |   1.443 |    0.480 | 
     | g115786             | A1 ^ -> ZN v | AOI21D4 | 0.034 |   1.477 |    0.514 | 
     | g115785             | I v -> ZN ^  | CKND0   | 0.042 |   1.519 |    0.556 | 
     | g115669             | A2 ^ -> Z ^  | XOR3D0  | 0.170 |   1.689 |    0.726 | 
     | oR_reg[8]           | D ^          | DFKCND1 | 0.000 |   1.689 |    0.726 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.963 | 
     | oR_reg[8] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.963 | 
     +-----------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[4]/Q (v) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  1.646
= Slack Time                   -0.922
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | iCLK ^       |         |       |   0.000 |   -0.922 | 
     | A1_reg[4]             | CP ^ -> Q v  | DFQD4   | 0.149 |   0.149 |   -0.773 | 
     | g118905               | A2 v -> ZN ^ | CKND2D3 | 0.046 |   0.195 |   -0.727 | 
     | FE_OCP_RBC502_n_386   | I ^ -> ZN v  | CKND2   | 0.023 |   0.218 |   -0.704 | 
     | FE_RC_2458_0          | A1 v -> ZN ^ | ND2D2   | 0.026 |   0.244 |   -0.679 | 
     | g118583               | A1 ^ -> ZN v | ND2D2   | 0.025 |   0.268 |   -0.654 | 
     | g118450               | A1 v -> ZN ^ | ND2D2   | 0.022 |   0.290 |   -0.632 | 
     | g118422               | A2 ^ -> ZN v | ND2D3   | 0.030 |   0.320 |   -0.602 | 
     | g118421               | I v -> ZN ^  | INVD2   | 0.028 |   0.348 |   -0.574 | 
     | g118229               | A1 ^ -> ZN v | ND2D4   | 0.030 |   0.378 |   -0.544 | 
     | g126782               | A1 v -> ZN ^ | ND2D8   | 0.025 |   0.403 |   -0.519 | 
     | g126879               | A1 ^ -> ZN ^ | IND2D2  | 0.046 |   0.450 |   -0.472 | 
     | g126409               | A2 ^ -> ZN v | ND3D4   | 0.052 |   0.502 |   -0.421 | 
     | FE_RC_1653_0          | A1 v -> ZN ^ | ND2D2   | 0.027 |   0.529 |   -0.393 | 
     | FE_RC_1654_0          | A2 ^ -> ZN v | CKND2D2 | 0.024 |   0.553 |   -0.369 | 
     | FE_RC_1655_0          | A1 v -> Z v  | AN2D4   | 0.049 |   0.602 |   -0.320 | 
     | g125864               | I v -> ZN ^  | INVD4   | 0.028 |   0.631 |   -0.292 | 
     | g126028               | A1 ^ -> ZN v | CKND2D4 | 0.034 |   0.664 |   -0.258 | 
     | FE_OCP_RBC571_n_13052 | I v -> ZN ^  | INVD4   | 0.025 |   0.690 |   -0.233 | 
     | g117410               | A1 ^ -> ZN v | ND2D2   | 0.029 |   0.718 |   -0.204 | 
     | FE_RC_380_0           | A1 v -> ZN ^ | ND2D4   | 0.023 |   0.742 |   -0.180 | 
     | g117241               | A2 ^ -> ZN v | ND2D2   | 0.043 |   0.785 |   -0.137 | 
     | g125999               | A2 v -> ZN ^ | ND2D4   | 0.029 |   0.814 |   -0.108 | 
     | g125996               | A1 ^ -> ZN v | ND2D4   | 0.023 |   0.837 |   -0.085 | 
     | g116963               | A1 v -> ZN ^ | ND2D3   | 0.021 |   0.858 |   -0.064 | 
     | g116962               | I ^ -> ZN v  | CKND2   | 0.020 |   0.877 |   -0.045 | 
     | g116866               | A2 v -> ZN ^ | ND2D3   | 0.022 |   0.899 |   -0.023 | 
     | g121383               | A1 ^ -> ZN v | ND2D4   | 0.024 |   0.923 |    0.001 | 
     | g121388               | A1 v -> ZN ^ | CKND2D2 | 0.025 |   0.948 |    0.026 | 
     | g121387               | I ^ -> ZN v  | CKND3   | 0.022 |   0.971 |    0.048 | 
     | g116656               | I v -> ZN ^  | INVD2   | 0.022 |   0.993 |    0.071 | 
     | FE_RC_2748_0          | A1 ^ -> ZN v | ND2D2   | 0.021 |   1.014 |    0.092 | 
     | FE_RC_2749_0          | A1 v -> ZN ^ | CKND2D2 | 0.023 |   1.038 |    0.115 | 
     | FE_RC_2750_0          | A2 ^ -> Z ^  | AN2D4   | 0.069 |   1.106 |    0.184 | 
     | fopt124805            | I ^ -> ZN v  | INVD4   | 0.036 |   1.142 |    0.220 | 
     | g124637               | A1 v -> ZN ^ | ND2D4   | 0.032 |   1.174 |    0.252 | 
     | g116360               | I ^ -> ZN v  | INVD1   | 0.021 |   1.195 |    0.273 | 
     | g124634               | A1 v -> ZN ^ | CKND2D2 | 0.021 |   1.216 |    0.294 | 
     | g124633               | A1 ^ -> ZN v | ND2D2   | 0.028 |   1.244 |    0.322 | 
     | g126356               | A1 v -> ZN ^ | ND2D1   | 0.033 |   1.277 |    0.355 | 
     | g140                  | A2 ^ -> ZN v | ND2D3   | 0.033 |   1.310 |    0.388 | 
     | FE_OCP_RBC437_n_13507 | I v -> ZN ^  | INVD2   | 0.020 |   1.330 |    0.408 | 
     | g138                  | A2 ^ -> ZN v | ND2D2   | 0.030 |   1.360 |    0.438 | 
     | g126373               | A1 v -> ZN ^ | ND2D4   | 0.023 |   1.383 |    0.461 | 
     | g126372               | I ^ -> ZN v  | CKND3   | 0.020 |   1.404 |    0.481 | 
     | g126369               | A2 v -> ZN ^ | CKND2D4 | 0.024 |   1.428 |    0.505 | 
     | g126368               | A1 ^ -> ZN v | ND2D4   | 0.023 |   1.450 |    0.528 | 
     | FE_RC_1882_0          | I v -> ZN ^  | CKND2   | 0.016 |   1.467 |    0.544 | 
     | FE_RC_1881_0          | A1 ^ -> ZN v | ND2D2   | 0.025 |   1.492 |    0.569 | 
     | FE_RC_1877_0          | A1 v -> ZN ^ | AOI21D4 | 0.039 |   1.530 |    0.608 | 
     | g124110               | I ^ -> ZN v  | CKND0   | 0.034 |   1.564 |    0.642 | 
     | g126365               | A1 v -> ZN ^ | ND2D1   | 0.027 |   1.591 |    0.669 | 
     | FE_RC_1435_0          | A1 ^ -> ZN v | CKND2D1 | 0.026 |   1.618 |    0.695 | 
     | FE_RC_1436_0          | B v -> ZN ^  | OAI21D1 | 0.029 |   1.646 |    0.724 | 
     | oR_reg[9]             | D ^          | DFKCND1 | 0.000 |   1.646 |    0.724 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.922 | 
     | oR_reg[9] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.922 | 
     +-----------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.074
+ Phase Shift                   0.800
= Required Time                 0.726
- Arrival Time                  1.589
= Slack Time                   -0.862
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.862 | 
     | A0_reg[1]           | CP ^ -> Q ^  | DFQD4   | 0.148 |   0.148 |   -0.715 | 
     | g118905             | A1 ^ -> ZN v | CKND2D3 | 0.046 |   0.193 |   -0.669 | 
     | FE_OCP_RBC502_n_386 | I v -> ZN ^  | CKND2   | 0.024 |   0.217 |   -0.645 | 
     | FE_RC_2458_0        | A1 ^ -> ZN v | ND2D2   | 0.031 |   0.248 |   -0.614 | 
     | g118583             | A1 v -> ZN ^ | ND2D2   | 0.023 |   0.271 |   -0.591 | 
     | g118450             | A1 ^ -> ZN v | ND2D2   | 0.025 |   0.297 |   -0.566 | 
     | g118422             | A2 v -> ZN ^ | ND2D3   | 0.027 |   0.323 |   -0.539 | 
     | g118421             | I ^ -> ZN v  | INVD2   | 0.022 |   0.345 |   -0.517 | 
     | g118229             | A1 v -> ZN ^ | ND2D4   | 0.023 |   0.368 |   -0.494 | 
     | g126782             | A1 ^ -> ZN v | ND2D8   | 0.030 |   0.398 |   -0.464 | 
     | g126879             | A1 v -> ZN v | IND2D2  | 0.060 |   0.458 |   -0.404 | 
     | g126409             | A2 v -> ZN ^ | ND3D4   | 0.035 |   0.493 |   -0.369 | 
     | FE_RC_1653_0        | A1 ^ -> ZN v | ND2D2   | 0.026 |   0.519 |   -0.344 | 
     | FE_RC_1654_0        | A2 v -> ZN ^ | CKND2D2 | 0.025 |   0.544 |   -0.318 | 
     | FE_RC_1655_0        | A1 ^ -> Z ^  | AN2D4   | 0.062 |   0.606 |   -0.256 | 
     | g125868             | I ^ -> ZN v  | CKND2   | 0.042 |   0.648 |   -0.214 | 
     | FE_RC_1688_0        | A1 v -> ZN ^ | CKND2D2 | 0.029 |   0.677 |   -0.185 | 
     | FE_RC_1689_0        | A1 ^ -> ZN v | ND2D2   | 0.033 |   0.710 |   -0.152 | 
     | g117371             | A2 v -> ZN ^ | ND2D2   | 0.032 |   0.742 |   -0.121 | 
     | g117370             | I ^ -> ZN v  | CKND2   | 0.020 |   0.762 |   -0.101 | 
     | g117281             | A1 v -> ZN ^ | CKND2D3 | 0.024 |   0.785 |   -0.077 | 
     | g120598             | A1 ^ -> ZN v | ND2D4   | 0.028 |   0.813 |   -0.049 | 
     | g120597             | A1 v -> ZN ^ | CKND2D2 | 0.024 |   0.837 |   -0.026 | 
     | g122406             | A1 ^ -> ZN v | ND2D2   | 0.029 |   0.866 |    0.004 | 
     | g122923             | A1 v -> ZN ^ | CKND2D4 | 0.038 |   0.904 |    0.041 | 
     | FE_RC_2380_0        | A3 ^ -> ZN v | ND3D1   | 0.077 |   0.981 |    0.119 | 
     | g124883             | A1 v -> ZN ^ | ND2D4   | 0.058 |   1.039 |    0.177 | 
     | g116586             | A1 ^ -> ZN v | CKND2D1 | 0.076 |   1.115 |    0.253 | 
     | g125357             | A1 v -> Z v  | OR2D1   | 0.084 |   1.200 |    0.337 | 
     | FE_RC_1518_0        | A2 v -> ZN ^ | ND2D4   | 0.032 |   1.231 |    0.369 | 
     | FE_RC_1778_0        | A1 ^ -> ZN v | CKND2D2 | 0.027 |   1.258 |    0.396 | 
     | g502                | A1 v -> ZN v | IND2D2  | 0.053 |   1.311 |    0.449 | 
     | g497                | A2 v -> ZN ^ | NR2D3   | 0.039 |   1.350 |    0.488 | 
     | g496                | A1 ^ -> ZN v | NR2XD2  | 0.026 |   1.376 |    0.513 | 
     | g492                | A2 v -> ZN ^ | CKND2D4 | 0.033 |   1.409 |    0.547 | 
     | FE_RC_2787_0        | B1 ^ -> ZN v | INR2D4  | 0.022 |   1.432 |    0.569 | 
     | g124150             | A1 v -> ZN v | IND2D0  | 0.069 |   1.501 |    0.638 | 
     | g124149             | A1 v -> ZN ^ | XNR2D0  | 0.088 |   1.589 |    0.726 | 
     | oR_reg[7]           | D ^          | DFKCND1 | 0.000 |   1.589 |    0.726 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.862 | 
     | oR_reg[7] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.862 | 
     +-----------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.075
+ Phase Shift                   0.800
= Required Time                 0.725
- Arrival Time                  1.535
= Slack Time                   -0.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     |                     | iCLK ^       |          |       |   0.000 |   -0.810 | 
     | A0_reg[1]           | CP ^ -> Q ^  | DFQD4    | 0.148 |   0.148 |   -0.662 | 
     | g118905             | A1 ^ -> ZN v | CKND2D3  | 0.046 |   0.193 |   -0.616 | 
     | FE_OCP_RBC502_n_386 | I v -> ZN ^  | CKND2    | 0.024 |   0.217 |   -0.592 | 
     | FE_RC_2458_0        | A1 ^ -> ZN v | ND2D2    | 0.031 |   0.248 |   -0.561 | 
     | g118583             | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.271 |   -0.538 | 
     | g118450             | A1 ^ -> ZN v | ND2D2    | 0.025 |   0.297 |   -0.513 | 
     | g118422             | A2 v -> ZN ^ | ND2D3    | 0.027 |   0.323 |   -0.486 | 
     | g118421             | I ^ -> ZN v  | INVD2    | 0.022 |   0.345 |   -0.464 | 
     | g118229             | A1 v -> ZN ^ | ND2D4    | 0.023 |   0.368 |   -0.441 | 
     | g126782             | A1 ^ -> ZN v | ND2D8    | 0.030 |   0.398 |   -0.411 | 
     | g126879             | A1 v -> ZN v | IND2D2   | 0.060 |   0.458 |   -0.352 | 
     | g126409             | A2 v -> ZN ^ | ND3D4    | 0.035 |   0.493 |   -0.316 | 
     | FE_RC_1653_0        | A1 ^ -> ZN v | ND2D2    | 0.026 |   0.519 |   -0.291 | 
     | FE_RC_1654_0        | A2 v -> ZN ^ | CKND2D2  | 0.025 |   0.544 |   -0.266 | 
     | FE_RC_1655_0        | A1 ^ -> Z ^  | AN2D4    | 0.062 |   0.607 |   -0.203 | 
     | g125868             | I ^ -> ZN v  | CKND2    | 0.042 |   0.648 |   -0.161 | 
     | FE_RC_1688_0        | A1 v -> ZN ^ | CKND2D2  | 0.029 |   0.677 |   -0.132 | 
     | FE_RC_1689_0        | A1 ^ -> ZN v | ND2D2    | 0.033 |   0.710 |   -0.099 | 
     | g117371             | A2 v -> ZN ^ | ND2D2    | 0.032 |   0.742 |   -0.068 | 
     | g117370             | I ^ -> ZN v  | CKND2    | 0.020 |   0.762 |   -0.048 | 
     | g117281             | A1 v -> ZN ^ | CKND2D3  | 0.024 |   0.786 |   -0.024 | 
     | g120598             | A1 ^ -> ZN v | ND2D4    | 0.028 |   0.813 |    0.004 | 
     | g120597             | A1 v -> ZN ^ | CKND2D2  | 0.024 |   0.837 |    0.027 | 
     | g122406             | A1 ^ -> ZN v | ND2D2    | 0.029 |   0.866 |    0.056 | 
     | g122923             | A1 v -> ZN ^ | CKND2D4  | 0.038 |   0.904 |    0.094 | 
     | FE_RC_2380_0        | A3 ^ -> ZN v | ND3D1    | 0.077 |   0.981 |    0.172 | 
     | g124883             | A1 v -> ZN ^ | ND2D4    | 0.058 |   1.039 |    0.229 | 
     | g116693             | I ^ -> ZN v  | INVD3    | 0.035 |   1.074 |    0.264 | 
     | g26                 | I v -> ZN ^  | INVD1    | 0.031 |   1.105 |    0.295 | 
     | g116588             | A1 ^ -> ZN v | CKND2D2  | 0.032 |   1.137 |    0.328 | 
     | g125355             | A1 v -> Z v  | AN2XD1   | 0.044 |   1.181 |    0.371 | 
     | FE_RC_1416_0        | A1 v -> ZN ^ | NR2XD1   | 0.027 |   1.208 |    0.398 | 
     | g116248             | CI ^ -> S v  | FA1D1    | 0.097 |   1.305 |    0.496 | 
     | FE_RC_2752_0        | A1 v -> ZN ^ | AOI21D4  | 0.040 |   1.345 |    0.535 | 
     | g116101             | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.384 |    0.575 | 
     | g116067             | A1 v -> ZN v | IND2D1   | 0.066 |   1.450 |    0.640 | 
     | g125305             | A1 v -> Z ^  | CKXOR2D0 | 0.085 |   1.535 |    0.725 | 
     | oR_reg[6]           | D ^          | DFKCND1  | 0.000 |   1.535 |    0.725 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.810 | 
     | oR_reg[6] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.810 | 
     +-----------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A0_reg[1]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   0.800
= Required Time                 0.767
- Arrival Time                  1.464
= Slack Time                   -0.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                       |              |          |       |  Time   |   Time   | 
     |-----------------------+--------------+----------+-------+---------+----------| 
     |                       | iCLK ^       |          |       |   0.000 |   -0.697 | 
     | A0_reg[1]             | CP ^ -> Q ^  | DFQD4    | 0.148 |   0.148 |   -0.549 | 
     | g118905               | A1 ^ -> ZN v | CKND2D3  | 0.046 |   0.193 |   -0.504 | 
     | FE_OCP_RBC502_n_386   | I v -> ZN ^  | CKND2    | 0.024 |   0.217 |   -0.480 | 
     | FE_RC_2458_0          | A1 ^ -> ZN v | ND2D2    | 0.031 |   0.248 |   -0.449 | 
     | g118583               | A1 v -> ZN ^ | ND2D2    | 0.023 |   0.271 |   -0.426 | 
     | g118450               | A1 ^ -> ZN v | ND2D2    | 0.025 |   0.297 |   -0.400 | 
     | g118422               | A2 v -> ZN ^ | ND2D3    | 0.027 |   0.323 |   -0.374 | 
     | g118421               | I ^ -> ZN v  | INVD2    | 0.022 |   0.345 |   -0.352 | 
     | g118229               | A1 v -> ZN ^ | ND2D4    | 0.023 |   0.368 |   -0.329 | 
     | g126782               | A1 ^ -> ZN v | ND2D8    | 0.030 |   0.398 |   -0.299 | 
     | g126879               | A1 v -> ZN v | IND2D2   | 0.060 |   0.458 |   -0.239 | 
     | g126409               | A2 v -> ZN ^ | ND3D4    | 0.035 |   0.493 |   -0.204 | 
     | FE_RC_1653_0          | A1 ^ -> ZN v | ND2D2    | 0.026 |   0.519 |   -0.178 | 
     | FE_RC_1654_0          | A2 v -> ZN ^ | CKND2D2  | 0.025 |   0.544 |   -0.153 | 
     | FE_RC_1655_0          | A1 ^ -> Z ^  | AN2D4    | 0.062 |   0.607 |   -0.091 | 
     | g125868               | I ^ -> ZN v  | CKND2    | 0.042 |   0.648 |   -0.049 | 
     | FE_RC_1688_0          | A1 v -> ZN ^ | CKND2D2  | 0.029 |   0.677 |   -0.020 | 
     | FE_RC_1689_0          | A1 ^ -> ZN v | ND2D2    | 0.033 |   0.710 |    0.013 | 
     | g117371               | A2 v -> ZN ^ | ND2D2    | 0.032 |   0.742 |    0.045 | 
     | g117370               | I ^ -> ZN v  | CKND2    | 0.020 |   0.762 |    0.065 | 
     | g117281               | A1 v -> ZN ^ | CKND2D3  | 0.024 |   0.785 |    0.088 | 
     | g120598               | A1 ^ -> ZN v | ND2D4    | 0.028 |   0.813 |    0.116 | 
     | g117263               | I v -> ZN ^  | CKND3    | 0.026 |   0.839 |    0.142 | 
     | g122993               | A1 ^ -> ZN v | CKND2D3  | 0.030 |   0.870 |    0.172 | 
     | g124446               | A2 v -> ZN ^ | ND2D3    | 0.027 |   0.896 |    0.199 | 
     | g125475               | B1 ^ -> ZN v | IND2D4   | 0.029 |   0.925 |    0.228 | 
     | g124442               | A1 v -> ZN ^ | ND2D8    | 0.037 |   0.962 |    0.265 | 
     | FE_OCP_RBC593_n_10925 | I ^ -> Z ^   | BUFFD2   | 0.063 |   1.025 |    0.328 | 
     | g116811               | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.060 |    0.363 | 
     | g116810               | I v -> ZN ^  | CKND2    | 0.025 |   1.086 |    0.389 | 
     | g116332               | M0 ^ -> PP v | BMLD2    | 0.122 |   1.208 |    0.511 | 
     | g121984               | A1 v -> ZN ^ | AOI21D4  | 0.043 |   1.251 |    0.553 | 
     | g121995               | I ^ -> ZN v  | CKND0    | 0.039 |   1.290 |    0.592 | 
     | g280                  | B2 v -> ZN ^ | AOI32D0  | 0.099 |   1.389 |    0.692 | 
     | g121994               | B ^ -> ZN v  | OAI211D1 | 0.075 |   1.464 |    0.767 | 
     | oR_reg[5]             | D v          | DFKCND1  | 0.000 |   1.464 |    0.767 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.697 | 
     | oR_reg[5] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.697 | 
     +-----------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   0.800
= Required Time                 0.759
- Arrival Time                  1.372
= Slack Time                   -0.613
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                     |              |          |       |  Time   |   Time   | 
     |---------------------+--------------+----------+-------+---------+----------| 
     |                     | iCLK ^       |          |       |   0.000 |   -0.613 | 
     | A1_reg[0]           | CP ^ -> Q ^  | DFQD4    | 0.147 |   0.147 |   -0.466 | 
     | FE_OCP_RBC485_A1_0_ | I ^ -> ZN v  | CKND3    | 0.049 |   0.196 |   -0.418 | 
     | g118983             | A2 v -> ZN ^ | NR2XD1   | 0.077 |   0.273 |   -0.340 | 
     | g123317             | A1 ^ -> ZN v | ND2D4    | 0.054 |   0.327 |   -0.287 | 
     | g123316             | I v -> ZN ^  | CKND6    | 0.036 |   0.363 |   -0.251 | 
     | g125401             | A1 ^ -> ZN ^ | INR2XD4  | 0.057 |   0.420 |   -0.194 | 
     | g122969             | A2 ^ -> ZN v | NR2XD8   | 0.037 |   0.457 |   -0.157 | 
     | g118022             | A1 v -> ZN ^ | NR2XD1   | 0.044 |   0.501 |   -0.113 | 
     | g125389             | A ^ -> S v   | FA1D1    | 0.159 |   0.660 |    0.046 | 
     | FE_RC_2636_0        | A1 v -> ZN ^ | CKND2D2  | 0.030 |   0.689 |    0.076 | 
     | FE_RC_2637_0        | A1 ^ -> ZN v | ND2D2    | 0.033 |   0.722 |    0.108 | 
     | g117349             | A1 v -> ZN ^ | ND2D1    | 0.043 |   0.765 |    0.151 | 
     | FE_RC_1506_0        | A3 ^ -> ZN v | ND3D2    | 0.059 |   0.824 |    0.211 | 
     | g122439             | A1 v -> ZN ^ | ND2D4    | 0.049 |   0.873 |    0.259 | 
     | FE_OCPC70_n_8323    | I ^ -> Z ^   | BUFFD2   | 0.060 |   0.932 |    0.319 | 
     | g117020             | A1 ^ -> ZN v | NR2XD0   | 0.053 |   0.985 |    0.372 | 
     | FE_RC_1394_0        | A1 v -> ZN ^ | CKND2D1  | 0.042 |   1.027 |    0.414 | 
     | FE_RC_1395_0        | A1 ^ -> ZN v | NR2XD1   | 0.024 |   1.051 |    0.437 | 
     | FE_RC_1396_0        | B v -> ZN ^  | AOI21D1  | 0.061 |   1.112 |    0.498 | 
     | g647                | A2 ^ -> ZN v | CKND2D2  | 0.049 |   1.160 |    0.547 | 
     | g121997             | B2 v -> ZN ^ | AOI32D0  | 0.096 |   1.256 |    0.643 | 
     | g283                | C ^ -> ZN v  | OAI221D0 | 0.116 |   1.372 |    0.759 | 
     | oR_reg[4]           | D v          | DFKCND2  | 0.000 |   1.372 |    0.759 | 
     +----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.613 | 
     | oR_reg[4] | CP ^   | DFKCND2 | 0.000 |   0.000 |    0.613 | 
     +-----------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.071
+ Phase Shift                   0.800
= Required Time                 0.729
- Arrival Time                  1.227
= Slack Time                   -0.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.499 | 
     | A1_reg[0]           | CP ^ -> Q ^  | DFQD4   | 0.147 |   0.147 |   -0.352 | 
     | FE_OCP_RBC485_A1_0_ | I ^ -> ZN v  | CKND3   | 0.049 |   0.196 |   -0.303 | 
     | g118983             | A2 v -> ZN ^ | NR2XD1  | 0.077 |   0.273 |   -0.226 | 
     | fopt119828          | I ^ -> ZN v  | INVD3   | 0.056 |   0.329 |   -0.169 | 
     | g118792             | A1 v -> ZN ^ | NR2XD1  | 0.079 |   0.408 |   -0.091 | 
     | FE_OCPC60_n_980     | I ^ -> Z ^   | BUFFD2  | 0.085 |   0.493 |   -0.006 | 
     | g118552             | A1 ^ -> ZN v | ND2D2   | 0.059 |   0.552 |    0.053 | 
     | FE_RC_249_0         | A1 v -> ZN ^ | NR2XD1  | 0.047 |   0.599 |    0.100 | 
     | FE_RC_250_0         | B ^ -> ZN v  | AOI21D4 | 0.032 |   0.631 |    0.132 | 
     | g117962             | I v -> ZN ^  | CKND2   | 0.034 |   0.664 |    0.165 | 
     | g117873             | A1 ^ -> ZN v | NR2D2   | 0.022 |   0.686 |    0.187 | 
     | g117810             | A1 v -> ZN v | INR2XD0 | 0.065 |   0.750 |    0.252 | 
     | g117788             | B v -> ZN ^  | IAO21D2 | 0.036 |   0.786 |    0.287 | 
     | FE_RC_1365_0        | A1 ^ -> ZN v | NR2D2   | 0.022 |   0.808 |    0.309 | 
     | FE_RC_1366_0        | A2 v -> ZN ^ | NR3D2   | 0.049 |   0.857 |    0.359 | 
     | FE_RC_1377_0        | A2 ^ -> ZN v | ND3D3   | 0.046 |   0.903 |    0.405 | 
     | g117335             | A1 v -> ZN ^ | AOI21D4 | 0.043 |   0.946 |    0.447 | 
     | g264                | B3 ^ -> ZN v | OAI33D0 | 0.067 |   1.013 |    0.514 | 
     | g263                | C v -> Z v   | AO221D0 | 0.187 |   1.200 |    0.701 | 
     | g117177             | I v -> ZN ^  | CKND1   | 0.028 |   1.227 |    0.729 | 
     | oR_reg[2]           | D ^          | DFKCND1 | 0.000 |   1.227 |    0.729 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.499 | 
     | oR_reg[2] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.499 | 
     +-----------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.073
+ Phase Shift                   0.800
= Required Time                 0.727
- Arrival Time                  1.191
= Slack Time                   -0.464
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.464 | 
     | A1_reg[0]           | CP ^ -> Q ^  | DFQD4   | 0.147 |   0.147 |   -0.317 | 
     | FE_OCP_RBC485_A1_0_ | I ^ -> ZN v  | CKND3   | 0.049 |   0.196 |   -0.268 | 
     | g118983             | A2 v -> ZN ^ | NR2XD1  | 0.077 |   0.273 |   -0.191 | 
     | g123317             | A1 ^ -> ZN v | ND2D4   | 0.054 |   0.327 |   -0.137 | 
     | g123316             | I v -> ZN ^  | CKND6   | 0.036 |   0.363 |   -0.101 | 
     | g123312             | A1 ^ -> ZN v | NR2XD8  | 0.029 |   0.392 |   -0.072 | 
     | g118371             | A1 v -> ZN ^ | ND2D1   | 0.044 |   0.436 |   -0.028 | 
     | g118251             | A1 ^ -> Z ^  | AN2D2   | 0.066 |   0.502 |    0.038 | 
     | g118199             | A1 ^ -> ZN v | NR2D3   | 0.022 |   0.524 |    0.060 | 
     | FE_RC_621_0         | A1 v -> ZN ^ | OAI21D2 | 0.045 |   0.569 |    0.105 | 
     | FE_RC_622_0         | A1 ^ -> ZN v | ND2D3   | 0.039 |   0.608 |    0.144 | 
     | g124877             | I v -> ZN ^  | CKND2   | 0.026 |   0.634 |    0.171 | 
     | g124874             | M1 ^ -> PP ^ | BMLD4   | 0.160 |   0.794 |    0.330 | 
     | g117360             | A1 ^ -> ZN v | CKND2D1 | 0.055 |   0.849 |    0.386 | 
     | FE_RC_369_0         | S0 v -> ZN v | MUX4ND0 | 0.104 |   0.953 |    0.489 | 
     | g126927             | A1 v -> ZN ^ | OAI22D1 | 0.101 |   1.055 |    0.591 | 
     | g125307             | A3 ^ -> ZN ^ | XNR3D2  | 0.136 |   1.191 |    0.727 | 
     | oR_reg[3]           | D ^          | DFKCND1 | 0.000 |   1.191 |    0.727 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.464 | 
     | oR_reg[3] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.464 | 
     +-----------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  0.919
= Slack Time                   -0.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |   -0.189 | 
     | A1_reg[0]           | CP ^ -> Q ^  | DFQD4   | 0.147 |   0.147 |   -0.042 | 
     | FE_OCP_RBC485_A1_0_ | I ^ -> ZN v  | CKND3   | 0.049 |   0.196 |    0.007 | 
     | g118983             | A2 v -> ZN ^ | NR2XD1  | 0.077 |   0.273 |    0.084 | 
     | fopt119828          | I ^ -> ZN v  | INVD3   | 0.056 |   0.329 |    0.141 | 
     | g118792             | A1 v -> ZN ^ | NR2XD1  | 0.079 |   0.408 |    0.219 | 
     | FE_OCPC60_n_980     | I ^ -> Z ^   | BUFFD2  | 0.085 |   0.493 |    0.304 | 
     | g118552             | A1 ^ -> ZN v | ND2D2   | 0.059 |   0.552 |    0.363 | 
     | FE_RC_1295_0        | S0 v -> ZN v | MUX4ND0 | 0.111 |   0.663 |    0.474 | 
     | g117837             | A1 v -> ZN ^ | AOI22D1 | 0.073 |   0.736 |    0.547 | 
     | g117520             | B ^ -> S v   | FA1D1   | 0.161 |   0.897 |    0.708 | 
     | g117519             | I v -> ZN ^  | CKND1   | 0.022 |   0.919 |    0.730 | 
     | oR_reg[1]           | D ^          | DFKCND1 | 0.000 |   0.919 |    0.730 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |    0.189 | 
     | oR_reg[1] | CP ^   | DFKCND1 | 0.000 |   0.000 |    0.189 | 
     +-----------------------------------------------------------+ 
Path 17: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: A1_reg[0]/Q (^) triggered by  leading edge of 'iCLK'
Path Groups:  {reg2reg} {C2C}
Other End Arrival Time          0.000
- Setup                         0.076
+ Phase Shift                   0.800
= Required Time                 0.724
- Arrival Time                  0.724
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                     |              |         |       |  Time   |   Time   | 
     |---------------------+--------------+---------+-------+---------+----------| 
     |                     | iCLK ^       |         |       |   0.000 |    0.001 | 
     | A1_reg[0]           | CP ^ -> Q ^  | DFQD4   | 0.147 |   0.147 |    0.148 | 
     | FE_OCP_RBC485_A1_0_ | I ^ -> ZN v  | CKND3   | 0.049 |   0.196 |    0.197 | 
     | g118983             | A2 v -> ZN ^ | NR2XD1  | 0.077 |   0.273 |    0.274 | 
     | fopt119828          | I ^ -> ZN v  | INVD3   | 0.056 |   0.329 |    0.330 | 
     | g118792             | A1 v -> ZN ^ | NR2XD1  | 0.079 |   0.408 |    0.409 | 
     | FE_OCPC60_n_980     | I ^ -> Z ^   | BUFFD2  | 0.085 |   0.493 |    0.493 | 
     | g118551             | A1 ^ -> ZN v | CKND2D1 | 0.062 |   0.555 |    0.556 | 
     | g118391             | A1 v -> ZN ^ | AOI33D1 | 0.070 |   0.625 |    0.625 | 
     | g118216             | A1 ^ -> Z ^  | XOR2D1  | 0.099 |   0.723 |    0.724 | 
     | oR_reg[0]           | D ^          | DFKCND1 | 0.000 |   0.724 |    0.724 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.001 | 
     | oR_reg[0] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.001 | 
     +-----------------------------------------------------------+ 
Path 18: MET Setup Check with Pin oR_reg[4]/CP 
Endpoint:   oR_reg[4]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.070
+ Phase Shift                   0.800
= Required Time                 0.730
- Arrival Time                  0.003
= Slack Time                    0.727
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.727 | 
     | oR_reg[4] | CN ^     | DFKCND2 | 0.003 |   0.003 |    0.730 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.727 | 
     | oR_reg[4] | CP ^   | DFKCND2 | 0.000 |   0.000 |   -0.727 | 
     +-----------------------------------------------------------+ 
Path 19: MET Setup Check with Pin oR_reg[15]/CP 
Endpoint:   oR_reg[15]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[15] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[15] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin oR_reg[16]/CP 
Endpoint:   oR_reg[16]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[16] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[16] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin oR_reg[13]/CP 
Endpoint:   oR_reg[13]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.728 | 
     | oR_reg[13] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.728 | 
     | oR_reg[13] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.728 | 
     +------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin oR_reg[11]/CP 
Endpoint:   oR_reg[11]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N        (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------+ 
     |  Instance  |   Arc    |  Cell   | Delay | Arrival | Required | 
     |            |          |         |       |  Time   |   Time   | 
     |------------+----------+---------+-------+---------+----------| 
     |            | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[11] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +--------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------+ 
     |  Instance  |  Arc   |  Cell   | Delay | Arrival | Required | 
     |            |        |         |       |  Time   |   Time   | 
     |------------+--------+---------+-------+---------+----------| 
     |            | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[11] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin oR_reg[1]/CP 
Endpoint:   oR_reg[1]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[1] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[1] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 24: MET Setup Check with Pin oR_reg[2]/CP 
Endpoint:   oR_reg[2]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[2] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[2] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 25: MET Setup Check with Pin oR_reg[3]/CP 
Endpoint:   oR_reg[3]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[3] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[3] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 26: MET Setup Check with Pin oR_reg[5]/CP 
Endpoint:   oR_reg[5]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.003
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[5] | CN ^     | DFKCND1 | 0.003 |   0.003 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[5] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 27: MET Setup Check with Pin oR_reg[6]/CP 
Endpoint:   oR_reg[6]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[6] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[6] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 28: MET Setup Check with Pin oR_reg[0]/CP 
Endpoint:   oR_reg[0]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[0] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[0] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 29: MET Setup Check with Pin oR_reg[7]/CP 
Endpoint:   oR_reg[7]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[7] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[7] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 30: MET Setup Check with Pin oR_reg[9]/CP 
Endpoint:   oR_reg[9]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.729
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.729 | 
     | oR_reg[9] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.729 | 
     | oR_reg[9] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.729 | 
     +-----------------------------------------------------------+ 
Path 31: MET Setup Check with Pin oR_reg[8]/CP 
Endpoint:   oR_reg[8]/CN (^) checked with  leading edge of 'iCLK'
Beginpoint: iRST_N       (^) triggered by  leading edge of '@'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.069
+ Phase Shift                   0.800
= Required Time                 0.731
- Arrival Time                  0.002
= Slack Time                    0.730
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell   | Delay | Arrival | Required | 
     |           |          |         |       |  Time   |   Time   | 
     |-----------+----------+---------+-------+---------+----------| 
     |           | iRST_N ^ |         |       |   0.000 |    0.730 | 
     | oR_reg[8] | CN ^     | DFKCND1 | 0.002 |   0.002 |    0.731 | 
     +-------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell   | Delay | Arrival | Required | 
     |           |        |         |       |  Time   |   Time   | 
     |-----------+--------+---------+-------+---------+----------| 
     |           | iCLK ^ |         |       |   0.000 |   -0.730 | 
     | oR_reg[8] | CP ^   | DFKCND1 | 0.000 |   0.000 |   -0.730 | 
     +-----------------------------------------------------------+ 
Path 32: MET Setup Check with Pin B0_reg[2]/CP 
Endpoint:   B0_reg[2]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[2]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[2] v |       |       |   0.001 |    0.771 | 
     | B0_reg[2] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[2] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 33: MET Setup Check with Pin B1_reg[5]/CP 
Endpoint:   B1_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[5] v |       |       |   0.001 |    0.771 | 
     | B1_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[5] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 34: MET Setup Check with Pin B0_reg[7]/CP 
Endpoint:   B0_reg[7]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[7]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[7] v |       |       |   0.001 |    0.771 | 
     | B0_reg[7] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[7] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 35: MET Setup Check with Pin B1_reg[1]/CP 
Endpoint:   B1_reg[1]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[1]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[1] v |       |       |   0.001 |    0.771 | 
     | B1_reg[1] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[1] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 36: MET Setup Check with Pin B1_reg[3]/CP 
Endpoint:   B1_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[3] v |       |       |   0.001 |    0.771 | 
     | B1_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[3] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 37: MET Setup Check with Pin B1_reg[0]/CP 
Endpoint:   B1_reg[0]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB1[0]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[0] v |       |       |   0.001 |    0.771 | 
     | B1_reg[0] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B1_reg[0] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 38: MET Setup Check with Pin B0_reg[5]/CP 
Endpoint:   B0_reg[5]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[5]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[5] v |       |       |   0.001 |    0.771 | 
     | B0_reg[5] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[5] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 39: MET Setup Check with Pin B0_reg[3]/CP 
Endpoint:   B0_reg[3]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[3]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[3] v |       |       |   0.001 |    0.771 | 
     | B0_reg[3] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[3] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 40: MET Setup Check with Pin B0_reg[6]/CP 
Endpoint:   B0_reg[6]/D (v) checked with  leading edge of 'iCLK'
Beginpoint: iB0[6]      (v) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   0.800
= Required Time                 0.771
- Arrival Time                  0.001
= Slack Time                    0.770
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB0[6] v |       |       |   0.001 |    0.771 | 
     | B0_reg[6] | D v      | DFD4  | 0.000 |   0.001 |    0.771 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.770 | 
     | B0_reg[6] | CP ^   | DFD4  | 0.000 |   0.000 |   -0.770 | 
     +---------------------------------------------------------+ 
Path 41: MET Setup Check with Pin A1_reg[6]/CP 
Endpoint:   A1_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[6] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[6] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[6] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 42: MET Setup Check with Pin A1_reg[3]/CP 
Endpoint:   A1_reg[3]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[3]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[3] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[3] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[3] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 43: MET Setup Check with Pin B1_reg[2]/CP 
Endpoint:   B1_reg[2]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iB1[2]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iB1[2] ^ |       |       |   0.001 |    0.772 | 
     | B1_reg[2] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | B1_reg[2] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 44: MET Setup Check with Pin A1_reg[0]/CP 
Endpoint:   A1_reg[0]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[0]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[0] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[0] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[0] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 45: MET Setup Check with Pin A0_reg[5]/CP 
Endpoint:   A0_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[5] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[5] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 46: MET Setup Check with Pin A0_reg[1]/CP 
Endpoint:   A0_reg[1]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[1]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[1] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[1] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[1] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 47: MET Setup Check with Pin A1_reg[7]/CP 
Endpoint:   A1_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[7] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[7] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 48: MET Setup Check with Pin A0_reg[7]/CP 
Endpoint:   A0_reg[7]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[7]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[7] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[7] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[7] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 49: MET Setup Check with Pin A1_reg[5]/CP 
Endpoint:   A1_reg[5]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA1[5]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA1[5] ^ |       |       |   0.001 |    0.772 | 
     | A1_reg[5] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A1_reg[5] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 
Path 50: MET Setup Check with Pin A0_reg[6]/CP 
Endpoint:   A0_reg[6]/D (^) checked with  leading edge of 'iCLK'
Beginpoint: iA0[6]      (^) triggered by  leading edge of 'iCLK'
Path Groups:  {in2reg} {I2C}
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   0.800
= Required Time                 0.772
- Arrival Time                  0.001
= Slack Time                    0.771
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------+ 
     |  Instance |   Arc    |  Cell | Delay | Arrival | Required | 
     |           |          |       |       |  Time   |   Time   | 
     |-----------+----------+-------+-------+---------+----------| 
     |           | iA0[6] ^ |       |       |   0.001 |    0.772 | 
     | A0_reg[6] | D ^      | DFQD4 | 0.000 |   0.001 |    0.772 | 
     +-----------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------+ 
     |  Instance |  Arc   |  Cell | Delay | Arrival | Required | 
     |           |        |       |       |  Time   |   Time   | 
     |-----------+--------+-------+-------+---------+----------| 
     |           | iCLK ^ |       |       |   0.000 |   -0.771 | 
     | A0_reg[6] | CP ^   | DFQD4 | 0.000 |   0.000 |   -0.771 | 
     +---------------------------------------------------------+ 

