    Lattice Mapping Report File for Design Module 'led_ice40up_bb_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2.2.1.239.2
Mapped on: Wed Apr 28 16:40:25 2021

Design Information
------------------

Command line:   map led_ice40up_bb_impl_1_syn.udb
     C:/Users/ubu/my_designs/led_ice40up_bb/impl_1/io.pdc -o
     led_ice40up_bb_impl_1_map.udb -mp led_ice40up_bb_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  26 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            33 out of  5280 (1%)
      Number of logic LUT4s:               5
      Number of ripple logic:             14 (28 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIOs: 3
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 3 out of 36 (8%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 3 out of 3 (100%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 14 loads, 14 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  1
      Pin en: 14 loads, 14 SLICEs (Net: en_c)
   Number of LSRs:  1
      Net rst_c_i: 14 loads, 14 SLICEs
   Top 10 highest fanout non-clock nets:
      Net en_c: 14 loads
      Net rst_c_i: 14 loads
      Net carry_pack.scounter_cry[22]: 2 loads
      Net carry_pack.scounter_cry[24]: 2 loads
      Net scounter[23]: 2 loads
      Net scounter[24]: 2 loads
      Net scounter[25]: 2 loads
      Net scounter_cry_c_0[23].CO0: 2 loads
      Net scounter_RNO[25].CO0: 2 loads
      Net VCC: 2 loads




                                    Page 1








   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| en                  | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rst                 | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[1]              | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[0]              | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| led[2]              | OUTPUT    | LVCMOS33  |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block GND_cZ was optimized away.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 50 MB


















                                    Page 2


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor
     Corporation,  All rights reserved.
