/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_15z;
  reg [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = !(celloutsig_0_3z ? celloutsig_0_2z : celloutsig_0_2z);
  assign celloutsig_1_10z = !(celloutsig_1_4z ? celloutsig_1_2z[9] : celloutsig_1_0z);
  assign celloutsig_0_3z = !(in_data[17] ? celloutsig_0_2z : in_data[37]);
  assign celloutsig_1_19z = { celloutsig_1_1z[1:0], celloutsig_1_15z, celloutsig_1_3z } & celloutsig_1_5z;
  assign celloutsig_1_3z = { celloutsig_1_2z[8:7], celloutsig_1_2z[11:10] } & in_data[189:186];
  assign celloutsig_0_2z = { in_data[19:15], celloutsig_0_0z, celloutsig_0_0z } > celloutsig_0_1z[12:6];
  assign celloutsig_0_12z = { celloutsig_0_1z[6:5], celloutsig_0_3z, celloutsig_0_0z } && { in_data[44:42], celloutsig_0_11z };
  assign celloutsig_1_4z = { celloutsig_1_1z[2:0], celloutsig_1_0z } && in_data[189:186];
  assign celloutsig_1_15z = ! { celloutsig_1_5z[6:1], celloutsig_1_10z };
  assign celloutsig_0_11z = ! celloutsig_0_10z;
  assign celloutsig_0_4z = in_data[75:68] || { celloutsig_0_1z[7:1], celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[121:116] || in_data[108:103];
  assign celloutsig_0_18z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_6z } !== { celloutsig_0_15z[2], celloutsig_0_15z[2], celloutsig_0_15z[0] };
  assign celloutsig_1_1z = ~ in_data[156:152];
  assign celloutsig_0_8z = & { celloutsig_0_7z[5:4], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_0z = ^ in_data[49:43];
  assign celloutsig_0_9z = { celloutsig_0_7z[4:1], celloutsig_0_0z } >> { in_data[5:4], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_1z = { in_data[83:71], celloutsig_0_0z } >> { in_data[85:73], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_2z[10:7], celloutsig_1_2z[11:10], celloutsig_1_0z } >> celloutsig_1_2z[13:7];
  assign celloutsig_0_10z = celloutsig_0_9z[4:2] ^ in_data[65:63];
  always_latch
    if (!clkin_data[64]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_18z = { celloutsig_1_1z[3:2], celloutsig_1_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_17z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_17z = { in_data[8:6], celloutsig_0_2z };
  assign celloutsig_0_7z[6:1] = ~ { celloutsig_0_1z[6:2], celloutsig_0_0z };
  assign { celloutsig_0_15z[2], celloutsig_0_15z[0] } = ~ { celloutsig_0_6z, celloutsig_0_2z };
  assign { celloutsig_1_2z[9], celloutsig_1_2z[14], celloutsig_1_2z[8], celloutsig_1_2z[13], celloutsig_1_2z[7], celloutsig_1_2z[12:11], celloutsig_1_2z[1], celloutsig_1_2z[10], celloutsig_1_2z[0] } = { celloutsig_1_1z[4], celloutsig_1_1z[4:3], celloutsig_1_1z[3:2], celloutsig_1_1z[2:1], celloutsig_1_1z[1:0], celloutsig_1_1z[0] } ^ { celloutsig_1_1z[2], in_data[99], celloutsig_1_1z[1], in_data[98], celloutsig_1_1z[0], in_data[97], celloutsig_1_1z[4], celloutsig_1_0z, celloutsig_1_1z[3], celloutsig_1_0z };
  assign celloutsig_0_15z[1] = celloutsig_0_15z[2];
  assign celloutsig_0_7z[0] = celloutsig_0_7z[1];
  assign celloutsig_1_2z[6:2] = celloutsig_1_2z[11:7];
  assign { out_data[130:128], out_data[102:96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_17z, celloutsig_0_18z };
endmodule
