{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666291899249 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666291899251 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 12:51:39 2022 " "Processing started: Thu Oct 20 12:51:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666291899251 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291899251 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291899251 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666291899411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666291899411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_sequencer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/instruction_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 computational_unit " "Found entity 1: computational_unit" {  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/computational_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file comb_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comb_logic " "Found entity 1: comb_logic" {  } { { "comb_logic.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903615 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Microprocessor " "Elaborating entity \"Microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666291903652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "Microprocessor.sv" "prog_sequencer" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb_logic comb_logic:comb_logic1 " "Elaborating entity \"comb_logic\" for hierarchy \"comb_logic:comb_logic1\"" {  } { { "Microprocessor.sv" "comb_logic1" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903659 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "8 1 comb_logic.sv(17) " "Verilog HDL warning at comb_logic.sv(17): actual bit length 8 differs from formal bit length 1" {  } { { "comb_logic.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 17 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1666291903661 "|Microprocessor|comb_logic:comb_logic1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "delay\[63\]\[7..1\] 0 comb_logic.sv(5) " "Net \"delay\[63\]\[7..1\]\" at comb_logic.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "comb_logic.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1666291903661 "|Microprocessor|comb_logic:comb_logic1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "Microprocessor.sv" "prog_mem" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pipe_test.hex " "Parameter \"init_file\" = \"pipe_test.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903696 ""}  } { { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666291903696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b9a1 " "Found entity 1: altsyncram_b9a1" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b9a1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated " "Elaborating entity \"altsyncram_b9a1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:instr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:instr_decoder\"" {  } { { "Microprocessor.sv" "instr_decoder" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computational_unit computational_unit:comp_unit " "Elaborating entity \"computational_unit\" for hierarchy \"computational_unit:comp_unit\"" {  } { { "Microprocessor.sv" "comp_unit" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "Microprocessor.sv" "data_mem" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291903752 ""}  } { { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666291903752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5vh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5vh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5vh1 " "Found entity 1: altsyncram_5vh1" {  } { { "db/altsyncram_5vh1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_5vh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291903782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291903782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5vh1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated " "Elaborating entity \"altsyncram_5vh1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291903782 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[1\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[2\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[3\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[4\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 119 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[5\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[6\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[7\] " "Synthesized away node \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291903895 "|Microprocessor|program_memory:prog_mem|altsyncram:altsyncram_component|altsyncram_b9a1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1666291903895 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1666291903895 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"computational_unit:comp_unit\|Mult0\"" {  } { { "computational_unit.sv" "Mult0" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/computational_unit.sv" 102 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904008 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1666291904008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/computational_unit.sv" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291904021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1666291904021 ""}  } { { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/computational_unit.sv" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1666291904021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666291904050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291904050 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "computational_unit.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/computational_unit.sv" 102 -1 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904062 "|Microprocessor|computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1666291904062 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1666291904062 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666291904169 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1666291904178 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1666291904178 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1666291904178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[0\] GND " "Pin \"from_PS\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[1\] GND " "Pin \"from_PS\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[2\] GND " "Pin \"from_PS\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[3\] GND " "Pin \"from_PS\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[4\] GND " "Pin \"from_PS\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[5\] GND " "Pin \"from_PS\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[6\] GND " "Pin \"from_PS\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_PS\[7\] GND " "Pin \"from_PS\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_PS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[0\] GND " "Pin \"from_ID\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[1\] GND " "Pin \"from_ID\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[2\] GND " "Pin \"from_ID\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[3\] GND " "Pin \"from_ID\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[4\] GND " "Pin \"from_ID\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[5\] GND " "Pin \"from_ID\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[6\] GND " "Pin \"from_ID\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_ID\[7\] GND " "Pin \"from_ID\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_ID[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[0\] GND " "Pin \"from_CU\[0\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[1\] GND " "Pin \"from_CU\[1\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[2\] GND " "Pin \"from_CU\[2\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[3\] GND " "Pin \"from_CU\[3\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[4\] GND " "Pin \"from_CU\[4\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[5\] GND " "Pin \"from_CU\[5\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[6\] GND " "Pin \"from_CU\[6\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "from_CU\[7\] GND " "Pin \"from_CU\[7\]\" is stuck at GND" {  } { { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666291904245 "|Microprocessor|from_CU[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666291904245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666291904281 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_5vh1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_5vh1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_5vh1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/data_memory.v" 86 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 123 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291904739 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_b9a1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_b9a1.tdf" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/db/altsyncram_b9a1.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "program_memory.v" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/program_memory.v" 82 0 0 } } { "Microprocessor.sv" "" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/Microprocessor.sv" 67 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291904739 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[1\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[1\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[1\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[2\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[2\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[2\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[3\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[3\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[3\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[4\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[4\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[4\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[5\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[5\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[5\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[6\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[6\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[6\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[63\]\[7\] " "Logic cell \"comb_logic:comb_logic2\|delay\[63\]\[7\]\"" {  } { { "comb_logic.sv" "delay\[63\]\[7\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[62\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[62\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[62\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[62\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[62\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[62\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[61\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[61\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[61\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[61\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[61\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[61\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[60\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[60\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[60\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[60\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[60\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[60\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[59\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[59\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[59\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[59\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[59\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[59\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[58\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[58\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[58\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[58\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[58\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[58\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[57\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[57\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[57\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[57\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[57\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[57\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[56\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[56\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[56\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[56\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[56\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[56\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[55\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[55\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[55\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[55\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[55\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[55\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[54\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[54\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[54\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[54\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[54\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[54\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[53\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[53\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[53\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[53\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[53\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[53\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[52\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[52\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[52\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[52\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[52\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[52\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[51\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[51\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[51\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[51\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[51\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[51\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[50\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[50\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[50\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[50\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[50\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[50\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[49\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[49\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[49\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[49\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[49\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[49\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[48\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[48\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[48\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[48\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[48\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[48\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[47\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[47\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[47\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[47\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[47\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[47\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[46\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[46\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[46\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[46\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[46\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[46\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[45\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[45\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[45\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[45\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[45\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[45\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[44\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[44\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[44\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[44\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[44\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[44\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[43\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[43\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[43\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[43\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[43\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[43\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[42\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[42\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[42\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[42\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[42\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[42\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[41\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[41\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[41\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[41\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[41\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[41\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[40\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[40\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[40\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[40\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[40\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[40\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[39\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[39\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[39\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[39\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[39\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[39\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[38\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[38\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[38\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[38\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[38\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[38\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[37\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[37\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[37\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[37\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[37\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[37\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[36\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[36\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[36\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[36\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[36\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[36\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[35\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[35\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[35\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[35\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[35\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[35\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[34\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[34\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[34\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[34\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[34\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[34\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[33\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[33\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[33\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[33\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[33\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[33\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[32\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[32\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[32\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[32\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[32\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[32\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[31\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[31\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[31\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[31\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[31\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[31\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[30\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[30\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[30\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[30\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[30\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[30\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[29\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[29\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[29\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[29\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[29\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[29\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[28\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[28\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[28\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[28\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[28\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[28\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[27\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[27\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[27\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[27\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[27\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[27\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[26\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[26\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[26\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[26\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[26\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[26\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[25\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[25\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[25\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[25\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[25\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[25\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[24\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[24\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[24\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[24\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[24\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[24\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[23\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[23\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[23\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[23\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[23\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[23\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[22\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[22\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[22\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[22\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[22\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[22\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[21\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[21\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[21\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[21\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[21\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[21\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[20\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[20\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[20\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[20\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[20\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[20\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[19\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[19\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[19\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[19\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[19\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[19\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[18\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[18\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[18\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[18\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[18\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[18\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[17\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[17\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[17\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[17\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[17\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[17\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[16\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[16\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[16\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[16\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[16\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[16\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[15\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[15\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[15\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[15\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[15\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[15\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[14\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[14\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[14\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[14\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[14\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[14\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[13\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[13\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[13\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[13\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[13\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[13\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[12\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[12\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[12\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[12\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[12\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[12\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[11\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[11\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[11\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[11\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[11\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[11\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[10\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[10\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[10\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[10\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[10\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[10\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[9\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[9\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[9\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[9\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[9\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[9\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[8\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[8\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[8\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[8\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[8\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[8\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[7\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[7\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[7\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[7\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[7\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[7\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[6\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[6\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[6\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[6\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[6\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[6\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[5\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[5\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[5\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[5\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[5\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[5\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[4\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[4\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[4\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[4\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[4\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[4\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[3\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[3\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[3\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[3\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[3\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[3\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[2\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[2\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[2\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[2\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[2\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[2\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[1\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[1\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[1\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic1\|delay\[1\]\[0\] " "Logic cell \"comb_logic:comb_logic1\|delay\[1\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[1\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""} { "Info" "ISCL_SCL_CELL_NAME" "comb_logic:comb_logic2\|delay\[0\]\[0\] " "Logic cell \"comb_logic:comb_logic2\|delay\[0\]\[0\]\"" {  } { { "comb_logic.sv" "delay\[0\]\[0\]" { Text "/home/dtv782/engr-ece/CME 433/labs/lab_3/microprocessor_srom_pipe1/comb_logic.sv" 5 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1666291904741 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1666291904741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666291904915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666291904915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "481 " "Implemented 481 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666291905011 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666291905011 ""} { "Info" "ICUT_CUT_TM_LCELLS" "364 " "Implemented 364 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666291905011 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1666291905011 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666291905011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "759 " "Peak virtual memory: 759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666291905044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 12:51:45 2022 " "Processing ended: Thu Oct 20 12:51:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666291905044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666291905044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666291905044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666291905044 ""}
