Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec 13 14:39:11 2024
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     908         
LUTAR-1    Warning           LUT drives async reset alert    21          
TIMING-20  Warning           Non-clocked latch               81          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2308)
5. checking no_input_delay (9)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2114)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: P15 (HIGH)

 There are 368 register/latch pins with no clock driven by root clock pin: P17 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P4 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: P5 (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_long_touch_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: button_touch_length_checker_1/whether_short_touch_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_2/button_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_4/button_out_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/Clock_generator_uart_1/standard_clock_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/current_time_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/left_right_signal_1/process_begin_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/left_right_standard_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/next_state_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/next_state_machine_1/state_in_edit_state_next_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/current_time_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/left_right_signal_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_state_switcher_1/right_left_signal_1/process_begin_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/scan_seg_1/clkout_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/standard_clock_generator_edit_1/standard_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_in_edit_state_reg[2]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[0]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[10]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[11]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[1]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[2]/Q (HIGH)

 There are 49 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[3]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[4]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[5]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[7]/Q (HIGH)

 There are 51 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[8]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/state_reg[9]/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: main_state_switcher_1/uart_tx_1/Clock_Creator_50hz_1/standard_clock_reg/Q (HIGH)

 There are 298 register/latch pins with no clock driven by root clock pin: standard_clock_generator_60_1/nolabel_line31/standard_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2308)
---------------------------------------------------
 There are 2308 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2347          inf        0.000                      0                 2347           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2347 Endpoints
Min Delay          2347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.491ns  (logic 10.440ns (35.401%)  route 19.051ns (64.599%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=46, routed)          3.753     4.271    main_state_switcher_1/second_time_switcher_for_level_3/Q[1]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.124     4.395 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_30/O
                         net (fo=1, routed)           0.000     4.395    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.945 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.945    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.059 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.059    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.173 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.173    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/O[2]
                         net (fo=29, routed)          2.146     7.558    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[14]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.302     7.860 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_650/O
                         net (fo=2, routed)           0.954     8.814    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_650_n_0
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     8.938 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_654/O
                         net (fo=1, routed)           0.000     8.938    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_654_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.451 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000     9.451    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_370/O[1]
                         net (fo=3, routed)           0.962    10.737    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_370_n_6
    SLICE_X5Y73          LUT3 (Prop_lut3_I2_O)        0.306    11.043 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_362/O
                         net (fo=1, routed)           0.535    11.577    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_362_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.962 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    11.962    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.009    12.085    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.419 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           1.035    13.454    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.303    13.757 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_217/O
                         net (fo=1, routed)           0.000    13.757    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_217_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[0]
                         net (fo=1, routed)           0.821    14.825    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_7
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.299    15.124 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_51/O
                         net (fo=1, routed)           0.000    15.124    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_51_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.702 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/O[2]
                         net (fo=7, routed)           1.251    16.953    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_5
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    17.634 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.634    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_16_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.888 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.414    19.302    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.367    19.669 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.669    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.202 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.202    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.319 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.319    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.538 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[0]
                         net (fo=9, routed)           1.159    21.698    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_7
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.295    21.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_206/O
                         net (fo=1, routed)           0.000    21.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_206_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.526    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.765 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[2]
                         net (fo=3, routed)           0.964    23.728    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_5
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301    24.029 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_105/O
                         net (fo=1, routed)           0.533    24.562    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_105_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.960 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.960    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.231 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           0.324    25.556    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.373    25.929 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.988    26.917    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I4_O)        0.124    27.041 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_6/O
                         net (fo=1, routed)           1.323    28.364    main_state_switcher_1/second_time_switcher_for_level_3/level_3_minute_1[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I1_O)        0.124    28.488 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2/O
                         net (fo=1, routed)           0.879    29.367    main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_2_n_0
    SLICE_X44Y74         LUT5 (Prop_lut5_I0_O)        0.124    29.491 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[3]_i_1/O
                         net (fo=1, routed)           0.000    29.491    main_state_switcher_1/content_4[3]
    SLICE_X44Y74         FDRE                                         r  main_state_switcher_1/content_4_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/level_3_timer_standard_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.337ns  (logic 10.440ns (35.586%)  route 18.897ns (64.414%))
  Logic Levels:           34  (CARRY4=20 FDCE=1 LUT1=1 LUT2=3 LUT3=2 LUT4=3 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDCE                         0.000     0.000 r  main_state_switcher_1/level_3_timer_standard_reg[1]/C
    SLICE_X10Y51         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  main_state_switcher_1/level_3_timer_standard_reg[1]/Q
                         net (fo=46, routed)          3.753     4.271    main_state_switcher_1/second_time_switcher_for_level_3/Q[1]
    SLICE_X5Y65          LUT2 (Prop_lut2_I0_O)        0.124     4.395 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_30/O
                         net (fo=1, routed)           0.000     4.395    main_state_switcher_1/second_time_switcher_for_level_3/content_7[0]_i_30_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.945 r  main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.945    main_state_switcher_1/second_time_switcher_for_level_3/content_7_reg[0]_i_9_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.059 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117/CO[3]
                         net (fo=1, routed)           0.000     5.059    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_117_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.173 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000     5.173    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_48_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.412 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_295/O[2]
                         net (fo=29, routed)          2.146     7.558    main_state_switcher_1/second_time_switcher_for_level_3/total_seconds02_out[14]
    SLICE_X4Y73          LUT3 (Prop_lut3_I1_O)        0.302     7.860 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_650/O
                         net (fo=2, routed)           0.954     8.814    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_650_n_0
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     8.938 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_654/O
                         net (fo=1, routed)           0.000     8.938    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_654_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.451 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494/CO[3]
                         net (fo=1, routed)           0.000     9.451    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_494_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.774 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_370/O[1]
                         net (fo=3, routed)           0.962    10.737    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_370_n_6
    SLICE_X5Y73          LUT3 (Prop_lut3_I2_O)        0.306    11.043 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_362/O
                         net (fo=1, routed)           0.535    11.577    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_362_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.962 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281/CO[3]
                         net (fo=1, routed)           0.000    11.962    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_281_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.076 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211/CO[3]
                         net (fo=1, routed)           0.009    12.085    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_211_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.419 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127/O[1]
                         net (fo=3, routed)           1.035    13.454    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_127_n_6
    SLICE_X9Y76          LUT2 (Prop_lut2_I0_O)        0.303    13.757 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_217/O
                         net (fo=1, routed)           0.000    13.757    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_217_n_0
    SLICE_X9Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.004 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126/O[0]
                         net (fo=1, routed)           0.821    14.825    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_126_n_7
    SLICE_X10Y76         LUT2 (Prop_lut2_I1_O)        0.299    15.124 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_51/O
                         net (fo=1, routed)           0.000    15.124    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_51_n_0
    SLICE_X10Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    15.702 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14/O[2]
                         net (fo=7, routed)           1.251    16.953    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_14_n_5
    SLICE_X10Y80         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.681    17.634 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.634    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_16_n_0
    SLICE_X10Y81         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    17.888 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15/CO[0]
                         net (fo=44, routed)          1.414    19.302    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_15_n_3
    SLICE_X12Y77         LUT4 (Prop_lut4_I1_O)        0.367    19.669 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137/O
                         net (fo=1, routed)           0.000    19.669    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_137_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.202 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56/CO[3]
                         net (fo=1, routed)           0.000    20.202    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_56_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.319 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    20.319    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_17_n_0
    SLICE_X12Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    20.538 f  main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13/O[0]
                         net (fo=9, routed)           1.159    21.698    main_state_switcher_1/second_time_switcher_for_level_3/content_3_reg[0]_i_13_n_7
    SLICE_X14Y76         LUT1 (Prop_lut1_I0_O)        0.295    21.993 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_206/O
                         net (fo=1, routed)           0.000    21.993    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_206_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.526 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112/CO[3]
                         net (fo=1, routed)           0.000    22.526    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_112_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.765 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44/O[2]
                         net (fo=3, routed)           0.964    23.728    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_44_n_5
    SLICE_X13Y79         LUT4 (Prop_lut4_I0_O)        0.301    24.029 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_105/O
                         net (fo=1, routed)           0.533    24.562    main_state_switcher_1/second_time_switcher_for_level_3/content_4[0]_i_105_n_0
    SLICE_X13Y77         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    24.960 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    24.960    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_41_n_0
    SLICE_X13Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    25.231 r  main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12/CO[0]
                         net (fo=3, routed)           0.324    25.556    main_state_switcher_1/second_time_switcher_for_level_3/content_4_reg[0]_i_12_n_3
    SLICE_X15Y77         LUT6 (Prop_lut6_I0_O)        0.373    25.929 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15/O
                         net (fo=5, routed)           0.810    26.739    main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_15_n_0
    SLICE_X15Y75         LUT6 (Prop_lut6_I5_O)        0.124    26.863 r  main_state_switcher_1/second_time_switcher_for_level_3/content_3[0]_i_4/O
                         net (fo=2, routed)           0.951    27.814    main_state_switcher_1/second_time_switcher_for_self_clean/content_4_reg[1]_5[0]
    SLICE_X32Y76         LUT6 (Prop_lut6_I3_O)        0.124    27.938 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_2/O
                         net (fo=1, routed)           1.275    29.213    main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_2_n_0
    SLICE_X44Y75         LUT6 (Prop_lut6_I0_O)        0.124    29.337 r  main_state_switcher_1/second_time_switcher_for_self_clean/content_4[1]_i_1/O
                         net (fo=1, routed)           0.000    29.337    main_state_switcher_1/content_4[1]
    SLICE_X44Y75         FDRE                                         r  main_state_switcher_1/content_4_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.253ns  (logic 9.633ns (32.929%)  route 19.620ns (67.071%))
  Logic Levels:           30  (CARRY4=16 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/Q
                         net (fo=51, routed)          3.590     4.046    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.572 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     4.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.906 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_439/O[1]
                         net (fo=27, routed)          2.414     7.320    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     7.623 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958/O
                         net (fo=2, routed)           0.880     8.503    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.627 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962/O
                         net (fo=1, routed)           0.000     8.627    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.028 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.028    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000     9.142    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.455 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573/O[3]
                         net (fo=3, routed)           1.220    10.675    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.306    10.981 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432/O
                         net (fo=1, routed)           0.323    11.304    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.811 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    11.811    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256/O[1]
                         net (fo=3, routed)           0.971    13.115    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256_n_6
    SLICE_X41Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.418 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.418    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.965 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[2]
                         net (fo=1, routed)           0.855    14.820    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_5
    SLICE_X38Y72         LUT2 (Prop_lut2_I1_O)        0.302    15.122 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156/O
                         net (fo=1, routed)           0.000    15.122    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.498 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.498    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.717 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257/O[0]
                         net (fo=1, routed)           0.685    16.403    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257_n_7
    SLICE_X39Y73         LUT1 (Prop_lut1_I0_O)        0.295    16.698 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160/O
                         net (fo=1, routed)           0.000    16.698    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.062 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          2.455    19.517    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.373    19.890 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62/O
                         net (fo=1, routed)           0.000    19.890    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.137 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[0]
                         net (fo=9, routed)           1.253    21.391    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_7
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315/O
                         net (fo=1, routed)           0.000    21.690    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.223 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.223    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.442 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.287    23.729    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.295    24.024 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.558    24.581    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.131 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.131    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.385 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.480    25.865    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.367    26.232 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.983    27.215    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.124    27.339 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[2]_i_14/O
                         net (fo=1, routed)           0.624    27.964    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[1]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.124    28.088 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[2]_i_5/O
                         net (fo=1, routed)           1.042    29.129    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4_reg[2]_1
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    29.253 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_4[2]_i_1/O
                         net (fo=1, routed)           0.000    29.253    main_state_switcher_1/content_4[2]
    SLICE_X43Y75         FDRE                                         r  main_state_switcher_1/content_4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.024ns  (logic 9.633ns (33.190%)  route 19.391ns (66.810%))
  Logic Levels:           30  (CARRY4=16 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/Q
                         net (fo=51, routed)          3.590     4.046    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.572 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     4.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.906 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_439/O[1]
                         net (fo=27, routed)          2.414     7.320    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     7.623 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958/O
                         net (fo=2, routed)           0.880     8.503    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.627 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962/O
                         net (fo=1, routed)           0.000     8.627    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.028 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.028    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000     9.142    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.455 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573/O[3]
                         net (fo=3, routed)           1.220    10.675    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.306    10.981 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432/O
                         net (fo=1, routed)           0.323    11.304    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.811 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    11.811    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256/O[1]
                         net (fo=3, routed)           0.971    13.115    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256_n_6
    SLICE_X41Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.418 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.418    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.965 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[2]
                         net (fo=1, routed)           0.855    14.820    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_5
    SLICE_X38Y72         LUT2 (Prop_lut2_I1_O)        0.302    15.122 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156/O
                         net (fo=1, routed)           0.000    15.122    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.498 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.498    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.717 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257/O[0]
                         net (fo=1, routed)           0.685    16.403    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257_n_7
    SLICE_X39Y73         LUT1 (Prop_lut1_I0_O)        0.295    16.698 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160/O
                         net (fo=1, routed)           0.000    16.698    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.062 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          2.455    19.517    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.373    19.890 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62/O
                         net (fo=1, routed)           0.000    19.890    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.137 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[0]
                         net (fo=9, routed)           1.253    21.391    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_7
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315/O
                         net (fo=1, routed)           0.000    21.690    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.223 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.223    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.442 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.287    23.729    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.295    24.024 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.558    24.581    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.131 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.131    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.385 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.480    25.865    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.367    26.232 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           0.582    26.814    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.124    26.938 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_10/O
                         net (fo=1, routed)           0.777    27.715    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[1]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    27.839 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2/O
                         net (fo=1, routed)           1.060    28.900    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_2_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I0_O)        0.124    29.024 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_1/O
                         net (fo=1, routed)           0.000    29.024    main_state_switcher_1/content_3[2]
    SLICE_X45Y73         FDRE                                         r  main_state_switcher_1/content_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.944ns  (logic 9.633ns (33.282%)  route 19.311ns (66.718%))
  Logic Levels:           30  (CARRY4=16 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/Q
                         net (fo=51, routed)          3.590     4.046    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.572 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     4.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.906 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_439/O[1]
                         net (fo=27, routed)          2.414     7.320    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     7.623 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958/O
                         net (fo=2, routed)           0.880     8.503    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.627 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962/O
                         net (fo=1, routed)           0.000     8.627    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.028 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.028    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000     9.142    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.455 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573/O[3]
                         net (fo=3, routed)           1.220    10.675    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.306    10.981 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432/O
                         net (fo=1, routed)           0.323    11.304    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.811 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    11.811    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256/O[1]
                         net (fo=3, routed)           0.971    13.115    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256_n_6
    SLICE_X41Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.418 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.418    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.965 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[2]
                         net (fo=1, routed)           0.855    14.820    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_5
    SLICE_X38Y72         LUT2 (Prop_lut2_I1_O)        0.302    15.122 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156/O
                         net (fo=1, routed)           0.000    15.122    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.498 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.498    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.717 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257/O[0]
                         net (fo=1, routed)           0.685    16.403    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257_n_7
    SLICE_X39Y73         LUT1 (Prop_lut1_I0_O)        0.295    16.698 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160/O
                         net (fo=1, routed)           0.000    16.698    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.062 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          2.455    19.517    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.373    19.890 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62/O
                         net (fo=1, routed)           0.000    19.890    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.137 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[0]
                         net (fo=9, routed)           1.253    21.391    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_7
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315/O
                         net (fo=1, routed)           0.000    21.690    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.223 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.223    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.442 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.287    23.729    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.295    24.024 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.558    24.581    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.131 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.131    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.385 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.480    25.865    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.367    26.232 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           1.171    27.404    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X45Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.528 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[0]_i_18/O
                         net (fo=2, routed)           0.575    28.102    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_0[0]
    SLICE_X48Y75         LUT6 (Prop_lut6_I5_O)        0.124    28.226 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[0]_i_5/O
                         net (fo=1, routed)           0.594    28.820    main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3_reg[0]_1
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    28.944 r  main_state_switcher_1/second_time_switcher_for_self_clean_edit/content_3[0]_i_1/O
                         net (fo=1, routed)           0.000    28.944    main_state_switcher_1/content_3[0]
    SLICE_X43Y75         FDRE                                         r  main_state_switcher_1/content_3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_4_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.663ns  (logic 9.509ns (33.176%)  route 19.154ns (66.824%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/Q
                         net (fo=51, routed)          3.590     4.046    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.572 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     4.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.906 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_439/O[1]
                         net (fo=27, routed)          2.414     7.320    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     7.623 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958/O
                         net (fo=2, routed)           0.880     8.503    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.627 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962/O
                         net (fo=1, routed)           0.000     8.627    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.028 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.028    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000     9.142    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.455 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573/O[3]
                         net (fo=3, routed)           1.220    10.675    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.306    10.981 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432/O
                         net (fo=1, routed)           0.323    11.304    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.811 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    11.811    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256/O[1]
                         net (fo=3, routed)           0.971    13.115    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256_n_6
    SLICE_X41Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.418 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.418    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.965 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[2]
                         net (fo=1, routed)           0.855    14.820    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_5
    SLICE_X38Y72         LUT2 (Prop_lut2_I1_O)        0.302    15.122 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156/O
                         net (fo=1, routed)           0.000    15.122    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.498 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.498    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.717 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257/O[0]
                         net (fo=1, routed)           0.685    16.403    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257_n_7
    SLICE_X39Y73         LUT1 (Prop_lut1_I0_O)        0.295    16.698 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160/O
                         net (fo=1, routed)           0.000    16.698    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.062 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          2.455    19.517    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.373    19.890 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62/O
                         net (fo=1, routed)           0.000    19.890    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.137 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[0]
                         net (fo=9, routed)           1.253    21.391    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_7
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315/O
                         net (fo=1, routed)           0.000    21.690    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.223 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.223    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.442 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.287    23.729    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.295    24.024 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.558    24.581    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.131 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.131    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.385 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.985    26.370    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.367    26.737 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_20/O
                         net (fo=1, routed)           0.997    27.735    main_state_switcher_1/second_time_switcher_for_clock/strong_standby_minute_1[0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I5_O)        0.124    27.859 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_5/O
                         net (fo=1, routed)           0.680    28.539    main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4_reg[0]_1
    SLICE_X42Y74         LUT6 (Prop_lut6_I5_O)        0.124    28.663 r  main_state_switcher_1/second_time_switcher_for_strong_standby_standard/content_4[0]_i_1/O
                         net (fo=1, routed)           0.000    28.663    main_state_switcher_1/content_4[0]
    SLICE_X42Y74         FDRE                                         r  main_state_switcher_1/content_4_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/content_3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.281ns  (logic 9.633ns (34.061%)  route 18.648ns (65.939%))
  Logic Levels:           30  (CARRY4=16 FDCE=1 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/C
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  main_state_switcher_1/strong_standby_timer_standard_reg[12]/Q
                         net (fo=51, routed)          3.590     4.046    main_state_switcher_1/second_time_switcher_for_strong_standby/Q[12]
    SLICE_X39Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     4.572 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443/CO[3]
                         net (fo=1, routed)           0.000     4.572    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_443_n_0
    SLICE_X39Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.906 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_439/O[1]
                         net (fo=27, routed)          2.414     7.320    main_state_switcher_1/second_time_switcher_for_strong_standby/total_seconds00_out[17]
    SLICE_X34Y72         LUT3 (Prop_lut3_I0_O)        0.303     7.623 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958/O
                         net (fo=2, routed)           0.880     8.503    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_958_n_0
    SLICE_X35Y72         LUT4 (Prop_lut4_I3_O)        0.124     8.627 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962/O
                         net (fo=1, routed)           0.000     8.627    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_962_n_0
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.028 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844/CO[3]
                         net (fo=1, routed)           0.000     9.028    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_844_n_0
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.142 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719/CO[3]
                         net (fo=1, routed)           0.000     9.142    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_719_n_0
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.455 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573/O[3]
                         net (fo=3, routed)           1.220    10.675    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_573_n_4
    SLICE_X38Y75         LUT3 (Prop_lut3_I2_O)        0.306    10.981 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432/O
                         net (fo=1, routed)           0.323    11.304    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_432_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.811 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329/CO[3]
                         net (fo=1, routed)           0.000    11.811    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_329_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.145 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256/O[1]
                         net (fo=3, routed)           0.971    13.115    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_256_n_6
    SLICE_X41Y75         LUT2 (Prop_lut2_I0_O)        0.303    13.418 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335/O
                         net (fo=1, routed)           0.000    13.418    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_335_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.965 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255/O[2]
                         net (fo=1, routed)           0.855    14.820    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_255_n_5
    SLICE_X38Y72         LUT2 (Prop_lut2_I1_O)        0.302    15.122 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156/O
                         net (fo=1, routed)           0.000    15.122    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_156_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.498 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71/CO[3]
                         net (fo=1, routed)           0.000    15.498    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_71_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.717 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257/O[0]
                         net (fo=1, routed)           0.685    16.403    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_257_n_7
    SLICE_X39Y73         LUT1 (Prop_lut1_I0_O)        0.295    16.698 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160/O
                         net (fo=1, routed)           0.000    16.698    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[0]_i_160_n_0
    SLICE_X39Y73         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364    17.062 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72/CO[0]
                         net (fo=44, routed)          2.455    19.517    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[0]_i_72_n_3
    SLICE_X40Y74         LUT5 (Prop_lut5_I3_O)        0.373    19.890 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62/O
                         net (fo=1, routed)           0.000    19.890    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_62_n_0
    SLICE_X40Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    20.137 f  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25/O[0]
                         net (fo=9, routed)           1.253    21.391    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3_reg[2]_i_25_n_7
    SLICE_X42Y70         LUT1 (Prop_lut1_I0_O)        0.299    21.690 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315/O
                         net (fo=1, routed)           0.000    21.690    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_315_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.223 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219/CO[3]
                         net (fo=1, routed)           0.000    22.223    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_219_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    22.442 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112/O[0]
                         net (fo=3, routed)           1.287    23.729    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_112_n_7
    SLICE_X40Y77         LUT4 (Prop_lut4_I0_O)        0.295    24.024 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228/O
                         net (fo=1, routed)           0.558    24.581    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4[1]_i_228_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    25.131 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115/CO[3]
                         net (fo=1, routed)           0.000    25.131    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_115_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.385 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38/CO[0]
                         net (fo=3, routed)           0.480    25.865    main_state_switcher_1/second_time_switcher_for_strong_standby/content_4_reg[1]_i_38_n_3
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.367    26.232 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26/O
                         net (fo=5, routed)           1.175    27.407    main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[2]_i_26_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I4_O)        0.124    27.531 r  main_state_switcher_1/second_time_switcher_for_strong_standby/content_3[1]_i_19/O
                         net (fo=1, routed)           0.159    27.690    main_state_switcher_1/second_time_switcher_for_level_3_edit/strong_standby_minute_0[0]
    SLICE_X44Y74         LUT6 (Prop_lut6_I3_O)        0.124    27.814 r  main_state_switcher_1/second_time_switcher_for_level_3_edit/content_3[1]_i_6/O
                         net (fo=1, routed)           0.344    28.157    main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3_reg[1]_2
    SLICE_X43Y75         LUT6 (Prop_lut6_I5_O)        0.124    28.281 r  main_state_switcher_1/second_time_switcher_for_total_working_time_standard/content_3[1]_i_1/O
                         net (fo=1, routed)           0.000    28.281    main_state_switcher_1/content_3[1]
    SLICE_X43Y75         FDRE                                         r  main_state_switcher_1/content_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.167ns  (logic 9.214ns (33.916%)  route 17.953ns (66.084%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.662     5.180    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124     5.304 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339/O
                         net (fo=2, routed)           1.070     6.374    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.894 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000     6.894    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000     7.011    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.334 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528/O[1]
                         net (fo=2, routed)           1.044     8.378    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528_n_6
    SLICE_X52Y64         LUT3 (Prop_lut3_I1_O)        0.306     8.684 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520/O
                         net (fo=2, routed)           1.263     9.946    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I3_O)        0.124    10.070 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524/O
                         net (fo=1, routed)           0.000    10.070    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.468 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.468    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.802 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/O[1]
                         net (fo=4, routed)           0.966    11.768    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_6
    SLICE_X50Y66         LUT4 (Prop_lut4_I2_O)        0.303    12.071 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.071    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.649 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.817    13.466    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.301    13.767 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.767    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.015 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/O[3]
                         net (fo=7, routed)           0.773    14.788    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_4
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.495 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.495    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.766 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.369    17.134    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.373    17.507 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158/O
                         net (fo=1, routed)           0.000    17.507    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.057 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.057    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.171    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.410 f  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[2]
                         net (fo=9, routed)           0.868    19.279    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_5
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.302    19.581 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268/O
                         net (fo=1, routed)           0.000    19.581    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.982 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    19.982    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.204 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/O[0]
                         net (fo=3, routed)           1.118    21.322    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.621 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168/O
                         net (fo=1, routed)           0.558    22.179    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.705 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.705    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.976 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.973    23.949    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.373    24.322 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.634    24.956    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I3_O)        0.124    25.080 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_8/O
                         net (fo=2, routed)           1.025    26.105    main_state_switcher_1/second_time_switcher_for_clock/minute_0[2]
    SLICE_X51Y75         LUT5 (Prop_lut5_I0_O)        0.124    26.229 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_3/O
                         net (fo=1, routed)           0.814    27.043    main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_3_n_0
    SLICE_X51Y74         LUT6 (Prop_lut6_I1_O)        0.124    27.167 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[2]_i_1/O
                         net (fo=1, routed)           0.000    27.167    main_state_switcher_1/second_time_switcher_for_clock_n_7
    SLICE_X51Y74         FDRE                                         r  main_state_switcher_1/data_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.067ns  (logic 9.214ns (34.042%)  route 17.853ns (65.958%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.662     5.180    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124     5.304 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339/O
                         net (fo=2, routed)           1.070     6.374    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.894 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000     6.894    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000     7.011    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.334 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528/O[1]
                         net (fo=2, routed)           1.044     8.378    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528_n_6
    SLICE_X52Y64         LUT3 (Prop_lut3_I1_O)        0.306     8.684 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520/O
                         net (fo=2, routed)           1.263     9.946    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I3_O)        0.124    10.070 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524/O
                         net (fo=1, routed)           0.000    10.070    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.468 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.468    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.802 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/O[1]
                         net (fo=4, routed)           0.966    11.768    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_6
    SLICE_X50Y66         LUT4 (Prop_lut4_I2_O)        0.303    12.071 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.071    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.649 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.817    13.466    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.301    13.767 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.767    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.015 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/O[3]
                         net (fo=7, routed)           0.773    14.788    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_4
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.495 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.495    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.766 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.369    17.134    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.373    17.507 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158/O
                         net (fo=1, routed)           0.000    17.507    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.057 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.057    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.171    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.410 f  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[2]
                         net (fo=9, routed)           0.868    19.279    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_5
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.302    19.581 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268/O
                         net (fo=1, routed)           0.000    19.581    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.982 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    19.982    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.204 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/O[0]
                         net (fo=3, routed)           1.118    21.322    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.621 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168/O
                         net (fo=1, routed)           0.558    22.179    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.705 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.705    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.976 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.973    23.949    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.373    24.322 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.637    24.959    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I5_O)        0.124    25.083 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[0]_i_16/O
                         net (fo=3, routed)           1.056    26.138    main_state_switcher_1/second_time_switcher_for_clock/minute_0[0]
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.124    26.262 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[0]_i_3/O
                         net (fo=1, routed)           0.680    26.943    main_state_switcher_1/second_time_switcher_for_clock/data_next[0]_i_3_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I1_O)        0.124    27.067 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[0]_i_1/O
                         net (fo=1, routed)           0.000    27.067    main_state_switcher_1/second_time_switcher_for_clock_n_9
    SLICE_X50Y74         FDRE                                         r  main_state_switcher_1/data_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/current_time_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/data_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.872ns  (logic 9.214ns (34.288%)  route 17.658ns (65.712%))
  Logic Levels:           29  (CARRY4=16 FDCE=1 LUT1=1 LUT2=1 LUT3=2 LUT4=4 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/current_time_reg[8]/C
    SLICE_X64Y54         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  main_state_switcher_1/current_time_reg[8]/Q
                         net (fo=77, routed)          4.662     5.180    main_state_switcher_1/second_time_switcher_for_clock/Q[8]
    SLICE_X59Y61         LUT3 (Prop_lut3_I1_O)        0.124     5.304 r  main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339/O
                         net (fo=2, routed)           1.070     6.374    main_state_switcher_1/second_time_switcher_for_clock/content_0[1]_i_339_n_0
    SLICE_X54Y62         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.894 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807/CO[3]
                         net (fo=1, routed)           0.000     6.894    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_807_n_0
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678/CO[3]
                         net (fo=1, routed)           0.000     7.011    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_678_n_0
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.334 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528/O[1]
                         net (fo=2, routed)           1.044     8.378    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_528_n_6
    SLICE_X52Y64         LUT3 (Prop_lut3_I1_O)        0.306     8.684 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520/O
                         net (fo=2, routed)           1.263     9.946    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_520_n_0
    SLICE_X53Y64         LUT4 (Prop_lut4_I3_O)        0.124    10.070 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524/O
                         net (fo=1, routed)           0.000    10.070    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_524_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.468 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401/CO[3]
                         net (fo=1, routed)           0.000    10.468    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_401_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.802 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297/O[1]
                         net (fo=4, routed)           0.966    11.768    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_297_n_6
    SLICE_X50Y66         LUT4 (Prop_lut4_I2_O)        0.303    12.071 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302/O
                         net (fo=1, routed)           0.000    12.071    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_302_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.649 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231/O[2]
                         net (fo=1, routed)           0.817    13.466    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_231_n_5
    SLICE_X51Y67         LUT2 (Prop_lut2_I1_O)        0.301    13.767 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139/O
                         net (fo=1, routed)           0.000    13.767    main_state_switcher_1/second_time_switcher_for_clock/content_4[0]_i_139_n_0
    SLICE_X51Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.015 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65/O[3]
                         net (fo=7, routed)           0.773    14.788    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_65_n_4
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.707    15.495 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67/CO[3]
                         net (fo=1, routed)           0.000    15.495    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_67_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.766 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66/CO[0]
                         net (fo=44, routed)          1.369    17.134    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[0]_i_66_n_3
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.373    17.507 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158/O
                         net (fo=1, routed)           0.000    17.507    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_158_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.057 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58/CO[3]
                         net (fo=1, routed)           0.000    18.057    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_58_n_0
    SLICE_X48Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.171 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.171    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_23_n_0
    SLICE_X48Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.410 f  main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19/O[2]
                         net (fo=9, routed)           0.868    19.279    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_n_5
    SLICE_X49Y65         LUT1 (Prop_lut1_I0_O)        0.302    19.581 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268/O
                         net (fo=1, routed)           0.000    19.581    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_268_n_0
    SLICE_X49Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.982 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159/CO[3]
                         net (fo=1, routed)           0.000    19.982    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_159_n_0
    SLICE_X49Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.204 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67/O[0]
                         net (fo=3, routed)           1.118    21.322    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_67_n_7
    SLICE_X50Y69         LUT4 (Prop_lut4_I0_O)        0.299    21.621 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168/O
                         net (fo=1, routed)           0.558    22.179    main_state_switcher_1/second_time_switcher_for_clock/content_4[1]_i_168_n_0
    SLICE_X49Y69         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    22.705 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70/CO[3]
                         net (fo=1, routed)           0.000    22.705    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_70_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    22.976 r  main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26/CO[0]
                         net (fo=3, routed)           0.973    23.949    main_state_switcher_1/second_time_switcher_for_clock/content_4_reg[1]_i_26_n_3
    SLICE_X50Y69         LUT6 (Prop_lut6_I0_O)        0.373    24.322 r  main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20/O
                         net (fo=6, routed)           0.346    24.668    main_state_switcher_1/second_time_switcher_for_clock/content_3[2]_i_20_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I4_O)        0.124    24.792 r  main_state_switcher_1/second_time_switcher_for_clock/content_4[3]_i_8/O
                         net (fo=2, routed)           1.166    25.957    main_state_switcher_1/second_time_switcher_for_clock/content_3_reg[2]_i_19_0[0]
    SLICE_X51Y72         LUT6 (Prop_lut6_I3_O)        0.124    26.081 r  main_state_switcher_1/second_time_switcher_for_clock/data_next[3]_i_6/O
                         net (fo=1, routed)           0.667    26.748    main_state_switcher_1/second_time_switcher_for_total_working_time/data_next_reg[3]_1
    SLICE_X51Y72         LUT5 (Prop_lut5_I4_O)        0.124    26.872 r  main_state_switcher_1/second_time_switcher_for_total_working_time/data_next[3]_i_1/O
                         net (fo=1, routed)           0.000    26.872    main_state_switcher_1/second_time_switcher_for_total_working_time_n_0
    SLICE_X51Y72         FDRE                                         r  main_state_switcher_1/data_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.141ns (60.453%)  route 0.092ns (39.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y79         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/C
    SLICE_X53Y79         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[21]/Q
                         net (fo=2, routed)           0.092     0.233    main_state_switcher_1/total_working_time_standard_next[21]
    SLICE_X52Y79         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.692%)  route 0.099ns (41.308%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[1]/C
    SLICE_X53Y76         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[1]/Q
                         net (fo=2, routed)           0.099     0.240    main_state_switcher_1/total_working_time_standard_next[1]
    SLICE_X52Y76         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.400%)  route 0.109ns (43.600%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/C
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[14]/Q
                         net (fo=2, routed)           0.109     0.250    main_state_switcher_1/self_clean_timer_standard_next[14]
    SLICE_X36Y54         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[11]/C
                            (rising edge-triggered cell FDPE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDPE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[11]/C
    SLICE_X53Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.111     0.252    main_state_switcher_1/total_working_time_standard_next[11]
    SLICE_X51Y77         FDPE                                         r  main_state_switcher_1/total_working_time_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/C
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    main_state_switcher_1/state_in_transfer_next[0]
    SLICE_X64Y74         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/self_clean_timer_standard_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[11]/C
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[11]/Q
                         net (fo=2, routed)           0.094     0.258    main_state_switcher_1/self_clean_timer_standard_next[11]
    SLICE_X31Y52         FDCE                                         r  main_state_switcher_1/self_clean_timer_standard_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/total_working_time_standard_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[2]/C
    SLICE_X49Y78         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/total_working_time_standard_next_reg[2]/Q
                         net (fo=2, routed)           0.119     0.260    main_state_switcher_1/total_working_time_standard_next[2]
    SLICE_X50Y78         FDCE                                         r  main_state_switcher_1/total_working_time_standard_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_state_switcher_1/FSM_sequential_state_in_transfer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE                         0.000     0.000 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[2]/C
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_state_switcher_1/FSM_sequential_state_in_transfer_next_reg[2]/Q
                         net (fo=1, routed)           0.119     0.260    main_state_switcher_1/state_in_transfer_next[2]
    SLICE_X58Y73         FDCE                                         r  main_state_switcher_1/FSM_sequential_state_in_transfer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/self_clean_timer_standard_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.923%)  route 0.076ns (29.077%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDCE                         0.000     0.000 r  main_state_switcher_1/self_clean_timer_standard_reg[19]/C
    SLICE_X36Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/self_clean_timer_standard_reg[19]/Q
                         net (fo=39, routed)          0.076     0.217    main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[27]_1[19]
    SLICE_X37Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next[19]_i_1/O
                         net (fo=1, routed)           0.000     0.262    main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next[19]_i_1_n_0
    SLICE_X37Y53         FDCE                                         r  main_state_switcher_1/next_state_machine_for_edit_1/self_clean_timer_standard_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            main_state_switcher_1/level_3_timer_standard_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDCE                         0.000     0.000 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[26]/C
    SLICE_X9Y56          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  main_state_switcher_1/next_state_machine_for_edit_1/level_3_timer_standard_next_reg[26]/Q
                         net (fo=2, routed)           0.122     0.263    main_state_switcher_1/level_3_timer_standard_next[26]
    SLICE_X9Y57          FDCE                                         r  main_state_switcher_1/level_3_timer_standard_reg[26]/D
  -------------------------------------------------------------------    -------------------





