Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 14 08:01 2015
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/inter.vpd' was opened successfully.
                   0 row=  0,col=   0,addr=03dd
                  10 row=  8,col=  80,addr=03f3
                  20 row=272,col=  64,addr=0015
                  30 row=280,col= 136,addr=002c
                  40 row=160,col=  56,addr=0016
$finish called from file "tile_addr_test.sv", line 30.
$finish at simulation time                   50
Simulation complete, time is 50.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 14 08:04 2015
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/inter.vpd' was opened successfully.
                   0 row=  0,col=   0,addr=03dd
                  10 row=  8,col=  80,addr=03f3
                  20 row=272,col=  64,addr=0015
                  30 row=280,col= 136,addr=002c
                  40 row=160,col=  56,addr=0016
$finish called from file "tile_addr_test.sv", line 30.
$finish at simulation time                   50
Simulation complete, time is 50.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 50
CPU Time:      0.050 seconds;       Data structure size:   0.0Mb
Wed Oct 14 08:07:19 2015
2 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
../simv up to date
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 14 08:07 2015
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/rohitban/Private/545/video/tilemap/inter.vpd' was opened successfully.
                   0 row=  0,col=   0,addr=03dd
                  10 row=  8,col=  80,addr=03f3
                  20 row=272,col=  64,addr=0015
                  30 row=280,col= 136,addr=002c
                  40 row=160,col=  56,addr=0016
$finish called from file "tile_addr_test.sv", line 30.
$finish at simulation time                   50
Simulation complete, time is 50.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 50
CPU Time:      0.060 seconds;       Data structure size:   0.0Mb
Wed Oct 14 08:07:53 2015
