{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656908789844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656908789844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 07:26:29 2022 " "Processing started: Mon Jul 04 07:26:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656908789844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656908789844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines " "Command: quartus_map --read_settings_files=on --write_settings_files=off verilog_outlines -c verilog_outlines" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656908789844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1656908790115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_sim " "Found entity 1: debouncer_sim" {  } { { "debouncer_sim.bdf" "" { Schematic "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/debouncer_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 2 2 " "Found 2 design units, including 2 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790148 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff " "Found entity 2: d_ff" {  } { { "debouncer.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/debouncer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer " "Found entity 1: buffer" {  } { { "buffer.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790149 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer_sim.bdf " "Can't analyze file -- file buffer_sim.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1656908790152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decision.v 1 1 " "Found 1 design units, including 1 entities, in source file decision.v" { { "Info" "ISGN_ENTITY_NAME" "1 decision " "Found entity 1: decision" {  } { { "decision.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/decision.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_sim " "Found entity 1: clk_div_sim" {  } { { "clk_div_sim.bdf" "" { Schematic "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/clk_div_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file switch_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 switch_sim " "Found entity 1: switch_sim" {  } { { "switch_sim.bdf" "" { Schematic "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/switch_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790160 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "to_vga.v(218) " "Verilog HDL information at to_vga.v(218): always construct contains both blocking and non-blocking assignments" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1656908790162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file to_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 to_vga " "Found entity 1: to_vga" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656908790162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656908790162 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sw_in main.v(17) " "Verilog HDL Implicit Net warning at main.v(17): created implicit net for \"sw_in\"" {  } { { "main.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/main.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656908790163 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "to_vga " "Elaborating entity \"to_vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656908790190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "drop_counts_bcd to_vga.v(38) " "Verilog HDL or VHDL warning at to_vga.v(38): object \"drop_counts_bcd\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656908790194 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_counts_bcd to_vga.v(39) " "Verilog HDL or VHDL warning at to_vga.v(39): object \"input_counts_bcd\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656908790194 "|to_vga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmitted_counts_bcd to_vga.v(40) " "Verilog HDL or VHDL warning at to_vga.v(40): object \"transmitted_counts_bcd\" assigned a value but never read" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1656908790194 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "fullnesses to_vga.v(117) " "Verilog HDL warning at to_vga.v(117): initial value for variable fullnesses should be constant" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 117 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656908790884 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memories to_vga.v(117) " "Verilog HDL warning at to_vga.v(117): initial value for variable memories should be constant" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 117 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656908790884 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "drop_counts to_vga.v(117) " "Verilog HDL warning at to_vga.v(117): initial value for variable drop_counts should be constant" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 117 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656908790884 "|to_vga"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "input_counts to_vga.v(117) " "Verilog HDL warning at to_vga.v(117): initial value for variable input_counts should be constant" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 117 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1656908790884 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(257) " "Verilog HDL assignment warning at to_vga.v(257): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(258) " "Verilog HDL assignment warning at to_vga.v(258): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(259) " "Verilog HDL assignment warning at to_vga.v(259): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(261) " "Verilog HDL assignment warning at to_vga.v(261): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(262) " "Verilog HDL assignment warning at to_vga.v(262): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(263) " "Verilog HDL assignment warning at to_vga.v(263): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(265) " "Verilog HDL assignment warning at to_vga.v(265): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(266) " "Verilog HDL assignment warning at to_vga.v(266): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(267) " "Verilog HDL assignment warning at to_vga.v(267): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016632 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(275) " "Verilog HDL assignment warning at to_vga.v(275): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(276) " "Verilog HDL assignment warning at to_vga.v(276): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(277) " "Verilog HDL assignment warning at to_vga.v(277): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(279) " "Verilog HDL assignment warning at to_vga.v(279): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(280) " "Verilog HDL assignment warning at to_vga.v(280): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(281) " "Verilog HDL assignment warning at to_vga.v(281): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(283) " "Verilog HDL assignment warning at to_vga.v(283): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(284) " "Verilog HDL assignment warning at to_vga.v(284): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 to_vga.v(285) " "Verilog HDL assignment warning at to_vga.v(285): truncated value with size 32 to match size of target (4)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016640 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(299) " "Verilog HDL assignment warning at to_vga.v(299): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(300) " "Verilog HDL assignment warning at to_vga.v(300): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(301) " "Verilog HDL assignment warning at to_vga.v(301): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(314) " "Verilog HDL assignment warning at to_vga.v(314): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(315) " "Verilog HDL assignment warning at to_vga.v(315): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(316) " "Verilog HDL assignment warning at to_vga.v(316): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016643 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(325) " "Verilog HDL assignment warning at to_vga.v(325): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016653 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(326) " "Verilog HDL assignment warning at to_vga.v(326): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016653 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(327) " "Verilog HDL assignment warning at to_vga.v(327): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016653 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(343) " "Verilog HDL assignment warning at to_vga.v(343): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016673 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(344) " "Verilog HDL assignment warning at to_vga.v(344): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016673 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(345) " "Verilog HDL assignment warning at to_vga.v(345): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016682 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(349) " "Verilog HDL assignment warning at to_vga.v(349): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016715 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(350) " "Verilog HDL assignment warning at to_vga.v(350): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016723 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(351) " "Verilog HDL assignment warning at to_vga.v(351): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016725 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(355) " "Verilog HDL assignment warning at to_vga.v(355): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016818 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(356) " "Verilog HDL assignment warning at to_vga.v(356): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016818 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(357) " "Verilog HDL assignment warning at to_vga.v(357): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016818 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(361) " "Verilog HDL assignment warning at to_vga.v(361): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016849 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(362) " "Verilog HDL assignment warning at to_vga.v(362): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016849 "|to_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 to_vga.v(363) " "Verilog HDL assignment warning at to_vga.v(363): truncated value with size 32 to match size of target (8)" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656909016857 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_r.waddr_a 0 to_vga.v(57) " "Net \"background_r.waddr_a\" at to_vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017373 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_g.waddr_a 0 to_vga.v(58) " "Net \"background_g.waddr_a\" at to_vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017373 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_b.waddr_a 0 to_vga.v(59) " "Net \"background_b.waddr_a\" at to_vga.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017373 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_r.data_a 0 to_vga.v(57) " "Net \"background_r.data_a\" at to_vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_r.we_a 0 to_vga.v(57) " "Net \"background_r.we_a\" at to_vga.v(57) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_g.data_a 0 to_vga.v(58) " "Net \"background_g.data_a\" at to_vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_g.we_a 0 to_vga.v(58) " "Net \"background_g.we_a\" at to_vga.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_b.data_a 0 to_vga.v(59) " "Net \"background_b.data_a\" at to_vga.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "background_b.we_a 0 to_vga.v(59) " "Net \"background_b.we_a\" at to_vga.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1656909017414 "|to_vga"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "background_r " "RAM logic \"background_r\" is uninferred due to asynchronous read logic" {  } { { "to_vga.v" "background_r" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 57 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1656909019165 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "background_g " "RAM logic \"background_g\" is uninferred due to asynchronous read logic" {  } { { "to_vga.v" "background_g" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 58 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1656909019165 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "background_b " "RAM logic \"background_b\" is uninferred due to asynchronous read logic" {  } { { "to_vga.v" "background_b" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 59 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1656909019165 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1656909019165 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram0_to_vga_bed86a5.hdl.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram0_to_vga_bed86a5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1656909020534 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram1_to_vga_bed86a5.hdl.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram1_to_vga_bed86a5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1656909021976 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "524288 307200 C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram2_to_vga_bed86a5.hdl.mif " "Memory depth (524288) in the design file differs from memory depth (307200) in the Memory Initialization File \"C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/db/verilog_outlines.ram2_to_vga_bed86a5.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1656909023395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[0\] GND " "Pin \"vga_red\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[1\] GND " "Pin \"vga_red\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[2\] GND " "Pin \"vga_red\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[3\] GND " "Pin \"vga_red\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[4\] GND " "Pin \"vga_red\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_red\[5\] GND " "Pin \"vga_red\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[0\] GND " "Pin \"vga_green\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[1\] GND " "Pin \"vga_green\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[2\] GND " "Pin \"vga_green\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[3\] GND " "Pin \"vga_green\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[4\] GND " "Pin \"vga_green\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_green\[5\] GND " "Pin \"vga_green\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[0\] GND " "Pin \"vga_blue\[0\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[1\] GND " "Pin \"vga_blue\[1\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[2\] GND " "Pin \"vga_blue\[2\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[3\] GND " "Pin \"vga_blue\[3\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[4\] GND " "Pin \"vga_blue\[4\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blue\[5\] GND " "Pin \"vga_blue\[5\]\" is stuck at GND" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync_n VCC " "Pin \"vga_sync_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_blank_n VCC " "Pin \"vga_blank_n\" is stuck at VCC" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656909088799 "|to_vga|vga_blank_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656909088799 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1656909090061 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg " "Generated suppressed messages file C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/output_files/verilog_outlines.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1656909095445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656909095940 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909095940 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "180 " "Design contains 180 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[0\] " "No output dependent on input pin \"fullness1\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[1\] " "No output dependent on input pin \"fullness1\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness1\[2\] " "No output dependent on input pin \"fullness1\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[0\] " "No output dependent on input pin \"fullness2\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[1\] " "No output dependent on input pin \"fullness2\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness2\[2\] " "No output dependent on input pin \"fullness2\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[0\] " "No output dependent on input pin \"fullness3\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[1\] " "No output dependent on input pin \"fullness3\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness3\[2\] " "No output dependent on input pin \"fullness3\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[0\] " "No output dependent on input pin \"fullness4\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[1\] " "No output dependent on input pin \"fullness4\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fullness4\[2\] " "No output dependent on input pin \"fullness4\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|fullness4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[0\] " "No output dependent on input pin \"memory1\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[1\] " "No output dependent on input pin \"memory1\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[2\] " "No output dependent on input pin \"memory1\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[3\] " "No output dependent on input pin \"memory1\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[4\] " "No output dependent on input pin \"memory1\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[5\] " "No output dependent on input pin \"memory1\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[6\] " "No output dependent on input pin \"memory1\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[7\] " "No output dependent on input pin \"memory1\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[8\] " "No output dependent on input pin \"memory1\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[9\] " "No output dependent on input pin \"memory1\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[10\] " "No output dependent on input pin \"memory1\[10\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[11\] " "No output dependent on input pin \"memory1\[11\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[12\] " "No output dependent on input pin \"memory1\[12\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[13\] " "No output dependent on input pin \"memory1\[13\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[14\] " "No output dependent on input pin \"memory1\[14\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[15\] " "No output dependent on input pin \"memory1\[15\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[16\] " "No output dependent on input pin \"memory1\[16\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[17\] " "No output dependent on input pin \"memory1\[17\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[18\] " "No output dependent on input pin \"memory1\[18\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[19\] " "No output dependent on input pin \"memory1\[19\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[20\] " "No output dependent on input pin \"memory1\[20\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[21\] " "No output dependent on input pin \"memory1\[21\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[22\] " "No output dependent on input pin \"memory1\[22\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory1\[23\] " "No output dependent on input pin \"memory1\[23\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory1[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[0\] " "No output dependent on input pin \"memory2\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[1\] " "No output dependent on input pin \"memory2\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[2\] " "No output dependent on input pin \"memory2\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[3\] " "No output dependent on input pin \"memory2\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[4\] " "No output dependent on input pin \"memory2\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[5\] " "No output dependent on input pin \"memory2\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[6\] " "No output dependent on input pin \"memory2\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[7\] " "No output dependent on input pin \"memory2\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[8\] " "No output dependent on input pin \"memory2\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[9\] " "No output dependent on input pin \"memory2\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[10\] " "No output dependent on input pin \"memory2\[10\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[11\] " "No output dependent on input pin \"memory2\[11\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[12\] " "No output dependent on input pin \"memory2\[12\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[13\] " "No output dependent on input pin \"memory2\[13\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[14\] " "No output dependent on input pin \"memory2\[14\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[15\] " "No output dependent on input pin \"memory2\[15\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[16\] " "No output dependent on input pin \"memory2\[16\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[17\] " "No output dependent on input pin \"memory2\[17\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[18\] " "No output dependent on input pin \"memory2\[18\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[19\] " "No output dependent on input pin \"memory2\[19\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[20\] " "No output dependent on input pin \"memory2\[20\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[21\] " "No output dependent on input pin \"memory2\[21\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[22\] " "No output dependent on input pin \"memory2\[22\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory2\[23\] " "No output dependent on input pin \"memory2\[23\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory2[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[0\] " "No output dependent on input pin \"memory3\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[1\] " "No output dependent on input pin \"memory3\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[2\] " "No output dependent on input pin \"memory3\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[3\] " "No output dependent on input pin \"memory3\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[4\] " "No output dependent on input pin \"memory3\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[5\] " "No output dependent on input pin \"memory3\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[6\] " "No output dependent on input pin \"memory3\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[7\] " "No output dependent on input pin \"memory3\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[8\] " "No output dependent on input pin \"memory3\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[9\] " "No output dependent on input pin \"memory3\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[10\] " "No output dependent on input pin \"memory3\[10\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[11\] " "No output dependent on input pin \"memory3\[11\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[12\] " "No output dependent on input pin \"memory3\[12\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[13\] " "No output dependent on input pin \"memory3\[13\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[14\] " "No output dependent on input pin \"memory3\[14\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[15\] " "No output dependent on input pin \"memory3\[15\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[16\] " "No output dependent on input pin \"memory3\[16\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[17\] " "No output dependent on input pin \"memory3\[17\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[18\] " "No output dependent on input pin \"memory3\[18\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[19\] " "No output dependent on input pin \"memory3\[19\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[20\] " "No output dependent on input pin \"memory3\[20\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[21\] " "No output dependent on input pin \"memory3\[21\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[22\] " "No output dependent on input pin \"memory3\[22\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory3\[23\] " "No output dependent on input pin \"memory3\[23\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory3[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[0\] " "No output dependent on input pin \"memory4\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[1\] " "No output dependent on input pin \"memory4\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[2\] " "No output dependent on input pin \"memory4\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[3\] " "No output dependent on input pin \"memory4\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[4\] " "No output dependent on input pin \"memory4\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[5\] " "No output dependent on input pin \"memory4\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[6\] " "No output dependent on input pin \"memory4\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[7\] " "No output dependent on input pin \"memory4\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[8\] " "No output dependent on input pin \"memory4\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[9\] " "No output dependent on input pin \"memory4\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[10\] " "No output dependent on input pin \"memory4\[10\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[11\] " "No output dependent on input pin \"memory4\[11\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[12\] " "No output dependent on input pin \"memory4\[12\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[13\] " "No output dependent on input pin \"memory4\[13\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[14\] " "No output dependent on input pin \"memory4\[14\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[15\] " "No output dependent on input pin \"memory4\[15\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[16\] " "No output dependent on input pin \"memory4\[16\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[17\] " "No output dependent on input pin \"memory4\[17\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[18\] " "No output dependent on input pin \"memory4\[18\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[19\] " "No output dependent on input pin \"memory4\[19\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[20\] " "No output dependent on input pin \"memory4\[20\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[21\] " "No output dependent on input pin \"memory4\[21\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[22\] " "No output dependent on input pin \"memory4\[22\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memory4\[23\] " "No output dependent on input pin \"memory4\[23\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|memory4[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[0\] " "No output dependent on input pin \"drop_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[1\] " "No output dependent on input pin \"drop_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[2\] " "No output dependent on input pin \"drop_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[3\] " "No output dependent on input pin \"drop_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[4\] " "No output dependent on input pin \"drop_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[5\] " "No output dependent on input pin \"drop_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[6\] " "No output dependent on input pin \"drop_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count1\[7\] " "No output dependent on input pin \"drop_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[0\] " "No output dependent on input pin \"drop_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[1\] " "No output dependent on input pin \"drop_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[2\] " "No output dependent on input pin \"drop_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[3\] " "No output dependent on input pin \"drop_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[4\] " "No output dependent on input pin \"drop_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[5\] " "No output dependent on input pin \"drop_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[6\] " "No output dependent on input pin \"drop_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count2\[7\] " "No output dependent on input pin \"drop_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[0\] " "No output dependent on input pin \"drop_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[1\] " "No output dependent on input pin \"drop_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[2\] " "No output dependent on input pin \"drop_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[3\] " "No output dependent on input pin \"drop_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[4\] " "No output dependent on input pin \"drop_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[5\] " "No output dependent on input pin \"drop_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[6\] " "No output dependent on input pin \"drop_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count3\[7\] " "No output dependent on input pin \"drop_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[0\] " "No output dependent on input pin \"drop_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[1\] " "No output dependent on input pin \"drop_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[2\] " "No output dependent on input pin \"drop_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[3\] " "No output dependent on input pin \"drop_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[4\] " "No output dependent on input pin \"drop_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[5\] " "No output dependent on input pin \"drop_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[6\] " "No output dependent on input pin \"drop_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "drop_count4\[7\] " "No output dependent on input pin \"drop_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|drop_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[0\] " "No output dependent on input pin \"input_count1\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[1\] " "No output dependent on input pin \"input_count1\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[2\] " "No output dependent on input pin \"input_count1\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[3\] " "No output dependent on input pin \"input_count1\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[4\] " "No output dependent on input pin \"input_count1\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[5\] " "No output dependent on input pin \"input_count1\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[6\] " "No output dependent on input pin \"input_count1\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[7\] " "No output dependent on input pin \"input_count1\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[8\] " "No output dependent on input pin \"input_count1\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count1\[9\] " "No output dependent on input pin \"input_count1\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count1[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[0\] " "No output dependent on input pin \"input_count2\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[1\] " "No output dependent on input pin \"input_count2\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[2\] " "No output dependent on input pin \"input_count2\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[3\] " "No output dependent on input pin \"input_count2\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[4\] " "No output dependent on input pin \"input_count2\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[5\] " "No output dependent on input pin \"input_count2\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[6\] " "No output dependent on input pin \"input_count2\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[7\] " "No output dependent on input pin \"input_count2\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[8\] " "No output dependent on input pin \"input_count2\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count2\[9\] " "No output dependent on input pin \"input_count2\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count2[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[0\] " "No output dependent on input pin \"input_count3\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[1\] " "No output dependent on input pin \"input_count3\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[2\] " "No output dependent on input pin \"input_count3\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[3\] " "No output dependent on input pin \"input_count3\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[4\] " "No output dependent on input pin \"input_count3\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[5\] " "No output dependent on input pin \"input_count3\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[6\] " "No output dependent on input pin \"input_count3\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[7\] " "No output dependent on input pin \"input_count3\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[8\] " "No output dependent on input pin \"input_count3\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count3\[9\] " "No output dependent on input pin \"input_count3\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count3[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[0\] " "No output dependent on input pin \"input_count4\[0\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[1\] " "No output dependent on input pin \"input_count4\[1\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[2\] " "No output dependent on input pin \"input_count4\[2\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[3\] " "No output dependent on input pin \"input_count4\[3\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[4\] " "No output dependent on input pin \"input_count4\[4\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[5\] " "No output dependent on input pin \"input_count4\[5\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[6\] " "No output dependent on input pin \"input_count4\[6\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[7\] " "No output dependent on input pin \"input_count4\[7\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[8\] " "No output dependent on input pin \"input_count4\[8\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_count4\[9\] " "No output dependent on input pin \"input_count4\[9\]\"" {  } { { "to_vga.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/Verilog_Outlines/to_vga.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656909096390 "|to_vga|input_count4[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656909096390 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9497 " "Implemented 9497 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "189 " "Implemented 189 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656909096413 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656909096413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9272 " "Implemented 9272 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1656909096413 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1656909096413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656909096413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 262 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 262 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5171 " "Peak virtual memory: 5171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656909096442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 04 07:31:36 2022 " "Processing ended: Mon Jul 04 07:31:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656909096442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:07 " "Elapsed time: 00:05:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656909096442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:08 " "Total CPU time (on all processors): 00:05:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656909096442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656909096442 ""}
