{
  "design": {
    "design_info": {
      "boundary_crc": "0xF247A1A1CD99249A",
      "device": "xcvu13p-fhgb2104-2-i",
      "gen_directory": "../../../../project.gen/sources_1/bd/pcie_base",
      "name": "pcie_base",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "xdma_0": "",
      "util_ds_buf_0": ""
    },
    "interface_ports": {
      "pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pcie_ref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pcie_ref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "M_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "pcie_base_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "4",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "32"
          },
          "NUM_READ_THREADS": {
            "value": "4",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "16"
          },
          "NUM_WRITE_THREADS": {
            "value": "4",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "M_AXI",
        "port_maps": {
          "ARADDR": {
            "physical_name": "M_AXI_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "M_AXI_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "M_AXI_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARID": {
            "physical_name": "M_AXI_arid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "M_AXI_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "M_AXI_arlock",
            "direction": "O"
          },
          "ARPROT": {
            "physical_name": "M_AXI_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M_AXI_arready",
            "direction": "I"
          },
          "ARSIZE": {
            "physical_name": "M_AXI_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "M_AXI_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "M_AXI_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "M_AXI_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "M_AXI_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWID": {
            "physical_name": "M_AXI_awid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "M_AXI_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "M_AXI_awlock",
            "direction": "O"
          },
          "AWPROT": {
            "physical_name": "M_AXI_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M_AXI_awready",
            "direction": "I"
          },
          "AWSIZE": {
            "physical_name": "M_AXI_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "M_AXI_awvalid",
            "direction": "O"
          },
          "BID": {
            "physical_name": "M_AXI_bid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "M_AXI_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M_AXI_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RID": {
            "physical_name": "M_AXI_rid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "M_AXI_rlast",
            "direction": "I"
          },
          "RREADY": {
            "physical_name": "M_AXI_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXI_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "M_AXI_wlast",
            "direction": "O"
          },
          "WREADY": {
            "physical_name": "M_AXI_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXI_wvalid",
            "direction": "O"
          }
        }
      },
      "M_AXI_LITE": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "pcie_base_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "const_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "const_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "memory_map_ref": "M_AXI_LITE",
        "port_maps": {
          "ARADDR": {
            "physical_name": "M_AXI_LITE_araddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "M_AXI_LITE_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "M_AXI_LITE_arready",
            "direction": "I"
          },
          "ARVALID": {
            "physical_name": "M_AXI_LITE_arvalid",
            "direction": "O"
          },
          "AWADDR": {
            "physical_name": "M_AXI_LITE_awaddr",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "M_AXI_LITE_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "M_AXI_LITE_awready",
            "direction": "I"
          },
          "AWVALID": {
            "physical_name": "M_AXI_LITE_awvalid",
            "direction": "O"
          },
          "BREADY": {
            "physical_name": "M_AXI_LITE_bready",
            "direction": "O"
          },
          "BRESP": {
            "physical_name": "M_AXI_LITE_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "M_AXI_LITE_bvalid",
            "direction": "I"
          },
          "RDATA": {
            "physical_name": "M_AXI_LITE_rdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "M_AXI_LITE_rready",
            "direction": "O"
          },
          "RRESP": {
            "physical_name": "M_AXI_LITE_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "M_AXI_LITE_rvalid",
            "direction": "I"
          },
          "WDATA": {
            "physical_name": "M_AXI_LITE_wdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "M_AXI_LITE_wready",
            "direction": "I"
          },
          "WSTRB": {
            "physical_name": "M_AXI_LITE_wstrb",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "M_AXI_LITE_wvalid",
            "direction": "O"
          }
        }
      },
      "pcie_lane": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_lane_rxn",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_lane_rxp",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_lane_txn",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_lane_txp",
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "pcie_perst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pcie_irq_req": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pcie_lnk_up": {
        "direction": "O"
      },
      "axi_aclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M_AXI:M_AXI_LITE",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pcie_base_xdma_0_0_axi_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "250000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "axi_aresetn": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "const_prop"
          }
        }
      },
      "pcie_irq_ack": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "pcie_base_xdma_0_0",
        "xci_path": "ip/pcie_base_xdma_0_0/pcie_base_xdma_0_0.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "axilite_master_en": {
            "value": "true"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "mcap_enablement": {
            "value": "Tandem_PCIe"
          },
          "mode_selection": {
            "value": "Basic"
          },
          "pl_link_cap_max_link_speed": {
            "value": "8.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X16"
          },
          "xdma_num_usr_irq": {
            "value": "8"
          },
          "xdma_rnum_chnl": {
            "value": "4"
          },
          "xdma_wnum_chnl": {
            "value": "4"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "util_ds_buf_0": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "pcie_base_util_ds_buf_0_0",
        "xci_path": "ip/pcie_base_util_ds_buf_0_0/pcie_base_util_ds_buf_0_0.xci",
        "inst_hier_path": "util_ds_buf_0",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      }
    },
    "interface_nets": {
      "pcie_ref_1": {
        "interface_ports": [
          "pcie_ref",
          "util_ds_buf_0/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "M_AXI",
          "xdma_0/M_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "M_AXI_LITE",
          "xdma_0/M_AXI_LITE"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_lane",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "pcie_irq_req_1": {
        "ports": [
          "pcie_irq_req",
          "xdma_0/usr_irq_req"
        ]
      },
      "pcie_perst_1": {
        "ports": [
          "pcie_perst",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_0_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf_0/IBUF_DS_ODIV2",
          "xdma_0/sys_clk"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "util_ds_buf_0/IBUF_OUT",
          "xdma_0/sys_clk_gt"
        ]
      },
      "xdma_0_axi_aclk": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_aclk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "pcie_lnk_up"
        ]
      },
      "xdma_0_usr_irq_ack": {
        "ports": [
          "xdma_0/usr_irq_ack",
          "pcie_irq_ack"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "M_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          },
          "M_AXI_LITE": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_M_AXI_Reg": {
                "address_block": "/M_AXI/Reg",
                "offset": "0x0000000000000000",
                "range": "1T"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_M_AXI_LITE_Reg": {
                "address_block": "/M_AXI_LITE/Reg",
                "offset": "0x00000000",
                "range": "4G"
              }
            }
          }
        }
      }
    }
  }
}