
HC05.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003860  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003a00  08003a00  00004a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a5c  08003a5c  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003a5c  08003a5c  00004a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a64  08003a64  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a64  08003a64  00004a64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a68  08003a68  00004a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003a6c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001bc  20000068  08003ad4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000224  08003ad4  00005224  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008841  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018d4  00000000  00000000  0000d8d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000788  00000000  00000000  0000f1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b5  00000000  00000000  0000f938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016119  00000000  00000000  0000feed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009112  00000000  00000000  00026006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086adc  00000000  00000000  0002f118  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b5bf4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000250c  00000000  00000000  000b5c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000b8144  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080039e8 	.word	0x080039e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080039e8 	.word	0x080039e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART1_UART_Init(void);

int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0
	HAL_Init();
 8000574:	f000 faa8 	bl	8000ac8 <HAL_Init>
	  SystemClock_Config();
 8000578:	f000 f810 	bl	800059c <SystemClock_Config>

	  MX_GPIO_Init();
 800057c:	f000 f882 	bl	8000684 <MX_GPIO_Init>
	  MX_USART1_UART_Init();
 8000580:	f000 f856 	bl	8000630 <MX_USART1_UART_Init>
	  HAL_UART_Receive_IT(&huart1, &rxData, 1); // Use huart1 for UART functions
 8000584:	2201      	movs	r2, #1
 8000586:	4903      	ldr	r1, [pc, #12]	@ (8000594 <main+0x24>)
 8000588:	4803      	ldr	r0, [pc, #12]	@ (8000598 <main+0x28>)
 800058a:	f001 fb84 	bl	8001c96 <HAL_UART_Receive_IT>

  while (1)
 800058e:	bf00      	nop
 8000590:	e7fd      	b.n	800058e <main+0x1e>
 8000592:	bf00      	nop
 8000594:	200000cc 	.word	0x200000cc
 8000598:	20000084 	.word	0x20000084

0800059c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b092      	sub	sp, #72	@ 0x48
 80005a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005a2:	f107 0318 	add.w	r3, r7, #24
 80005a6:	2230      	movs	r2, #48	@ 0x30
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f002 fbc2 	bl	8002d34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005b0:	1d3b      	adds	r3, r7, #4
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005be:	2301      	movs	r3, #1
 80005c0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80005c6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005c8:	2301      	movs	r3, #1
 80005ca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005cc:	2302      	movs	r3, #2
 80005ce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005d0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80005d4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 4;
 80005d6:	2304      	movs	r3, #4
 80005d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 180;
 80005da:	23b4      	movs	r3, #180	@ 0xb4
 80005dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005de:	2302      	movs	r3, #2
 80005e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80005e2:	2304      	movs	r3, #4
 80005e4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005e6:	f107 0318 	add.w	r3, r7, #24
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fe20 	bl	8001230 <HAL_RCC_OscConfig>
 80005f0:	4603      	mov	r3, r0
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d001      	beq.n	80005fa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80005f6:	f000 f8cf 	bl	8000798 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005fa:	230f      	movs	r3, #15
 80005fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005fe:	2302      	movs	r3, #2
 8000600:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000602:	2300      	movs	r3, #0
 8000604:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000606:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800060a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800060c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000610:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000612:	1d3b      	adds	r3, r7, #4
 8000614:	2105      	movs	r1, #5
 8000616:	4618      	mov	r0, r3
 8000618:	f001 f882 	bl	8001720 <HAL_RCC_ClockConfig>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d001      	beq.n	8000626 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000622:	f000 f8b9 	bl	8000798 <Error_Handler>
  }
}
 8000626:	bf00      	nop
 8000628:	3748      	adds	r7, #72	@ 0x48
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
	...

08000630 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000634:	4b11      	ldr	r3, [pc, #68]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000636:	4a12      	ldr	r2, [pc, #72]	@ (8000680 <MX_USART1_UART_Init+0x50>)
 8000638:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800063a:	4b10      	ldr	r3, [pc, #64]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800063c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000640:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000642:	4b0e      	ldr	r3, [pc, #56]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000644:	2200      	movs	r2, #0
 8000646:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800064a:	2200      	movs	r2, #0
 800064c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800064e:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000650:	2200      	movs	r2, #0
 8000652:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000654:	4b09      	ldr	r3, [pc, #36]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000656:	220c      	movs	r2, #12
 8000658:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800065a:	4b08      	ldr	r3, [pc, #32]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 800065c:	2200      	movs	r2, #0
 800065e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000660:	4b06      	ldr	r3, [pc, #24]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000662:	2200      	movs	r2, #0
 8000664:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000666:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_USART1_UART_Init+0x4c>)
 8000668:	f001 fa3a 	bl	8001ae0 <HAL_UART_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000672:	f000 f891 	bl	8000798 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 8000676:	bf00      	nop
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	20000084 	.word	0x20000084
 8000680:	40011000 	.word	0x40011000

08000684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068a:	f107 030c 	add.w	r3, r7, #12
 800068e:	2200      	movs	r2, #0
 8000690:	601a      	str	r2, [r3, #0]
 8000692:	605a      	str	r2, [r3, #4]
 8000694:	609a      	str	r2, [r3, #8]
 8000696:	60da      	str	r2, [r3, #12]
 8000698:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	4b18      	ldr	r3, [pc, #96]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a2:	4a17      	ldr	r2, [pc, #92]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006a4:	f043 0308 	orr.w	r3, r3, #8
 80006a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006aa:	4b15      	ldr	r3, [pc, #84]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ae:	f003 0308 	and.w	r3, r3, #8
 80006b2:	60bb      	str	r3, [r7, #8]
 80006b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006b6:	2300      	movs	r3, #0
 80006b8:	607b      	str	r3, [r7, #4]
 80006ba:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006be:	4a10      	ldr	r2, [pc, #64]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006c0:	f043 0301 	orr.w	r3, r3, #1
 80006c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000700 <MX_GPIO_Init+0x7c>)
 80006c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ca:	f003 0301 	and.w	r3, r3, #1
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 80006d2:	2200      	movs	r2, #0
 80006d4:	2108      	movs	r1, #8
 80006d6:	480b      	ldr	r0, [pc, #44]	@ (8000704 <MX_GPIO_Init+0x80>)
 80006d8:	f000 fd90 	bl	80011fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006dc:	2308      	movs	r3, #8
 80006de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e0:	2301      	movs	r3, #1
 80006e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e8:	2300      	movs	r3, #0
 80006ea:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006ec:	f107 030c 	add.w	r3, r7, #12
 80006f0:	4619      	mov	r1, r3
 80006f2:	4804      	ldr	r0, [pc, #16]	@ (8000704 <MX_GPIO_Init+0x80>)
 80006f4:	f000 fbfe 	bl	8000ef4 <HAL_GPIO_Init>
}
 80006f8:	bf00      	nop
 80006fa:	3720      	adds	r7, #32
 80006fc:	46bd      	mov	sp, r7
 80006fe:	bd80      	pop	{r7, pc}
 8000700:	40023800 	.word	0x40023800
 8000704:	40020000 	.word	0x40020000

08000708 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) // Use UART_HandleTypeDef here
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	4a12      	ldr	r2, [pc, #72]	@ (8000760 <HAL_UART_RxCpltCallback+0x58>)
 8000716:	4293      	cmp	r3, r2
 8000718:	d11d      	bne.n	8000756 <HAL_UART_RxCpltCallback+0x4e>
  {
    printf("Received: %c\n", rxData);  // Print the received character
 800071a:	4b12      	ldr	r3, [pc, #72]	@ (8000764 <HAL_UART_RxCpltCallback+0x5c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	4619      	mov	r1, r3
 8000720:	4811      	ldr	r0, [pc, #68]	@ (8000768 <HAL_UART_RxCpltCallback+0x60>)
 8000722:	f002 faf5 	bl	8002d10 <iprintf>
    if (rxData == 79) // ASCII value of 'O' is 79
 8000726:	4b0f      	ldr	r3, [pc, #60]	@ (8000764 <HAL_UART_RxCpltCallback+0x5c>)
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	2b4f      	cmp	r3, #79	@ 0x4f
 800072c:	d105      	bne.n	800073a <HAL_UART_RxCpltCallback+0x32>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 800072e:	2201      	movs	r2, #1
 8000730:	2108      	movs	r1, #8
 8000732:	480e      	ldr	r0, [pc, #56]	@ (800076c <HAL_UART_RxCpltCallback+0x64>)
 8000734:	f000 fd62 	bl	80011fc <HAL_GPIO_WritePin>
 8000738:	e008      	b.n	800074c <HAL_UART_RxCpltCallback+0x44>
    }
    else if (rxData == 88) // ASCII value of 'X' is 88
 800073a:	4b0a      	ldr	r3, [pc, #40]	@ (8000764 <HAL_UART_RxCpltCallback+0x5c>)
 800073c:	781b      	ldrb	r3, [r3, #0]
 800073e:	2b58      	cmp	r3, #88	@ 0x58
 8000740:	d104      	bne.n	800074c <HAL_UART_RxCpltCallback+0x44>
    {
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 8000742:	2200      	movs	r2, #0
 8000744:	2108      	movs	r1, #8
 8000746:	4809      	ldr	r0, [pc, #36]	@ (800076c <HAL_UART_RxCpltCallback+0x64>)
 8000748:	f000 fd58 	bl	80011fc <HAL_GPIO_WritePin>
    }
    HAL_UART_Receive_IT(&huart1, &rxData, 1); // Enabling interrupt receive again
 800074c:	2201      	movs	r2, #1
 800074e:	4905      	ldr	r1, [pc, #20]	@ (8000764 <HAL_UART_RxCpltCallback+0x5c>)
 8000750:	4807      	ldr	r0, [pc, #28]	@ (8000770 <HAL_UART_RxCpltCallback+0x68>)
 8000752:	f001 faa0 	bl	8001c96 <HAL_UART_Receive_IT>
  }
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40011000 	.word	0x40011000
 8000764:	200000cc 	.word	0x200000cc
 8000768:	08003a00 	.word	0x08003a00
 800076c:	40020000 	.word	0x40020000
 8000770:	20000084 	.word	0x20000084

08000774 <__io_putchar>:


int __io_putchar(int ch)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b082      	sub	sp, #8
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY); // Use HAL_UART_Transmit here
 800077c:	1d39      	adds	r1, r7, #4
 800077e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000782:	2201      	movs	r2, #1
 8000784:	4803      	ldr	r0, [pc, #12]	@ (8000794 <__io_putchar+0x20>)
 8000786:	f001 f9fb 	bl	8001b80 <HAL_UART_Transmit>
    return ch;
 800078a:	687b      	ldr	r3, [r7, #4]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3708      	adds	r7, #8
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000084 	.word	0x20000084

08000798 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079c:	b672      	cpsid	i
}
 800079e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <Error_Handler+0x8>

080007a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	b083      	sub	sp, #12
 80007a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007aa:	2300      	movs	r3, #0
 80007ac:	607b      	str	r3, [r7, #4]
 80007ae:	4b10      	ldr	r3, [pc, #64]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b2:	4a0f      	ldr	r2, [pc, #60]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80007ba:	4b0d      	ldr	r3, [pc, #52]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007c2:	607b      	str	r3, [r7, #4]
 80007c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007c6:	2300      	movs	r3, #0
 80007c8:	603b      	str	r3, [r7, #0]
 80007ca:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ce:	4a08      	ldr	r2, [pc, #32]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <HAL_MspInit+0x4c>)
 80007d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007de:	603b      	str	r3, [r7, #0]
 80007e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	40023800 	.word	0x40023800

080007f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b08a      	sub	sp, #40	@ 0x28
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
 8000804:	605a      	str	r2, [r3, #4]
 8000806:	609a      	str	r2, [r3, #8]
 8000808:	60da      	str	r2, [r3, #12]
 800080a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a1d      	ldr	r2, [pc, #116]	@ (8000888 <HAL_UART_MspInit+0x94>)
 8000812:	4293      	cmp	r3, r2
 8000814:	d134      	bne.n	8000880 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
 800081a:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <HAL_UART_MspInit+0x98>)
 800081c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800081e:	4a1b      	ldr	r2, [pc, #108]	@ (800088c <HAL_UART_MspInit+0x98>)
 8000820:	f043 0310 	orr.w	r3, r3, #16
 8000824:	6453      	str	r3, [r2, #68]	@ 0x44
 8000826:	4b19      	ldr	r3, [pc, #100]	@ (800088c <HAL_UART_MspInit+0x98>)
 8000828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800082a:	f003 0310 	and.w	r3, r3, #16
 800082e:	613b      	str	r3, [r7, #16]
 8000830:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	4b15      	ldr	r3, [pc, #84]	@ (800088c <HAL_UART_MspInit+0x98>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a14      	ldr	r2, [pc, #80]	@ (800088c <HAL_UART_MspInit+0x98>)
 800083c:	f043 0301 	orr.w	r3, r3, #1
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b12      	ldr	r3, [pc, #72]	@ (800088c <HAL_UART_MspInit+0x98>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0301 	and.w	r3, r3, #1
 800084a:	60fb      	str	r3, [r7, #12]
 800084c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800084e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000852:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000854:	2302      	movs	r3, #2
 8000856:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000858:	2300      	movs	r3, #0
 800085a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800085c:	2303      	movs	r3, #3
 800085e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000860:	2307      	movs	r3, #7
 8000862:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000864:	f107 0314 	add.w	r3, r7, #20
 8000868:	4619      	mov	r1, r3
 800086a:	4809      	ldr	r0, [pc, #36]	@ (8000890 <HAL_UART_MspInit+0x9c>)
 800086c:	f000 fb42 	bl	8000ef4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000870:	2200      	movs	r2, #0
 8000872:	2100      	movs	r1, #0
 8000874:	2025      	movs	r0, #37	@ 0x25
 8000876:	f000 fa74 	bl	8000d62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800087a:	2025      	movs	r0, #37	@ 0x25
 800087c:	f000 fa8d 	bl	8000d9a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000880:	bf00      	nop
 8000882:	3728      	adds	r7, #40	@ 0x28
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40011000 	.word	0x40011000
 800088c:	40023800 	.word	0x40023800
 8000890:	40020000 	.word	0x40020000

08000894 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <NMI_Handler+0x4>

0800089c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <HardFault_Handler+0x4>

080008a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008a8:	bf00      	nop
 80008aa:	e7fd      	b.n	80008a8 <MemManage_Handler+0x4>

080008ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008b0:	bf00      	nop
 80008b2:	e7fd      	b.n	80008b0 <BusFault_Handler+0x4>

080008b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008b8:	bf00      	nop
 80008ba:	e7fd      	b.n	80008b8 <UsageFault_Handler+0x4>

080008bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr

080008ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008ca:	b480      	push	{r7}
 80008cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ce:	bf00      	nop
 80008d0:	46bd      	mov	sp, r7
 80008d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d6:	4770      	bx	lr

080008d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr

080008e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008ea:	f000 f93f 	bl	8000b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
	...

080008f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008f8:	4802      	ldr	r0, [pc, #8]	@ (8000904 <USART1_IRQHandler+0x10>)
 80008fa:	f001 f9f1 	bl	8001ce0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	20000084 	.word	0x20000084

08000908 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b086      	sub	sp, #24
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
 8000918:	e00a      	b.n	8000930 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800091a:	f3af 8000 	nop.w
 800091e:	4601      	mov	r1, r0
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	1c5a      	adds	r2, r3, #1
 8000924:	60ba      	str	r2, [r7, #8]
 8000926:	b2ca      	uxtb	r2, r1
 8000928:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800092a:	697b      	ldr	r3, [r7, #20]
 800092c:	3301      	adds	r3, #1
 800092e:	617b      	str	r3, [r7, #20]
 8000930:	697a      	ldr	r2, [r7, #20]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	429a      	cmp	r2, r3
 8000936:	dbf0      	blt.n	800091a <_read+0x12>
  }

  return len;
 8000938:	687b      	ldr	r3, [r7, #4]
}
 800093a:	4618      	mov	r0, r3
 800093c:	3718      	adds	r7, #24
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b086      	sub	sp, #24
 8000946:	af00      	add	r7, sp, #0
 8000948:	60f8      	str	r0, [r7, #12]
 800094a:	60b9      	str	r1, [r7, #8]
 800094c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
 8000952:	e009      	b.n	8000968 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000954:	68bb      	ldr	r3, [r7, #8]
 8000956:	1c5a      	adds	r2, r3, #1
 8000958:	60ba      	str	r2, [r7, #8]
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	4618      	mov	r0, r3
 800095e:	f7ff ff09 	bl	8000774 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000962:	697b      	ldr	r3, [r7, #20]
 8000964:	3301      	adds	r3, #1
 8000966:	617b      	str	r3, [r7, #20]
 8000968:	697a      	ldr	r2, [r7, #20]
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	429a      	cmp	r2, r3
 800096e:	dbf1      	blt.n	8000954 <_write+0x12>
  }
  return len;
 8000970:	687b      	ldr	r3, [r7, #4]
}
 8000972:	4618      	mov	r0, r3
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <_close>:

int _close(int file)
{
 800097a:	b480      	push	{r7}
 800097c:	b083      	sub	sp, #12
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000982:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000986:	4618      	mov	r0, r3
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr

08000992 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800099c:	683b      	ldr	r3, [r7, #0]
 800099e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009a2:	605a      	str	r2, [r3, #4]
  return 0;
 80009a4:	2300      	movs	r3, #0
}
 80009a6:	4618      	mov	r0, r3
 80009a8:	370c      	adds	r7, #12
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr

080009b2 <_isatty>:

int _isatty(int file)
{
 80009b2:	b480      	push	{r7}
 80009b4:	b083      	sub	sp, #12
 80009b6:	af00      	add	r7, sp, #0
 80009b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009ba:	2301      	movs	r3, #1
}
 80009bc:	4618      	mov	r0, r3
 80009be:	370c      	adds	r7, #12
 80009c0:	46bd      	mov	sp, r7
 80009c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c6:	4770      	bx	lr

080009c8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b085      	sub	sp, #20
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	60f8      	str	r0, [r7, #12]
 80009d0:	60b9      	str	r1, [r7, #8]
 80009d2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009d4:	2300      	movs	r3, #0
}
 80009d6:	4618      	mov	r0, r3
 80009d8:	3714      	adds	r7, #20
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
	...

080009e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b086      	sub	sp, #24
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009ec:	4a14      	ldr	r2, [pc, #80]	@ (8000a40 <_sbrk+0x5c>)
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <_sbrk+0x60>)
 80009f0:	1ad3      	subs	r3, r2, r3
 80009f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009f8:	4b13      	ldr	r3, [pc, #76]	@ (8000a48 <_sbrk+0x64>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d102      	bne.n	8000a06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a00:	4b11      	ldr	r3, [pc, #68]	@ (8000a48 <_sbrk+0x64>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	@ (8000a4c <_sbrk+0x68>)
 8000a04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	4413      	add	r3, r2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d207      	bcs.n	8000a24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a14:	f002 f996 	bl	8002d44 <__errno>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	220c      	movs	r2, #12
 8000a1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a22:	e009      	b.n	8000a38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a24:	4b08      	ldr	r3, [pc, #32]	@ (8000a48 <_sbrk+0x64>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a2a:	4b07      	ldr	r3, [pc, #28]	@ (8000a48 <_sbrk+0x64>)
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	4413      	add	r3, r2
 8000a32:	4a05      	ldr	r2, [pc, #20]	@ (8000a48 <_sbrk+0x64>)
 8000a34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a36:	68fb      	ldr	r3, [r7, #12]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	20010000 	.word	0x20010000
 8000a44:	00000400 	.word	0x00000400
 8000a48:	200000d0 	.word	0x200000d0
 8000a4c:	20000228 	.word	0x20000228

08000a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a54:	4b06      	ldr	r3, [pc, #24]	@ (8000a70 <SystemInit+0x20>)
 8000a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a5a:	4a05      	ldr	r2, [pc, #20]	@ (8000a70 <SystemInit+0x20>)
 8000a5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a64:	bf00      	nop
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	e000ed00 	.word	0xe000ed00

08000a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000aac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a78:	f7ff ffea 	bl	8000a50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a7c:	480c      	ldr	r0, [pc, #48]	@ (8000ab0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a7e:	490d      	ldr	r1, [pc, #52]	@ (8000ab4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a80:	4a0d      	ldr	r2, [pc, #52]	@ (8000ab8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a84:	e002      	b.n	8000a8c <LoopCopyDataInit>

08000a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a8a:	3304      	adds	r3, #4

08000a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a90:	d3f9      	bcc.n	8000a86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a92:	4a0a      	ldr	r2, [pc, #40]	@ (8000abc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a94:	4c0a      	ldr	r4, [pc, #40]	@ (8000ac0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a98:	e001      	b.n	8000a9e <LoopFillZerobss>

08000a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a9c:	3204      	adds	r2, #4

08000a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000aa0:	d3fb      	bcc.n	8000a9a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aa2:	f002 f955 	bl	8002d50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aa6:	f7ff fd63 	bl	8000570 <main>
  bx  lr    
 8000aaa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000aac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ab4:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000ab8:	08003a6c 	.word	0x08003a6c
  ldr r2, =_sbss
 8000abc:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000ac0:	20000224 	.word	0x20000224

08000ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ac4:	e7fe      	b.n	8000ac4 <ADC_IRQHandler>
	...

08000ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000acc:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <HAL_Init+0x40>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <HAL_Init+0x40>)
 8000ad2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <HAL_Init+0x40>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a0a      	ldr	r2, [pc, #40]	@ (8000b08 <HAL_Init+0x40>)
 8000ade:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae4:	4b08      	ldr	r3, [pc, #32]	@ (8000b08 <HAL_Init+0x40>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	4a07      	ldr	r2, [pc, #28]	@ (8000b08 <HAL_Init+0x40>)
 8000aea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af0:	2003      	movs	r0, #3
 8000af2:	f000 f92b 	bl	8000d4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af6:	200f      	movs	r0, #15
 8000af8:	f000 f808 	bl	8000b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000afc:	f7ff fe52 	bl	80007a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40023c00 	.word	0x40023c00

08000b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b14:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_InitTick+0x54>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b12      	ldr	r3, [pc, #72]	@ (8000b64 <HAL_InitTick+0x58>)
 8000b1a:	781b      	ldrb	r3, [r3, #0]
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f000 f943 	bl	8000db6 <HAL_SYSTICK_Config>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e00e      	b.n	8000b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	2b0f      	cmp	r3, #15
 8000b3e:	d80a      	bhi.n	8000b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b40:	2200      	movs	r2, #0
 8000b42:	6879      	ldr	r1, [r7, #4]
 8000b44:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b48:	f000 f90b 	bl	8000d62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b4c:	4a06      	ldr	r2, [pc, #24]	@ (8000b68 <HAL_InitTick+0x5c>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e000      	b.n	8000b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b56:	2301      	movs	r3, #1
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3708      	adds	r7, #8
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20000008 	.word	0x20000008
 8000b68:	20000004 	.word	0x20000004

08000b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b70:	4b06      	ldr	r3, [pc, #24]	@ (8000b8c <HAL_IncTick+0x20>)
 8000b72:	781b      	ldrb	r3, [r3, #0]
 8000b74:	461a      	mov	r2, r3
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	4a04      	ldr	r2, [pc, #16]	@ (8000b90 <HAL_IncTick+0x24>)
 8000b7e:	6013      	str	r3, [r2, #0]
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr
 8000b8a:	bf00      	nop
 8000b8c:	20000008 	.word	0x20000008
 8000b90:	200000d4 	.word	0x200000d4

08000b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b94:	b480      	push	{r7}
 8000b96:	af00      	add	r7, sp, #0
  return uwTick;
 8000b98:	4b03      	ldr	r3, [pc, #12]	@ (8000ba8 <HAL_GetTick+0x14>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	200000d4 	.word	0x200000d4

08000bac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b085      	sub	sp, #20
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000bbe:	68db      	ldr	r3, [r3, #12]
 8000bc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bc2:	68ba      	ldr	r2, [r7, #8]
 8000bc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bc8:	4013      	ands	r3, r2
 8000bca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bde:	4a04      	ldr	r2, [pc, #16]	@ (8000bf0 <__NVIC_SetPriorityGrouping+0x44>)
 8000be0:	68bb      	ldr	r3, [r7, #8]
 8000be2:	60d3      	str	r3, [r2, #12]
}
 8000be4:	bf00      	nop
 8000be6:	3714      	adds	r7, #20
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bf8:	4b04      	ldr	r3, [pc, #16]	@ (8000c0c <__NVIC_GetPriorityGrouping+0x18>)
 8000bfa:	68db      	ldr	r3, [r3, #12]
 8000bfc:	0a1b      	lsrs	r3, r3, #8
 8000bfe:	f003 0307 	and.w	r3, r3, #7
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	e000ed00 	.word	0xe000ed00

08000c10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	4603      	mov	r3, r0
 8000c18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	db0b      	blt.n	8000c3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	f003 021f 	and.w	r2, r3, #31
 8000c28:	4907      	ldr	r1, [pc, #28]	@ (8000c48 <__NVIC_EnableIRQ+0x38>)
 8000c2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2e:	095b      	lsrs	r3, r3, #5
 8000c30:	2001      	movs	r0, #1
 8000c32:	fa00 f202 	lsl.w	r2, r0, r2
 8000c36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c3a:	bf00      	nop
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop
 8000c48:	e000e100 	.word	0xe000e100

08000c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	4603      	mov	r3, r0
 8000c54:	6039      	str	r1, [r7, #0]
 8000c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	db0a      	blt.n	8000c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c60:	683b      	ldr	r3, [r7, #0]
 8000c62:	b2da      	uxtb	r2, r3
 8000c64:	490c      	ldr	r1, [pc, #48]	@ (8000c98 <__NVIC_SetPriority+0x4c>)
 8000c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c6a:	0112      	lsls	r2, r2, #4
 8000c6c:	b2d2      	uxtb	r2, r2
 8000c6e:	440b      	add	r3, r1
 8000c70:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c74:	e00a      	b.n	8000c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c76:	683b      	ldr	r3, [r7, #0]
 8000c78:	b2da      	uxtb	r2, r3
 8000c7a:	4908      	ldr	r1, [pc, #32]	@ (8000c9c <__NVIC_SetPriority+0x50>)
 8000c7c:	79fb      	ldrb	r3, [r7, #7]
 8000c7e:	f003 030f 	and.w	r3, r3, #15
 8000c82:	3b04      	subs	r3, #4
 8000c84:	0112      	lsls	r2, r2, #4
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	440b      	add	r3, r1
 8000c8a:	761a      	strb	r2, [r3, #24]
}
 8000c8c:	bf00      	nop
 8000c8e:	370c      	adds	r7, #12
 8000c90:	46bd      	mov	sp, r7
 8000c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c96:	4770      	bx	lr
 8000c98:	e000e100 	.word	0xe000e100
 8000c9c:	e000ed00 	.word	0xe000ed00

08000ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b089      	sub	sp, #36	@ 0x24
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	60f8      	str	r0, [r7, #12]
 8000ca8:	60b9      	str	r1, [r7, #8]
 8000caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	f003 0307 	and.w	r3, r3, #7
 8000cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cb4:	69fb      	ldr	r3, [r7, #28]
 8000cb6:	f1c3 0307 	rsb	r3, r3, #7
 8000cba:	2b04      	cmp	r3, #4
 8000cbc:	bf28      	it	cs
 8000cbe:	2304      	movcs	r3, #4
 8000cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cc2:	69fb      	ldr	r3, [r7, #28]
 8000cc4:	3304      	adds	r3, #4
 8000cc6:	2b06      	cmp	r3, #6
 8000cc8:	d902      	bls.n	8000cd0 <NVIC_EncodePriority+0x30>
 8000cca:	69fb      	ldr	r3, [r7, #28]
 8000ccc:	3b03      	subs	r3, #3
 8000cce:	e000      	b.n	8000cd2 <NVIC_EncodePriority+0x32>
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000cd8:	69bb      	ldr	r3, [r7, #24]
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	43da      	mvns	r2, r3
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	401a      	ands	r2, r3
 8000ce4:	697b      	ldr	r3, [r7, #20]
 8000ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ce8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000cec:	697b      	ldr	r3, [r7, #20]
 8000cee:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf2:	43d9      	mvns	r1, r3
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cf8:	4313      	orrs	r3, r2
         );
}
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	3724      	adds	r7, #36	@ 0x24
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
	...

08000d08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3b01      	subs	r3, #1
 8000d14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d18:	d301      	bcc.n	8000d1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e00f      	b.n	8000d3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d48 <SysTick_Config+0x40>)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3b01      	subs	r3, #1
 8000d24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d26:	210f      	movs	r1, #15
 8000d28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d2c:	f7ff ff8e 	bl	8000c4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d30:	4b05      	ldr	r3, [pc, #20]	@ (8000d48 <SysTick_Config+0x40>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d36:	4b04      	ldr	r3, [pc, #16]	@ (8000d48 <SysTick_Config+0x40>)
 8000d38:	2207      	movs	r2, #7
 8000d3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d3c:	2300      	movs	r3, #0
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	e000e010 	.word	0xe000e010

08000d4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff29 	bl	8000bac <__NVIC_SetPriorityGrouping>
}
 8000d5a:	bf00      	nop
 8000d5c:	3708      	adds	r7, #8
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b086      	sub	sp, #24
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	60b9      	str	r1, [r7, #8]
 8000d6c:	607a      	str	r2, [r7, #4]
 8000d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d70:	2300      	movs	r3, #0
 8000d72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d74:	f7ff ff3e 	bl	8000bf4 <__NVIC_GetPriorityGrouping>
 8000d78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d7a:	687a      	ldr	r2, [r7, #4]
 8000d7c:	68b9      	ldr	r1, [r7, #8]
 8000d7e:	6978      	ldr	r0, [r7, #20]
 8000d80:	f7ff ff8e 	bl	8000ca0 <NVIC_EncodePriority>
 8000d84:	4602      	mov	r2, r0
 8000d86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d8a:	4611      	mov	r1, r2
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f7ff ff5d 	bl	8000c4c <__NVIC_SetPriority>
}
 8000d92:	bf00      	nop
 8000d94:	3718      	adds	r7, #24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	bd80      	pop	{r7, pc}

08000d9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d9a:	b580      	push	{r7, lr}
 8000d9c:	b082      	sub	sp, #8
 8000d9e:	af00      	add	r7, sp, #0
 8000da0:	4603      	mov	r3, r0
 8000da2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff ff31 	bl	8000c10 <__NVIC_EnableIRQ>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ffa2 	bl	8000d08 <SysTick_Config>
 8000dc4:	4603      	mov	r3, r0
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	3708      	adds	r7, #8
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}

08000dce <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000dce:	b580      	push	{r7, lr}
 8000dd0:	b084      	sub	sp, #16
 8000dd2:	af00      	add	r7, sp, #0
 8000dd4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dda:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000ddc:	f7ff feda 	bl	8000b94 <HAL_GetTick>
 8000de0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b02      	cmp	r3, #2
 8000dec:	d008      	beq.n	8000e00 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	2280      	movs	r2, #128	@ 0x80
 8000df2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2200      	movs	r2, #0
 8000df8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	e052      	b.n	8000ea6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	681a      	ldr	r2, [r3, #0]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f022 0216 	bic.w	r2, r2, #22
 8000e0e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	695a      	ldr	r2, [r3, #20]
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e1e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d103      	bne.n	8000e30 <HAL_DMA_Abort+0x62>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d007      	beq.n	8000e40 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	f022 0208 	bic.w	r2, r2, #8
 8000e3e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	681a      	ldr	r2, [r3, #0]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	f022 0201 	bic.w	r2, r2, #1
 8000e4e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e50:	e013      	b.n	8000e7a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e52:	f7ff fe9f 	bl	8000b94 <HAL_GetTick>
 8000e56:	4602      	mov	r2, r0
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	1ad3      	subs	r3, r2, r3
 8000e5c:	2b05      	cmp	r3, #5
 8000e5e:	d90c      	bls.n	8000e7a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2220      	movs	r2, #32
 8000e64:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2203      	movs	r2, #3
 8000e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2200      	movs	r2, #0
 8000e72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e015      	b.n	8000ea6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1e4      	bne.n	8000e52 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e8c:	223f      	movs	r2, #63	@ 0x3f
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2201      	movs	r2, #1
 8000e98:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	2b02      	cmp	r3, #2
 8000ec0:	d004      	beq.n	8000ecc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2280      	movs	r2, #128	@ 0x80
 8000ec6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	e00c      	b.n	8000ee6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2205      	movs	r2, #5
 8000ed0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f022 0201 	bic.w	r2, r2, #1
 8000ee2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000ee4:	2300      	movs	r3, #0
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
	...

08000ef4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b089      	sub	sp, #36	@ 0x24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000efe:	2300      	movs	r3, #0
 8000f00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f02:	2300      	movs	r3, #0
 8000f04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f06:	2300      	movs	r3, #0
 8000f08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61fb      	str	r3, [r7, #28]
 8000f0e:	e159      	b.n	80011c4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f10:	2201      	movs	r2, #1
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	fa02 f303 	lsl.w	r3, r2, r3
 8000f18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	697a      	ldr	r2, [r7, #20]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f24:	693a      	ldr	r2, [r7, #16]
 8000f26:	697b      	ldr	r3, [r7, #20]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	f040 8148 	bne.w	80011be <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	685b      	ldr	r3, [r3, #4]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d005      	beq.n	8000f46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685b      	ldr	r3, [r3, #4]
 8000f3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f42:	2b02      	cmp	r3, #2
 8000f44:	d130      	bne.n	8000fa8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	689b      	ldr	r3, [r3, #8]
 8000f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f4c:	69fb      	ldr	r3, [r7, #28]
 8000f4e:	005b      	lsls	r3, r3, #1
 8000f50:	2203      	movs	r2, #3
 8000f52:	fa02 f303 	lsl.w	r3, r2, r3
 8000f56:	43db      	mvns	r3, r3
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	68da      	ldr	r2, [r3, #12]
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	005b      	lsls	r3, r3, #1
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4313      	orrs	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	69ba      	ldr	r2, [r7, #24]
 8000f74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	685b      	ldr	r3, [r3, #4]
 8000f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f7c:	2201      	movs	r2, #1
 8000f7e:	69fb      	ldr	r3, [r7, #28]
 8000f80:	fa02 f303 	lsl.w	r3, r2, r3
 8000f84:	43db      	mvns	r3, r3
 8000f86:	69ba      	ldr	r2, [r7, #24]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	091b      	lsrs	r3, r3, #4
 8000f92:	f003 0201 	and.w	r2, r3, #1
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	4313      	orrs	r3, r2
 8000fa0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	f003 0303 	and.w	r3, r3, #3
 8000fb0:	2b03      	cmp	r3, #3
 8000fb2:	d017      	beq.n	8000fe4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	43db      	mvns	r3, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4013      	ands	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	689a      	ldr	r2, [r3, #8]
 8000fd0:	69fb      	ldr	r3, [r7, #28]
 8000fd2:	005b      	lsls	r3, r3, #1
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	4313      	orrs	r3, r2
 8000fdc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	69ba      	ldr	r2, [r7, #24]
 8000fe2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	2b02      	cmp	r3, #2
 8000fee:	d123      	bne.n	8001038 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ff0:	69fb      	ldr	r3, [r7, #28]
 8000ff2:	08da      	lsrs	r2, r3, #3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	3208      	adds	r2, #8
 8000ff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ffc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	009b      	lsls	r3, r3, #2
 8001006:	220f      	movs	r2, #15
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	4013      	ands	r3, r2
 8001012:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	691a      	ldr	r2, [r3, #16]
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	f003 0307 	and.w	r3, r3, #7
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	08da      	lsrs	r2, r3, #3
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	3208      	adds	r2, #8
 8001032:	69b9      	ldr	r1, [r7, #24]
 8001034:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800103e:	69fb      	ldr	r3, [r7, #28]
 8001040:	005b      	lsls	r3, r3, #1
 8001042:	2203      	movs	r2, #3
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	43db      	mvns	r3, r3
 800104a:	69ba      	ldr	r2, [r7, #24]
 800104c:	4013      	ands	r3, r2
 800104e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	685b      	ldr	r3, [r3, #4]
 8001054:	f003 0203 	and.w	r2, r3, #3
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	005b      	lsls	r3, r3, #1
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	4313      	orrs	r3, r2
 8001064:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	69ba      	ldr	r2, [r7, #24]
 800106a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001074:	2b00      	cmp	r3, #0
 8001076:	f000 80a2 	beq.w	80011be <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800107a:	2300      	movs	r3, #0
 800107c:	60fb      	str	r3, [r7, #12]
 800107e:	4b57      	ldr	r3, [pc, #348]	@ (80011dc <HAL_GPIO_Init+0x2e8>)
 8001080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001082:	4a56      	ldr	r2, [pc, #344]	@ (80011dc <HAL_GPIO_Init+0x2e8>)
 8001084:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001088:	6453      	str	r3, [r2, #68]	@ 0x44
 800108a:	4b54      	ldr	r3, [pc, #336]	@ (80011dc <HAL_GPIO_Init+0x2e8>)
 800108c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800108e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001092:	60fb      	str	r3, [r7, #12]
 8001094:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001096:	4a52      	ldr	r2, [pc, #328]	@ (80011e0 <HAL_GPIO_Init+0x2ec>)
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	089b      	lsrs	r3, r3, #2
 800109c:	3302      	adds	r3, #2
 800109e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	f003 0303 	and.w	r3, r3, #3
 80010aa:	009b      	lsls	r3, r3, #2
 80010ac:	220f      	movs	r2, #15
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4013      	ands	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	4a49      	ldr	r2, [pc, #292]	@ (80011e4 <HAL_GPIO_Init+0x2f0>)
 80010be:	4293      	cmp	r3, r2
 80010c0:	d019      	beq.n	80010f6 <HAL_GPIO_Init+0x202>
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4a48      	ldr	r2, [pc, #288]	@ (80011e8 <HAL_GPIO_Init+0x2f4>)
 80010c6:	4293      	cmp	r3, r2
 80010c8:	d013      	beq.n	80010f2 <HAL_GPIO_Init+0x1fe>
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	4a47      	ldr	r2, [pc, #284]	@ (80011ec <HAL_GPIO_Init+0x2f8>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d00d      	beq.n	80010ee <HAL_GPIO_Init+0x1fa>
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	4a46      	ldr	r2, [pc, #280]	@ (80011f0 <HAL_GPIO_Init+0x2fc>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d007      	beq.n	80010ea <HAL_GPIO_Init+0x1f6>
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4a45      	ldr	r2, [pc, #276]	@ (80011f4 <HAL_GPIO_Init+0x300>)
 80010de:	4293      	cmp	r3, r2
 80010e0:	d101      	bne.n	80010e6 <HAL_GPIO_Init+0x1f2>
 80010e2:	2304      	movs	r3, #4
 80010e4:	e008      	b.n	80010f8 <HAL_GPIO_Init+0x204>
 80010e6:	2307      	movs	r3, #7
 80010e8:	e006      	b.n	80010f8 <HAL_GPIO_Init+0x204>
 80010ea:	2303      	movs	r3, #3
 80010ec:	e004      	b.n	80010f8 <HAL_GPIO_Init+0x204>
 80010ee:	2302      	movs	r3, #2
 80010f0:	e002      	b.n	80010f8 <HAL_GPIO_Init+0x204>
 80010f2:	2301      	movs	r3, #1
 80010f4:	e000      	b.n	80010f8 <HAL_GPIO_Init+0x204>
 80010f6:	2300      	movs	r3, #0
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	f002 0203 	and.w	r2, r2, #3
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4093      	lsls	r3, r2
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001108:	4935      	ldr	r1, [pc, #212]	@ (80011e0 <HAL_GPIO_Init+0x2ec>)
 800110a:	69fb      	ldr	r3, [r7, #28]
 800110c:	089b      	lsrs	r3, r3, #2
 800110e:	3302      	adds	r3, #2
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001116:	4b38      	ldr	r3, [pc, #224]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800111c:	693b      	ldr	r3, [r7, #16]
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800112e:	2b00      	cmp	r3, #0
 8001130:	d003      	beq.n	800113a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800113a:	4a2f      	ldr	r2, [pc, #188]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 800113c:	69bb      	ldr	r3, [r7, #24]
 800113e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001140:	4b2d      	ldr	r3, [pc, #180]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	43db      	mvns	r3, r3
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001150:	683b      	ldr	r3, [r7, #0]
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	4313      	orrs	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001164:	4a24      	ldr	r2, [pc, #144]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800116a:	4b23      	ldr	r3, [pc, #140]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 800116c:	685b      	ldr	r3, [r3, #4]
 800116e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001170:	693b      	ldr	r3, [r7, #16]
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001182:	2b00      	cmp	r3, #0
 8001184:	d003      	beq.n	800118e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	693b      	ldr	r3, [r7, #16]
 800118a:	4313      	orrs	r3, r2
 800118c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800118e:	4a1a      	ldr	r2, [pc, #104]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 8001190:	69bb      	ldr	r3, [r7, #24]
 8001192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001194:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	43db      	mvns	r3, r3
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	4013      	ands	r3, r2
 80011a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	685b      	ldr	r3, [r3, #4]
 80011a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d003      	beq.n	80011b8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80011b8:	4a0f      	ldr	r2, [pc, #60]	@ (80011f8 <HAL_GPIO_Init+0x304>)
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	3301      	adds	r3, #1
 80011c2:	61fb      	str	r3, [r7, #28]
 80011c4:	69fb      	ldr	r3, [r7, #28]
 80011c6:	2b0f      	cmp	r3, #15
 80011c8:	f67f aea2 	bls.w	8000f10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011cc:	bf00      	nop
 80011ce:	bf00      	nop
 80011d0:	3724      	adds	r7, #36	@ 0x24
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	40023800 	.word	0x40023800
 80011e0:	40013800 	.word	0x40013800
 80011e4:	40020000 	.word	0x40020000
 80011e8:	40020400 	.word	0x40020400
 80011ec:	40020800 	.word	0x40020800
 80011f0:	40020c00 	.word	0x40020c00
 80011f4:	40021000 	.word	0x40021000
 80011f8:	40013c00 	.word	0x40013c00

080011fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	460b      	mov	r3, r1
 8001206:	807b      	strh	r3, [r7, #2]
 8001208:	4613      	mov	r3, r2
 800120a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800120c:	787b      	ldrb	r3, [r7, #1]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001212:	887a      	ldrh	r2, [r7, #2]
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001218:	e003      	b.n	8001222 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800121a:	887b      	ldrh	r3, [r7, #2]
 800121c:	041a      	lsls	r2, r3, #16
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	619a      	str	r2, [r3, #24]
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
	...

08001230 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b086      	sub	sp, #24
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e267      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	2b00      	cmp	r3, #0
 800124c:	d075      	beq.n	800133a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800124e:	4b88      	ldr	r3, [pc, #544]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001250:	689b      	ldr	r3, [r3, #8]
 8001252:	f003 030c 	and.w	r3, r3, #12
 8001256:	2b04      	cmp	r3, #4
 8001258:	d00c      	beq.n	8001274 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800125a:	4b85      	ldr	r3, [pc, #532]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001262:	2b08      	cmp	r3, #8
 8001264:	d112      	bne.n	800128c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001266:	4b82      	ldr	r3, [pc, #520]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001268:	685b      	ldr	r3, [r3, #4]
 800126a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800126e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001272:	d10b      	bne.n	800128c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001274:	4b7e      	ldr	r3, [pc, #504]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800127c:	2b00      	cmp	r3, #0
 800127e:	d05b      	beq.n	8001338 <HAL_RCC_OscConfig+0x108>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d157      	bne.n	8001338 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001288:	2301      	movs	r3, #1
 800128a:	e242      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001294:	d106      	bne.n	80012a4 <HAL_RCC_OscConfig+0x74>
 8001296:	4b76      	ldr	r3, [pc, #472]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	4a75      	ldr	r2, [pc, #468]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 800129c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012a0:	6013      	str	r3, [r2, #0]
 80012a2:	e01d      	b.n	80012e0 <HAL_RCC_OscConfig+0xb0>
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012ac:	d10c      	bne.n	80012c8 <HAL_RCC_OscConfig+0x98>
 80012ae:	4b70      	ldr	r3, [pc, #448]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a6f      	ldr	r2, [pc, #444]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	4b6d      	ldr	r3, [pc, #436]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a6c      	ldr	r2, [pc, #432]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	e00b      	b.n	80012e0 <HAL_RCC_OscConfig+0xb0>
 80012c8:	4b69      	ldr	r3, [pc, #420]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	4a68      	ldr	r2, [pc, #416]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80012d2:	6013      	str	r3, [r2, #0]
 80012d4:	4b66      	ldr	r3, [pc, #408]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a65      	ldr	r2, [pc, #404]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80012da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80012de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	685b      	ldr	r3, [r3, #4]
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d013      	beq.n	8001310 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012e8:	f7ff fc54 	bl	8000b94 <HAL_GetTick>
 80012ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012ee:	e008      	b.n	8001302 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012f0:	f7ff fc50 	bl	8000b94 <HAL_GetTick>
 80012f4:	4602      	mov	r2, r0
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	1ad3      	subs	r3, r2, r3
 80012fa:	2b64      	cmp	r3, #100	@ 0x64
 80012fc:	d901      	bls.n	8001302 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80012fe:	2303      	movs	r3, #3
 8001300:	e207      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001302:	4b5b      	ldr	r3, [pc, #364]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d0f0      	beq.n	80012f0 <HAL_RCC_OscConfig+0xc0>
 800130e:	e014      	b.n	800133a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fc40 	bl	8000b94 <HAL_GetTick>
 8001314:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001316:	e008      	b.n	800132a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001318:	f7ff fc3c 	bl	8000b94 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	2b64      	cmp	r3, #100	@ 0x64
 8001324:	d901      	bls.n	800132a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001326:	2303      	movs	r3, #3
 8001328:	e1f3      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800132a:	4b51      	ldr	r3, [pc, #324]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1f0      	bne.n	8001318 <HAL_RCC_OscConfig+0xe8>
 8001336:	e000      	b.n	800133a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001338:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0302 	and.w	r3, r3, #2
 8001342:	2b00      	cmp	r3, #0
 8001344:	d063      	beq.n	800140e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001346:	4b4a      	ldr	r3, [pc, #296]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001348:	689b      	ldr	r3, [r3, #8]
 800134a:	f003 030c 	and.w	r3, r3, #12
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00b      	beq.n	800136a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001352:	4b47      	ldr	r3, [pc, #284]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800135a:	2b08      	cmp	r3, #8
 800135c:	d11c      	bne.n	8001398 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800135e:	4b44      	ldr	r3, [pc, #272]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d116      	bne.n	8001398 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800136a:	4b41      	ldr	r3, [pc, #260]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0302 	and.w	r3, r3, #2
 8001372:	2b00      	cmp	r3, #0
 8001374:	d005      	beq.n	8001382 <HAL_RCC_OscConfig+0x152>
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	68db      	ldr	r3, [r3, #12]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d001      	beq.n	8001382 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800137e:	2301      	movs	r3, #1
 8001380:	e1c7      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001382:	4b3b      	ldr	r3, [pc, #236]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	691b      	ldr	r3, [r3, #16]
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4937      	ldr	r1, [pc, #220]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001392:	4313      	orrs	r3, r2
 8001394:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001396:	e03a      	b.n	800140e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d020      	beq.n	80013e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013a0:	4b34      	ldr	r3, [pc, #208]	@ (8001474 <HAL_RCC_OscConfig+0x244>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a6:	f7ff fbf5 	bl	8000b94 <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013ae:	f7ff fbf1 	bl	8000b94 <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e1a8      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013c0:	4b2b      	ldr	r3, [pc, #172]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013cc:	4b28      	ldr	r3, [pc, #160]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691b      	ldr	r3, [r3, #16]
 80013d8:	00db      	lsls	r3, r3, #3
 80013da:	4925      	ldr	r1, [pc, #148]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 80013dc:	4313      	orrs	r3, r2
 80013de:	600b      	str	r3, [r1, #0]
 80013e0:	e015      	b.n	800140e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013e2:	4b24      	ldr	r3, [pc, #144]	@ (8001474 <HAL_RCC_OscConfig+0x244>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013e8:	f7ff fbd4 	bl	8000b94 <HAL_GetTick>
 80013ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80013ee:	e008      	b.n	8001402 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013f0:	f7ff fbd0 	bl	8000b94 <HAL_GetTick>
 80013f4:	4602      	mov	r2, r0
 80013f6:	693b      	ldr	r3, [r7, #16]
 80013f8:	1ad3      	subs	r3, r2, r3
 80013fa:	2b02      	cmp	r3, #2
 80013fc:	d901      	bls.n	8001402 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80013fe:	2303      	movs	r3, #3
 8001400:	e187      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001402:	4b1b      	ldr	r3, [pc, #108]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0302 	and.w	r3, r3, #2
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1f0      	bne.n	80013f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0308 	and.w	r3, r3, #8
 8001416:	2b00      	cmp	r3, #0
 8001418:	d036      	beq.n	8001488 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	695b      	ldr	r3, [r3, #20]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d016      	beq.n	8001450 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001422:	4b15      	ldr	r3, [pc, #84]	@ (8001478 <HAL_RCC_OscConfig+0x248>)
 8001424:	2201      	movs	r2, #1
 8001426:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001428:	f7ff fbb4 	bl	8000b94 <HAL_GetTick>
 800142c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800142e:	e008      	b.n	8001442 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001430:	f7ff fbb0 	bl	8000b94 <HAL_GetTick>
 8001434:	4602      	mov	r2, r0
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	2b02      	cmp	r3, #2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e167      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001442:	4b0b      	ldr	r3, [pc, #44]	@ (8001470 <HAL_RCC_OscConfig+0x240>)
 8001444:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001446:	f003 0302 	and.w	r3, r3, #2
 800144a:	2b00      	cmp	r3, #0
 800144c:	d0f0      	beq.n	8001430 <HAL_RCC_OscConfig+0x200>
 800144e:	e01b      	b.n	8001488 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001450:	4b09      	ldr	r3, [pc, #36]	@ (8001478 <HAL_RCC_OscConfig+0x248>)
 8001452:	2200      	movs	r2, #0
 8001454:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001456:	f7ff fb9d 	bl	8000b94 <HAL_GetTick>
 800145a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800145c:	e00e      	b.n	800147c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800145e:	f7ff fb99 	bl	8000b94 <HAL_GetTick>
 8001462:	4602      	mov	r2, r0
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	2b02      	cmp	r3, #2
 800146a:	d907      	bls.n	800147c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800146c:	2303      	movs	r3, #3
 800146e:	e150      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
 8001470:	40023800 	.word	0x40023800
 8001474:	42470000 	.word	0x42470000
 8001478:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800147c:	4b88      	ldr	r3, [pc, #544]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800147e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d1ea      	bne.n	800145e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	f000 8097 	beq.w	80015c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001496:	2300      	movs	r3, #0
 8001498:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800149a:	4b81      	ldr	r3, [pc, #516]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800149e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10f      	bne.n	80014c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014a6:	2300      	movs	r3, #0
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	4b7d      	ldr	r3, [pc, #500]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	4a7c      	ldr	r2, [pc, #496]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80014b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80014b6:	4b7a      	ldr	r3, [pc, #488]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80014b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80014c2:	2301      	movs	r3, #1
 80014c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014c6:	4b77      	ldr	r3, [pc, #476]	@ (80016a4 <HAL_RCC_OscConfig+0x474>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d118      	bne.n	8001504 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80014d2:	4b74      	ldr	r3, [pc, #464]	@ (80016a4 <HAL_RCC_OscConfig+0x474>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a73      	ldr	r2, [pc, #460]	@ (80016a4 <HAL_RCC_OscConfig+0x474>)
 80014d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80014de:	f7ff fb59 	bl	8000b94 <HAL_GetTick>
 80014e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014e4:	e008      	b.n	80014f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014e6:	f7ff fb55 	bl	8000b94 <HAL_GetTick>
 80014ea:	4602      	mov	r2, r0
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	1ad3      	subs	r3, r2, r3
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d901      	bls.n	80014f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e10c      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014f8:	4b6a      	ldr	r3, [pc, #424]	@ (80016a4 <HAL_RCC_OscConfig+0x474>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001500:	2b00      	cmp	r3, #0
 8001502:	d0f0      	beq.n	80014e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	689b      	ldr	r3, [r3, #8]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d106      	bne.n	800151a <HAL_RCC_OscConfig+0x2ea>
 800150c:	4b64      	ldr	r3, [pc, #400]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800150e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001510:	4a63      	ldr	r2, [pc, #396]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001512:	f043 0301 	orr.w	r3, r3, #1
 8001516:	6713      	str	r3, [r2, #112]	@ 0x70
 8001518:	e01c      	b.n	8001554 <HAL_RCC_OscConfig+0x324>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	2b05      	cmp	r3, #5
 8001520:	d10c      	bne.n	800153c <HAL_RCC_OscConfig+0x30c>
 8001522:	4b5f      	ldr	r3, [pc, #380]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001526:	4a5e      	ldr	r2, [pc, #376]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001528:	f043 0304 	orr.w	r3, r3, #4
 800152c:	6713      	str	r3, [r2, #112]	@ 0x70
 800152e:	4b5c      	ldr	r3, [pc, #368]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001530:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001532:	4a5b      	ldr	r2, [pc, #364]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001534:	f043 0301 	orr.w	r3, r3, #1
 8001538:	6713      	str	r3, [r2, #112]	@ 0x70
 800153a:	e00b      	b.n	8001554 <HAL_RCC_OscConfig+0x324>
 800153c:	4b58      	ldr	r3, [pc, #352]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800153e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001540:	4a57      	ldr	r2, [pc, #348]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001542:	f023 0301 	bic.w	r3, r3, #1
 8001546:	6713      	str	r3, [r2, #112]	@ 0x70
 8001548:	4b55      	ldr	r3, [pc, #340]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800154a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800154c:	4a54      	ldr	r2, [pc, #336]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800154e:	f023 0304 	bic.w	r3, r3, #4
 8001552:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	689b      	ldr	r3, [r3, #8]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d015      	beq.n	8001588 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800155c:	f7ff fb1a 	bl	8000b94 <HAL_GetTick>
 8001560:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001562:	e00a      	b.n	800157a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001564:	f7ff fb16 	bl	8000b94 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001572:	4293      	cmp	r3, r2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e0cb      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800157a:	4b49      	ldr	r3, [pc, #292]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157e:	f003 0302 	and.w	r3, r3, #2
 8001582:	2b00      	cmp	r3, #0
 8001584:	d0ee      	beq.n	8001564 <HAL_RCC_OscConfig+0x334>
 8001586:	e014      	b.n	80015b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001588:	f7ff fb04 	bl	8000b94 <HAL_GetTick>
 800158c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800158e:	e00a      	b.n	80015a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001590:	f7ff fb00 	bl	8000b94 <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	693b      	ldr	r3, [r7, #16]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e0b5      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015a6:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80015a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1ee      	bne.n	8001590 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80015b2:	7dfb      	ldrb	r3, [r7, #23]
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d105      	bne.n	80015c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80015b8:	4b39      	ldr	r3, [pc, #228]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80015ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015bc:	4a38      	ldr	r2, [pc, #224]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80015be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	f000 80a1 	beq.w	8001710 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80015ce:	4b34      	ldr	r3, [pc, #208]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 80015d0:	689b      	ldr	r3, [r3, #8]
 80015d2:	f003 030c 	and.w	r3, r3, #12
 80015d6:	2b08      	cmp	r3, #8
 80015d8:	d05c      	beq.n	8001694 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	2b02      	cmp	r3, #2
 80015e0:	d141      	bne.n	8001666 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015e2:	4b31      	ldr	r3, [pc, #196]	@ (80016a8 <HAL_RCC_OscConfig+0x478>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e8:	f7ff fad4 	bl	8000b94 <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ee:	e008      	b.n	8001602 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015f0:	f7ff fad0 	bl	8000b94 <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e087      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001602:	4b27      	ldr	r3, [pc, #156]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800160a:	2b00      	cmp	r3, #0
 800160c:	d1f0      	bne.n	80015f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69da      	ldr	r2, [r3, #28]
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a1b      	ldr	r3, [r3, #32]
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800161c:	019b      	lsls	r3, r3, #6
 800161e:	431a      	orrs	r2, r3
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001624:	085b      	lsrs	r3, r3, #1
 8001626:	3b01      	subs	r3, #1
 8001628:	041b      	lsls	r3, r3, #16
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001630:	061b      	lsls	r3, r3, #24
 8001632:	491b      	ldr	r1, [pc, #108]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001638:	4b1b      	ldr	r3, [pc, #108]	@ (80016a8 <HAL_RCC_OscConfig+0x478>)
 800163a:	2201      	movs	r2, #1
 800163c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800163e:	f7ff faa9 	bl	8000b94 <HAL_GetTick>
 8001642:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001644:	e008      	b.n	8001658 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001646:	f7ff faa5 	bl	8000b94 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	693b      	ldr	r3, [r7, #16]
 800164e:	1ad3      	subs	r3, r2, r3
 8001650:	2b02      	cmp	r3, #2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e05c      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001658:	4b11      	ldr	r3, [pc, #68]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d0f0      	beq.n	8001646 <HAL_RCC_OscConfig+0x416>
 8001664:	e054      	b.n	8001710 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001666:	4b10      	ldr	r3, [pc, #64]	@ (80016a8 <HAL_RCC_OscConfig+0x478>)
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800166c:	f7ff fa92 	bl	8000b94 <HAL_GetTick>
 8001670:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001672:	e008      	b.n	8001686 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001674:	f7ff fa8e 	bl	8000b94 <HAL_GetTick>
 8001678:	4602      	mov	r2, r0
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	1ad3      	subs	r3, r2, r3
 800167e:	2b02      	cmp	r3, #2
 8001680:	d901      	bls.n	8001686 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001682:	2303      	movs	r3, #3
 8001684:	e045      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001686:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <HAL_RCC_OscConfig+0x470>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d1f0      	bne.n	8001674 <HAL_RCC_OscConfig+0x444>
 8001692:	e03d      	b.n	8001710 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d107      	bne.n	80016ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e038      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40007000 	.word	0x40007000
 80016a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016ac:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <HAL_RCC_OscConfig+0x4ec>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d028      	beq.n	800170c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016c4:	429a      	cmp	r2, r3
 80016c6:	d121      	bne.n	800170c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d11a      	bne.n	800170c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016d6:	68fa      	ldr	r2, [r7, #12]
 80016d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80016dc:	4013      	ands	r3, r2
 80016de:	687a      	ldr	r2, [r7, #4]
 80016e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80016e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d111      	bne.n	800170c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f2:	085b      	lsrs	r3, r3, #1
 80016f4:	3b01      	subs	r3, #1
 80016f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80016f8:	429a      	cmp	r2, r3
 80016fa:	d107      	bne.n	800170c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001706:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001708:	429a      	cmp	r2, r3
 800170a:	d001      	beq.n	8001710 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e000      	b.n	8001712 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40023800 	.word	0x40023800

08001720 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e0cc      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001734:	4b68      	ldr	r3, [pc, #416]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 0307 	and.w	r3, r3, #7
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d90c      	bls.n	800175c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001742:	4b65      	ldr	r3, [pc, #404]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001744:	683a      	ldr	r2, [r7, #0]
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800174a:	4b63      	ldr	r3, [pc, #396]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0307 	and.w	r3, r3, #7
 8001752:	683a      	ldr	r2, [r7, #0]
 8001754:	429a      	cmp	r2, r3
 8001756:	d001      	beq.n	800175c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e0b8      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 0302 	and.w	r3, r3, #2
 8001764:	2b00      	cmp	r3, #0
 8001766:	d020      	beq.n	80017aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	f003 0304 	and.w	r3, r3, #4
 8001770:	2b00      	cmp	r3, #0
 8001772:	d005      	beq.n	8001780 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001774:	4b59      	ldr	r3, [pc, #356]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	4a58      	ldr	r2, [pc, #352]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 800177a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800177e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0308 	and.w	r3, r3, #8
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800178c:	4b53      	ldr	r3, [pc, #332]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	4a52      	ldr	r2, [pc, #328]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001792:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001796:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001798:	4b50      	ldr	r3, [pc, #320]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	494d      	ldr	r1, [pc, #308]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80017a6:	4313      	orrs	r3, r2
 80017a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d044      	beq.n	8001840 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d107      	bne.n	80017ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017be:	4b47      	ldr	r3, [pc, #284]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d119      	bne.n	80017fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ca:	2301      	movs	r3, #1
 80017cc:	e07f      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d003      	beq.n	80017de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80017da:	2b03      	cmp	r3, #3
 80017dc:	d107      	bne.n	80017ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017de:	4b3f      	ldr	r3, [pc, #252]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d109      	bne.n	80017fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017ea:	2301      	movs	r3, #1
 80017ec:	e06f      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ee:	4b3b      	ldr	r3, [pc, #236]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d101      	bne.n	80017fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e067      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80017fe:	4b37      	ldr	r3, [pc, #220]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f023 0203 	bic.w	r2, r3, #3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	4934      	ldr	r1, [pc, #208]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	4313      	orrs	r3, r2
 800180e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001810:	f7ff f9c0 	bl	8000b94 <HAL_GetTick>
 8001814:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001816:	e00a      	b.n	800182e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001818:	f7ff f9bc 	bl	8000b94 <HAL_GetTick>
 800181c:	4602      	mov	r2, r0
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001826:	4293      	cmp	r3, r2
 8001828:	d901      	bls.n	800182e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e04f      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800182e:	4b2b      	ldr	r3, [pc, #172]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	f003 020c 	and.w	r2, r3, #12
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	429a      	cmp	r2, r3
 800183e:	d1eb      	bne.n	8001818 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001840:	4b25      	ldr	r3, [pc, #148]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0307 	and.w	r3, r3, #7
 8001848:	683a      	ldr	r2, [r7, #0]
 800184a:	429a      	cmp	r2, r3
 800184c:	d20c      	bcs.n	8001868 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800184e:	4b22      	ldr	r3, [pc, #136]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001850:	683a      	ldr	r2, [r7, #0]
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001856:	4b20      	ldr	r3, [pc, #128]	@ (80018d8 <HAL_RCC_ClockConfig+0x1b8>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0307 	and.w	r3, r3, #7
 800185e:	683a      	ldr	r2, [r7, #0]
 8001860:	429a      	cmp	r2, r3
 8001862:	d001      	beq.n	8001868 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e032      	b.n	80018ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f003 0304 	and.w	r3, r3, #4
 8001870:	2b00      	cmp	r3, #0
 8001872:	d008      	beq.n	8001886 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001874:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	68db      	ldr	r3, [r3, #12]
 8001880:	4916      	ldr	r1, [pc, #88]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001882:	4313      	orrs	r3, r2
 8001884:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0308 	and.w	r3, r3, #8
 800188e:	2b00      	cmp	r3, #0
 8001890:	d009      	beq.n	80018a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001892:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	689b      	ldr	r3, [r3, #8]
 8001896:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	00db      	lsls	r3, r3, #3
 80018a0:	490e      	ldr	r1, [pc, #56]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80018a2:	4313      	orrs	r3, r2
 80018a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018a6:	f000 f821 	bl	80018ec <HAL_RCC_GetSysClockFreq>
 80018aa:	4602      	mov	r2, r0
 80018ac:	4b0b      	ldr	r3, [pc, #44]	@ (80018dc <HAL_RCC_ClockConfig+0x1bc>)
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	091b      	lsrs	r3, r3, #4
 80018b2:	f003 030f 	and.w	r3, r3, #15
 80018b6:	490a      	ldr	r1, [pc, #40]	@ (80018e0 <HAL_RCC_ClockConfig+0x1c0>)
 80018b8:	5ccb      	ldrb	r3, [r1, r3]
 80018ba:	fa22 f303 	lsr.w	r3, r2, r3
 80018be:	4a09      	ldr	r2, [pc, #36]	@ (80018e4 <HAL_RCC_ClockConfig+0x1c4>)
 80018c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80018c2:	4b09      	ldr	r3, [pc, #36]	@ (80018e8 <HAL_RCC_ClockConfig+0x1c8>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4618      	mov	r0, r3
 80018c8:	f7ff f920 	bl	8000b0c <HAL_InitTick>

  return HAL_OK;
 80018cc:	2300      	movs	r3, #0
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023c00 	.word	0x40023c00
 80018dc:	40023800 	.word	0x40023800
 80018e0:	08003a10 	.word	0x08003a10
 80018e4:	20000000 	.word	0x20000000
 80018e8:	20000004 	.word	0x20000004

080018ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80018f0:	b090      	sub	sp, #64	@ 0x40
 80018f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80018f8:	2300      	movs	r3, #0
 80018fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018fc:	2300      	movs	r3, #0
 80018fe:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001900:	2300      	movs	r3, #0
 8001902:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001904:	4b59      	ldr	r3, [pc, #356]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	f003 030c 	and.w	r3, r3, #12
 800190c:	2b08      	cmp	r3, #8
 800190e:	d00d      	beq.n	800192c <HAL_RCC_GetSysClockFreq+0x40>
 8001910:	2b08      	cmp	r3, #8
 8001912:	f200 80a1 	bhi.w	8001a58 <HAL_RCC_GetSysClockFreq+0x16c>
 8001916:	2b00      	cmp	r3, #0
 8001918:	d002      	beq.n	8001920 <HAL_RCC_GetSysClockFreq+0x34>
 800191a:	2b04      	cmp	r3, #4
 800191c:	d003      	beq.n	8001926 <HAL_RCC_GetSysClockFreq+0x3a>
 800191e:	e09b      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001920:	4b53      	ldr	r3, [pc, #332]	@ (8001a70 <HAL_RCC_GetSysClockFreq+0x184>)
 8001922:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001924:	e09b      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001926:	4b53      	ldr	r3, [pc, #332]	@ (8001a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8001928:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800192a:	e098      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800192c:	4b4f      	ldr	r3, [pc, #316]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001936:	4b4d      	ldr	r3, [pc, #308]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d028      	beq.n	8001994 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001942:	4b4a      	ldr	r3, [pc, #296]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	099b      	lsrs	r3, r3, #6
 8001948:	2200      	movs	r2, #0
 800194a:	623b      	str	r3, [r7, #32]
 800194c:	627a      	str	r2, [r7, #36]	@ 0x24
 800194e:	6a3b      	ldr	r3, [r7, #32]
 8001950:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001954:	2100      	movs	r1, #0
 8001956:	4b47      	ldr	r3, [pc, #284]	@ (8001a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8001958:	fb03 f201 	mul.w	r2, r3, r1
 800195c:	2300      	movs	r3, #0
 800195e:	fb00 f303 	mul.w	r3, r0, r3
 8001962:	4413      	add	r3, r2
 8001964:	4a43      	ldr	r2, [pc, #268]	@ (8001a74 <HAL_RCC_GetSysClockFreq+0x188>)
 8001966:	fba0 1202 	umull	r1, r2, r0, r2
 800196a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800196c:	460a      	mov	r2, r1
 800196e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001970:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001972:	4413      	add	r3, r2
 8001974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001978:	2200      	movs	r2, #0
 800197a:	61bb      	str	r3, [r7, #24]
 800197c:	61fa      	str	r2, [r7, #28]
 800197e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001982:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001986:	f7fe fc7b 	bl	8000280 <__aeabi_uldivmod>
 800198a:	4602      	mov	r2, r0
 800198c:	460b      	mov	r3, r1
 800198e:	4613      	mov	r3, r2
 8001990:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001992:	e053      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001994:	4b35      	ldr	r3, [pc, #212]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8001996:	685b      	ldr	r3, [r3, #4]
 8001998:	099b      	lsrs	r3, r3, #6
 800199a:	2200      	movs	r2, #0
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	617a      	str	r2, [r7, #20]
 80019a0:	693b      	ldr	r3, [r7, #16]
 80019a2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80019a6:	f04f 0b00 	mov.w	fp, #0
 80019aa:	4652      	mov	r2, sl
 80019ac:	465b      	mov	r3, fp
 80019ae:	f04f 0000 	mov.w	r0, #0
 80019b2:	f04f 0100 	mov.w	r1, #0
 80019b6:	0159      	lsls	r1, r3, #5
 80019b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019bc:	0150      	lsls	r0, r2, #5
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	ebb2 080a 	subs.w	r8, r2, sl
 80019c6:	eb63 090b 	sbc.w	r9, r3, fp
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80019d6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80019da:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80019de:	ebb2 0408 	subs.w	r4, r2, r8
 80019e2:	eb63 0509 	sbc.w	r5, r3, r9
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	f04f 0300 	mov.w	r3, #0
 80019ee:	00eb      	lsls	r3, r5, #3
 80019f0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019f4:	00e2      	lsls	r2, r4, #3
 80019f6:	4614      	mov	r4, r2
 80019f8:	461d      	mov	r5, r3
 80019fa:	eb14 030a 	adds.w	r3, r4, sl
 80019fe:	603b      	str	r3, [r7, #0]
 8001a00:	eb45 030b 	adc.w	r3, r5, fp
 8001a04:	607b      	str	r3, [r7, #4]
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	f04f 0300 	mov.w	r3, #0
 8001a0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001a12:	4629      	mov	r1, r5
 8001a14:	028b      	lsls	r3, r1, #10
 8001a16:	4621      	mov	r1, r4
 8001a18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a1c:	4621      	mov	r1, r4
 8001a1e:	028a      	lsls	r2, r1, #10
 8001a20:	4610      	mov	r0, r2
 8001a22:	4619      	mov	r1, r3
 8001a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001a26:	2200      	movs	r2, #0
 8001a28:	60bb      	str	r3, [r7, #8]
 8001a2a:	60fa      	str	r2, [r7, #12]
 8001a2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001a30:	f7fe fc26 	bl	8000280 <__aeabi_uldivmod>
 8001a34:	4602      	mov	r2, r0
 8001a36:	460b      	mov	r3, r1
 8001a38:	4613      	mov	r3, r2
 8001a3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a3c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a6c <HAL_RCC_GetSysClockFreq+0x180>)
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	0c1b      	lsrs	r3, r3, #16
 8001a42:	f003 0303 	and.w	r3, r3, #3
 8001a46:	3301      	adds	r3, #1
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8001a4c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001a4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a56:	e002      	b.n	8001a5e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_RCC_GetSysClockFreq+0x184>)
 8001a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	3740      	adds	r7, #64	@ 0x40
 8001a64:	46bd      	mov	sp, r7
 8001a66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	00f42400 	.word	0x00f42400
 8001a74:	017d7840 	.word	0x017d7840

08001a78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a7c:	4b03      	ldr	r3, [pc, #12]	@ (8001a8c <HAL_RCC_GetHCLKFreq+0x14>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	20000000 	.word	0x20000000

08001a90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001a94:	f7ff fff0 	bl	8001a78 <HAL_RCC_GetHCLKFreq>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	4b05      	ldr	r3, [pc, #20]	@ (8001ab0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	0a9b      	lsrs	r3, r3, #10
 8001aa0:	f003 0307 	and.w	r3, r3, #7
 8001aa4:	4903      	ldr	r1, [pc, #12]	@ (8001ab4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001aa6:	5ccb      	ldrb	r3, [r1, r3]
 8001aa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001aac:	4618      	mov	r0, r3
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	08003a20 	.word	0x08003a20

08001ab8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001abc:	f7ff ffdc 	bl	8001a78 <HAL_RCC_GetHCLKFreq>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	4b05      	ldr	r3, [pc, #20]	@ (8001ad8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	0b5b      	lsrs	r3, r3, #13
 8001ac8:	f003 0307 	and.w	r3, r3, #7
 8001acc:	4903      	ldr	r1, [pc, #12]	@ (8001adc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001ace:	5ccb      	ldrb	r3, [r1, r3]
 8001ad0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	08003a20 	.word	0x08003a20

08001ae0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d101      	bne.n	8001af2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001aee:	2301      	movs	r3, #1
 8001af0:	e042      	b.n	8001b78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d106      	bne.n	8001b0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2200      	movs	r2, #0
 8001b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7fe fe74 	bl	80007f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2224      	movs	r2, #36	@ 0x24
 8001b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	68da      	ldr	r2, [r3, #12]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001b22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001b24:	6878      	ldr	r0, [r7, #4]
 8001b26:	f000 fdbd 	bl	80026a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	691a      	ldr	r2, [r3, #16]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001b38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	695a      	ldr	r2, [r3, #20]
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001b48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	68da      	ldr	r2, [r3, #12]
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2220      	movs	r2, #32
 8001b64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2220      	movs	r2, #32
 8001b6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2200      	movs	r2, #0
 8001b74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	@ 0x28
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	603b      	str	r3, [r7, #0]
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b20      	cmp	r3, #32
 8001b9e:	d175      	bne.n	8001c8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d002      	beq.n	8001bac <HAL_UART_Transmit+0x2c>
 8001ba6:	88fb      	ldrh	r3, [r7, #6]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d101      	bne.n	8001bb0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e06e      	b.n	8001c8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2221      	movs	r2, #33	@ 0x21
 8001bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001bbe:	f7fe ffe9 	bl	8000b94 <HAL_GetTick>
 8001bc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	88fa      	ldrh	r2, [r7, #6]
 8001bc8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	88fa      	ldrh	r2, [r7, #6]
 8001bce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bd8:	d108      	bne.n	8001bec <HAL_UART_Transmit+0x6c>
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	691b      	ldr	r3, [r3, #16]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d104      	bne.n	8001bec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001be2:	2300      	movs	r3, #0
 8001be4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	61bb      	str	r3, [r7, #24]
 8001bea:	e003      	b.n	8001bf4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001bf4:	e02e      	b.n	8001c54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	2180      	movs	r1, #128	@ 0x80
 8001c00:	68f8      	ldr	r0, [r7, #12]
 8001c02:	f000 fb1f 	bl	8002244 <UART_WaitOnFlagUntilTimeout>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d005      	beq.n	8001c18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e03a      	b.n	8001c8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10b      	bne.n	8001c36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	461a      	mov	r2, r3
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	3302      	adds	r3, #2
 8001c32:	61bb      	str	r3, [r7, #24]
 8001c34:	e007      	b.n	8001c46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	781a      	ldrb	r2, [r3, #0]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	3301      	adds	r3, #1
 8001c44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c4a:	b29b      	uxth	r3, r3
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	b29a      	uxth	r2, r3
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1cb      	bne.n	8001bf6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c5e:	683b      	ldr	r3, [r7, #0]
 8001c60:	9300      	str	r3, [sp, #0]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	2200      	movs	r2, #0
 8001c66:	2140      	movs	r1, #64	@ 0x40
 8001c68:	68f8      	ldr	r0, [r7, #12]
 8001c6a:	f000 faeb 	bl	8002244 <UART_WaitOnFlagUntilTimeout>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d005      	beq.n	8001c80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	2220      	movs	r2, #32
 8001c78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	e006      	b.n	8001c8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2220      	movs	r2, #32
 8001c84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	e000      	b.n	8001c8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001c8c:	2302      	movs	r3, #2
  }
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3720      	adds	r7, #32
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}

08001c96 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c96:	b580      	push	{r7, lr}
 8001c98:	b084      	sub	sp, #16
 8001c9a:	af00      	add	r7, sp, #0
 8001c9c:	60f8      	str	r0, [r7, #12]
 8001c9e:	60b9      	str	r1, [r7, #8]
 8001ca0:	4613      	mov	r3, r2
 8001ca2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b20      	cmp	r3, #32
 8001cae:	d112      	bne.n	8001cd6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d002      	beq.n	8001cbc <HAL_UART_Receive_IT+0x26>
 8001cb6:	88fb      	ldrh	r3, [r7, #6]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d101      	bne.n	8001cc0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	e00b      	b.n	8001cd8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	461a      	mov	r2, r3
 8001cca:	68b9      	ldr	r1, [r7, #8]
 8001ccc:	68f8      	ldr	r0, [r7, #12]
 8001cce:	f000 fb12 	bl	80022f6 <UART_Start_Receive_IT>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	e000      	b.n	8001cd8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001cd6:	2302      	movs	r3, #2
  }
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	3710      	adds	r7, #16
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}

08001ce0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b0ba      	sub	sp, #232	@ 0xe8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	695b      	ldr	r3, [r3, #20]
 8001d02:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001d06:	2300      	movs	r3, #0
 8001d08:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d16:	f003 030f 	and.w	r3, r3, #15
 8001d1a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001d1e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d10f      	bne.n	8001d46 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001d26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d2a:	f003 0320 	and.w	r3, r3, #32
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d009      	beq.n	8001d46 <HAL_UART_IRQHandler+0x66>
 8001d32:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d36:	f003 0320 	and.w	r3, r3, #32
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d003      	beq.n	8001d46 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	f000 fbf2 	bl	8002528 <UART_Receive_IT>
      return;
 8001d44:	e25b      	b.n	80021fe <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001d46:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	f000 80de 	beq.w	8001f0c <HAL_UART_IRQHandler+0x22c>
 8001d50:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d54:	f003 0301 	and.w	r3, r3, #1
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d106      	bne.n	8001d6a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001d5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d60:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	f000 80d1 	beq.w	8001f0c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001d6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d00b      	beq.n	8001d8e <HAL_UART_IRQHandler+0xae>
 8001d76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d005      	beq.n	8001d8e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d86:	f043 0201 	orr.w	r2, r3, #1
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001d8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d00b      	beq.n	8001db2 <HAL_UART_IRQHandler+0xd2>
 8001d9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001d9e:	f003 0301 	and.w	r3, r3, #1
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d005      	beq.n	8001db2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001daa:	f043 0202 	orr.w	r2, r3, #2
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001db6:	f003 0302 	and.w	r3, r3, #2
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d00b      	beq.n	8001dd6 <HAL_UART_IRQHandler+0xf6>
 8001dbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001dc2:	f003 0301 	and.w	r3, r3, #1
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d005      	beq.n	8001dd6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dce:	f043 0204 	orr.w	r2, r3, #4
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d011      	beq.n	8001e06 <HAL_UART_IRQHandler+0x126>
 8001de2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001de6:	f003 0320 	and.w	r3, r3, #32
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d105      	bne.n	8001dfa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001dee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001df2:	f003 0301 	and.w	r3, r3, #1
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dfe:	f043 0208 	orr.w	r2, r3, #8
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f000 81f2 	beq.w	80021f4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e14:	f003 0320 	and.w	r3, r3, #32
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d008      	beq.n	8001e2e <HAL_UART_IRQHandler+0x14e>
 8001e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e20:	f003 0320 	and.w	r3, r3, #32
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d002      	beq.n	8001e2e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 fb7d 	bl	8002528 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	695b      	ldr	r3, [r3, #20]
 8001e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e38:	2b40      	cmp	r3, #64	@ 0x40
 8001e3a:	bf0c      	ite	eq
 8001e3c:	2301      	moveq	r3, #1
 8001e3e:	2300      	movne	r3, #0
 8001e40:	b2db      	uxtb	r3, r3
 8001e42:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f003 0308 	and.w	r3, r3, #8
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d103      	bne.n	8001e5a <HAL_UART_IRQHandler+0x17a>
 8001e52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d04f      	beq.n	8001efa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 fa85 	bl	800236a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	695b      	ldr	r3, [r3, #20]
 8001e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e6a:	2b40      	cmp	r3, #64	@ 0x40
 8001e6c:	d141      	bne.n	8001ef2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	3314      	adds	r3, #20
 8001e74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e7c:	e853 3f00 	ldrex	r3, [r3]
 8001e80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001e84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	3314      	adds	r3, #20
 8001e96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001e9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001e9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ea2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001ea6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001eaa:	e841 2300 	strex	r3, r2, [r1]
 8001eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001eb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d1d9      	bne.n	8001e6e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d013      	beq.n	8001eea <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ec6:	4a7e      	ldr	r2, [pc, #504]	@ (80020c0 <HAL_UART_IRQHandler+0x3e0>)
 8001ec8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe ffed 	bl	8000eae <HAL_DMA_Abort_IT>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d016      	beq.n	8001f08 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ede:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001ee4:	4610      	mov	r0, r2
 8001ee6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ee8:	e00e      	b.n	8001f08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f000 f994 	bl	8002218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ef0:	e00a      	b.n	8001f08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001ef2:	6878      	ldr	r0, [r7, #4]
 8001ef4:	f000 f990 	bl	8002218 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ef8:	e006      	b.n	8001f08 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f000 f98c 	bl	8002218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2200      	movs	r2, #0
 8001f04:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001f06:	e175      	b.n	80021f4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f08:	bf00      	nop
    return;
 8001f0a:	e173      	b.n	80021f4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	f040 814f 	bne.w	80021b4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001f1a:	f003 0310 	and.w	r3, r3, #16
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	f000 8148 	beq.w	80021b4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001f28:	f003 0310 	and.w	r3, r3, #16
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	f000 8141 	beq.w	80021b4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001f32:	2300      	movs	r3, #0
 8001f34:	60bb      	str	r3, [r7, #8]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	60bb      	str	r3, [r7, #8]
 8001f46:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	695b      	ldr	r3, [r3, #20]
 8001f4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f52:	2b40      	cmp	r3, #64	@ 0x40
 8001f54:	f040 80b6 	bne.w	80020c4 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001f64:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	f000 8145 	beq.w	80021f8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001f72:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f76:	429a      	cmp	r2, r3
 8001f78:	f080 813e 	bcs.w	80021f8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001f82:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f8e:	f000 8088 	beq.w	80020a2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	330c      	adds	r3, #12
 8001f98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f9c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fa0:	e853 3f00 	ldrex	r3, [r3]
 8001fa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8001fa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001fb0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	330c      	adds	r3, #12
 8001fba:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8001fbe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8001fc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fc6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8001fca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001fce:	e841 2300 	strex	r3, r2, [r1]
 8001fd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8001fd6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1d9      	bne.n	8001f92 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	3314      	adds	r3, #20
 8001fe4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fe6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001fe8:	e853 3f00 	ldrex	r3, [r3]
 8001fec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8001fee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	3314      	adds	r3, #20
 8001ffe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002002:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002006:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002008:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800200a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800200e:	e841 2300 	strex	r3, r2, [r1]
 8002012:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002014:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002016:	2b00      	cmp	r3, #0
 8002018:	d1e1      	bne.n	8001fde <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	3314      	adds	r3, #20
 8002020:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002022:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002024:	e853 3f00 	ldrex	r3, [r3]
 8002028:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800202a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800202c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002030:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	3314      	adds	r3, #20
 800203a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800203e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002040:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002042:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002044:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002046:	e841 2300 	strex	r3, r2, [r1]
 800204a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800204c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800204e:	2b00      	cmp	r3, #0
 8002050:	d1e3      	bne.n	800201a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2220      	movs	r2, #32
 8002056:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	330c      	adds	r3, #12
 8002066:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800206a:	e853 3f00 	ldrex	r3, [r3]
 800206e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002070:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002072:	f023 0310 	bic.w	r3, r3, #16
 8002076:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	330c      	adds	r3, #12
 8002080:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002084:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002086:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002088:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800208a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800208c:	e841 2300 	strex	r3, r2, [r1]
 8002090:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002092:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1e3      	bne.n	8002060 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe fe96 	bl	8000dce <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2202      	movs	r2, #2
 80020a6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	b29b      	uxth	r3, r3
 80020b6:	4619      	mov	r1, r3
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f000 f8b7 	bl	800222c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80020be:	e09b      	b.n	80021f8 <HAL_UART_IRQHandler+0x518>
 80020c0:	08002431 	.word	0x08002431
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020cc:	b29b      	uxth	r3, r3
 80020ce:	1ad3      	subs	r3, r2, r3
 80020d0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80020d8:	b29b      	uxth	r3, r3
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 808e 	beq.w	80021fc <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80020e0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f000 8089 	beq.w	80021fc <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	330c      	adds	r3, #12
 80020f0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020f4:	e853 3f00 	ldrex	r3, [r3]
 80020f8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80020fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80020fc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002100:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	330c      	adds	r3, #12
 800210a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800210e:	647a      	str	r2, [r7, #68]	@ 0x44
 8002110:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002112:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002114:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002116:	e841 2300 	strex	r3, r2, [r1]
 800211a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800211c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1e3      	bne.n	80020ea <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	3314      	adds	r3, #20
 8002128:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	e853 3f00 	ldrex	r3, [r3]
 8002130:	623b      	str	r3, [r7, #32]
   return(result);
 8002132:	6a3b      	ldr	r3, [r7, #32]
 8002134:	f023 0301 	bic.w	r3, r3, #1
 8002138:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	3314      	adds	r3, #20
 8002142:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002146:	633a      	str	r2, [r7, #48]	@ 0x30
 8002148:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800214a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800214c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800214e:	e841 2300 	strex	r3, r2, [r1]
 8002152:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1e3      	bne.n	8002122 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2220      	movs	r2, #32
 800215e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	330c      	adds	r3, #12
 800216e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002170:	693b      	ldr	r3, [r7, #16]
 8002172:	e853 3f00 	ldrex	r3, [r3]
 8002176:	60fb      	str	r3, [r7, #12]
   return(result);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f023 0310 	bic.w	r3, r3, #16
 800217e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	330c      	adds	r3, #12
 8002188:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800218c:	61fa      	str	r2, [r7, #28]
 800218e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002190:	69b9      	ldr	r1, [r7, #24]
 8002192:	69fa      	ldr	r2, [r7, #28]
 8002194:	e841 2300 	strex	r3, r2, [r1]
 8002198:	617b      	str	r3, [r7, #20]
   return(result);
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d1e3      	bne.n	8002168 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2202      	movs	r2, #2
 80021a4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80021a6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80021aa:	4619      	mov	r1, r3
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 f83d 	bl	800222c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80021b2:	e023      	b.n	80021fc <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80021b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80021b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d009      	beq.n	80021d4 <HAL_UART_IRQHandler+0x4f4>
 80021c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80021c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d003      	beq.n	80021d4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f943 	bl	8002458 <UART_Transmit_IT>
    return;
 80021d2:	e014      	b.n	80021fe <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80021d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80021d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00e      	beq.n	80021fe <HAL_UART_IRQHandler+0x51e>
 80021e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80021e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d008      	beq.n	80021fe <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 f983 	bl	80024f8 <UART_EndTransmit_IT>
    return;
 80021f2:	e004      	b.n	80021fe <HAL_UART_IRQHandler+0x51e>
    return;
 80021f4:	bf00      	nop
 80021f6:	e002      	b.n	80021fe <HAL_UART_IRQHandler+0x51e>
      return;
 80021f8:	bf00      	nop
 80021fa:	e000      	b.n	80021fe <HAL_UART_IRQHandler+0x51e>
      return;
 80021fc:	bf00      	nop
  }
}
 80021fe:	37e8      	adds	r7, #232	@ 0xe8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002220:	bf00      	nop
 8002222:	370c      	adds	r7, #12
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
 8002234:	460b      	mov	r3, r1
 8002236:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr

08002244 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b086      	sub	sp, #24
 8002248:	af00      	add	r7, sp, #0
 800224a:	60f8      	str	r0, [r7, #12]
 800224c:	60b9      	str	r1, [r7, #8]
 800224e:	603b      	str	r3, [r7, #0]
 8002250:	4613      	mov	r3, r2
 8002252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002254:	e03b      	b.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800225c:	d037      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800225e:	f7fe fc99 	bl	8000b94 <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	1ad3      	subs	r3, r2, r3
 8002268:	6a3a      	ldr	r2, [r7, #32]
 800226a:	429a      	cmp	r2, r3
 800226c:	d302      	bcc.n	8002274 <UART_WaitOnFlagUntilTimeout+0x30>
 800226e:	6a3b      	ldr	r3, [r7, #32]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d101      	bne.n	8002278 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e03a      	b.n	80022ee <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f003 0304 	and.w	r3, r3, #4
 8002282:	2b00      	cmp	r3, #0
 8002284:	d023      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	2b80      	cmp	r3, #128	@ 0x80
 800228a:	d020      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b40      	cmp	r3, #64	@ 0x40
 8002290:	d01d      	beq.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	f003 0308 	and.w	r3, r3, #8
 800229c:	2b08      	cmp	r3, #8
 800229e:	d116      	bne.n	80022ce <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80022a0:	2300      	movs	r3, #0
 80022a2:	617b      	str	r3, [r7, #20]
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	617b      	str	r3, [r7, #20]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	617b      	str	r3, [r7, #20]
 80022b4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 f857 	bl	800236a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2208      	movs	r2, #8
 80022c0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	e00f      	b.n	80022ee <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	681a      	ldr	r2, [r3, #0]
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	4013      	ands	r3, r2
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	429a      	cmp	r2, r3
 80022dc:	bf0c      	ite	eq
 80022de:	2301      	moveq	r3, #1
 80022e0:	2300      	movne	r3, #0
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	461a      	mov	r2, r3
 80022e6:	79fb      	ldrb	r3, [r7, #7]
 80022e8:	429a      	cmp	r2, r3
 80022ea:	d0b4      	beq.n	8002256 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022ec:	2300      	movs	r3, #0
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3718      	adds	r7, #24
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80022f6:	b480      	push	{r7}
 80022f8:	b085      	sub	sp, #20
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	60f8      	str	r0, [r7, #12]
 80022fe:	60b9      	str	r1, [r7, #8]
 8002300:	4613      	mov	r3, r2
 8002302:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	88fa      	ldrh	r2, [r7, #6]
 800230e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	88fa      	ldrh	r2, [r7, #6]
 8002314:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2222      	movs	r2, #34	@ 0x22
 8002320:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d007      	beq.n	800233c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68da      	ldr	r2, [r3, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800233a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	695a      	ldr	r2, [r3, #20]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	f042 0201 	orr.w	r2, r2, #1
 800234a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	68da      	ldr	r2, [r3, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f042 0220 	orr.w	r2, r2, #32
 800235a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3714      	adds	r7, #20
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800236a:	b480      	push	{r7}
 800236c:	b095      	sub	sp, #84	@ 0x54
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	330c      	adds	r3, #12
 8002378:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800237a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800237c:	e853 3f00 	ldrex	r3, [r3]
 8002380:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002384:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002388:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	330c      	adds	r3, #12
 8002390:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002392:	643a      	str	r2, [r7, #64]	@ 0x40
 8002394:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002396:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002398:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800239a:	e841 2300 	strex	r3, r2, [r1]
 800239e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80023a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1e5      	bne.n	8002372 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	3314      	adds	r3, #20
 80023ac:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ae:	6a3b      	ldr	r3, [r7, #32]
 80023b0:	e853 3f00 	ldrex	r3, [r3]
 80023b4:	61fb      	str	r3, [r7, #28]
   return(result);
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	f023 0301 	bic.w	r3, r3, #1
 80023bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	3314      	adds	r3, #20
 80023c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023c8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ca:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ce:	e841 2300 	strex	r3, r2, [r1]
 80023d2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d1e5      	bne.n	80023a6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d119      	bne.n	8002416 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	330c      	adds	r3, #12
 80023e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	e853 3f00 	ldrex	r3, [r3]
 80023f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80023f2:	68bb      	ldr	r3, [r7, #8]
 80023f4:	f023 0310 	bic.w	r3, r3, #16
 80023f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	330c      	adds	r3, #12
 8002400:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002402:	61ba      	str	r2, [r7, #24]
 8002404:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002406:	6979      	ldr	r1, [r7, #20]
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	e841 2300 	strex	r3, r2, [r1]
 800240e:	613b      	str	r3, [r7, #16]
   return(result);
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1e5      	bne.n	80023e2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2220      	movs	r2, #32
 800241a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002424:	bf00      	nop
 8002426:	3754      	adds	r7, #84	@ 0x54
 8002428:	46bd      	mov	sp, r7
 800242a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242e:	4770      	bx	lr

08002430 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b084      	sub	sp, #16
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800243c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f7ff fee4 	bl	8002218 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002450:	bf00      	nop
 8002452:	3710      	adds	r7, #16
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}

08002458 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002458:	b480      	push	{r7}
 800245a:	b085      	sub	sp, #20
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b21      	cmp	r3, #33	@ 0x21
 800246a:	d13e      	bne.n	80024ea <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002474:	d114      	bne.n	80024a0 <UART_Transmit_IT+0x48>
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d110      	bne.n	80024a0 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a1b      	ldr	r3, [r3, #32]
 8002482:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	881b      	ldrh	r3, [r3, #0]
 8002488:	461a      	mov	r2, r3
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002492:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	1c9a      	adds	r2, r3, #2
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	621a      	str	r2, [r3, #32]
 800249e:	e008      	b.n	80024b2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a1b      	ldr	r3, [r3, #32]
 80024a4:	1c59      	adds	r1, r3, #1
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6211      	str	r1, [r2, #32]
 80024aa:	781a      	ldrb	r2, [r3, #0]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	3b01      	subs	r3, #1
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	4619      	mov	r1, r3
 80024c0:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d10f      	bne.n	80024e6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024d4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024e4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80024e6:	2300      	movs	r3, #0
 80024e8:	e000      	b.n	80024ec <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
  }
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3714      	adds	r7, #20
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr

080024f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b082      	sub	sp, #8
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800250e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2220      	movs	r2, #32
 8002514:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002518:	6878      	ldr	r0, [r7, #4]
 800251a:	f7ff fe73 	bl	8002204 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800251e:	2300      	movs	r3, #0
}
 8002520:	4618      	mov	r0, r3
 8002522:	3708      	adds	r7, #8
 8002524:	46bd      	mov	sp, r7
 8002526:	bd80      	pop	{r7, pc}

08002528 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	@ 0x30
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b22      	cmp	r3, #34	@ 0x22
 800253a:	f040 80ae 	bne.w	800269a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002546:	d117      	bne.n	8002578 <UART_Receive_IT+0x50>
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	691b      	ldr	r3, [r3, #16]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d113      	bne.n	8002578 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002550:	2300      	movs	r3, #0
 8002552:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002558:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	b29b      	uxth	r3, r3
 8002562:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002566:	b29a      	uxth	r2, r3
 8002568:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002570:	1c9a      	adds	r2, r3, #2
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	629a      	str	r2, [r3, #40]	@ 0x28
 8002576:	e026      	b.n	80025c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800257c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800257e:	2300      	movs	r3, #0
 8002580:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800258a:	d007      	beq.n	800259c <UART_Receive_IT+0x74>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d10a      	bne.n	80025aa <UART_Receive_IT+0x82>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	691b      	ldr	r3, [r3, #16]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d106      	bne.n	80025aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	685b      	ldr	r3, [r3, #4]
 80025a2:	b2da      	uxtb	r2, r3
 80025a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025a6:	701a      	strb	r2, [r3, #0]
 80025a8:	e008      	b.n	80025bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c0:	1c5a      	adds	r2, r3, #1
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	3b01      	subs	r3, #1
 80025ce:	b29b      	uxth	r3, r3
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	4619      	mov	r1, r3
 80025d4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d15d      	bne.n	8002696 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	68da      	ldr	r2, [r3, #12]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0220 	bic.w	r2, r2, #32
 80025e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	68da      	ldr	r2, [r3, #12]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80025f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	695a      	ldr	r2, [r3, #20]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 0201 	bic.w	r2, r2, #1
 8002608:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2220      	movs	r2, #32
 800260e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261c:	2b01      	cmp	r3, #1
 800261e:	d135      	bne.n	800268c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	330c      	adds	r3, #12
 800262c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	e853 3f00 	ldrex	r3, [r3]
 8002634:	613b      	str	r3, [r7, #16]
   return(result);
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	f023 0310 	bic.w	r3, r3, #16
 800263c:	627b      	str	r3, [r7, #36]	@ 0x24
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	330c      	adds	r3, #12
 8002644:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002646:	623a      	str	r2, [r7, #32]
 8002648:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800264a:	69f9      	ldr	r1, [r7, #28]
 800264c:	6a3a      	ldr	r2, [r7, #32]
 800264e:	e841 2300 	strex	r3, r2, [r1]
 8002652:	61bb      	str	r3, [r7, #24]
   return(result);
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1e5      	bne.n	8002626 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b10      	cmp	r3, #16
 8002666:	d10a      	bne.n	800267e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002668:	2300      	movs	r3, #0
 800266a:	60fb      	str	r3, [r7, #12]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	60fb      	str	r3, [r7, #12]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002682:	4619      	mov	r1, r3
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff fdd1 	bl	800222c <HAL_UARTEx_RxEventCallback>
 800268a:	e002      	b.n	8002692 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7fe f83b 	bl	8000708 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002692:	2300      	movs	r3, #0
 8002694:	e002      	b.n	800269c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002696:	2300      	movs	r3, #0
 8002698:	e000      	b.n	800269c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800269a:	2302      	movs	r3, #2
  }
}
 800269c:	4618      	mov	r0, r3
 800269e:	3730      	adds	r7, #48	@ 0x30
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026a8:	b0c0      	sub	sp, #256	@ 0x100
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	691b      	ldr	r3, [r3, #16]
 80026b8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80026bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c0:	68d9      	ldr	r1, [r3, #12]
 80026c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	ea40 0301 	orr.w	r3, r0, r1
 80026cc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80026ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d2:	689a      	ldr	r2, [r3, #8]
 80026d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	431a      	orrs	r2, r3
 80026dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026e8:	69db      	ldr	r3, [r3, #28]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80026fc:	f021 010c 	bic.w	r1, r1, #12
 8002700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800270a:	430b      	orrs	r3, r1
 800270c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800270e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800271a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800271e:	6999      	ldr	r1, [r3, #24]
 8002720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	ea40 0301 	orr.w	r3, r0, r1
 800272a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800272c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	4b8f      	ldr	r3, [pc, #572]	@ (8002970 <UART_SetConfig+0x2cc>)
 8002734:	429a      	cmp	r2, r3
 8002736:	d005      	beq.n	8002744 <UART_SetConfig+0xa0>
 8002738:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	4b8d      	ldr	r3, [pc, #564]	@ (8002974 <UART_SetConfig+0x2d0>)
 8002740:	429a      	cmp	r2, r3
 8002742:	d104      	bne.n	800274e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002744:	f7ff f9b8 	bl	8001ab8 <HAL_RCC_GetPCLK2Freq>
 8002748:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800274c:	e003      	b.n	8002756 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800274e:	f7ff f99f 	bl	8001a90 <HAL_RCC_GetPCLK1Freq>
 8002752:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002756:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800275a:	69db      	ldr	r3, [r3, #28]
 800275c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002760:	f040 810c 	bne.w	800297c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002768:	2200      	movs	r2, #0
 800276a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800276e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002772:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002776:	4622      	mov	r2, r4
 8002778:	462b      	mov	r3, r5
 800277a:	1891      	adds	r1, r2, r2
 800277c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800277e:	415b      	adcs	r3, r3
 8002780:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002782:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002786:	4621      	mov	r1, r4
 8002788:	eb12 0801 	adds.w	r8, r2, r1
 800278c:	4629      	mov	r1, r5
 800278e:	eb43 0901 	adc.w	r9, r3, r1
 8002792:	f04f 0200 	mov.w	r2, #0
 8002796:	f04f 0300 	mov.w	r3, #0
 800279a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800279e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80027a2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80027a6:	4690      	mov	r8, r2
 80027a8:	4699      	mov	r9, r3
 80027aa:	4623      	mov	r3, r4
 80027ac:	eb18 0303 	adds.w	r3, r8, r3
 80027b0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80027b4:	462b      	mov	r3, r5
 80027b6:	eb49 0303 	adc.w	r3, r9, r3
 80027ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80027be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	2200      	movs	r2, #0
 80027c6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80027ca:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80027ce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80027d2:	460b      	mov	r3, r1
 80027d4:	18db      	adds	r3, r3, r3
 80027d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80027d8:	4613      	mov	r3, r2
 80027da:	eb42 0303 	adc.w	r3, r2, r3
 80027de:	657b      	str	r3, [r7, #84]	@ 0x54
 80027e0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80027e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80027e8:	f7fd fd4a 	bl	8000280 <__aeabi_uldivmod>
 80027ec:	4602      	mov	r2, r0
 80027ee:	460b      	mov	r3, r1
 80027f0:	4b61      	ldr	r3, [pc, #388]	@ (8002978 <UART_SetConfig+0x2d4>)
 80027f2:	fba3 2302 	umull	r2, r3, r3, r2
 80027f6:	095b      	lsrs	r3, r3, #5
 80027f8:	011c      	lsls	r4, r3, #4
 80027fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027fe:	2200      	movs	r2, #0
 8002800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002804:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002808:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800280c:	4642      	mov	r2, r8
 800280e:	464b      	mov	r3, r9
 8002810:	1891      	adds	r1, r2, r2
 8002812:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002814:	415b      	adcs	r3, r3
 8002816:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002818:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800281c:	4641      	mov	r1, r8
 800281e:	eb12 0a01 	adds.w	sl, r2, r1
 8002822:	4649      	mov	r1, r9
 8002824:	eb43 0b01 	adc.w	fp, r3, r1
 8002828:	f04f 0200 	mov.w	r2, #0
 800282c:	f04f 0300 	mov.w	r3, #0
 8002830:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002834:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002838:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800283c:	4692      	mov	sl, r2
 800283e:	469b      	mov	fp, r3
 8002840:	4643      	mov	r3, r8
 8002842:	eb1a 0303 	adds.w	r3, sl, r3
 8002846:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800284a:	464b      	mov	r3, r9
 800284c:	eb4b 0303 	adc.w	r3, fp, r3
 8002850:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002860:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002864:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002868:	460b      	mov	r3, r1
 800286a:	18db      	adds	r3, r3, r3
 800286c:	643b      	str	r3, [r7, #64]	@ 0x40
 800286e:	4613      	mov	r3, r2
 8002870:	eb42 0303 	adc.w	r3, r2, r3
 8002874:	647b      	str	r3, [r7, #68]	@ 0x44
 8002876:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800287a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800287e:	f7fd fcff 	bl	8000280 <__aeabi_uldivmod>
 8002882:	4602      	mov	r2, r0
 8002884:	460b      	mov	r3, r1
 8002886:	4611      	mov	r1, r2
 8002888:	4b3b      	ldr	r3, [pc, #236]	@ (8002978 <UART_SetConfig+0x2d4>)
 800288a:	fba3 2301 	umull	r2, r3, r3, r1
 800288e:	095b      	lsrs	r3, r3, #5
 8002890:	2264      	movs	r2, #100	@ 0x64
 8002892:	fb02 f303 	mul.w	r3, r2, r3
 8002896:	1acb      	subs	r3, r1, r3
 8002898:	00db      	lsls	r3, r3, #3
 800289a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800289e:	4b36      	ldr	r3, [pc, #216]	@ (8002978 <UART_SetConfig+0x2d4>)
 80028a0:	fba3 2302 	umull	r2, r3, r3, r2
 80028a4:	095b      	lsrs	r3, r3, #5
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80028ac:	441c      	add	r4, r3
 80028ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028b2:	2200      	movs	r2, #0
 80028b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80028b8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80028bc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80028c0:	4642      	mov	r2, r8
 80028c2:	464b      	mov	r3, r9
 80028c4:	1891      	adds	r1, r2, r2
 80028c6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80028c8:	415b      	adcs	r3, r3
 80028ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80028d0:	4641      	mov	r1, r8
 80028d2:	1851      	adds	r1, r2, r1
 80028d4:	6339      	str	r1, [r7, #48]	@ 0x30
 80028d6:	4649      	mov	r1, r9
 80028d8:	414b      	adcs	r3, r1
 80028da:	637b      	str	r3, [r7, #52]	@ 0x34
 80028dc:	f04f 0200 	mov.w	r2, #0
 80028e0:	f04f 0300 	mov.w	r3, #0
 80028e4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80028e8:	4659      	mov	r1, fp
 80028ea:	00cb      	lsls	r3, r1, #3
 80028ec:	4651      	mov	r1, sl
 80028ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028f2:	4651      	mov	r1, sl
 80028f4:	00ca      	lsls	r2, r1, #3
 80028f6:	4610      	mov	r0, r2
 80028f8:	4619      	mov	r1, r3
 80028fa:	4603      	mov	r3, r0
 80028fc:	4642      	mov	r2, r8
 80028fe:	189b      	adds	r3, r3, r2
 8002900:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002904:	464b      	mov	r3, r9
 8002906:	460a      	mov	r2, r1
 8002908:	eb42 0303 	adc.w	r3, r2, r3
 800290c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002910:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800291c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002920:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002924:	460b      	mov	r3, r1
 8002926:	18db      	adds	r3, r3, r3
 8002928:	62bb      	str	r3, [r7, #40]	@ 0x28
 800292a:	4613      	mov	r3, r2
 800292c:	eb42 0303 	adc.w	r3, r2, r3
 8002930:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002932:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002936:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800293a:	f7fd fca1 	bl	8000280 <__aeabi_uldivmod>
 800293e:	4602      	mov	r2, r0
 8002940:	460b      	mov	r3, r1
 8002942:	4b0d      	ldr	r3, [pc, #52]	@ (8002978 <UART_SetConfig+0x2d4>)
 8002944:	fba3 1302 	umull	r1, r3, r3, r2
 8002948:	095b      	lsrs	r3, r3, #5
 800294a:	2164      	movs	r1, #100	@ 0x64
 800294c:	fb01 f303 	mul.w	r3, r1, r3
 8002950:	1ad3      	subs	r3, r2, r3
 8002952:	00db      	lsls	r3, r3, #3
 8002954:	3332      	adds	r3, #50	@ 0x32
 8002956:	4a08      	ldr	r2, [pc, #32]	@ (8002978 <UART_SetConfig+0x2d4>)
 8002958:	fba2 2303 	umull	r2, r3, r2, r3
 800295c:	095b      	lsrs	r3, r3, #5
 800295e:	f003 0207 	and.w	r2, r3, #7
 8002962:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4422      	add	r2, r4
 800296a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800296c:	e106      	b.n	8002b7c <UART_SetConfig+0x4d8>
 800296e:	bf00      	nop
 8002970:	40011000 	.word	0x40011000
 8002974:	40011400 	.word	0x40011400
 8002978:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800297c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002980:	2200      	movs	r2, #0
 8002982:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002986:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800298a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800298e:	4642      	mov	r2, r8
 8002990:	464b      	mov	r3, r9
 8002992:	1891      	adds	r1, r2, r2
 8002994:	6239      	str	r1, [r7, #32]
 8002996:	415b      	adcs	r3, r3
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
 800299a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800299e:	4641      	mov	r1, r8
 80029a0:	1854      	adds	r4, r2, r1
 80029a2:	4649      	mov	r1, r9
 80029a4:	eb43 0501 	adc.w	r5, r3, r1
 80029a8:	f04f 0200 	mov.w	r2, #0
 80029ac:	f04f 0300 	mov.w	r3, #0
 80029b0:	00eb      	lsls	r3, r5, #3
 80029b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029b6:	00e2      	lsls	r2, r4, #3
 80029b8:	4614      	mov	r4, r2
 80029ba:	461d      	mov	r5, r3
 80029bc:	4643      	mov	r3, r8
 80029be:	18e3      	adds	r3, r4, r3
 80029c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80029c4:	464b      	mov	r3, r9
 80029c6:	eb45 0303 	adc.w	r3, r5, r3
 80029ca:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80029ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80029da:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80029ea:	4629      	mov	r1, r5
 80029ec:	008b      	lsls	r3, r1, #2
 80029ee:	4621      	mov	r1, r4
 80029f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029f4:	4621      	mov	r1, r4
 80029f6:	008a      	lsls	r2, r1, #2
 80029f8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80029fc:	f7fd fc40 	bl	8000280 <__aeabi_uldivmod>
 8002a00:	4602      	mov	r2, r0
 8002a02:	460b      	mov	r3, r1
 8002a04:	4b60      	ldr	r3, [pc, #384]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002a06:	fba3 2302 	umull	r2, r3, r3, r2
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	011c      	lsls	r4, r3, #4
 8002a0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a12:	2200      	movs	r2, #0
 8002a14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002a18:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002a1c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002a20:	4642      	mov	r2, r8
 8002a22:	464b      	mov	r3, r9
 8002a24:	1891      	adds	r1, r2, r2
 8002a26:	61b9      	str	r1, [r7, #24]
 8002a28:	415b      	adcs	r3, r3
 8002a2a:	61fb      	str	r3, [r7, #28]
 8002a2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002a30:	4641      	mov	r1, r8
 8002a32:	1851      	adds	r1, r2, r1
 8002a34:	6139      	str	r1, [r7, #16]
 8002a36:	4649      	mov	r1, r9
 8002a38:	414b      	adcs	r3, r1
 8002a3a:	617b      	str	r3, [r7, #20]
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	f04f 0300 	mov.w	r3, #0
 8002a44:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a48:	4659      	mov	r1, fp
 8002a4a:	00cb      	lsls	r3, r1, #3
 8002a4c:	4651      	mov	r1, sl
 8002a4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a52:	4651      	mov	r1, sl
 8002a54:	00ca      	lsls	r2, r1, #3
 8002a56:	4610      	mov	r0, r2
 8002a58:	4619      	mov	r1, r3
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	4642      	mov	r2, r8
 8002a5e:	189b      	adds	r3, r3, r2
 8002a60:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002a64:	464b      	mov	r3, r9
 8002a66:	460a      	mov	r2, r1
 8002a68:	eb42 0303 	adc.w	r3, r2, r3
 8002a6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002a70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a7a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002a7c:	f04f 0200 	mov.w	r2, #0
 8002a80:	f04f 0300 	mov.w	r3, #0
 8002a84:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002a88:	4649      	mov	r1, r9
 8002a8a:	008b      	lsls	r3, r1, #2
 8002a8c:	4641      	mov	r1, r8
 8002a8e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a92:	4641      	mov	r1, r8
 8002a94:	008a      	lsls	r2, r1, #2
 8002a96:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002a9a:	f7fd fbf1 	bl	8000280 <__aeabi_uldivmod>
 8002a9e:	4602      	mov	r2, r0
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4611      	mov	r1, r2
 8002aa4:	4b38      	ldr	r3, [pc, #224]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002aa6:	fba3 2301 	umull	r2, r3, r3, r1
 8002aaa:	095b      	lsrs	r3, r3, #5
 8002aac:	2264      	movs	r2, #100	@ 0x64
 8002aae:	fb02 f303 	mul.w	r3, r2, r3
 8002ab2:	1acb      	subs	r3, r1, r3
 8002ab4:	011b      	lsls	r3, r3, #4
 8002ab6:	3332      	adds	r3, #50	@ 0x32
 8002ab8:	4a33      	ldr	r2, [pc, #204]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002aba:	fba2 2303 	umull	r2, r3, r2, r3
 8002abe:	095b      	lsrs	r3, r3, #5
 8002ac0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ac4:	441c      	add	r4, r3
 8002ac6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002aca:	2200      	movs	r2, #0
 8002acc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ace:	677a      	str	r2, [r7, #116]	@ 0x74
 8002ad0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002ad4:	4642      	mov	r2, r8
 8002ad6:	464b      	mov	r3, r9
 8002ad8:	1891      	adds	r1, r2, r2
 8002ada:	60b9      	str	r1, [r7, #8]
 8002adc:	415b      	adcs	r3, r3
 8002ade:	60fb      	str	r3, [r7, #12]
 8002ae0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002ae4:	4641      	mov	r1, r8
 8002ae6:	1851      	adds	r1, r2, r1
 8002ae8:	6039      	str	r1, [r7, #0]
 8002aea:	4649      	mov	r1, r9
 8002aec:	414b      	adcs	r3, r1
 8002aee:	607b      	str	r3, [r7, #4]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002afc:	4659      	mov	r1, fp
 8002afe:	00cb      	lsls	r3, r1, #3
 8002b00:	4651      	mov	r1, sl
 8002b02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002b06:	4651      	mov	r1, sl
 8002b08:	00ca      	lsls	r2, r1, #3
 8002b0a:	4610      	mov	r0, r2
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4603      	mov	r3, r0
 8002b10:	4642      	mov	r2, r8
 8002b12:	189b      	adds	r3, r3, r2
 8002b14:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002b16:	464b      	mov	r3, r9
 8002b18:	460a      	mov	r2, r1
 8002b1a:	eb42 0303 	adc.w	r3, r2, r3
 8002b1e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	663b      	str	r3, [r7, #96]	@ 0x60
 8002b2a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002b2c:	f04f 0200 	mov.w	r2, #0
 8002b30:	f04f 0300 	mov.w	r3, #0
 8002b34:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002b38:	4649      	mov	r1, r9
 8002b3a:	008b      	lsls	r3, r1, #2
 8002b3c:	4641      	mov	r1, r8
 8002b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b42:	4641      	mov	r1, r8
 8002b44:	008a      	lsls	r2, r1, #2
 8002b46:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002b4a:	f7fd fb99 	bl	8000280 <__aeabi_uldivmod>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	4b0d      	ldr	r3, [pc, #52]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002b54:	fba3 1302 	umull	r1, r3, r3, r2
 8002b58:	095b      	lsrs	r3, r3, #5
 8002b5a:	2164      	movs	r1, #100	@ 0x64
 8002b5c:	fb01 f303 	mul.w	r3, r1, r3
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	011b      	lsls	r3, r3, #4
 8002b64:	3332      	adds	r3, #50	@ 0x32
 8002b66:	4a08      	ldr	r2, [pc, #32]	@ (8002b88 <UART_SetConfig+0x4e4>)
 8002b68:	fba2 2303 	umull	r2, r3, r2, r3
 8002b6c:	095b      	lsrs	r3, r3, #5
 8002b6e:	f003 020f 	and.w	r2, r3, #15
 8002b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4422      	add	r2, r4
 8002b7a:	609a      	str	r2, [r3, #8]
}
 8002b7c:	bf00      	nop
 8002b7e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002b82:	46bd      	mov	sp, r7
 8002b84:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b88:	51eb851f 	.word	0x51eb851f

08002b8c <std>:
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	b510      	push	{r4, lr}
 8002b90:	4604      	mov	r4, r0
 8002b92:	e9c0 3300 	strd	r3, r3, [r0]
 8002b96:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002b9a:	6083      	str	r3, [r0, #8]
 8002b9c:	8181      	strh	r1, [r0, #12]
 8002b9e:	6643      	str	r3, [r0, #100]	@ 0x64
 8002ba0:	81c2      	strh	r2, [r0, #14]
 8002ba2:	6183      	str	r3, [r0, #24]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	2208      	movs	r2, #8
 8002ba8:	305c      	adds	r0, #92	@ 0x5c
 8002baa:	f000 f8c3 	bl	8002d34 <memset>
 8002bae:	4b0d      	ldr	r3, [pc, #52]	@ (8002be4 <std+0x58>)
 8002bb0:	6263      	str	r3, [r4, #36]	@ 0x24
 8002bb2:	4b0d      	ldr	r3, [pc, #52]	@ (8002be8 <std+0x5c>)
 8002bb4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002bb6:	4b0d      	ldr	r3, [pc, #52]	@ (8002bec <std+0x60>)
 8002bb8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002bba:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf0 <std+0x64>)
 8002bbc:	6323      	str	r3, [r4, #48]	@ 0x30
 8002bbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002bf4 <std+0x68>)
 8002bc0:	6224      	str	r4, [r4, #32]
 8002bc2:	429c      	cmp	r4, r3
 8002bc4:	d006      	beq.n	8002bd4 <std+0x48>
 8002bc6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002bca:	4294      	cmp	r4, r2
 8002bcc:	d002      	beq.n	8002bd4 <std+0x48>
 8002bce:	33d0      	adds	r3, #208	@ 0xd0
 8002bd0:	429c      	cmp	r4, r3
 8002bd2:	d105      	bne.n	8002be0 <std+0x54>
 8002bd4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002bd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bdc:	f000 b8dc 	b.w	8002d98 <__retarget_lock_init_recursive>
 8002be0:	bd10      	pop	{r4, pc}
 8002be2:	bf00      	nop
 8002be4:	080035f1 	.word	0x080035f1
 8002be8:	08003613 	.word	0x08003613
 8002bec:	0800364b 	.word	0x0800364b
 8002bf0:	0800366f 	.word	0x0800366f
 8002bf4:	200000d8 	.word	0x200000d8

08002bf8 <stdio_exit_handler>:
 8002bf8:	4a02      	ldr	r2, [pc, #8]	@ (8002c04 <stdio_exit_handler+0xc>)
 8002bfa:	4903      	ldr	r1, [pc, #12]	@ (8002c08 <stdio_exit_handler+0x10>)
 8002bfc:	4803      	ldr	r0, [pc, #12]	@ (8002c0c <stdio_exit_handler+0x14>)
 8002bfe:	f000 b869 	b.w	8002cd4 <_fwalk_sglue>
 8002c02:	bf00      	nop
 8002c04:	2000000c 	.word	0x2000000c
 8002c08:	08003589 	.word	0x08003589
 8002c0c:	2000001c 	.word	0x2000001c

08002c10 <cleanup_stdio>:
 8002c10:	6841      	ldr	r1, [r0, #4]
 8002c12:	4b0c      	ldr	r3, [pc, #48]	@ (8002c44 <cleanup_stdio+0x34>)
 8002c14:	4299      	cmp	r1, r3
 8002c16:	b510      	push	{r4, lr}
 8002c18:	4604      	mov	r4, r0
 8002c1a:	d001      	beq.n	8002c20 <cleanup_stdio+0x10>
 8002c1c:	f000 fcb4 	bl	8003588 <_fflush_r>
 8002c20:	68a1      	ldr	r1, [r4, #8]
 8002c22:	4b09      	ldr	r3, [pc, #36]	@ (8002c48 <cleanup_stdio+0x38>)
 8002c24:	4299      	cmp	r1, r3
 8002c26:	d002      	beq.n	8002c2e <cleanup_stdio+0x1e>
 8002c28:	4620      	mov	r0, r4
 8002c2a:	f000 fcad 	bl	8003588 <_fflush_r>
 8002c2e:	68e1      	ldr	r1, [r4, #12]
 8002c30:	4b06      	ldr	r3, [pc, #24]	@ (8002c4c <cleanup_stdio+0x3c>)
 8002c32:	4299      	cmp	r1, r3
 8002c34:	d004      	beq.n	8002c40 <cleanup_stdio+0x30>
 8002c36:	4620      	mov	r0, r4
 8002c38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c3c:	f000 bca4 	b.w	8003588 <_fflush_r>
 8002c40:	bd10      	pop	{r4, pc}
 8002c42:	bf00      	nop
 8002c44:	200000d8 	.word	0x200000d8
 8002c48:	20000140 	.word	0x20000140
 8002c4c:	200001a8 	.word	0x200001a8

08002c50 <global_stdio_init.part.0>:
 8002c50:	b510      	push	{r4, lr}
 8002c52:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <global_stdio_init.part.0+0x30>)
 8002c54:	4c0b      	ldr	r4, [pc, #44]	@ (8002c84 <global_stdio_init.part.0+0x34>)
 8002c56:	4a0c      	ldr	r2, [pc, #48]	@ (8002c88 <global_stdio_init.part.0+0x38>)
 8002c58:	601a      	str	r2, [r3, #0]
 8002c5a:	4620      	mov	r0, r4
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	2104      	movs	r1, #4
 8002c60:	f7ff ff94 	bl	8002b8c <std>
 8002c64:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002c68:	2201      	movs	r2, #1
 8002c6a:	2109      	movs	r1, #9
 8002c6c:	f7ff ff8e 	bl	8002b8c <std>
 8002c70:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002c74:	2202      	movs	r2, #2
 8002c76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002c7a:	2112      	movs	r1, #18
 8002c7c:	f7ff bf86 	b.w	8002b8c <std>
 8002c80:	20000210 	.word	0x20000210
 8002c84:	200000d8 	.word	0x200000d8
 8002c88:	08002bf9 	.word	0x08002bf9

08002c8c <__sfp_lock_acquire>:
 8002c8c:	4801      	ldr	r0, [pc, #4]	@ (8002c94 <__sfp_lock_acquire+0x8>)
 8002c8e:	f000 b884 	b.w	8002d9a <__retarget_lock_acquire_recursive>
 8002c92:	bf00      	nop
 8002c94:	20000215 	.word	0x20000215

08002c98 <__sfp_lock_release>:
 8002c98:	4801      	ldr	r0, [pc, #4]	@ (8002ca0 <__sfp_lock_release+0x8>)
 8002c9a:	f000 b87f 	b.w	8002d9c <__retarget_lock_release_recursive>
 8002c9e:	bf00      	nop
 8002ca0:	20000215 	.word	0x20000215

08002ca4 <__sinit>:
 8002ca4:	b510      	push	{r4, lr}
 8002ca6:	4604      	mov	r4, r0
 8002ca8:	f7ff fff0 	bl	8002c8c <__sfp_lock_acquire>
 8002cac:	6a23      	ldr	r3, [r4, #32]
 8002cae:	b11b      	cbz	r3, 8002cb8 <__sinit+0x14>
 8002cb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cb4:	f7ff bff0 	b.w	8002c98 <__sfp_lock_release>
 8002cb8:	4b04      	ldr	r3, [pc, #16]	@ (8002ccc <__sinit+0x28>)
 8002cba:	6223      	str	r3, [r4, #32]
 8002cbc:	4b04      	ldr	r3, [pc, #16]	@ (8002cd0 <__sinit+0x2c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d1f5      	bne.n	8002cb0 <__sinit+0xc>
 8002cc4:	f7ff ffc4 	bl	8002c50 <global_stdio_init.part.0>
 8002cc8:	e7f2      	b.n	8002cb0 <__sinit+0xc>
 8002cca:	bf00      	nop
 8002ccc:	08002c11 	.word	0x08002c11
 8002cd0:	20000210 	.word	0x20000210

08002cd4 <_fwalk_sglue>:
 8002cd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002cd8:	4607      	mov	r7, r0
 8002cda:	4688      	mov	r8, r1
 8002cdc:	4614      	mov	r4, r2
 8002cde:	2600      	movs	r6, #0
 8002ce0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002ce4:	f1b9 0901 	subs.w	r9, r9, #1
 8002ce8:	d505      	bpl.n	8002cf6 <_fwalk_sglue+0x22>
 8002cea:	6824      	ldr	r4, [r4, #0]
 8002cec:	2c00      	cmp	r4, #0
 8002cee:	d1f7      	bne.n	8002ce0 <_fwalk_sglue+0xc>
 8002cf0:	4630      	mov	r0, r6
 8002cf2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002cf6:	89ab      	ldrh	r3, [r5, #12]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d907      	bls.n	8002d0c <_fwalk_sglue+0x38>
 8002cfc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002d00:	3301      	adds	r3, #1
 8002d02:	d003      	beq.n	8002d0c <_fwalk_sglue+0x38>
 8002d04:	4629      	mov	r1, r5
 8002d06:	4638      	mov	r0, r7
 8002d08:	47c0      	blx	r8
 8002d0a:	4306      	orrs	r6, r0
 8002d0c:	3568      	adds	r5, #104	@ 0x68
 8002d0e:	e7e9      	b.n	8002ce4 <_fwalk_sglue+0x10>

08002d10 <iprintf>:
 8002d10:	b40f      	push	{r0, r1, r2, r3}
 8002d12:	b507      	push	{r0, r1, r2, lr}
 8002d14:	4906      	ldr	r1, [pc, #24]	@ (8002d30 <iprintf+0x20>)
 8002d16:	ab04      	add	r3, sp, #16
 8002d18:	6808      	ldr	r0, [r1, #0]
 8002d1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002d1e:	6881      	ldr	r1, [r0, #8]
 8002d20:	9301      	str	r3, [sp, #4]
 8002d22:	f000 f865 	bl	8002df0 <_vfiprintf_r>
 8002d26:	b003      	add	sp, #12
 8002d28:	f85d eb04 	ldr.w	lr, [sp], #4
 8002d2c:	b004      	add	sp, #16
 8002d2e:	4770      	bx	lr
 8002d30:	20000018 	.word	0x20000018

08002d34 <memset>:
 8002d34:	4402      	add	r2, r0
 8002d36:	4603      	mov	r3, r0
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	d100      	bne.n	8002d3e <memset+0xa>
 8002d3c:	4770      	bx	lr
 8002d3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002d42:	e7f9      	b.n	8002d38 <memset+0x4>

08002d44 <__errno>:
 8002d44:	4b01      	ldr	r3, [pc, #4]	@ (8002d4c <__errno+0x8>)
 8002d46:	6818      	ldr	r0, [r3, #0]
 8002d48:	4770      	bx	lr
 8002d4a:	bf00      	nop
 8002d4c:	20000018 	.word	0x20000018

08002d50 <__libc_init_array>:
 8002d50:	b570      	push	{r4, r5, r6, lr}
 8002d52:	4d0d      	ldr	r5, [pc, #52]	@ (8002d88 <__libc_init_array+0x38>)
 8002d54:	4c0d      	ldr	r4, [pc, #52]	@ (8002d8c <__libc_init_array+0x3c>)
 8002d56:	1b64      	subs	r4, r4, r5
 8002d58:	10a4      	asrs	r4, r4, #2
 8002d5a:	2600      	movs	r6, #0
 8002d5c:	42a6      	cmp	r6, r4
 8002d5e:	d109      	bne.n	8002d74 <__libc_init_array+0x24>
 8002d60:	4d0b      	ldr	r5, [pc, #44]	@ (8002d90 <__libc_init_array+0x40>)
 8002d62:	4c0c      	ldr	r4, [pc, #48]	@ (8002d94 <__libc_init_array+0x44>)
 8002d64:	f000 fe40 	bl	80039e8 <_init>
 8002d68:	1b64      	subs	r4, r4, r5
 8002d6a:	10a4      	asrs	r4, r4, #2
 8002d6c:	2600      	movs	r6, #0
 8002d6e:	42a6      	cmp	r6, r4
 8002d70:	d105      	bne.n	8002d7e <__libc_init_array+0x2e>
 8002d72:	bd70      	pop	{r4, r5, r6, pc}
 8002d74:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d78:	4798      	blx	r3
 8002d7a:	3601      	adds	r6, #1
 8002d7c:	e7ee      	b.n	8002d5c <__libc_init_array+0xc>
 8002d7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d82:	4798      	blx	r3
 8002d84:	3601      	adds	r6, #1
 8002d86:	e7f2      	b.n	8002d6e <__libc_init_array+0x1e>
 8002d88:	08003a64 	.word	0x08003a64
 8002d8c:	08003a64 	.word	0x08003a64
 8002d90:	08003a64 	.word	0x08003a64
 8002d94:	08003a68 	.word	0x08003a68

08002d98 <__retarget_lock_init_recursive>:
 8002d98:	4770      	bx	lr

08002d9a <__retarget_lock_acquire_recursive>:
 8002d9a:	4770      	bx	lr

08002d9c <__retarget_lock_release_recursive>:
 8002d9c:	4770      	bx	lr

08002d9e <__sfputc_r>:
 8002d9e:	6893      	ldr	r3, [r2, #8]
 8002da0:	3b01      	subs	r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	b410      	push	{r4}
 8002da6:	6093      	str	r3, [r2, #8]
 8002da8:	da08      	bge.n	8002dbc <__sfputc_r+0x1e>
 8002daa:	6994      	ldr	r4, [r2, #24]
 8002dac:	42a3      	cmp	r3, r4
 8002dae:	db01      	blt.n	8002db4 <__sfputc_r+0x16>
 8002db0:	290a      	cmp	r1, #10
 8002db2:	d103      	bne.n	8002dbc <__sfputc_r+0x1e>
 8002db4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002db8:	f000 bc5d 	b.w	8003676 <__swbuf_r>
 8002dbc:	6813      	ldr	r3, [r2, #0]
 8002dbe:	1c58      	adds	r0, r3, #1
 8002dc0:	6010      	str	r0, [r2, #0]
 8002dc2:	7019      	strb	r1, [r3, #0]
 8002dc4:	4608      	mov	r0, r1
 8002dc6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <__sfputs_r>:
 8002dcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dce:	4606      	mov	r6, r0
 8002dd0:	460f      	mov	r7, r1
 8002dd2:	4614      	mov	r4, r2
 8002dd4:	18d5      	adds	r5, r2, r3
 8002dd6:	42ac      	cmp	r4, r5
 8002dd8:	d101      	bne.n	8002dde <__sfputs_r+0x12>
 8002dda:	2000      	movs	r0, #0
 8002ddc:	e007      	b.n	8002dee <__sfputs_r+0x22>
 8002dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002de2:	463a      	mov	r2, r7
 8002de4:	4630      	mov	r0, r6
 8002de6:	f7ff ffda 	bl	8002d9e <__sfputc_r>
 8002dea:	1c43      	adds	r3, r0, #1
 8002dec:	d1f3      	bne.n	8002dd6 <__sfputs_r+0xa>
 8002dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002df0 <_vfiprintf_r>:
 8002df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002df4:	460d      	mov	r5, r1
 8002df6:	b09d      	sub	sp, #116	@ 0x74
 8002df8:	4614      	mov	r4, r2
 8002dfa:	4698      	mov	r8, r3
 8002dfc:	4606      	mov	r6, r0
 8002dfe:	b118      	cbz	r0, 8002e08 <_vfiprintf_r+0x18>
 8002e00:	6a03      	ldr	r3, [r0, #32]
 8002e02:	b90b      	cbnz	r3, 8002e08 <_vfiprintf_r+0x18>
 8002e04:	f7ff ff4e 	bl	8002ca4 <__sinit>
 8002e08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e0a:	07d9      	lsls	r1, r3, #31
 8002e0c:	d405      	bmi.n	8002e1a <_vfiprintf_r+0x2a>
 8002e0e:	89ab      	ldrh	r3, [r5, #12]
 8002e10:	059a      	lsls	r2, r3, #22
 8002e12:	d402      	bmi.n	8002e1a <_vfiprintf_r+0x2a>
 8002e14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e16:	f7ff ffc0 	bl	8002d9a <__retarget_lock_acquire_recursive>
 8002e1a:	89ab      	ldrh	r3, [r5, #12]
 8002e1c:	071b      	lsls	r3, r3, #28
 8002e1e:	d501      	bpl.n	8002e24 <_vfiprintf_r+0x34>
 8002e20:	692b      	ldr	r3, [r5, #16]
 8002e22:	b99b      	cbnz	r3, 8002e4c <_vfiprintf_r+0x5c>
 8002e24:	4629      	mov	r1, r5
 8002e26:	4630      	mov	r0, r6
 8002e28:	f000 fc64 	bl	80036f4 <__swsetup_r>
 8002e2c:	b170      	cbz	r0, 8002e4c <_vfiprintf_r+0x5c>
 8002e2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002e30:	07dc      	lsls	r4, r3, #31
 8002e32:	d504      	bpl.n	8002e3e <_vfiprintf_r+0x4e>
 8002e34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e38:	b01d      	add	sp, #116	@ 0x74
 8002e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e3e:	89ab      	ldrh	r3, [r5, #12]
 8002e40:	0598      	lsls	r0, r3, #22
 8002e42:	d4f7      	bmi.n	8002e34 <_vfiprintf_r+0x44>
 8002e44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002e46:	f7ff ffa9 	bl	8002d9c <__retarget_lock_release_recursive>
 8002e4a:	e7f3      	b.n	8002e34 <_vfiprintf_r+0x44>
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002e50:	2320      	movs	r3, #32
 8002e52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002e56:	f8cd 800c 	str.w	r8, [sp, #12]
 8002e5a:	2330      	movs	r3, #48	@ 0x30
 8002e5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800300c <_vfiprintf_r+0x21c>
 8002e60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002e64:	f04f 0901 	mov.w	r9, #1
 8002e68:	4623      	mov	r3, r4
 8002e6a:	469a      	mov	sl, r3
 8002e6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002e70:	b10a      	cbz	r2, 8002e76 <_vfiprintf_r+0x86>
 8002e72:	2a25      	cmp	r2, #37	@ 0x25
 8002e74:	d1f9      	bne.n	8002e6a <_vfiprintf_r+0x7a>
 8002e76:	ebba 0b04 	subs.w	fp, sl, r4
 8002e7a:	d00b      	beq.n	8002e94 <_vfiprintf_r+0xa4>
 8002e7c:	465b      	mov	r3, fp
 8002e7e:	4622      	mov	r2, r4
 8002e80:	4629      	mov	r1, r5
 8002e82:	4630      	mov	r0, r6
 8002e84:	f7ff ffa2 	bl	8002dcc <__sfputs_r>
 8002e88:	3001      	adds	r0, #1
 8002e8a:	f000 80a7 	beq.w	8002fdc <_vfiprintf_r+0x1ec>
 8002e8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002e90:	445a      	add	r2, fp
 8002e92:	9209      	str	r2, [sp, #36]	@ 0x24
 8002e94:	f89a 3000 	ldrb.w	r3, [sl]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 809f 	beq.w	8002fdc <_vfiprintf_r+0x1ec>
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ea4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ea8:	f10a 0a01 	add.w	sl, sl, #1
 8002eac:	9304      	str	r3, [sp, #16]
 8002eae:	9307      	str	r3, [sp, #28]
 8002eb0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002eb4:	931a      	str	r3, [sp, #104]	@ 0x68
 8002eb6:	4654      	mov	r4, sl
 8002eb8:	2205      	movs	r2, #5
 8002eba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ebe:	4853      	ldr	r0, [pc, #332]	@ (800300c <_vfiprintf_r+0x21c>)
 8002ec0:	f7fd f98e 	bl	80001e0 <memchr>
 8002ec4:	9a04      	ldr	r2, [sp, #16]
 8002ec6:	b9d8      	cbnz	r0, 8002f00 <_vfiprintf_r+0x110>
 8002ec8:	06d1      	lsls	r1, r2, #27
 8002eca:	bf44      	itt	mi
 8002ecc:	2320      	movmi	r3, #32
 8002ece:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002ed2:	0713      	lsls	r3, r2, #28
 8002ed4:	bf44      	itt	mi
 8002ed6:	232b      	movmi	r3, #43	@ 0x2b
 8002ed8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002edc:	f89a 3000 	ldrb.w	r3, [sl]
 8002ee0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ee2:	d015      	beq.n	8002f10 <_vfiprintf_r+0x120>
 8002ee4:	9a07      	ldr	r2, [sp, #28]
 8002ee6:	4654      	mov	r4, sl
 8002ee8:	2000      	movs	r0, #0
 8002eea:	f04f 0c0a 	mov.w	ip, #10
 8002eee:	4621      	mov	r1, r4
 8002ef0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ef4:	3b30      	subs	r3, #48	@ 0x30
 8002ef6:	2b09      	cmp	r3, #9
 8002ef8:	d94b      	bls.n	8002f92 <_vfiprintf_r+0x1a2>
 8002efa:	b1b0      	cbz	r0, 8002f2a <_vfiprintf_r+0x13a>
 8002efc:	9207      	str	r2, [sp, #28]
 8002efe:	e014      	b.n	8002f2a <_vfiprintf_r+0x13a>
 8002f00:	eba0 0308 	sub.w	r3, r0, r8
 8002f04:	fa09 f303 	lsl.w	r3, r9, r3
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	9304      	str	r3, [sp, #16]
 8002f0c:	46a2      	mov	sl, r4
 8002f0e:	e7d2      	b.n	8002eb6 <_vfiprintf_r+0xc6>
 8002f10:	9b03      	ldr	r3, [sp, #12]
 8002f12:	1d19      	adds	r1, r3, #4
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	9103      	str	r1, [sp, #12]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	bfbb      	ittet	lt
 8002f1c:	425b      	neglt	r3, r3
 8002f1e:	f042 0202 	orrlt.w	r2, r2, #2
 8002f22:	9307      	strge	r3, [sp, #28]
 8002f24:	9307      	strlt	r3, [sp, #28]
 8002f26:	bfb8      	it	lt
 8002f28:	9204      	strlt	r2, [sp, #16]
 8002f2a:	7823      	ldrb	r3, [r4, #0]
 8002f2c:	2b2e      	cmp	r3, #46	@ 0x2e
 8002f2e:	d10a      	bne.n	8002f46 <_vfiprintf_r+0x156>
 8002f30:	7863      	ldrb	r3, [r4, #1]
 8002f32:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f34:	d132      	bne.n	8002f9c <_vfiprintf_r+0x1ac>
 8002f36:	9b03      	ldr	r3, [sp, #12]
 8002f38:	1d1a      	adds	r2, r3, #4
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	9203      	str	r2, [sp, #12]
 8002f3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002f42:	3402      	adds	r4, #2
 8002f44:	9305      	str	r3, [sp, #20]
 8002f46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800301c <_vfiprintf_r+0x22c>
 8002f4a:	7821      	ldrb	r1, [r4, #0]
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	4650      	mov	r0, sl
 8002f50:	f7fd f946 	bl	80001e0 <memchr>
 8002f54:	b138      	cbz	r0, 8002f66 <_vfiprintf_r+0x176>
 8002f56:	9b04      	ldr	r3, [sp, #16]
 8002f58:	eba0 000a 	sub.w	r0, r0, sl
 8002f5c:	2240      	movs	r2, #64	@ 0x40
 8002f5e:	4082      	lsls	r2, r0
 8002f60:	4313      	orrs	r3, r2
 8002f62:	3401      	adds	r4, #1
 8002f64:	9304      	str	r3, [sp, #16]
 8002f66:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f6a:	4829      	ldr	r0, [pc, #164]	@ (8003010 <_vfiprintf_r+0x220>)
 8002f6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002f70:	2206      	movs	r2, #6
 8002f72:	f7fd f935 	bl	80001e0 <memchr>
 8002f76:	2800      	cmp	r0, #0
 8002f78:	d03f      	beq.n	8002ffa <_vfiprintf_r+0x20a>
 8002f7a:	4b26      	ldr	r3, [pc, #152]	@ (8003014 <_vfiprintf_r+0x224>)
 8002f7c:	bb1b      	cbnz	r3, 8002fc6 <_vfiprintf_r+0x1d6>
 8002f7e:	9b03      	ldr	r3, [sp, #12]
 8002f80:	3307      	adds	r3, #7
 8002f82:	f023 0307 	bic.w	r3, r3, #7
 8002f86:	3308      	adds	r3, #8
 8002f88:	9303      	str	r3, [sp, #12]
 8002f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002f8c:	443b      	add	r3, r7
 8002f8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f90:	e76a      	b.n	8002e68 <_vfiprintf_r+0x78>
 8002f92:	fb0c 3202 	mla	r2, ip, r2, r3
 8002f96:	460c      	mov	r4, r1
 8002f98:	2001      	movs	r0, #1
 8002f9a:	e7a8      	b.n	8002eee <_vfiprintf_r+0xfe>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	3401      	adds	r4, #1
 8002fa0:	9305      	str	r3, [sp, #20]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	f04f 0c0a 	mov.w	ip, #10
 8002fa8:	4620      	mov	r0, r4
 8002faa:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002fae:	3a30      	subs	r2, #48	@ 0x30
 8002fb0:	2a09      	cmp	r2, #9
 8002fb2:	d903      	bls.n	8002fbc <_vfiprintf_r+0x1cc>
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0c6      	beq.n	8002f46 <_vfiprintf_r+0x156>
 8002fb8:	9105      	str	r1, [sp, #20]
 8002fba:	e7c4      	b.n	8002f46 <_vfiprintf_r+0x156>
 8002fbc:	fb0c 2101 	mla	r1, ip, r1, r2
 8002fc0:	4604      	mov	r4, r0
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e7f0      	b.n	8002fa8 <_vfiprintf_r+0x1b8>
 8002fc6:	ab03      	add	r3, sp, #12
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	462a      	mov	r2, r5
 8002fcc:	4b12      	ldr	r3, [pc, #72]	@ (8003018 <_vfiprintf_r+0x228>)
 8002fce:	a904      	add	r1, sp, #16
 8002fd0:	4630      	mov	r0, r6
 8002fd2:	f3af 8000 	nop.w
 8002fd6:	4607      	mov	r7, r0
 8002fd8:	1c78      	adds	r0, r7, #1
 8002fda:	d1d6      	bne.n	8002f8a <_vfiprintf_r+0x19a>
 8002fdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002fde:	07d9      	lsls	r1, r3, #31
 8002fe0:	d405      	bmi.n	8002fee <_vfiprintf_r+0x1fe>
 8002fe2:	89ab      	ldrh	r3, [r5, #12]
 8002fe4:	059a      	lsls	r2, r3, #22
 8002fe6:	d402      	bmi.n	8002fee <_vfiprintf_r+0x1fe>
 8002fe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002fea:	f7ff fed7 	bl	8002d9c <__retarget_lock_release_recursive>
 8002fee:	89ab      	ldrh	r3, [r5, #12]
 8002ff0:	065b      	lsls	r3, r3, #25
 8002ff2:	f53f af1f 	bmi.w	8002e34 <_vfiprintf_r+0x44>
 8002ff6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002ff8:	e71e      	b.n	8002e38 <_vfiprintf_r+0x48>
 8002ffa:	ab03      	add	r3, sp, #12
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	462a      	mov	r2, r5
 8003000:	4b05      	ldr	r3, [pc, #20]	@ (8003018 <_vfiprintf_r+0x228>)
 8003002:	a904      	add	r1, sp, #16
 8003004:	4630      	mov	r0, r6
 8003006:	f000 f91b 	bl	8003240 <_printf_i>
 800300a:	e7e4      	b.n	8002fd6 <_vfiprintf_r+0x1e6>
 800300c:	08003a28 	.word	0x08003a28
 8003010:	08003a32 	.word	0x08003a32
 8003014:	00000000 	.word	0x00000000
 8003018:	08002dcd 	.word	0x08002dcd
 800301c:	08003a2e 	.word	0x08003a2e

08003020 <sbrk_aligned>:
 8003020:	b570      	push	{r4, r5, r6, lr}
 8003022:	4e0f      	ldr	r6, [pc, #60]	@ (8003060 <sbrk_aligned+0x40>)
 8003024:	460c      	mov	r4, r1
 8003026:	6831      	ldr	r1, [r6, #0]
 8003028:	4605      	mov	r5, r0
 800302a:	b911      	cbnz	r1, 8003032 <sbrk_aligned+0x12>
 800302c:	f000 fc70 	bl	8003910 <_sbrk_r>
 8003030:	6030      	str	r0, [r6, #0]
 8003032:	4621      	mov	r1, r4
 8003034:	4628      	mov	r0, r5
 8003036:	f000 fc6b 	bl	8003910 <_sbrk_r>
 800303a:	1c43      	adds	r3, r0, #1
 800303c:	d103      	bne.n	8003046 <sbrk_aligned+0x26>
 800303e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8003042:	4620      	mov	r0, r4
 8003044:	bd70      	pop	{r4, r5, r6, pc}
 8003046:	1cc4      	adds	r4, r0, #3
 8003048:	f024 0403 	bic.w	r4, r4, #3
 800304c:	42a0      	cmp	r0, r4
 800304e:	d0f8      	beq.n	8003042 <sbrk_aligned+0x22>
 8003050:	1a21      	subs	r1, r4, r0
 8003052:	4628      	mov	r0, r5
 8003054:	f000 fc5c 	bl	8003910 <_sbrk_r>
 8003058:	3001      	adds	r0, #1
 800305a:	d1f2      	bne.n	8003042 <sbrk_aligned+0x22>
 800305c:	e7ef      	b.n	800303e <sbrk_aligned+0x1e>
 800305e:	bf00      	nop
 8003060:	20000218 	.word	0x20000218

08003064 <_malloc_r>:
 8003064:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003068:	1ccd      	adds	r5, r1, #3
 800306a:	f025 0503 	bic.w	r5, r5, #3
 800306e:	3508      	adds	r5, #8
 8003070:	2d0c      	cmp	r5, #12
 8003072:	bf38      	it	cc
 8003074:	250c      	movcc	r5, #12
 8003076:	2d00      	cmp	r5, #0
 8003078:	4606      	mov	r6, r0
 800307a:	db01      	blt.n	8003080 <_malloc_r+0x1c>
 800307c:	42a9      	cmp	r1, r5
 800307e:	d904      	bls.n	800308a <_malloc_r+0x26>
 8003080:	230c      	movs	r3, #12
 8003082:	6033      	str	r3, [r6, #0]
 8003084:	2000      	movs	r0, #0
 8003086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800308a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003160 <_malloc_r+0xfc>
 800308e:	f000 faa3 	bl	80035d8 <__malloc_lock>
 8003092:	f8d8 3000 	ldr.w	r3, [r8]
 8003096:	461c      	mov	r4, r3
 8003098:	bb44      	cbnz	r4, 80030ec <_malloc_r+0x88>
 800309a:	4629      	mov	r1, r5
 800309c:	4630      	mov	r0, r6
 800309e:	f7ff ffbf 	bl	8003020 <sbrk_aligned>
 80030a2:	1c43      	adds	r3, r0, #1
 80030a4:	4604      	mov	r4, r0
 80030a6:	d158      	bne.n	800315a <_malloc_r+0xf6>
 80030a8:	f8d8 4000 	ldr.w	r4, [r8]
 80030ac:	4627      	mov	r7, r4
 80030ae:	2f00      	cmp	r7, #0
 80030b0:	d143      	bne.n	800313a <_malloc_r+0xd6>
 80030b2:	2c00      	cmp	r4, #0
 80030b4:	d04b      	beq.n	800314e <_malloc_r+0xea>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	4639      	mov	r1, r7
 80030ba:	4630      	mov	r0, r6
 80030bc:	eb04 0903 	add.w	r9, r4, r3
 80030c0:	f000 fc26 	bl	8003910 <_sbrk_r>
 80030c4:	4581      	cmp	r9, r0
 80030c6:	d142      	bne.n	800314e <_malloc_r+0xea>
 80030c8:	6821      	ldr	r1, [r4, #0]
 80030ca:	1a6d      	subs	r5, r5, r1
 80030cc:	4629      	mov	r1, r5
 80030ce:	4630      	mov	r0, r6
 80030d0:	f7ff ffa6 	bl	8003020 <sbrk_aligned>
 80030d4:	3001      	adds	r0, #1
 80030d6:	d03a      	beq.n	800314e <_malloc_r+0xea>
 80030d8:	6823      	ldr	r3, [r4, #0]
 80030da:	442b      	add	r3, r5
 80030dc:	6023      	str	r3, [r4, #0]
 80030de:	f8d8 3000 	ldr.w	r3, [r8]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	bb62      	cbnz	r2, 8003140 <_malloc_r+0xdc>
 80030e6:	f8c8 7000 	str.w	r7, [r8]
 80030ea:	e00f      	b.n	800310c <_malloc_r+0xa8>
 80030ec:	6822      	ldr	r2, [r4, #0]
 80030ee:	1b52      	subs	r2, r2, r5
 80030f0:	d420      	bmi.n	8003134 <_malloc_r+0xd0>
 80030f2:	2a0b      	cmp	r2, #11
 80030f4:	d917      	bls.n	8003126 <_malloc_r+0xc2>
 80030f6:	1961      	adds	r1, r4, r5
 80030f8:	42a3      	cmp	r3, r4
 80030fa:	6025      	str	r5, [r4, #0]
 80030fc:	bf18      	it	ne
 80030fe:	6059      	strne	r1, [r3, #4]
 8003100:	6863      	ldr	r3, [r4, #4]
 8003102:	bf08      	it	eq
 8003104:	f8c8 1000 	streq.w	r1, [r8]
 8003108:	5162      	str	r2, [r4, r5]
 800310a:	604b      	str	r3, [r1, #4]
 800310c:	4630      	mov	r0, r6
 800310e:	f000 fa69 	bl	80035e4 <__malloc_unlock>
 8003112:	f104 000b 	add.w	r0, r4, #11
 8003116:	1d23      	adds	r3, r4, #4
 8003118:	f020 0007 	bic.w	r0, r0, #7
 800311c:	1ac2      	subs	r2, r0, r3
 800311e:	bf1c      	itt	ne
 8003120:	1a1b      	subne	r3, r3, r0
 8003122:	50a3      	strne	r3, [r4, r2]
 8003124:	e7af      	b.n	8003086 <_malloc_r+0x22>
 8003126:	6862      	ldr	r2, [r4, #4]
 8003128:	42a3      	cmp	r3, r4
 800312a:	bf0c      	ite	eq
 800312c:	f8c8 2000 	streq.w	r2, [r8]
 8003130:	605a      	strne	r2, [r3, #4]
 8003132:	e7eb      	b.n	800310c <_malloc_r+0xa8>
 8003134:	4623      	mov	r3, r4
 8003136:	6864      	ldr	r4, [r4, #4]
 8003138:	e7ae      	b.n	8003098 <_malloc_r+0x34>
 800313a:	463c      	mov	r4, r7
 800313c:	687f      	ldr	r7, [r7, #4]
 800313e:	e7b6      	b.n	80030ae <_malloc_r+0x4a>
 8003140:	461a      	mov	r2, r3
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	42a3      	cmp	r3, r4
 8003146:	d1fb      	bne.n	8003140 <_malloc_r+0xdc>
 8003148:	2300      	movs	r3, #0
 800314a:	6053      	str	r3, [r2, #4]
 800314c:	e7de      	b.n	800310c <_malloc_r+0xa8>
 800314e:	230c      	movs	r3, #12
 8003150:	6033      	str	r3, [r6, #0]
 8003152:	4630      	mov	r0, r6
 8003154:	f000 fa46 	bl	80035e4 <__malloc_unlock>
 8003158:	e794      	b.n	8003084 <_malloc_r+0x20>
 800315a:	6005      	str	r5, [r0, #0]
 800315c:	e7d6      	b.n	800310c <_malloc_r+0xa8>
 800315e:	bf00      	nop
 8003160:	2000021c 	.word	0x2000021c

08003164 <_printf_common>:
 8003164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003168:	4616      	mov	r6, r2
 800316a:	4698      	mov	r8, r3
 800316c:	688a      	ldr	r2, [r1, #8]
 800316e:	690b      	ldr	r3, [r1, #16]
 8003170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003174:	4293      	cmp	r3, r2
 8003176:	bfb8      	it	lt
 8003178:	4613      	movlt	r3, r2
 800317a:	6033      	str	r3, [r6, #0]
 800317c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003180:	4607      	mov	r7, r0
 8003182:	460c      	mov	r4, r1
 8003184:	b10a      	cbz	r2, 800318a <_printf_common+0x26>
 8003186:	3301      	adds	r3, #1
 8003188:	6033      	str	r3, [r6, #0]
 800318a:	6823      	ldr	r3, [r4, #0]
 800318c:	0699      	lsls	r1, r3, #26
 800318e:	bf42      	ittt	mi
 8003190:	6833      	ldrmi	r3, [r6, #0]
 8003192:	3302      	addmi	r3, #2
 8003194:	6033      	strmi	r3, [r6, #0]
 8003196:	6825      	ldr	r5, [r4, #0]
 8003198:	f015 0506 	ands.w	r5, r5, #6
 800319c:	d106      	bne.n	80031ac <_printf_common+0x48>
 800319e:	f104 0a19 	add.w	sl, r4, #25
 80031a2:	68e3      	ldr	r3, [r4, #12]
 80031a4:	6832      	ldr	r2, [r6, #0]
 80031a6:	1a9b      	subs	r3, r3, r2
 80031a8:	42ab      	cmp	r3, r5
 80031aa:	dc26      	bgt.n	80031fa <_printf_common+0x96>
 80031ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80031b0:	6822      	ldr	r2, [r4, #0]
 80031b2:	3b00      	subs	r3, #0
 80031b4:	bf18      	it	ne
 80031b6:	2301      	movne	r3, #1
 80031b8:	0692      	lsls	r2, r2, #26
 80031ba:	d42b      	bmi.n	8003214 <_printf_common+0xb0>
 80031bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80031c0:	4641      	mov	r1, r8
 80031c2:	4638      	mov	r0, r7
 80031c4:	47c8      	blx	r9
 80031c6:	3001      	adds	r0, #1
 80031c8:	d01e      	beq.n	8003208 <_printf_common+0xa4>
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	6922      	ldr	r2, [r4, #16]
 80031ce:	f003 0306 	and.w	r3, r3, #6
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	bf02      	ittt	eq
 80031d6:	68e5      	ldreq	r5, [r4, #12]
 80031d8:	6833      	ldreq	r3, [r6, #0]
 80031da:	1aed      	subeq	r5, r5, r3
 80031dc:	68a3      	ldr	r3, [r4, #8]
 80031de:	bf0c      	ite	eq
 80031e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80031e4:	2500      	movne	r5, #0
 80031e6:	4293      	cmp	r3, r2
 80031e8:	bfc4      	itt	gt
 80031ea:	1a9b      	subgt	r3, r3, r2
 80031ec:	18ed      	addgt	r5, r5, r3
 80031ee:	2600      	movs	r6, #0
 80031f0:	341a      	adds	r4, #26
 80031f2:	42b5      	cmp	r5, r6
 80031f4:	d11a      	bne.n	800322c <_printf_common+0xc8>
 80031f6:	2000      	movs	r0, #0
 80031f8:	e008      	b.n	800320c <_printf_common+0xa8>
 80031fa:	2301      	movs	r3, #1
 80031fc:	4652      	mov	r2, sl
 80031fe:	4641      	mov	r1, r8
 8003200:	4638      	mov	r0, r7
 8003202:	47c8      	blx	r9
 8003204:	3001      	adds	r0, #1
 8003206:	d103      	bne.n	8003210 <_printf_common+0xac>
 8003208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800320c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003210:	3501      	adds	r5, #1
 8003212:	e7c6      	b.n	80031a2 <_printf_common+0x3e>
 8003214:	18e1      	adds	r1, r4, r3
 8003216:	1c5a      	adds	r2, r3, #1
 8003218:	2030      	movs	r0, #48	@ 0x30
 800321a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800321e:	4422      	add	r2, r4
 8003220:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003224:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003228:	3302      	adds	r3, #2
 800322a:	e7c7      	b.n	80031bc <_printf_common+0x58>
 800322c:	2301      	movs	r3, #1
 800322e:	4622      	mov	r2, r4
 8003230:	4641      	mov	r1, r8
 8003232:	4638      	mov	r0, r7
 8003234:	47c8      	blx	r9
 8003236:	3001      	adds	r0, #1
 8003238:	d0e6      	beq.n	8003208 <_printf_common+0xa4>
 800323a:	3601      	adds	r6, #1
 800323c:	e7d9      	b.n	80031f2 <_printf_common+0x8e>
	...

08003240 <_printf_i>:
 8003240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003244:	7e0f      	ldrb	r7, [r1, #24]
 8003246:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003248:	2f78      	cmp	r7, #120	@ 0x78
 800324a:	4691      	mov	r9, r2
 800324c:	4680      	mov	r8, r0
 800324e:	460c      	mov	r4, r1
 8003250:	469a      	mov	sl, r3
 8003252:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003256:	d807      	bhi.n	8003268 <_printf_i+0x28>
 8003258:	2f62      	cmp	r7, #98	@ 0x62
 800325a:	d80a      	bhi.n	8003272 <_printf_i+0x32>
 800325c:	2f00      	cmp	r7, #0
 800325e:	f000 80d2 	beq.w	8003406 <_printf_i+0x1c6>
 8003262:	2f58      	cmp	r7, #88	@ 0x58
 8003264:	f000 80b9 	beq.w	80033da <_printf_i+0x19a>
 8003268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800326c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003270:	e03a      	b.n	80032e8 <_printf_i+0xa8>
 8003272:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003276:	2b15      	cmp	r3, #21
 8003278:	d8f6      	bhi.n	8003268 <_printf_i+0x28>
 800327a:	a101      	add	r1, pc, #4	@ (adr r1, 8003280 <_printf_i+0x40>)
 800327c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003280:	080032d9 	.word	0x080032d9
 8003284:	080032ed 	.word	0x080032ed
 8003288:	08003269 	.word	0x08003269
 800328c:	08003269 	.word	0x08003269
 8003290:	08003269 	.word	0x08003269
 8003294:	08003269 	.word	0x08003269
 8003298:	080032ed 	.word	0x080032ed
 800329c:	08003269 	.word	0x08003269
 80032a0:	08003269 	.word	0x08003269
 80032a4:	08003269 	.word	0x08003269
 80032a8:	08003269 	.word	0x08003269
 80032ac:	080033ed 	.word	0x080033ed
 80032b0:	08003317 	.word	0x08003317
 80032b4:	080033a7 	.word	0x080033a7
 80032b8:	08003269 	.word	0x08003269
 80032bc:	08003269 	.word	0x08003269
 80032c0:	0800340f 	.word	0x0800340f
 80032c4:	08003269 	.word	0x08003269
 80032c8:	08003317 	.word	0x08003317
 80032cc:	08003269 	.word	0x08003269
 80032d0:	08003269 	.word	0x08003269
 80032d4:	080033af 	.word	0x080033af
 80032d8:	6833      	ldr	r3, [r6, #0]
 80032da:	1d1a      	adds	r2, r3, #4
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	6032      	str	r2, [r6, #0]
 80032e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80032e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80032e8:	2301      	movs	r3, #1
 80032ea:	e09d      	b.n	8003428 <_printf_i+0x1e8>
 80032ec:	6833      	ldr	r3, [r6, #0]
 80032ee:	6820      	ldr	r0, [r4, #0]
 80032f0:	1d19      	adds	r1, r3, #4
 80032f2:	6031      	str	r1, [r6, #0]
 80032f4:	0606      	lsls	r6, r0, #24
 80032f6:	d501      	bpl.n	80032fc <_printf_i+0xbc>
 80032f8:	681d      	ldr	r5, [r3, #0]
 80032fa:	e003      	b.n	8003304 <_printf_i+0xc4>
 80032fc:	0645      	lsls	r5, r0, #25
 80032fe:	d5fb      	bpl.n	80032f8 <_printf_i+0xb8>
 8003300:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003304:	2d00      	cmp	r5, #0
 8003306:	da03      	bge.n	8003310 <_printf_i+0xd0>
 8003308:	232d      	movs	r3, #45	@ 0x2d
 800330a:	426d      	negs	r5, r5
 800330c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003310:	4859      	ldr	r0, [pc, #356]	@ (8003478 <_printf_i+0x238>)
 8003312:	230a      	movs	r3, #10
 8003314:	e011      	b.n	800333a <_printf_i+0xfa>
 8003316:	6821      	ldr	r1, [r4, #0]
 8003318:	6833      	ldr	r3, [r6, #0]
 800331a:	0608      	lsls	r0, r1, #24
 800331c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003320:	d402      	bmi.n	8003328 <_printf_i+0xe8>
 8003322:	0649      	lsls	r1, r1, #25
 8003324:	bf48      	it	mi
 8003326:	b2ad      	uxthmi	r5, r5
 8003328:	2f6f      	cmp	r7, #111	@ 0x6f
 800332a:	4853      	ldr	r0, [pc, #332]	@ (8003478 <_printf_i+0x238>)
 800332c:	6033      	str	r3, [r6, #0]
 800332e:	bf14      	ite	ne
 8003330:	230a      	movne	r3, #10
 8003332:	2308      	moveq	r3, #8
 8003334:	2100      	movs	r1, #0
 8003336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800333a:	6866      	ldr	r6, [r4, #4]
 800333c:	60a6      	str	r6, [r4, #8]
 800333e:	2e00      	cmp	r6, #0
 8003340:	bfa2      	ittt	ge
 8003342:	6821      	ldrge	r1, [r4, #0]
 8003344:	f021 0104 	bicge.w	r1, r1, #4
 8003348:	6021      	strge	r1, [r4, #0]
 800334a:	b90d      	cbnz	r5, 8003350 <_printf_i+0x110>
 800334c:	2e00      	cmp	r6, #0
 800334e:	d04b      	beq.n	80033e8 <_printf_i+0x1a8>
 8003350:	4616      	mov	r6, r2
 8003352:	fbb5 f1f3 	udiv	r1, r5, r3
 8003356:	fb03 5711 	mls	r7, r3, r1, r5
 800335a:	5dc7      	ldrb	r7, [r0, r7]
 800335c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003360:	462f      	mov	r7, r5
 8003362:	42bb      	cmp	r3, r7
 8003364:	460d      	mov	r5, r1
 8003366:	d9f4      	bls.n	8003352 <_printf_i+0x112>
 8003368:	2b08      	cmp	r3, #8
 800336a:	d10b      	bne.n	8003384 <_printf_i+0x144>
 800336c:	6823      	ldr	r3, [r4, #0]
 800336e:	07df      	lsls	r7, r3, #31
 8003370:	d508      	bpl.n	8003384 <_printf_i+0x144>
 8003372:	6923      	ldr	r3, [r4, #16]
 8003374:	6861      	ldr	r1, [r4, #4]
 8003376:	4299      	cmp	r1, r3
 8003378:	bfde      	ittt	le
 800337a:	2330      	movle	r3, #48	@ 0x30
 800337c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003380:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8003384:	1b92      	subs	r2, r2, r6
 8003386:	6122      	str	r2, [r4, #16]
 8003388:	f8cd a000 	str.w	sl, [sp]
 800338c:	464b      	mov	r3, r9
 800338e:	aa03      	add	r2, sp, #12
 8003390:	4621      	mov	r1, r4
 8003392:	4640      	mov	r0, r8
 8003394:	f7ff fee6 	bl	8003164 <_printf_common>
 8003398:	3001      	adds	r0, #1
 800339a:	d14a      	bne.n	8003432 <_printf_i+0x1f2>
 800339c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80033a0:	b004      	add	sp, #16
 80033a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033a6:	6823      	ldr	r3, [r4, #0]
 80033a8:	f043 0320 	orr.w	r3, r3, #32
 80033ac:	6023      	str	r3, [r4, #0]
 80033ae:	4833      	ldr	r0, [pc, #204]	@ (800347c <_printf_i+0x23c>)
 80033b0:	2778      	movs	r7, #120	@ 0x78
 80033b2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80033b6:	6823      	ldr	r3, [r4, #0]
 80033b8:	6831      	ldr	r1, [r6, #0]
 80033ba:	061f      	lsls	r7, r3, #24
 80033bc:	f851 5b04 	ldr.w	r5, [r1], #4
 80033c0:	d402      	bmi.n	80033c8 <_printf_i+0x188>
 80033c2:	065f      	lsls	r7, r3, #25
 80033c4:	bf48      	it	mi
 80033c6:	b2ad      	uxthmi	r5, r5
 80033c8:	6031      	str	r1, [r6, #0]
 80033ca:	07d9      	lsls	r1, r3, #31
 80033cc:	bf44      	itt	mi
 80033ce:	f043 0320 	orrmi.w	r3, r3, #32
 80033d2:	6023      	strmi	r3, [r4, #0]
 80033d4:	b11d      	cbz	r5, 80033de <_printf_i+0x19e>
 80033d6:	2310      	movs	r3, #16
 80033d8:	e7ac      	b.n	8003334 <_printf_i+0xf4>
 80033da:	4827      	ldr	r0, [pc, #156]	@ (8003478 <_printf_i+0x238>)
 80033dc:	e7e9      	b.n	80033b2 <_printf_i+0x172>
 80033de:	6823      	ldr	r3, [r4, #0]
 80033e0:	f023 0320 	bic.w	r3, r3, #32
 80033e4:	6023      	str	r3, [r4, #0]
 80033e6:	e7f6      	b.n	80033d6 <_printf_i+0x196>
 80033e8:	4616      	mov	r6, r2
 80033ea:	e7bd      	b.n	8003368 <_printf_i+0x128>
 80033ec:	6833      	ldr	r3, [r6, #0]
 80033ee:	6825      	ldr	r5, [r4, #0]
 80033f0:	6961      	ldr	r1, [r4, #20]
 80033f2:	1d18      	adds	r0, r3, #4
 80033f4:	6030      	str	r0, [r6, #0]
 80033f6:	062e      	lsls	r6, r5, #24
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	d501      	bpl.n	8003400 <_printf_i+0x1c0>
 80033fc:	6019      	str	r1, [r3, #0]
 80033fe:	e002      	b.n	8003406 <_printf_i+0x1c6>
 8003400:	0668      	lsls	r0, r5, #25
 8003402:	d5fb      	bpl.n	80033fc <_printf_i+0x1bc>
 8003404:	8019      	strh	r1, [r3, #0]
 8003406:	2300      	movs	r3, #0
 8003408:	6123      	str	r3, [r4, #16]
 800340a:	4616      	mov	r6, r2
 800340c:	e7bc      	b.n	8003388 <_printf_i+0x148>
 800340e:	6833      	ldr	r3, [r6, #0]
 8003410:	1d1a      	adds	r2, r3, #4
 8003412:	6032      	str	r2, [r6, #0]
 8003414:	681e      	ldr	r6, [r3, #0]
 8003416:	6862      	ldr	r2, [r4, #4]
 8003418:	2100      	movs	r1, #0
 800341a:	4630      	mov	r0, r6
 800341c:	f7fc fee0 	bl	80001e0 <memchr>
 8003420:	b108      	cbz	r0, 8003426 <_printf_i+0x1e6>
 8003422:	1b80      	subs	r0, r0, r6
 8003424:	6060      	str	r0, [r4, #4]
 8003426:	6863      	ldr	r3, [r4, #4]
 8003428:	6123      	str	r3, [r4, #16]
 800342a:	2300      	movs	r3, #0
 800342c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003430:	e7aa      	b.n	8003388 <_printf_i+0x148>
 8003432:	6923      	ldr	r3, [r4, #16]
 8003434:	4632      	mov	r2, r6
 8003436:	4649      	mov	r1, r9
 8003438:	4640      	mov	r0, r8
 800343a:	47d0      	blx	sl
 800343c:	3001      	adds	r0, #1
 800343e:	d0ad      	beq.n	800339c <_printf_i+0x15c>
 8003440:	6823      	ldr	r3, [r4, #0]
 8003442:	079b      	lsls	r3, r3, #30
 8003444:	d413      	bmi.n	800346e <_printf_i+0x22e>
 8003446:	68e0      	ldr	r0, [r4, #12]
 8003448:	9b03      	ldr	r3, [sp, #12]
 800344a:	4298      	cmp	r0, r3
 800344c:	bfb8      	it	lt
 800344e:	4618      	movlt	r0, r3
 8003450:	e7a6      	b.n	80033a0 <_printf_i+0x160>
 8003452:	2301      	movs	r3, #1
 8003454:	4632      	mov	r2, r6
 8003456:	4649      	mov	r1, r9
 8003458:	4640      	mov	r0, r8
 800345a:	47d0      	blx	sl
 800345c:	3001      	adds	r0, #1
 800345e:	d09d      	beq.n	800339c <_printf_i+0x15c>
 8003460:	3501      	adds	r5, #1
 8003462:	68e3      	ldr	r3, [r4, #12]
 8003464:	9903      	ldr	r1, [sp, #12]
 8003466:	1a5b      	subs	r3, r3, r1
 8003468:	42ab      	cmp	r3, r5
 800346a:	dcf2      	bgt.n	8003452 <_printf_i+0x212>
 800346c:	e7eb      	b.n	8003446 <_printf_i+0x206>
 800346e:	2500      	movs	r5, #0
 8003470:	f104 0619 	add.w	r6, r4, #25
 8003474:	e7f5      	b.n	8003462 <_printf_i+0x222>
 8003476:	bf00      	nop
 8003478:	08003a39 	.word	0x08003a39
 800347c:	08003a4a 	.word	0x08003a4a

08003480 <__sflush_r>:
 8003480:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003488:	0716      	lsls	r6, r2, #28
 800348a:	4605      	mov	r5, r0
 800348c:	460c      	mov	r4, r1
 800348e:	d454      	bmi.n	800353a <__sflush_r+0xba>
 8003490:	684b      	ldr	r3, [r1, #4]
 8003492:	2b00      	cmp	r3, #0
 8003494:	dc02      	bgt.n	800349c <__sflush_r+0x1c>
 8003496:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003498:	2b00      	cmp	r3, #0
 800349a:	dd48      	ble.n	800352e <__sflush_r+0xae>
 800349c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800349e:	2e00      	cmp	r6, #0
 80034a0:	d045      	beq.n	800352e <__sflush_r+0xae>
 80034a2:	2300      	movs	r3, #0
 80034a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80034a8:	682f      	ldr	r7, [r5, #0]
 80034aa:	6a21      	ldr	r1, [r4, #32]
 80034ac:	602b      	str	r3, [r5, #0]
 80034ae:	d030      	beq.n	8003512 <__sflush_r+0x92>
 80034b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80034b2:	89a3      	ldrh	r3, [r4, #12]
 80034b4:	0759      	lsls	r1, r3, #29
 80034b6:	d505      	bpl.n	80034c4 <__sflush_r+0x44>
 80034b8:	6863      	ldr	r3, [r4, #4]
 80034ba:	1ad2      	subs	r2, r2, r3
 80034bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80034be:	b10b      	cbz	r3, 80034c4 <__sflush_r+0x44>
 80034c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80034c2:	1ad2      	subs	r2, r2, r3
 80034c4:	2300      	movs	r3, #0
 80034c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80034c8:	6a21      	ldr	r1, [r4, #32]
 80034ca:	4628      	mov	r0, r5
 80034cc:	47b0      	blx	r6
 80034ce:	1c43      	adds	r3, r0, #1
 80034d0:	89a3      	ldrh	r3, [r4, #12]
 80034d2:	d106      	bne.n	80034e2 <__sflush_r+0x62>
 80034d4:	6829      	ldr	r1, [r5, #0]
 80034d6:	291d      	cmp	r1, #29
 80034d8:	d82b      	bhi.n	8003532 <__sflush_r+0xb2>
 80034da:	4a2a      	ldr	r2, [pc, #168]	@ (8003584 <__sflush_r+0x104>)
 80034dc:	410a      	asrs	r2, r1
 80034de:	07d6      	lsls	r6, r2, #31
 80034e0:	d427      	bmi.n	8003532 <__sflush_r+0xb2>
 80034e2:	2200      	movs	r2, #0
 80034e4:	6062      	str	r2, [r4, #4]
 80034e6:	04d9      	lsls	r1, r3, #19
 80034e8:	6922      	ldr	r2, [r4, #16]
 80034ea:	6022      	str	r2, [r4, #0]
 80034ec:	d504      	bpl.n	80034f8 <__sflush_r+0x78>
 80034ee:	1c42      	adds	r2, r0, #1
 80034f0:	d101      	bne.n	80034f6 <__sflush_r+0x76>
 80034f2:	682b      	ldr	r3, [r5, #0]
 80034f4:	b903      	cbnz	r3, 80034f8 <__sflush_r+0x78>
 80034f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80034f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80034fa:	602f      	str	r7, [r5, #0]
 80034fc:	b1b9      	cbz	r1, 800352e <__sflush_r+0xae>
 80034fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003502:	4299      	cmp	r1, r3
 8003504:	d002      	beq.n	800350c <__sflush_r+0x8c>
 8003506:	4628      	mov	r0, r5
 8003508:	f000 fa24 	bl	8003954 <_free_r>
 800350c:	2300      	movs	r3, #0
 800350e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003510:	e00d      	b.n	800352e <__sflush_r+0xae>
 8003512:	2301      	movs	r3, #1
 8003514:	4628      	mov	r0, r5
 8003516:	47b0      	blx	r6
 8003518:	4602      	mov	r2, r0
 800351a:	1c50      	adds	r0, r2, #1
 800351c:	d1c9      	bne.n	80034b2 <__sflush_r+0x32>
 800351e:	682b      	ldr	r3, [r5, #0]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d0c6      	beq.n	80034b2 <__sflush_r+0x32>
 8003524:	2b1d      	cmp	r3, #29
 8003526:	d001      	beq.n	800352c <__sflush_r+0xac>
 8003528:	2b16      	cmp	r3, #22
 800352a:	d11e      	bne.n	800356a <__sflush_r+0xea>
 800352c:	602f      	str	r7, [r5, #0]
 800352e:	2000      	movs	r0, #0
 8003530:	e022      	b.n	8003578 <__sflush_r+0xf8>
 8003532:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003536:	b21b      	sxth	r3, r3
 8003538:	e01b      	b.n	8003572 <__sflush_r+0xf2>
 800353a:	690f      	ldr	r7, [r1, #16]
 800353c:	2f00      	cmp	r7, #0
 800353e:	d0f6      	beq.n	800352e <__sflush_r+0xae>
 8003540:	0793      	lsls	r3, r2, #30
 8003542:	680e      	ldr	r6, [r1, #0]
 8003544:	bf08      	it	eq
 8003546:	694b      	ldreq	r3, [r1, #20]
 8003548:	600f      	str	r7, [r1, #0]
 800354a:	bf18      	it	ne
 800354c:	2300      	movne	r3, #0
 800354e:	eba6 0807 	sub.w	r8, r6, r7
 8003552:	608b      	str	r3, [r1, #8]
 8003554:	f1b8 0f00 	cmp.w	r8, #0
 8003558:	dde9      	ble.n	800352e <__sflush_r+0xae>
 800355a:	6a21      	ldr	r1, [r4, #32]
 800355c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800355e:	4643      	mov	r3, r8
 8003560:	463a      	mov	r2, r7
 8003562:	4628      	mov	r0, r5
 8003564:	47b0      	blx	r6
 8003566:	2800      	cmp	r0, #0
 8003568:	dc08      	bgt.n	800357c <__sflush_r+0xfc>
 800356a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800356e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003572:	81a3      	strh	r3, [r4, #12]
 8003574:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003578:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800357c:	4407      	add	r7, r0
 800357e:	eba8 0800 	sub.w	r8, r8, r0
 8003582:	e7e7      	b.n	8003554 <__sflush_r+0xd4>
 8003584:	dfbffffe 	.word	0xdfbffffe

08003588 <_fflush_r>:
 8003588:	b538      	push	{r3, r4, r5, lr}
 800358a:	690b      	ldr	r3, [r1, #16]
 800358c:	4605      	mov	r5, r0
 800358e:	460c      	mov	r4, r1
 8003590:	b913      	cbnz	r3, 8003598 <_fflush_r+0x10>
 8003592:	2500      	movs	r5, #0
 8003594:	4628      	mov	r0, r5
 8003596:	bd38      	pop	{r3, r4, r5, pc}
 8003598:	b118      	cbz	r0, 80035a2 <_fflush_r+0x1a>
 800359a:	6a03      	ldr	r3, [r0, #32]
 800359c:	b90b      	cbnz	r3, 80035a2 <_fflush_r+0x1a>
 800359e:	f7ff fb81 	bl	8002ca4 <__sinit>
 80035a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d0f3      	beq.n	8003592 <_fflush_r+0xa>
 80035aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80035ac:	07d0      	lsls	r0, r2, #31
 80035ae:	d404      	bmi.n	80035ba <_fflush_r+0x32>
 80035b0:	0599      	lsls	r1, r3, #22
 80035b2:	d402      	bmi.n	80035ba <_fflush_r+0x32>
 80035b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035b6:	f7ff fbf0 	bl	8002d9a <__retarget_lock_acquire_recursive>
 80035ba:	4628      	mov	r0, r5
 80035bc:	4621      	mov	r1, r4
 80035be:	f7ff ff5f 	bl	8003480 <__sflush_r>
 80035c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035c4:	07da      	lsls	r2, r3, #31
 80035c6:	4605      	mov	r5, r0
 80035c8:	d4e4      	bmi.n	8003594 <_fflush_r+0xc>
 80035ca:	89a3      	ldrh	r3, [r4, #12]
 80035cc:	059b      	lsls	r3, r3, #22
 80035ce:	d4e1      	bmi.n	8003594 <_fflush_r+0xc>
 80035d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035d2:	f7ff fbe3 	bl	8002d9c <__retarget_lock_release_recursive>
 80035d6:	e7dd      	b.n	8003594 <_fflush_r+0xc>

080035d8 <__malloc_lock>:
 80035d8:	4801      	ldr	r0, [pc, #4]	@ (80035e0 <__malloc_lock+0x8>)
 80035da:	f7ff bbde 	b.w	8002d9a <__retarget_lock_acquire_recursive>
 80035de:	bf00      	nop
 80035e0:	20000214 	.word	0x20000214

080035e4 <__malloc_unlock>:
 80035e4:	4801      	ldr	r0, [pc, #4]	@ (80035ec <__malloc_unlock+0x8>)
 80035e6:	f7ff bbd9 	b.w	8002d9c <__retarget_lock_release_recursive>
 80035ea:	bf00      	nop
 80035ec:	20000214 	.word	0x20000214

080035f0 <__sread>:
 80035f0:	b510      	push	{r4, lr}
 80035f2:	460c      	mov	r4, r1
 80035f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f8:	f000 f978 	bl	80038ec <_read_r>
 80035fc:	2800      	cmp	r0, #0
 80035fe:	bfab      	itete	ge
 8003600:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003602:	89a3      	ldrhlt	r3, [r4, #12]
 8003604:	181b      	addge	r3, r3, r0
 8003606:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800360a:	bfac      	ite	ge
 800360c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800360e:	81a3      	strhlt	r3, [r4, #12]
 8003610:	bd10      	pop	{r4, pc}

08003612 <__swrite>:
 8003612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003616:	461f      	mov	r7, r3
 8003618:	898b      	ldrh	r3, [r1, #12]
 800361a:	05db      	lsls	r3, r3, #23
 800361c:	4605      	mov	r5, r0
 800361e:	460c      	mov	r4, r1
 8003620:	4616      	mov	r6, r2
 8003622:	d505      	bpl.n	8003630 <__swrite+0x1e>
 8003624:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003628:	2302      	movs	r3, #2
 800362a:	2200      	movs	r2, #0
 800362c:	f000 f94c 	bl	80038c8 <_lseek_r>
 8003630:	89a3      	ldrh	r3, [r4, #12]
 8003632:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003636:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800363a:	81a3      	strh	r3, [r4, #12]
 800363c:	4632      	mov	r2, r6
 800363e:	463b      	mov	r3, r7
 8003640:	4628      	mov	r0, r5
 8003642:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003646:	f000 b973 	b.w	8003930 <_write_r>

0800364a <__sseek>:
 800364a:	b510      	push	{r4, lr}
 800364c:	460c      	mov	r4, r1
 800364e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003652:	f000 f939 	bl	80038c8 <_lseek_r>
 8003656:	1c43      	adds	r3, r0, #1
 8003658:	89a3      	ldrh	r3, [r4, #12]
 800365a:	bf15      	itete	ne
 800365c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800365e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003662:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003666:	81a3      	strheq	r3, [r4, #12]
 8003668:	bf18      	it	ne
 800366a:	81a3      	strhne	r3, [r4, #12]
 800366c:	bd10      	pop	{r4, pc}

0800366e <__sclose>:
 800366e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003672:	f000 b8f7 	b.w	8003864 <_close_r>

08003676 <__swbuf_r>:
 8003676:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003678:	460e      	mov	r6, r1
 800367a:	4614      	mov	r4, r2
 800367c:	4605      	mov	r5, r0
 800367e:	b118      	cbz	r0, 8003688 <__swbuf_r+0x12>
 8003680:	6a03      	ldr	r3, [r0, #32]
 8003682:	b90b      	cbnz	r3, 8003688 <__swbuf_r+0x12>
 8003684:	f7ff fb0e 	bl	8002ca4 <__sinit>
 8003688:	69a3      	ldr	r3, [r4, #24]
 800368a:	60a3      	str	r3, [r4, #8]
 800368c:	89a3      	ldrh	r3, [r4, #12]
 800368e:	071a      	lsls	r2, r3, #28
 8003690:	d501      	bpl.n	8003696 <__swbuf_r+0x20>
 8003692:	6923      	ldr	r3, [r4, #16]
 8003694:	b943      	cbnz	r3, 80036a8 <__swbuf_r+0x32>
 8003696:	4621      	mov	r1, r4
 8003698:	4628      	mov	r0, r5
 800369a:	f000 f82b 	bl	80036f4 <__swsetup_r>
 800369e:	b118      	cbz	r0, 80036a8 <__swbuf_r+0x32>
 80036a0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80036a4:	4638      	mov	r0, r7
 80036a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	6922      	ldr	r2, [r4, #16]
 80036ac:	1a98      	subs	r0, r3, r2
 80036ae:	6963      	ldr	r3, [r4, #20]
 80036b0:	b2f6      	uxtb	r6, r6
 80036b2:	4283      	cmp	r3, r0
 80036b4:	4637      	mov	r7, r6
 80036b6:	dc05      	bgt.n	80036c4 <__swbuf_r+0x4e>
 80036b8:	4621      	mov	r1, r4
 80036ba:	4628      	mov	r0, r5
 80036bc:	f7ff ff64 	bl	8003588 <_fflush_r>
 80036c0:	2800      	cmp	r0, #0
 80036c2:	d1ed      	bne.n	80036a0 <__swbuf_r+0x2a>
 80036c4:	68a3      	ldr	r3, [r4, #8]
 80036c6:	3b01      	subs	r3, #1
 80036c8:	60a3      	str	r3, [r4, #8]
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	6022      	str	r2, [r4, #0]
 80036d0:	701e      	strb	r6, [r3, #0]
 80036d2:	6962      	ldr	r2, [r4, #20]
 80036d4:	1c43      	adds	r3, r0, #1
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d004      	beq.n	80036e4 <__swbuf_r+0x6e>
 80036da:	89a3      	ldrh	r3, [r4, #12]
 80036dc:	07db      	lsls	r3, r3, #31
 80036de:	d5e1      	bpl.n	80036a4 <__swbuf_r+0x2e>
 80036e0:	2e0a      	cmp	r6, #10
 80036e2:	d1df      	bne.n	80036a4 <__swbuf_r+0x2e>
 80036e4:	4621      	mov	r1, r4
 80036e6:	4628      	mov	r0, r5
 80036e8:	f7ff ff4e 	bl	8003588 <_fflush_r>
 80036ec:	2800      	cmp	r0, #0
 80036ee:	d0d9      	beq.n	80036a4 <__swbuf_r+0x2e>
 80036f0:	e7d6      	b.n	80036a0 <__swbuf_r+0x2a>
	...

080036f4 <__swsetup_r>:
 80036f4:	b538      	push	{r3, r4, r5, lr}
 80036f6:	4b29      	ldr	r3, [pc, #164]	@ (800379c <__swsetup_r+0xa8>)
 80036f8:	4605      	mov	r5, r0
 80036fa:	6818      	ldr	r0, [r3, #0]
 80036fc:	460c      	mov	r4, r1
 80036fe:	b118      	cbz	r0, 8003708 <__swsetup_r+0x14>
 8003700:	6a03      	ldr	r3, [r0, #32]
 8003702:	b90b      	cbnz	r3, 8003708 <__swsetup_r+0x14>
 8003704:	f7ff face 	bl	8002ca4 <__sinit>
 8003708:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800370c:	0719      	lsls	r1, r3, #28
 800370e:	d422      	bmi.n	8003756 <__swsetup_r+0x62>
 8003710:	06da      	lsls	r2, r3, #27
 8003712:	d407      	bmi.n	8003724 <__swsetup_r+0x30>
 8003714:	2209      	movs	r2, #9
 8003716:	602a      	str	r2, [r5, #0]
 8003718:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800371c:	81a3      	strh	r3, [r4, #12]
 800371e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003722:	e033      	b.n	800378c <__swsetup_r+0x98>
 8003724:	0758      	lsls	r0, r3, #29
 8003726:	d512      	bpl.n	800374e <__swsetup_r+0x5a>
 8003728:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800372a:	b141      	cbz	r1, 800373e <__swsetup_r+0x4a>
 800372c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003730:	4299      	cmp	r1, r3
 8003732:	d002      	beq.n	800373a <__swsetup_r+0x46>
 8003734:	4628      	mov	r0, r5
 8003736:	f000 f90d 	bl	8003954 <_free_r>
 800373a:	2300      	movs	r3, #0
 800373c:	6363      	str	r3, [r4, #52]	@ 0x34
 800373e:	89a3      	ldrh	r3, [r4, #12]
 8003740:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003744:	81a3      	strh	r3, [r4, #12]
 8003746:	2300      	movs	r3, #0
 8003748:	6063      	str	r3, [r4, #4]
 800374a:	6923      	ldr	r3, [r4, #16]
 800374c:	6023      	str	r3, [r4, #0]
 800374e:	89a3      	ldrh	r3, [r4, #12]
 8003750:	f043 0308 	orr.w	r3, r3, #8
 8003754:	81a3      	strh	r3, [r4, #12]
 8003756:	6923      	ldr	r3, [r4, #16]
 8003758:	b94b      	cbnz	r3, 800376e <__swsetup_r+0x7a>
 800375a:	89a3      	ldrh	r3, [r4, #12]
 800375c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003760:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003764:	d003      	beq.n	800376e <__swsetup_r+0x7a>
 8003766:	4621      	mov	r1, r4
 8003768:	4628      	mov	r0, r5
 800376a:	f000 f83f 	bl	80037ec <__smakebuf_r>
 800376e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003772:	f013 0201 	ands.w	r2, r3, #1
 8003776:	d00a      	beq.n	800378e <__swsetup_r+0x9a>
 8003778:	2200      	movs	r2, #0
 800377a:	60a2      	str	r2, [r4, #8]
 800377c:	6962      	ldr	r2, [r4, #20]
 800377e:	4252      	negs	r2, r2
 8003780:	61a2      	str	r2, [r4, #24]
 8003782:	6922      	ldr	r2, [r4, #16]
 8003784:	b942      	cbnz	r2, 8003798 <__swsetup_r+0xa4>
 8003786:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800378a:	d1c5      	bne.n	8003718 <__swsetup_r+0x24>
 800378c:	bd38      	pop	{r3, r4, r5, pc}
 800378e:	0799      	lsls	r1, r3, #30
 8003790:	bf58      	it	pl
 8003792:	6962      	ldrpl	r2, [r4, #20]
 8003794:	60a2      	str	r2, [r4, #8]
 8003796:	e7f4      	b.n	8003782 <__swsetup_r+0x8e>
 8003798:	2000      	movs	r0, #0
 800379a:	e7f7      	b.n	800378c <__swsetup_r+0x98>
 800379c:	20000018 	.word	0x20000018

080037a0 <__swhatbuf_r>:
 80037a0:	b570      	push	{r4, r5, r6, lr}
 80037a2:	460c      	mov	r4, r1
 80037a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80037a8:	2900      	cmp	r1, #0
 80037aa:	b096      	sub	sp, #88	@ 0x58
 80037ac:	4615      	mov	r5, r2
 80037ae:	461e      	mov	r6, r3
 80037b0:	da0d      	bge.n	80037ce <__swhatbuf_r+0x2e>
 80037b2:	89a3      	ldrh	r3, [r4, #12]
 80037b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80037b8:	f04f 0100 	mov.w	r1, #0
 80037bc:	bf14      	ite	ne
 80037be:	2340      	movne	r3, #64	@ 0x40
 80037c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80037c4:	2000      	movs	r0, #0
 80037c6:	6031      	str	r1, [r6, #0]
 80037c8:	602b      	str	r3, [r5, #0]
 80037ca:	b016      	add	sp, #88	@ 0x58
 80037cc:	bd70      	pop	{r4, r5, r6, pc}
 80037ce:	466a      	mov	r2, sp
 80037d0:	f000 f858 	bl	8003884 <_fstat_r>
 80037d4:	2800      	cmp	r0, #0
 80037d6:	dbec      	blt.n	80037b2 <__swhatbuf_r+0x12>
 80037d8:	9901      	ldr	r1, [sp, #4]
 80037da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80037de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80037e2:	4259      	negs	r1, r3
 80037e4:	4159      	adcs	r1, r3
 80037e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80037ea:	e7eb      	b.n	80037c4 <__swhatbuf_r+0x24>

080037ec <__smakebuf_r>:
 80037ec:	898b      	ldrh	r3, [r1, #12]
 80037ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037f0:	079d      	lsls	r5, r3, #30
 80037f2:	4606      	mov	r6, r0
 80037f4:	460c      	mov	r4, r1
 80037f6:	d507      	bpl.n	8003808 <__smakebuf_r+0x1c>
 80037f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80037fc:	6023      	str	r3, [r4, #0]
 80037fe:	6123      	str	r3, [r4, #16]
 8003800:	2301      	movs	r3, #1
 8003802:	6163      	str	r3, [r4, #20]
 8003804:	b003      	add	sp, #12
 8003806:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003808:	ab01      	add	r3, sp, #4
 800380a:	466a      	mov	r2, sp
 800380c:	f7ff ffc8 	bl	80037a0 <__swhatbuf_r>
 8003810:	9f00      	ldr	r7, [sp, #0]
 8003812:	4605      	mov	r5, r0
 8003814:	4639      	mov	r1, r7
 8003816:	4630      	mov	r0, r6
 8003818:	f7ff fc24 	bl	8003064 <_malloc_r>
 800381c:	b948      	cbnz	r0, 8003832 <__smakebuf_r+0x46>
 800381e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003822:	059a      	lsls	r2, r3, #22
 8003824:	d4ee      	bmi.n	8003804 <__smakebuf_r+0x18>
 8003826:	f023 0303 	bic.w	r3, r3, #3
 800382a:	f043 0302 	orr.w	r3, r3, #2
 800382e:	81a3      	strh	r3, [r4, #12]
 8003830:	e7e2      	b.n	80037f8 <__smakebuf_r+0xc>
 8003832:	89a3      	ldrh	r3, [r4, #12]
 8003834:	6020      	str	r0, [r4, #0]
 8003836:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800383a:	81a3      	strh	r3, [r4, #12]
 800383c:	9b01      	ldr	r3, [sp, #4]
 800383e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003842:	b15b      	cbz	r3, 800385c <__smakebuf_r+0x70>
 8003844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003848:	4630      	mov	r0, r6
 800384a:	f000 f82d 	bl	80038a8 <_isatty_r>
 800384e:	b128      	cbz	r0, 800385c <__smakebuf_r+0x70>
 8003850:	89a3      	ldrh	r3, [r4, #12]
 8003852:	f023 0303 	bic.w	r3, r3, #3
 8003856:	f043 0301 	orr.w	r3, r3, #1
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	89a3      	ldrh	r3, [r4, #12]
 800385e:	431d      	orrs	r5, r3
 8003860:	81a5      	strh	r5, [r4, #12]
 8003862:	e7cf      	b.n	8003804 <__smakebuf_r+0x18>

08003864 <_close_r>:
 8003864:	b538      	push	{r3, r4, r5, lr}
 8003866:	4d06      	ldr	r5, [pc, #24]	@ (8003880 <_close_r+0x1c>)
 8003868:	2300      	movs	r3, #0
 800386a:	4604      	mov	r4, r0
 800386c:	4608      	mov	r0, r1
 800386e:	602b      	str	r3, [r5, #0]
 8003870:	f7fd f883 	bl	800097a <_close>
 8003874:	1c43      	adds	r3, r0, #1
 8003876:	d102      	bne.n	800387e <_close_r+0x1a>
 8003878:	682b      	ldr	r3, [r5, #0]
 800387a:	b103      	cbz	r3, 800387e <_close_r+0x1a>
 800387c:	6023      	str	r3, [r4, #0]
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	20000220 	.word	0x20000220

08003884 <_fstat_r>:
 8003884:	b538      	push	{r3, r4, r5, lr}
 8003886:	4d07      	ldr	r5, [pc, #28]	@ (80038a4 <_fstat_r+0x20>)
 8003888:	2300      	movs	r3, #0
 800388a:	4604      	mov	r4, r0
 800388c:	4608      	mov	r0, r1
 800388e:	4611      	mov	r1, r2
 8003890:	602b      	str	r3, [r5, #0]
 8003892:	f7fd f87e 	bl	8000992 <_fstat>
 8003896:	1c43      	adds	r3, r0, #1
 8003898:	d102      	bne.n	80038a0 <_fstat_r+0x1c>
 800389a:	682b      	ldr	r3, [r5, #0]
 800389c:	b103      	cbz	r3, 80038a0 <_fstat_r+0x1c>
 800389e:	6023      	str	r3, [r4, #0]
 80038a0:	bd38      	pop	{r3, r4, r5, pc}
 80038a2:	bf00      	nop
 80038a4:	20000220 	.word	0x20000220

080038a8 <_isatty_r>:
 80038a8:	b538      	push	{r3, r4, r5, lr}
 80038aa:	4d06      	ldr	r5, [pc, #24]	@ (80038c4 <_isatty_r+0x1c>)
 80038ac:	2300      	movs	r3, #0
 80038ae:	4604      	mov	r4, r0
 80038b0:	4608      	mov	r0, r1
 80038b2:	602b      	str	r3, [r5, #0]
 80038b4:	f7fd f87d 	bl	80009b2 <_isatty>
 80038b8:	1c43      	adds	r3, r0, #1
 80038ba:	d102      	bne.n	80038c2 <_isatty_r+0x1a>
 80038bc:	682b      	ldr	r3, [r5, #0]
 80038be:	b103      	cbz	r3, 80038c2 <_isatty_r+0x1a>
 80038c0:	6023      	str	r3, [r4, #0]
 80038c2:	bd38      	pop	{r3, r4, r5, pc}
 80038c4:	20000220 	.word	0x20000220

080038c8 <_lseek_r>:
 80038c8:	b538      	push	{r3, r4, r5, lr}
 80038ca:	4d07      	ldr	r5, [pc, #28]	@ (80038e8 <_lseek_r+0x20>)
 80038cc:	4604      	mov	r4, r0
 80038ce:	4608      	mov	r0, r1
 80038d0:	4611      	mov	r1, r2
 80038d2:	2200      	movs	r2, #0
 80038d4:	602a      	str	r2, [r5, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	f7fd f876 	bl	80009c8 <_lseek>
 80038dc:	1c43      	adds	r3, r0, #1
 80038de:	d102      	bne.n	80038e6 <_lseek_r+0x1e>
 80038e0:	682b      	ldr	r3, [r5, #0]
 80038e2:	b103      	cbz	r3, 80038e6 <_lseek_r+0x1e>
 80038e4:	6023      	str	r3, [r4, #0]
 80038e6:	bd38      	pop	{r3, r4, r5, pc}
 80038e8:	20000220 	.word	0x20000220

080038ec <_read_r>:
 80038ec:	b538      	push	{r3, r4, r5, lr}
 80038ee:	4d07      	ldr	r5, [pc, #28]	@ (800390c <_read_r+0x20>)
 80038f0:	4604      	mov	r4, r0
 80038f2:	4608      	mov	r0, r1
 80038f4:	4611      	mov	r1, r2
 80038f6:	2200      	movs	r2, #0
 80038f8:	602a      	str	r2, [r5, #0]
 80038fa:	461a      	mov	r2, r3
 80038fc:	f7fd f804 	bl	8000908 <_read>
 8003900:	1c43      	adds	r3, r0, #1
 8003902:	d102      	bne.n	800390a <_read_r+0x1e>
 8003904:	682b      	ldr	r3, [r5, #0]
 8003906:	b103      	cbz	r3, 800390a <_read_r+0x1e>
 8003908:	6023      	str	r3, [r4, #0]
 800390a:	bd38      	pop	{r3, r4, r5, pc}
 800390c:	20000220 	.word	0x20000220

08003910 <_sbrk_r>:
 8003910:	b538      	push	{r3, r4, r5, lr}
 8003912:	4d06      	ldr	r5, [pc, #24]	@ (800392c <_sbrk_r+0x1c>)
 8003914:	2300      	movs	r3, #0
 8003916:	4604      	mov	r4, r0
 8003918:	4608      	mov	r0, r1
 800391a:	602b      	str	r3, [r5, #0]
 800391c:	f7fd f862 	bl	80009e4 <_sbrk>
 8003920:	1c43      	adds	r3, r0, #1
 8003922:	d102      	bne.n	800392a <_sbrk_r+0x1a>
 8003924:	682b      	ldr	r3, [r5, #0]
 8003926:	b103      	cbz	r3, 800392a <_sbrk_r+0x1a>
 8003928:	6023      	str	r3, [r4, #0]
 800392a:	bd38      	pop	{r3, r4, r5, pc}
 800392c:	20000220 	.word	0x20000220

08003930 <_write_r>:
 8003930:	b538      	push	{r3, r4, r5, lr}
 8003932:	4d07      	ldr	r5, [pc, #28]	@ (8003950 <_write_r+0x20>)
 8003934:	4604      	mov	r4, r0
 8003936:	4608      	mov	r0, r1
 8003938:	4611      	mov	r1, r2
 800393a:	2200      	movs	r2, #0
 800393c:	602a      	str	r2, [r5, #0]
 800393e:	461a      	mov	r2, r3
 8003940:	f7fc ffff 	bl	8000942 <_write>
 8003944:	1c43      	adds	r3, r0, #1
 8003946:	d102      	bne.n	800394e <_write_r+0x1e>
 8003948:	682b      	ldr	r3, [r5, #0]
 800394a:	b103      	cbz	r3, 800394e <_write_r+0x1e>
 800394c:	6023      	str	r3, [r4, #0]
 800394e:	bd38      	pop	{r3, r4, r5, pc}
 8003950:	20000220 	.word	0x20000220

08003954 <_free_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4605      	mov	r5, r0
 8003958:	2900      	cmp	r1, #0
 800395a:	d041      	beq.n	80039e0 <_free_r+0x8c>
 800395c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003960:	1f0c      	subs	r4, r1, #4
 8003962:	2b00      	cmp	r3, #0
 8003964:	bfb8      	it	lt
 8003966:	18e4      	addlt	r4, r4, r3
 8003968:	f7ff fe36 	bl	80035d8 <__malloc_lock>
 800396c:	4a1d      	ldr	r2, [pc, #116]	@ (80039e4 <_free_r+0x90>)
 800396e:	6813      	ldr	r3, [r2, #0]
 8003970:	b933      	cbnz	r3, 8003980 <_free_r+0x2c>
 8003972:	6063      	str	r3, [r4, #4]
 8003974:	6014      	str	r4, [r2, #0]
 8003976:	4628      	mov	r0, r5
 8003978:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800397c:	f7ff be32 	b.w	80035e4 <__malloc_unlock>
 8003980:	42a3      	cmp	r3, r4
 8003982:	d908      	bls.n	8003996 <_free_r+0x42>
 8003984:	6820      	ldr	r0, [r4, #0]
 8003986:	1821      	adds	r1, r4, r0
 8003988:	428b      	cmp	r3, r1
 800398a:	bf01      	itttt	eq
 800398c:	6819      	ldreq	r1, [r3, #0]
 800398e:	685b      	ldreq	r3, [r3, #4]
 8003990:	1809      	addeq	r1, r1, r0
 8003992:	6021      	streq	r1, [r4, #0]
 8003994:	e7ed      	b.n	8003972 <_free_r+0x1e>
 8003996:	461a      	mov	r2, r3
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	b10b      	cbz	r3, 80039a0 <_free_r+0x4c>
 800399c:	42a3      	cmp	r3, r4
 800399e:	d9fa      	bls.n	8003996 <_free_r+0x42>
 80039a0:	6811      	ldr	r1, [r2, #0]
 80039a2:	1850      	adds	r0, r2, r1
 80039a4:	42a0      	cmp	r0, r4
 80039a6:	d10b      	bne.n	80039c0 <_free_r+0x6c>
 80039a8:	6820      	ldr	r0, [r4, #0]
 80039aa:	4401      	add	r1, r0
 80039ac:	1850      	adds	r0, r2, r1
 80039ae:	4283      	cmp	r3, r0
 80039b0:	6011      	str	r1, [r2, #0]
 80039b2:	d1e0      	bne.n	8003976 <_free_r+0x22>
 80039b4:	6818      	ldr	r0, [r3, #0]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	6053      	str	r3, [r2, #4]
 80039ba:	4408      	add	r0, r1
 80039bc:	6010      	str	r0, [r2, #0]
 80039be:	e7da      	b.n	8003976 <_free_r+0x22>
 80039c0:	d902      	bls.n	80039c8 <_free_r+0x74>
 80039c2:	230c      	movs	r3, #12
 80039c4:	602b      	str	r3, [r5, #0]
 80039c6:	e7d6      	b.n	8003976 <_free_r+0x22>
 80039c8:	6820      	ldr	r0, [r4, #0]
 80039ca:	1821      	adds	r1, r4, r0
 80039cc:	428b      	cmp	r3, r1
 80039ce:	bf04      	itt	eq
 80039d0:	6819      	ldreq	r1, [r3, #0]
 80039d2:	685b      	ldreq	r3, [r3, #4]
 80039d4:	6063      	str	r3, [r4, #4]
 80039d6:	bf04      	itt	eq
 80039d8:	1809      	addeq	r1, r1, r0
 80039da:	6021      	streq	r1, [r4, #0]
 80039dc:	6054      	str	r4, [r2, #4]
 80039de:	e7ca      	b.n	8003976 <_free_r+0x22>
 80039e0:	bd38      	pop	{r3, r4, r5, pc}
 80039e2:	bf00      	nop
 80039e4:	2000021c 	.word	0x2000021c

080039e8 <_init>:
 80039e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ea:	bf00      	nop
 80039ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ee:	bc08      	pop	{r3}
 80039f0:	469e      	mov	lr, r3
 80039f2:	4770      	bx	lr

080039f4 <_fini>:
 80039f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f6:	bf00      	nop
 80039f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fa:	bc08      	pop	{r3}
 80039fc:	469e      	mov	lr, r3
 80039fe:	4770      	bx	lr
