#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr  9 15:18:30 2023
# Process ID: 12748
# Current directory: C:/Users/86134/Desktop/lab/FIFO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11688 C:\Users\86134\Desktop\lab\FIFO\FIFO.xpr
# Log file: C:/Users/86134/Desktop/lab/FIFO/vivado.log
# Journal file: C:/Users/86134/Desktop/lab/FIFO\vivado.jou
# Running On: LAPTOP-R672LTNG, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 8278 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/86134/Desktop/lab/FIFO/FIFO.xpr
update_compile_order -fileset sources_1
launch_simulation
source lcu.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top simulation [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_project
open_project C:/Users/86134/Desktop/lab/FIFO/FIFO.xpr
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 9}
add_wave {{/simulation/lcu/signal_edge_enq/button_edge}} 
current_wave_config {Untitled 9}
add_wave {{/simulation/lcu/signal_edge_deq/button_edge}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 16}
add_wave {{/simulation/lcu/fsm/state}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
close [ open C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/fifo.v w ]
add_files C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/fifo.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
current_wave_config {Untitled 19}
add_wave {{/simulation/fifo/register_file/regfile}} 
relaunch_sim
current_wave_config {Untitled 19}
add_wave {{/simulation/fifo/lcu/we}} 
relaunch_sim
run all
close_sim
close [ open C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/sdu.v w ]
add_files C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/sources_1/new/sdu.v
update_compile_order -fileset sources_1
file mkdir C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/constrs_1
file mkdir C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/constrs_1/new
close [ open C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/constrs_1/new/fifo.xdc w ]
add_files -fileset constrs_1 C:/Users/86134/Desktop/lab/FIFO/FIFO.srcs/constrs_1/new/fifo.xdc
set_property top fifo [current_fileset]
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
current_wave_config {Untitled 23}
add_wave {{/simulation/fifo/sdu}} 
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 24}
add_wave {{/simulation/fifo/sdu}} 
run all
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 25}
add_wave {{/simulation/fifo/sdu}} 
run all
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 26}
add_wave {{/simulation/fifo/sdu}} 
run all
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 27}
add_wave {{/simulation/fifo/sdu}} 
run all
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 28}
add_wave {{/simulation/fifo/sdu}} 
run all
relaunch_sim
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
current_wave_config {Untitled 30}
add_wave {{/simulation/fifo/sdu/valid}} 
relaunch_sim
run all
current_wave_config {Untitled 30}
add_wave {{/simulation/fifo/lcu/state}} 
current_wave_config {Untitled 30}
add_wave {{/simulation/fifo/lcu/RP}} 
current_wave_config {Untitled 30}
add_wave {{/simulation/fifo/lcu/WP}} 
relaunch_sim
run all
close_sim
launch_simulation
source simulation.tcl
run all
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/sdu/valid}} 
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/lcu/RP}} 
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/lcu/WP}} 
run all
run all
relaunch_sim
run all
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/register_file/regfile}} 
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/lcu/state}} 
relaunch_sim
run all
current_wave_config {Untitled 31}
add_wave {{/simulation/fifo/sdu/counter1}} 
relaunch_sim
run all
close_sim
launch_simulation
source simulation.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_wave_config {Untitled 32}
add_wave {{/simulation/fifo/RP}} 
relaunch_sim
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source simulation.tcl
current_wave_config {Untitled 33}
add_wave {{/simulation/fifo/lcu/RP}} 
current_wave_config {Untitled 33}
add_wave {{/simulation/fifo/ra0}} 
relaunch_sim
run all
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
current_wave_config {Untitled 35}
add_wave {{/simulation/fifo/lcu/ra0}} 
current_wave_config {Untitled 35}
add_wave {{/simulation/fifo/lcu/RP}} 
relaunch_sim
run all
current_wave_config {Untitled 35}
add_wave {{/simulation/fifo/register_file/regfile}} 
relaunch_sim
run all
run all
relaunch_sim
run all
close_sim
launch_simulation
source simulation.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
launch_simulation -mode post-synthesis -type timing
source simulation.tcl
run all
current_wave_config {Untitled 39}
add_wave {{/simulation/fifo/sdu}} 
relaunch_sim
run all
close_sim
close_sim
launch_simulation
source simulation.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
launch_simulation
source simulation.tcl
run all
close_sim
launch_simulation
source simulation.tcl
run all
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
