// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "05/05/2018 14:25:46"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module system_INTERFACE (
	SW,
	KEY,
	LCD_DATA,
	LCD_EN,
	LCD_ON,
	LCD_RS,
	LCD_RW,
	LEDG,
	LEDR,
	CLOCK_50);
input 	[17:0] SW;
input 	[3:0] KEY;
output 	[7:0] LCD_DATA;
output 	LCD_EN;
output 	LCD_ON;
output 	LCD_RS;
output 	LCD_RW;
output 	[7:0] LEDG;
output 	[0:0] LEDR;
input 	CLOCK_50;

// Design Ports Information
// SW[8]	=>  Location: PIN_P30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[0]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[1]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[2]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[3]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[4]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[5]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[6]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_DATA[7]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_EN	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_ON	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RS	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LCD_RW	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[1]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[3]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[4]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[5]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[6]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDG[7]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_U30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_T28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("system_v.sdo");
// synopsys translate_on

wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \LCD_DATA[0]~output_o ;
wire \LCD_DATA[1]~output_o ;
wire \LCD_DATA[2]~output_o ;
wire \LCD_DATA[3]~output_o ;
wire \LCD_DATA[4]~output_o ;
wire \LCD_DATA[5]~output_o ;
wire \LCD_DATA[6]~output_o ;
wire \LCD_DATA[7]~output_o ;
wire \LCD_EN~output_o ;
wire \LCD_ON~output_o ;
wire \LCD_RS~output_o ;
wire \LCD_RW~output_o ;
wire \LEDG[0]~output_o ;
wire \LEDG[1]~output_o ;
wire \LEDG[2]~output_o ;
wire \LEDG[3]~output_o ;
wire \LEDG[4]~output_o ;
wire \LEDG[5]~output_o ;
wire \LEDG[6]~output_o ;
wire \LEDG[7]~output_o ;
wire \LEDR[0]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \interface|Add1~0_combout ;
wire \interface|Add1~1 ;
wire \interface|Add1~3 ;
wire \interface|Add1~4_combout ;
wire \interface|Add1~5 ;
wire \interface|Add1~6_combout ;
wire \interface|Add1~7 ;
wire \interface|Add1~8_combout ;
wire \interface|Add1~9 ;
wire \interface|Add1~10_combout ;
wire \interface|Add1~11 ;
wire \interface|Add1~12_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7 ;
wire \interface|Add0~10 ;
wire \interface|Add0~13 ;
wire \interface|Add0~16 ;
wire \interface|Add0~19 ;
wire \interface|Add0~21_combout ;
wire \interface|Add0~23_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 ;
wire \interface|Add0~18_combout ;
wire \interface|Add0~20_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ;
wire \interface|Add0~15_combout ;
wire \interface|Add0~17_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ;
wire \interface|Add0~12_combout ;
wire \interface|Add0~14_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ;
wire \interface|Add1~2_combout ;
wire \interface|Add0~1 ;
wire \interface|Add0~4 ;
wire \interface|Add0~7 ;
wire \interface|Add0~9_combout ;
wire \interface|Add0~11_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ;
wire \interface|ucontrol|WideOr10~2_combout ;
wire \interface|ucontrol|WideOr10~3_combout ;
wire \interface|ucontrol|WideOr0~1_combout ;
wire \interface|ucontrol|WideOr0~0_combout ;
wire \interface|ucontrol|WideOr0~2_combout ;
wire \interface|ucontrol|WideOr0~2clkctrl_outclk ;
wire \interface|ucontrol|WideOr8~2_combout ;
wire \interface|ucontrol|WideOr8~3_combout ;
wire \interface|uALU_control|always0~0_combout ;
wire \interface|uALU_control|Equal1~0_combout ;
wire \interface|uALU_control|always0~1_combout ;
wire \interface|uALU_control|ALU_control_out[2]~4_combout ;
wire \interface|uALU_control|Equal3~0_combout ;
wire \interface|uALU_control|ALU_control_out[2]~5_combout ;
wire \interface|uALU_control|Equal4~0_combout ;
wire \interface|uALU_control|ALU_control_out[3]~2_combout ;
wire \interface|uALU_control|Equal3~1_combout ;
wire \interface|uALU_control|ALU_control_out[0]~3_combout ;
wire \interface|uALU_control|ALU_control_out[3]~6_combout ;
wire \interface|uALU_control|comb~37_combout ;
wire \interface|uALU_control|comb~24_combout ;
wire \interface|uALU_control|comb~41_combout ;
wire \interface|uALU_control|comb~9_combout ;
wire \interface|uALU_control|comb~40_combout ;
wire \interface|uALU_control|comb~36_combout ;
wire \interface|uALU_control|comb~38_combout ;
wire \interface|uALU_control|comb~39_combout ;
wire \interface|uALU|Mux30~0_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ;
wire \interface|uREG|REG_mem~853feeder_combout ;
wire \interface|ucontrol|WideOr17~2_combout ;
wire \interface|ucontrol|WideOr17~3_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ;
wire \interface|ucontrol|WideOr15~0_combout ;
wire \interface|ucontrol|WideOr15~1_combout ;
wire \interface|ucontrol|WideOr15~2_combout ;
wire \interface|uREG|REG_mem~1697_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ;
wire \interface|Write_Reg[1]~1_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ;
wire \interface|Write_Reg[0]~0_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ;
wire \interface|Write_Reg[2]~2_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 ;
wire \interface|Write_Reg[3]~3_combout ;
wire \interface|uREG|REG_mem~1699_combout ;
wire \interface|uREG|REG_mem~1700_combout ;
wire \interface|uREG|REG_mem~853_q ;
wire \interface|uREG|REG_mem~1703_combout ;
wire \interface|uREG|REG_mem~1704_combout ;
wire \interface|uREG|REG_mem~981_q ;
wire \interface|uREG|REG_mem~725feeder_combout ;
wire \interface|uREG|REG_mem~1696_combout ;
wire \interface|uREG|REG_mem~1698_combout ;
wire \interface|uREG|REG_mem~725_q ;
wire \interface|uREG|REG_mem~1701_combout ;
wire \interface|uREG|REG_mem~1702_combout ;
wire \interface|uREG|REG_mem~597_q ;
wire \interface|uREG|REG_mem~1467_combout ;
wire \interface|uREG|REG_mem~1468_combout ;
wire \interface|uREG|REG_mem~1715_combout ;
wire \interface|uREG|REG_mem~1716_combout ;
wire \interface|uREG|REG_mem~789_q ;
wire \interface|uREG|REG_mem~661feeder_combout ;
wire \interface|uREG|REG_mem~1713_combout ;
wire \interface|uREG|REG_mem~1714_combout ;
wire \interface|uREG|REG_mem~661_q ;
wire \interface|uREG|REG_mem~1717_combout ;
wire \interface|uREG|REG_mem~1718_combout ;
wire \interface|uREG|REG_mem~533_q ;
wire \interface|uREG|REG_mem~1469_combout ;
wire \interface|uREG|REG_mem~1719_combout ;
wire \interface|uREG|REG_mem~1720_combout ;
wire \interface|uREG|REG_mem~917_q ;
wire \interface|uREG|REG_mem~1470_combout ;
wire \interface|uREG|REG_mem~1471_combout ;
wire \interface|uREG|REG_mem~949feeder_combout ;
wire \interface|uREG|REG_mem~1711_combout ;
wire \interface|uREG|REG_mem~1712_combout ;
wire \interface|uREG|REG_mem~949_q ;
wire \interface|uREG|REG_mem~1707_combout ;
wire \interface|uREG|REG_mem~1708_combout ;
wire \interface|uREG|REG_mem~693_q ;
wire \interface|uREG|REG_mem~821feeder_combout ;
wire \interface|uREG|REG_mem~1705_combout ;
wire \interface|uREG|REG_mem~1706_combout ;
wire \interface|uREG|REG_mem~821_q ;
wire \interface|uREG|REG_mem~1709_combout ;
wire \interface|uREG|REG_mem~1710_combout ;
wire \interface|uREG|REG_mem~565_q ;
wire \interface|uREG|REG_mem~1465_combout ;
wire \interface|uREG|REG_mem~1466_combout ;
wire \interface|uREG|REG_mem~1725_combout ;
wire \interface|uREG|REG_mem~1726_combout ;
wire \interface|uREG|REG_mem~629_q ;
wire \interface|uREG|REG_mem~1721_combout ;
wire \interface|uREG|REG_mem~1722_combout ;
wire \interface|uREG|REG_mem~885_q ;
wire \interface|uREG|REG_mem~1472_combout ;
wire \interface|uREG|REG_mem~757feeder_combout ;
wire \interface|uREG|REG_mem~1723_combout ;
wire \interface|uREG|REG_mem~1724_combout ;
wire \interface|uREG|REG_mem~757_q ;
wire \interface|uREG|REG_mem~1727_combout ;
wire \interface|uREG|REG_mem~1728_combout ;
wire \interface|uREG|REG_mem~1013_q ;
wire \interface|uREG|REG_mem~1473_combout ;
wire \interface|uREG|REG_mem~1474_combout ;
wire \interface|uREG|REG_mem~1729_combout ;
wire \interface|uREG|REG_mem~1742_combout ;
wire \interface|uREG|REG_mem~437_q ;
wire \interface|uREG|REG_mem~1744_combout ;
wire \interface|uREG|REG_mem~405_q ;
wire \interface|uREG|REG_mem~1482_combout ;
wire \interface|uREG|REG_mem~1745_combout ;
wire \interface|uREG|REG_mem~501_q ;
wire \interface|uREG|REG_mem~1743_combout ;
wire \interface|uREG|REG_mem~469_q ;
wire \interface|uREG|REG_mem~1483_combout ;
wire \interface|uREG|REG_mem~53feeder_combout ;
wire \interface|uREG|REG_mem~1739_combout ;
wire \interface|uREG|REG_mem~53_q ;
wire \interface|uREG|REG_mem~1741_combout ;
wire \interface|uREG|REG_mem~117_q ;
wire \interface|uREG|REG_mem~1740_combout ;
wire \interface|uREG|REG_mem~21_q ;
wire \interface|uREG|REG_mem~1738_combout ;
wire \interface|uREG|REG_mem~85_q ;
wire \interface|uREG|REG_mem~1479_combout ;
wire \interface|uREG|REG_mem~1480_combout ;
wire \interface|uREG|REG_mem~309feeder_combout ;
wire \interface|uREG|REG_mem~1731_combout ;
wire \interface|uREG|REG_mem~309_q ;
wire \interface|uREG|REG_mem~1733_combout ;
wire \interface|uREG|REG_mem~373_q ;
wire \interface|uREG|REG_mem~1730_combout ;
wire \interface|uREG|REG_mem~341_q ;
wire \interface|uREG|REG_mem~1732_combout ;
wire \interface|uREG|REG_mem~277_q ;
wire \interface|uREG|REG_mem~1477_combout ;
wire \interface|uREG|REG_mem~1478_combout ;
wire \interface|uREG|REG_mem~1481_combout ;
wire \interface|uREG|REG_mem~1736_combout ;
wire \interface|uREG|REG_mem~149_q ;
wire \interface|uREG|REG_mem~1734_combout ;
wire \interface|uREG|REG_mem~181_q ;
wire \interface|uREG|REG_mem~1475_combout ;
wire \interface|uREG|REG_mem~1735_combout ;
wire \interface|uREG|REG_mem~213_q ;
wire \interface|uREG|REG_mem~245feeder_combout ;
wire \interface|uREG|REG_mem~1737_combout ;
wire \interface|uREG|REG_mem~245_q ;
wire \interface|uREG|REG_mem~1476_combout ;
wire \interface|uREG|REG_mem~1484_combout ;
wire \interface|uREG|REG_mem~1485_combout ;
wire \interface|ucontrol|WideOr13~2_combout ;
wire \interface|ucontrol|WideOr13~3_combout ;
wire \interface|ALU_operand_2[21]~24_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10 ;
wire \interface|uALU|Mux31~1_combout ;
wire \interface|ALU_operand_2[15]~20_combout ;
wire \interface|uALU|LessThan0~5_combout ;
wire \interface|uALU|LessThan0~6_combout ;
wire \interface|uALU|LessThan0~7_combout ;
wire \interface|uALU|LessThan0~9_combout ;
wire \interface|uALU|LessThan0~0_combout ;
wire \interface|ALU_operand_2[22]~23_combout ;
wire \interface|uALU|Add1~43 ;
wire \interface|uALU|Add1~44_combout ;
wire \interface|uALU|Mux9~0_combout ;
wire \interface|uREG|REG_mem~886_q ;
wire \interface|uREG|REG_mem~1014_q ;
wire \interface|uREG|REG_mem~630_q ;
wire \interface|uREG|REG_mem~758feeder_combout ;
wire \interface|uREG|REG_mem~758_q ;
wire \interface|uREG|REG_mem~1493_combout ;
wire \interface|uREG|REG_mem~1494_combout ;
wire \interface|uREG|REG_mem~694feeder_combout ;
wire \interface|uREG|REG_mem~694_q ;
wire \interface|uREG|REG_mem~566_q ;
wire \interface|uREG|REG_mem~1488_combout ;
wire \interface|uREG|REG_mem~822feeder_combout ;
wire \interface|uREG|REG_mem~822_q ;
wire \interface|uREG|REG_mem~950_q ;
wire \interface|uREG|REG_mem~1489_combout ;
wire \interface|uREG|REG_mem~662_q ;
wire \interface|uREG|REG_mem~790feeder_combout ;
wire \interface|uREG|REG_mem~790_q ;
wire \interface|uREG|REG_mem~534_q ;
wire \interface|uREG|REG_mem~1490_combout ;
wire \interface|uREG|REG_mem~918_q ;
wire \interface|uREG|REG_mem~1491_combout ;
wire \interface|uREG|REG_mem~1492_combout ;
wire \interface|uREG|REG_mem~982feeder_combout ;
wire \interface|uREG|REG_mem~982_q ;
wire \interface|uREG|REG_mem~854feeder_combout ;
wire \interface|uREG|REG_mem~854_q ;
wire \interface|uREG|REG_mem~598_q ;
wire \interface|uREG|REG_mem~1486_combout ;
wire \interface|uREG|REG_mem~726_q ;
wire \interface|uREG|REG_mem~1487_combout ;
wire \interface|uREG|REG_mem~1495_combout ;
wire \interface|uREG|REG_mem~310feeder_combout ;
wire \interface|uREG|REG_mem~310_q ;
wire \interface|uREG|REG_mem~278_q ;
wire \interface|uREG|REG_mem~1496_combout ;
wire \interface|uREG|REG_mem~374feeder_combout ;
wire \interface|uREG|REG_mem~374_q ;
wire \interface|uREG|REG_mem~342_q ;
wire \interface|uREG|REG_mem~1497_combout ;
wire \interface|uREG|REG_mem~470feeder_combout ;
wire \interface|uREG|REG_mem~470_q ;
wire \interface|uREG|REG_mem~406_q ;
wire \interface|uREG|REG_mem~1503_combout ;
wire \interface|uREG|REG_mem~438_q ;
wire \interface|uREG|REG_mem~502_q ;
wire \interface|uREG|REG_mem~1504_combout ;
wire \interface|uREG|REG_mem~54feeder_combout ;
wire \interface|uREG|REG_mem~54_q ;
wire \interface|uREG|REG_mem~22_q ;
wire \interface|uREG|REG_mem~1500_combout ;
wire \interface|uREG|REG_mem~86_q ;
wire \interface|uREG|REG_mem~118_q ;
wire \interface|uREG|REG_mem~1501_combout ;
wire \interface|uREG|REG_mem~150_q ;
wire \interface|uREG|REG_mem~214feeder_combout ;
wire \interface|uREG|REG_mem~214_q ;
wire \interface|uREG|REG_mem~1498_combout ;
wire \interface|uREG|REG_mem~182feeder_combout ;
wire \interface|uREG|REG_mem~182_q ;
wire \interface|uREG|REG_mem~246feeder_combout ;
wire \interface|uREG|REG_mem~246_q ;
wire \interface|uREG|REG_mem~1499_combout ;
wire \interface|uREG|REG_mem~1502_combout ;
wire \interface|uREG|REG_mem~1505_combout ;
wire \interface|uREG|REG_mem~1506_combout ;
wire \interface|ALU_operand_2[23]~22_combout ;
wire \interface|uALU|Add1~45 ;
wire \interface|uALU|Add1~46_combout ;
wire \interface|uALU|Mux8~0_combout ;
wire \interface|uREG|REG_mem~631_q ;
wire \interface|uREG|REG_mem~887feeder_combout ;
wire \interface|uREG|REG_mem~887_q ;
wire \interface|uREG|REG_mem~1514_combout ;
wire \interface|uREG|REG_mem~759feeder_combout ;
wire \interface|uREG|REG_mem~759_q ;
wire \interface|uREG|REG_mem~1015_q ;
wire \interface|uREG|REG_mem~1515_combout ;
wire \interface|uREG|REG_mem~567_q ;
wire \interface|uREG|REG_mem~823feeder_combout ;
wire \interface|uREG|REG_mem~823_q ;
wire \interface|uREG|REG_mem~1507_combout ;
wire \interface|uREG|REG_mem~695_q ;
wire \interface|uREG|REG_mem~951feeder_combout ;
wire \interface|uREG|REG_mem~951_q ;
wire \interface|uREG|REG_mem~1508_combout ;
wire \interface|uREG|REG_mem~855feeder_combout ;
wire \interface|uREG|REG_mem~855_q ;
wire \interface|uREG|REG_mem~727feeder_combout ;
wire \interface|uREG|REG_mem~727_q ;
wire \interface|uREG|REG_mem~599_q ;
wire \interface|uREG|REG_mem~1509_combout ;
wire \interface|uREG|REG_mem~983_q ;
wire \interface|uREG|REG_mem~1510_combout ;
wire \interface|uREG|REG_mem~791feeder_combout ;
wire \interface|uREG|REG_mem~791_q ;
wire \interface|uREG|REG_mem~919_q ;
wire \interface|uREG|REG_mem~663feeder_combout ;
wire \interface|uREG|REG_mem~663_q ;
wire \interface|uREG|REG_mem~535_q ;
wire \interface|uREG|REG_mem~1511_combout ;
wire \interface|uREG|REG_mem~1512_combout ;
wire \interface|uREG|REG_mem~1513_combout ;
wire \interface|uREG|REG_mem~1516_combout ;
wire \interface|uREG|REG_mem~247_q ;
wire \interface|uREG|REG_mem~215_q ;
wire \interface|uREG|REG_mem~151_q ;
wire \interface|uREG|REG_mem~183_q ;
wire \interface|uREG|REG_mem~1517_combout ;
wire \interface|uREG|REG_mem~1518_combout ;
wire \interface|uREG|REG_mem~311feeder_combout ;
wire \interface|uREG|REG_mem~311_q ;
wire \interface|uREG|REG_mem~375_q ;
wire \interface|uREG|REG_mem~343feeder_combout ;
wire \interface|uREG|REG_mem~343_q ;
wire \interface|uREG|REG_mem~279_q ;
wire \interface|uREG|REG_mem~1519_combout ;
wire \interface|uREG|REG_mem~1520_combout ;
wire \interface|uREG|REG_mem~87feeder_combout ;
wire \interface|uREG|REG_mem~87_q ;
wire \interface|uREG|REG_mem~23_q ;
wire \interface|uREG|REG_mem~1521_combout ;
wire \interface|uREG|REG_mem~119_q ;
wire \interface|uREG|REG_mem~55feeder_combout ;
wire \interface|uREG|REG_mem~55_q ;
wire \interface|uREG|REG_mem~1522_combout ;
wire \interface|uREG|REG_mem~1523_combout ;
wire \interface|uREG|REG_mem~503_q ;
wire \interface|uREG|REG_mem~407_q ;
wire \interface|uREG|REG_mem~439feeder_combout ;
wire \interface|uREG|REG_mem~439_q ;
wire \interface|uREG|REG_mem~1524_combout ;
wire \interface|uREG|REG_mem~471_q ;
wire \interface|uREG|REG_mem~1525_combout ;
wire \interface|uREG|REG_mem~1526_combout ;
wire \interface|uREG|REG_mem~1527_combout ;
wire \interface|ALU_operand_2[24]~21_combout ;
wire \interface|uALU|Add1~47 ;
wire \interface|uALU|Add1~48_combout ;
wire \interface|uALU|Mux7~0_combout ;
wire \interface|uREG|REG_mem~472feeder_combout ;
wire \interface|uREG|REG_mem~472_q ;
wire \interface|uREG|REG_mem~408_q ;
wire \interface|uREG|REG_mem~1545_combout ;
wire \interface|uREG|REG_mem~440_q ;
wire \interface|uREG|REG_mem~504_q ;
wire \interface|uREG|REG_mem~1546_combout ;
wire \interface|uREG|REG_mem~376_q ;
wire \interface|uREG|REG_mem~280_q ;
wire \interface|uREG|REG_mem~312feeder_combout ;
wire \interface|uREG|REG_mem~312_q ;
wire \interface|uREG|REG_mem~1538_combout ;
wire \interface|uREG|REG_mem~344_q ;
wire \interface|uREG|REG_mem~1539_combout ;
wire \interface|uREG|REG_mem~56feeder_combout ;
wire \interface|uREG|REG_mem~56_q ;
wire \interface|uREG|REG_mem~24_q ;
wire \interface|uREG|REG_mem~1542_combout ;
wire \interface|uREG|REG_mem~120_q ;
wire \interface|uREG|REG_mem~88feeder_combout ;
wire \interface|uREG|REG_mem~88_q ;
wire \interface|uREG|REG_mem~1543_combout ;
wire \interface|uREG|REG_mem~184feeder_combout ;
wire \interface|uREG|REG_mem~184_q ;
wire \interface|uREG|REG_mem~216_q ;
wire \interface|uREG|REG_mem~152_q ;
wire \interface|uREG|REG_mem~1540_combout ;
wire \interface|uREG|REG_mem~248_q ;
wire \interface|uREG|REG_mem~1541_combout ;
wire \interface|uREG|REG_mem~1544_combout ;
wire \interface|uREG|REG_mem~1547_combout ;
wire \interface|uREG|REG_mem~888feeder_combout ;
wire \interface|uREG|REG_mem~888_q ;
wire \interface|uREG|REG_mem~1016_q ;
wire \interface|uREG|REG_mem~632_q ;
wire \interface|uREG|REG_mem~760feeder_combout ;
wire \interface|uREG|REG_mem~760_q ;
wire \interface|uREG|REG_mem~1535_combout ;
wire \interface|uREG|REG_mem~1536_combout ;
wire \interface|uREG|REG_mem~600_q ;
wire \interface|uREG|REG_mem~856feeder_combout ;
wire \interface|uREG|REG_mem~856_q ;
wire \interface|uREG|REG_mem~1528_combout ;
wire \interface|uREG|REG_mem~728_q ;
wire \interface|uREG|REG_mem~984feeder_combout ;
wire \interface|uREG|REG_mem~984_q ;
wire \interface|uREG|REG_mem~1529_combout ;
wire \interface|uREG|REG_mem~664_q ;
wire \interface|uREG|REG_mem~920_q ;
wire \interface|uREG|REG_mem~536_q ;
wire \interface|uREG|REG_mem~792feeder_combout ;
wire \interface|uREG|REG_mem~792_q ;
wire \interface|uREG|REG_mem~1532_combout ;
wire \interface|uREG|REG_mem~1533_combout ;
wire \interface|uREG|REG_mem~696_q ;
wire \interface|uREG|REG_mem~568_q ;
wire \interface|uREG|REG_mem~1530_combout ;
wire \interface|uREG|REG_mem~824_q ;
wire \interface|uREG|REG_mem~952_q ;
wire \interface|uREG|REG_mem~1531_combout ;
wire \interface|uREG|REG_mem~1534_combout ;
wire \interface|uREG|REG_mem~1537_combout ;
wire \interface|uREG|REG_mem~1548_combout ;
wire \interface|uALU|LessThan0~1_combout ;
wire \interface|ALU_operand_2[29]~32_combout ;
wire \interface|uALU|Add1~49 ;
wire \interface|uALU|Add1~50_combout ;
wire \interface|uALU|Mux6~0_combout ;
wire \interface|uREG|REG_mem~729feeder_combout ;
wire \interface|uREG|REG_mem~729_q ;
wire \interface|uREG|REG_mem~601_q ;
wire \interface|uREG|REG_mem~1551_combout ;
wire \interface|uREG|REG_mem~857feeder_combout ;
wire \interface|uREG|REG_mem~857_q ;
wire \interface|uREG|REG_mem~985_q ;
wire \interface|uREG|REG_mem~1552_combout ;
wire \interface|uREG|REG_mem~793feeder_combout ;
wire \interface|uREG|REG_mem~793_q ;
wire \interface|uREG|REG_mem~665feeder_combout ;
wire \interface|uREG|REG_mem~665_q ;
wire \interface|uREG|REG_mem~537_q ;
wire \interface|uREG|REG_mem~1553_combout ;
wire \interface|uREG|REG_mem~921_q ;
wire \interface|uREG|REG_mem~1554_combout ;
wire \interface|uREG|REG_mem~1555_combout ;
wire \interface|uREG|REG_mem~825_q ;
wire \interface|uREG|REG_mem~569_q ;
wire \interface|uREG|REG_mem~1549_combout ;
wire \interface|uREG|REG_mem~953feeder_combout ;
wire \interface|uREG|REG_mem~953_q ;
wire \interface|uREG|REG_mem~697_q ;
wire \interface|uREG|REG_mem~1550_combout ;
wire \interface|uREG|REG_mem~889_q ;
wire \interface|uREG|REG_mem~633_q ;
wire \interface|uREG|REG_mem~1556_combout ;
wire \interface|uREG|REG_mem~1017_q ;
wire \interface|uREG|REG_mem~761feeder_combout ;
wire \interface|uREG|REG_mem~761_q ;
wire \interface|uREG|REG_mem~1557_combout ;
wire \interface|uREG|REG_mem~1558_combout ;
wire \interface|uREG|REG_mem~441feeder_combout ;
wire \interface|uREG|REG_mem~441_q ;
wire \interface|uREG|REG_mem~409_q ;
wire \interface|uREG|REG_mem~1566_combout ;
wire \interface|uREG|REG_mem~505_q ;
wire \interface|uREG|REG_mem~473_q ;
wire \interface|uREG|REG_mem~1567_combout ;
wire \interface|uREG|REG_mem~25_q ;
wire \interface|uREG|REG_mem~89feeder_combout ;
wire \interface|uREG|REG_mem~89_q ;
wire \interface|uREG|REG_mem~1563_combout ;
wire \interface|uREG|REG_mem~121_q ;
wire \interface|uREG|REG_mem~57feeder_combout ;
wire \interface|uREG|REG_mem~57_q ;
wire \interface|uREG|REG_mem~1564_combout ;
wire \interface|uREG|REG_mem~281_q ;
wire \interface|uREG|REG_mem~345feeder_combout ;
wire \interface|uREG|REG_mem~345_q ;
wire \interface|uREG|REG_mem~1561_combout ;
wire \interface|uREG|REG_mem~377_q ;
wire \interface|uREG|REG_mem~313feeder_combout ;
wire \interface|uREG|REG_mem~313_q ;
wire \interface|uREG|REG_mem~1562_combout ;
wire \interface|uREG|REG_mem~1565_combout ;
wire \interface|uREG|REG_mem~185feeder_combout ;
wire \interface|uREG|REG_mem~185_q ;
wire \interface|uREG|REG_mem~153_q ;
wire \interface|uREG|REG_mem~1559_combout ;
wire \interface|uREG|REG_mem~217_q ;
wire \interface|uREG|REG_mem~249feeder_combout ;
wire \interface|uREG|REG_mem~249_q ;
wire \interface|uREG|REG_mem~1560_combout ;
wire \interface|uREG|REG_mem~1568_combout ;
wire \interface|uREG|REG_mem~1569_combout ;
wire \interface|ALU_operand_2[25]~26_combout ;
wire \interface|uALU|Add1~51 ;
wire \interface|uALU|Add1~52_combout ;
wire \interface|uALU|Mux5~0_combout ;
wire \interface|uREG|REG_mem~826feeder_combout ;
wire \interface|uREG|REG_mem~826_q ;
wire \interface|uREG|REG_mem~698feeder_combout ;
wire \interface|uREG|REG_mem~698_q ;
wire \interface|uREG|REG_mem~570_q ;
wire \interface|uREG|REG_mem~1572_combout ;
wire \interface|uREG|REG_mem~954_q ;
wire \interface|uREG|REG_mem~1573_combout ;
wire \interface|uREG|REG_mem~666_q ;
wire \interface|uREG|REG_mem~922_q ;
wire \interface|uREG|REG_mem~794feeder_combout ;
wire \interface|uREG|REG_mem~794_q ;
wire \interface|uREG|REG_mem~538_q ;
wire \interface|uREG|REG_mem~1574_combout ;
wire \interface|uREG|REG_mem~1575_combout ;
wire \interface|uREG|REG_mem~1576_combout ;
wire \interface|uREG|REG_mem~890feeder_combout ;
wire \interface|uREG|REG_mem~890_q ;
wire \interface|uREG|REG_mem~1018_q ;
wire \interface|uREG|REG_mem~762feeder_combout ;
wire \interface|uREG|REG_mem~762_q ;
wire \interface|uREG|REG_mem~634_q ;
wire \interface|uREG|REG_mem~1577_combout ;
wire \interface|uREG|REG_mem~1578_combout ;
wire \interface|uREG|REG_mem~986feeder_combout ;
wire \interface|uREG|REG_mem~986_q ;
wire \interface|uREG|REG_mem~730_q ;
wire \interface|uREG|REG_mem~858feeder_combout ;
wire \interface|uREG|REG_mem~858_q ;
wire \interface|uREG|REG_mem~602_q ;
wire \interface|uREG|REG_mem~1570_combout ;
wire \interface|uREG|REG_mem~1571_combout ;
wire \interface|uREG|REG_mem~1579_combout ;
wire \interface|uREG|REG_mem~506_q ;
wire \interface|uREG|REG_mem~442_q ;
wire \interface|uREG|REG_mem~474feeder_combout ;
wire \interface|uREG|REG_mem~474_q ;
wire \interface|uREG|REG_mem~410_q ;
wire \interface|uREG|REG_mem~1587_combout ;
wire \interface|uREG|REG_mem~1588_combout ;
wire \interface|uREG|REG_mem~378feeder_combout ;
wire \interface|uREG|REG_mem~378_q ;
wire \interface|uREG|REG_mem~346_q ;
wire \interface|uREG|REG_mem~282_q ;
wire \interface|uREG|REG_mem~314feeder_combout ;
wire \interface|uREG|REG_mem~314_q ;
wire \interface|uREG|REG_mem~1580_combout ;
wire \interface|uREG|REG_mem~1581_combout ;
wire \interface|uREG|REG_mem~186feeder_combout ;
wire \interface|uREG|REG_mem~186_q ;
wire \interface|uREG|REG_mem~218feeder_combout ;
wire \interface|uREG|REG_mem~218_q ;
wire \interface|uREG|REG_mem~154_q ;
wire \interface|uREG|REG_mem~1582_combout ;
wire \interface|uREG|REG_mem~250_q ;
wire \interface|uREG|REG_mem~1583_combout ;
wire \interface|uREG|REG_mem~122_q ;
wire \interface|uREG|REG_mem~26_q ;
wire \interface|uREG|REG_mem~58feeder_combout ;
wire \interface|uREG|REG_mem~58_q ;
wire \interface|uREG|REG_mem~1584_combout ;
wire \interface|uREG|REG_mem~90feeder_combout ;
wire \interface|uREG|REG_mem~90_q ;
wire \interface|uREG|REG_mem~1585_combout ;
wire \interface|uREG|REG_mem~1586_combout ;
wire \interface|uREG|REG_mem~1589_combout ;
wire \interface|uREG|REG_mem~1590_combout ;
wire \interface|ALU_operand_2[26]~27_combout ;
wire \interface|uALU|Add1~53 ;
wire \interface|uALU|Add1~54_combout ;
wire \interface|uALU|Mux4~0_combout ;
wire \interface|uREG|REG_mem~507_q ;
wire \interface|uREG|REG_mem~475_q ;
wire \interface|uREG|REG_mem~411_q ;
wire \interface|uREG|REG_mem~443feeder_combout ;
wire \interface|uREG|REG_mem~443_q ;
wire \interface|uREG|REG_mem~1608_combout ;
wire \interface|uREG|REG_mem~1609_combout ;
wire \interface|uREG|REG_mem~347feeder_combout ;
wire \interface|uREG|REG_mem~347_q ;
wire \interface|uREG|REG_mem~283_q ;
wire \interface|uREG|REG_mem~1603_combout ;
wire \interface|uREG|REG_mem~315feeder_combout ;
wire \interface|uREG|REG_mem~315_q ;
wire \interface|uREG|REG_mem~379_q ;
wire \interface|uREG|REG_mem~1604_combout ;
wire \interface|uREG|REG_mem~59feeder_combout ;
wire \interface|uREG|REG_mem~59_q ;
wire \interface|uREG|REG_mem~123_q ;
wire \interface|uREG|REG_mem~91feeder_combout ;
wire \interface|uREG|REG_mem~91_q ;
wire \interface|uREG|REG_mem~27_q ;
wire \interface|uREG|REG_mem~1605_combout ;
wire \interface|uREG|REG_mem~1606_combout ;
wire \interface|uREG|REG_mem~1607_combout ;
wire \interface|uREG|REG_mem~155_q ;
wire \interface|uREG|REG_mem~187_q ;
wire \interface|uREG|REG_mem~1601_combout ;
wire \interface|uREG|REG_mem~251feeder_combout ;
wire \interface|uREG|REG_mem~251_q ;
wire \interface|uREG|REG_mem~219_q ;
wire \interface|uREG|REG_mem~1602_combout ;
wire \interface|uREG|REG_mem~1610_combout ;
wire \interface|uREG|REG_mem~827feeder_combout ;
wire \interface|uREG|REG_mem~827_q ;
wire \interface|uREG|REG_mem~571_q ;
wire \interface|uREG|REG_mem~1591_combout ;
wire \interface|uREG|REG_mem~699_q ;
wire \interface|uREG|REG_mem~955feeder_combout ;
wire \interface|uREG|REG_mem~955_q ;
wire \interface|uREG|REG_mem~1592_combout ;
wire \interface|uREG|REG_mem~891feeder_combout ;
wire \interface|uREG|REG_mem~891_q ;
wire \interface|uREG|REG_mem~635_q ;
wire \interface|uREG|REG_mem~1598_combout ;
wire \interface|uREG|REG_mem~763feeder_combout ;
wire \interface|uREG|REG_mem~763_q ;
wire \interface|uREG|REG_mem~1019_q ;
wire \interface|uREG|REG_mem~1599_combout ;
wire \interface|uREG|REG_mem~795feeder_combout ;
wire \interface|uREG|REG_mem~795_q ;
wire \interface|uREG|REG_mem~923_q ;
wire \interface|uREG|REG_mem~667_q ;
wire \interface|uREG|REG_mem~539_q ;
wire \interface|uREG|REG_mem~1595_combout ;
wire \interface|uREG|REG_mem~1596_combout ;
wire \interface|uREG|REG_mem~859feeder_combout ;
wire \interface|uREG|REG_mem~859_q ;
wire \interface|uREG|REG_mem~987_q ;
wire \interface|uREG|REG_mem~731feeder_combout ;
wire \interface|uREG|REG_mem~731_q ;
wire \interface|uREG|REG_mem~603_q ;
wire \interface|uREG|REG_mem~1593_combout ;
wire \interface|uREG|REG_mem~1594_combout ;
wire \interface|uREG|REG_mem~1597_combout ;
wire \interface|uREG|REG_mem~1600_combout ;
wire \interface|uREG|REG_mem~1611_combout ;
wire \interface|ALU_operand_2[27]~28_combout ;
wire \interface|uALU|Add1~55 ;
wire \interface|uALU|Add1~56_combout ;
wire \interface|uALU|Mux3~0_combout ;
wire \interface|uREG|REG_mem~188_q ;
wire \interface|uREG|REG_mem~252_q ;
wire \interface|uREG|REG_mem~220feeder_combout ;
wire \interface|uREG|REG_mem~220_q ;
wire \interface|uREG|REG_mem~156_q ;
wire \interface|uREG|REG_mem~1624_combout ;
wire \interface|uREG|REG_mem~1625_combout ;
wire \interface|uREG|REG_mem~92feeder_combout ;
wire \interface|uREG|REG_mem~92_q ;
wire \interface|uREG|REG_mem~124_q ;
wire \interface|uREG|REG_mem~60feeder_combout ;
wire \interface|uREG|REG_mem~60_q ;
wire \interface|uREG|REG_mem~28_q ;
wire \interface|uREG|REG_mem~1626_combout ;
wire \interface|uREG|REG_mem~1627_combout ;
wire \interface|uREG|REG_mem~1628_combout ;
wire \interface|uREG|REG_mem~508_q ;
wire \interface|uREG|REG_mem~444_q ;
wire \interface|uREG|REG_mem~412_q ;
wire \interface|uREG|REG_mem~476_q ;
wire \interface|uREG|REG_mem~1629_combout ;
wire \interface|uREG|REG_mem~1630_combout ;
wire \interface|uREG|REG_mem~380feeder_combout ;
wire \interface|uREG|REG_mem~380_q ;
wire \interface|uREG|REG_mem~348_q ;
wire \interface|uREG|REG_mem~316feeder_combout ;
wire \interface|uREG|REG_mem~316_q ;
wire \interface|uREG|REG_mem~284_q ;
wire \interface|uREG|REG_mem~1622_combout ;
wire \interface|uREG|REG_mem~1623_combout ;
wire \interface|uREG|REG_mem~1631_combout ;
wire \interface|uREG|REG_mem~892feeder_combout ;
wire \interface|uREG|REG_mem~892_q ;
wire \interface|uREG|REG_mem~1020_q ;
wire \interface|uREG|REG_mem~764feeder_combout ;
wire \interface|uREG|REG_mem~764_q ;
wire \interface|uREG|REG_mem~636_q ;
wire \interface|uREG|REG_mem~1619_combout ;
wire \interface|uREG|REG_mem~1620_combout ;
wire \interface|uREG|REG_mem~860feeder_combout ;
wire \interface|uREG|REG_mem~860_q ;
wire \interface|uREG|REG_mem~604_q ;
wire \interface|uREG|REG_mem~1612_combout ;
wire \interface|uREG|REG_mem~988feeder_combout ;
wire \interface|uREG|REG_mem~988_q ;
wire \interface|uREG|REG_mem~732_q ;
wire \interface|uREG|REG_mem~1613_combout ;
wire \interface|uREG|REG_mem~668feeder_combout ;
wire \interface|uREG|REG_mem~668_q ;
wire \interface|uREG|REG_mem~796feeder_combout ;
wire \interface|uREG|REG_mem~796_q ;
wire \interface|uREG|REG_mem~540_q ;
wire \interface|uREG|REG_mem~1616_combout ;
wire \interface|uREG|REG_mem~924_q ;
wire \interface|uREG|REG_mem~1617_combout ;
wire \interface|uREG|REG_mem~700feeder_combout ;
wire \interface|uREG|REG_mem~700_q ;
wire \interface|uREG|REG_mem~572_q ;
wire \interface|uREG|REG_mem~1614_combout ;
wire \interface|uREG|REG_mem~956_q ;
wire \interface|uREG|REG_mem~828feeder_combout ;
wire \interface|uREG|REG_mem~828_q ;
wire \interface|uREG|REG_mem~1615_combout ;
wire \interface|uREG|REG_mem~1618_combout ;
wire \interface|uREG|REG_mem~1621_combout ;
wire \interface|uREG|REG_mem~1632_combout ;
wire \interface|ALU_operand_2[28]~29_combout ;
wire \interface|uALU|Add1~57 ;
wire \interface|uALU|Add1~58_combout ;
wire \interface|uALU|Mux2~0_combout ;
wire \interface|uREG|REG_mem~797feeder_combout ;
wire \interface|uREG|REG_mem~797_q ;
wire \interface|uREG|REG_mem~669feeder_combout ;
wire \interface|uREG|REG_mem~669_q ;
wire \interface|uREG|REG_mem~541_q ;
wire \interface|uREG|REG_mem~1637_combout ;
wire \interface|uREG|REG_mem~925_q ;
wire \interface|uREG|REG_mem~1638_combout ;
wire \interface|uREG|REG_mem~733_q ;
wire \interface|uREG|REG_mem~605_q ;
wire \interface|uREG|REG_mem~1635_combout ;
wire \interface|uREG|REG_mem~989_q ;
wire \interface|uREG|REG_mem~861feeder_combout ;
wire \interface|uREG|REG_mem~861_q ;
wire \interface|uREG|REG_mem~1636_combout ;
wire \interface|uREG|REG_mem~1639_combout ;
wire \interface|uREG|REG_mem~893feeder_combout ;
wire \interface|uREG|REG_mem~893_q ;
wire \interface|uREG|REG_mem~637_q ;
wire \interface|uREG|REG_mem~1640_combout ;
wire \interface|uREG|REG_mem~765feeder_combout ;
wire \interface|uREG|REG_mem~765_q ;
wire \interface|uREG|REG_mem~1021_q ;
wire \interface|uREG|REG_mem~1641_combout ;
wire \interface|uREG|REG_mem~957feeder_combout ;
wire \interface|uREG|REG_mem~957_q ;
wire \interface|uREG|REG_mem~829feeder_combout ;
wire \interface|uREG|REG_mem~829_q ;
wire \interface|uREG|REG_mem~573_q ;
wire \interface|uREG|REG_mem~1633_combout ;
wire \interface|uREG|REG_mem~701_q ;
wire \interface|uREG|REG_mem~1634_combout ;
wire \interface|uREG|REG_mem~1642_combout ;
wire \interface|uREG|REG_mem~29_q ;
wire \interface|uREG|REG_mem~93feeder_combout ;
wire \interface|uREG|REG_mem~93_q ;
wire \interface|uREG|REG_mem~1647_combout ;
wire \interface|uREG|REG_mem~125_q ;
wire \interface|uREG|REG_mem~61feeder_combout ;
wire \interface|uREG|REG_mem~61_q ;
wire \interface|uREG|REG_mem~1648_combout ;
wire \interface|uREG|REG_mem~285_q ;
wire \interface|uREG|REG_mem~349feeder_combout ;
wire \interface|uREG|REG_mem~349_q ;
wire \interface|uREG|REG_mem~1645_combout ;
wire \interface|uREG|REG_mem~317feeder_combout ;
wire \interface|uREG|REG_mem~317_q ;
wire \interface|uREG|REG_mem~381_q ;
wire \interface|uREG|REG_mem~1646_combout ;
wire \interface|uREG|REG_mem~1649_combout ;
wire \interface|uREG|REG_mem~253feeder_combout ;
wire \interface|uREG|REG_mem~253_q ;
wire \interface|uREG|REG_mem~221_q ;
wire \interface|uREG|REG_mem~189feeder_combout ;
wire \interface|uREG|REG_mem~189_q ;
wire \interface|uREG|REG_mem~157_q ;
wire \interface|uREG|REG_mem~1643_combout ;
wire \interface|uREG|REG_mem~1644_combout ;
wire \interface|uREG|REG_mem~445feeder_combout ;
wire \interface|uREG|REG_mem~445_q ;
wire \interface|uREG|REG_mem~413_q ;
wire \interface|uREG|REG_mem~1650_combout ;
wire \interface|uREG|REG_mem~477_q ;
wire \interface|uREG|REG_mem~509_q ;
wire \interface|uREG|REG_mem~1651_combout ;
wire \interface|uREG|REG_mem~1652_combout ;
wire \interface|uREG|REG_mem~1653_combout ;
wire \interface|ALU_operand_2[30]~31_combout ;
wire \interface|uALU|Add1~59 ;
wire \interface|uALU|Add1~60_combout ;
wire \interface|uALU|Mux1~0_combout ;
wire \interface|uREG|REG_mem~382_q ;
wire \interface|uREG|REG_mem~350_q ;
wire \interface|uREG|REG_mem~318feeder_combout ;
wire \interface|uREG|REG_mem~318_q ;
wire \interface|uREG|REG_mem~286_q ;
wire \interface|uREG|REG_mem~1664_combout ;
wire \interface|uREG|REG_mem~1665_combout ;
wire \interface|uREG|REG_mem~30_q ;
wire \interface|uREG|REG_mem~62feeder_combout ;
wire \interface|uREG|REG_mem~62_q ;
wire \interface|uREG|REG_mem~1668_combout ;
wire \interface|uREG|REG_mem~126_q ;
wire \interface|uREG|REG_mem~94feeder_combout ;
wire \interface|uREG|REG_mem~94_q ;
wire \interface|uREG|REG_mem~1669_combout ;
wire \interface|uREG|REG_mem~190feeder_combout ;
wire \interface|uREG|REG_mem~190_q ;
wire \interface|uREG|REG_mem~254_q ;
wire \interface|uREG|REG_mem~222_q ;
wire \interface|uREG|REG_mem~158_q ;
wire \interface|uREG|REG_mem~1666_combout ;
wire \interface|uREG|REG_mem~1667_combout ;
wire \interface|uREG|REG_mem~1670_combout ;
wire \interface|uREG|REG_mem~510_q ;
wire \interface|uREG|REG_mem~478_q ;
wire \interface|uREG|REG_mem~414feeder_combout ;
wire \interface|uREG|REG_mem~414_q ;
wire \interface|uREG|REG_mem~1671_combout ;
wire \interface|uREG|REG_mem~446_q ;
wire \interface|uREG|REG_mem~1672_combout ;
wire \interface|uREG|REG_mem~1673_combout ;
wire \interface|uREG|REG_mem~894feeder_combout ;
wire \interface|uREG|REG_mem~894_q ;
wire \interface|uREG|REG_mem~766_q ;
wire \interface|uREG|REG_mem~638_q ;
wire \interface|uREG|REG_mem~1661_combout ;
wire \interface|uREG|REG_mem~1022_q ;
wire \interface|uREG|REG_mem~1662_combout ;
wire \interface|uREG|REG_mem~990feeder_combout ;
wire \interface|uREG|REG_mem~990_q ;
wire \interface|uREG|REG_mem~734_q ;
wire \interface|uREG|REG_mem~862feeder_combout ;
wire \interface|uREG|REG_mem~862_q ;
wire \interface|uREG|REG_mem~606_q ;
wire \interface|uREG|REG_mem~1654_combout ;
wire \interface|uREG|REG_mem~1655_combout ;
wire \interface|uREG|REG_mem~670_q ;
wire \interface|uREG|REG_mem~926_q ;
wire \interface|uREG|REG_mem~542_q ;
wire \interface|uREG|REG_mem~798feeder_combout ;
wire \interface|uREG|REG_mem~798_q ;
wire \interface|uREG|REG_mem~1658_combout ;
wire \interface|uREG|REG_mem~1659_combout ;
wire \interface|uREG|REG_mem~830feeder_combout ;
wire \interface|uREG|REG_mem~830_q ;
wire \interface|uREG|REG_mem~958_q ;
wire \interface|uREG|REG_mem~702feeder_combout ;
wire \interface|uREG|REG_mem~702_q ;
wire \interface|uREG|REG_mem~574_q ;
wire \interface|uREG|REG_mem~1656_combout ;
wire \interface|uREG|REG_mem~1657_combout ;
wire \interface|uREG|REG_mem~1660_combout ;
wire \interface|uREG|REG_mem~1663_combout ;
wire \interface|uREG|REG_mem~1674_combout ;
wire \interface|uALU|LessThan0~2_combout ;
wire \interface|uALU|LessThan0~3_combout ;
wire \interface|uALU|LessThan0~4_combout ;
wire \interface|uALU|LessThan0~8_combout ;
wire \interface|uALU|LessThan0~10_combout ;
wire \interface|uALU|Mux31~2_combout ;
wire \interface|uREG|REG_mem~352feeder_combout ;
wire \interface|uREG|REG_mem~352_q ;
wire \interface|uREG|REG_mem~256_q ;
wire \interface|uREG|REG_mem~288feeder_combout ;
wire \interface|uREG|REG_mem~288_q ;
wire \interface|uREG|REG_mem~1370_combout ;
wire \interface|uREG|REG_mem~320_q ;
wire \interface|uREG|REG_mem~1371_combout ;
wire \interface|uREG|REG_mem~0_q ;
wire \interface|uREG|REG_mem~32_q ;
wire \interface|uREG|REG_mem~1374_combout ;
wire \interface|uREG|REG_mem~96_q ;
wire \interface|uREG|REG_mem~64feeder_combout ;
wire \interface|uREG|REG_mem~64_q ;
wire \interface|uREG|REG_mem~1375_combout ;
wire \interface|uREG|REG_mem~160feeder_combout ;
wire \interface|uREG|REG_mem~160_q ;
wire \interface|uREG|REG_mem~224_q ;
wire \interface|uREG|REG_mem~192feeder_combout ;
wire \interface|uREG|REG_mem~192_q ;
wire \interface|uREG|REG_mem~128_q ;
wire \interface|uREG|REG_mem~1372_combout ;
wire \interface|uREG|REG_mem~1373_combout ;
wire \interface|uREG|REG_mem~1376_combout ;
wire \interface|uREG|REG_mem~480_q ;
wire \interface|uREG|REG_mem~416_q ;
wire \interface|uREG|REG_mem~448feeder_combout ;
wire \interface|uREG|REG_mem~448_q ;
wire \interface|uREG|REG_mem~384_q ;
wire \interface|uREG|REG_mem~1377_combout ;
wire \interface|uREG|REG_mem~1378_combout ;
wire \interface|uREG|REG_mem~1379_combout ;
wire \interface|uREG|REG_mem~832feeder_combout ;
wire \interface|uREG|REG_mem~832_q ;
wire \interface|uREG|REG_mem~576_q ;
wire \interface|uREG|REG_mem~1360_combout ;
wire \interface|uREG|REG_mem~960feeder_combout ;
wire \interface|uREG|REG_mem~960_q ;
wire \interface|uREG|REG_mem~704_q ;
wire \interface|uREG|REG_mem~1361_combout ;
wire \interface|uREG|REG_mem~544_q ;
wire \interface|uREG|REG_mem~672feeder_combout ;
wire \interface|uREG|REG_mem~672_q ;
wire \interface|uREG|REG_mem~1362_combout ;
wire \interface|uREG|REG_mem~928_q ;
wire \interface|uREG|REG_mem~800_q ;
wire \interface|uREG|REG_mem~1363_combout ;
wire \interface|uREG|REG_mem~640feeder_combout ;
wire \interface|uREG|REG_mem~640_q ;
wire \interface|uREG|REG_mem~896_q ;
wire \interface|uREG|REG_mem~768_q ;
wire \interface|uREG|REG_mem~512_q ;
wire \interface|uREG|REG_mem~1364_combout ;
wire \interface|uREG|REG_mem~1365_combout ;
wire \interface|uREG|REG_mem~1366_combout ;
wire \interface|uREG|REG_mem~864feeder_combout ;
wire \interface|uREG|REG_mem~864_q ;
wire \interface|uREG|REG_mem~992_q ;
wire \interface|uREG|REG_mem~608_q ;
wire \interface|uREG|REG_mem~736feeder_combout ;
wire \interface|uREG|REG_mem~736_q ;
wire \interface|uREG|REG_mem~1367_combout ;
wire \interface|uREG|REG_mem~1368_combout ;
wire \interface|uREG|REG_mem~1369_combout ;
wire \interface|uREG|REG_mem~1380_combout ;
wire \interface|uREG|REG_data_out2[0]~feeder_combout ;
wire \interface|ALU_operand_2[0]~16_combout ;
wire \interface|uALU|Add1~1_cout ;
wire \interface|uALU|Add1~2_combout ;
wire \interface|uALU|Mux30~1_combout ;
wire \interface|uREG|REG_mem~865feeder_combout ;
wire \interface|uREG|REG_mem~865_q ;
wire \interface|uREG|REG_mem~609_q ;
wire \interface|uREG|REG_mem~1346_combout ;
wire \interface|uREG|REG_mem~737feeder_combout ;
wire \interface|uREG|REG_mem~737_q ;
wire \interface|uREG|REG_mem~993_q ;
wire \interface|uREG|REG_mem~1347_combout ;
wire \interface|uREG|REG_mem~833feeder_combout ;
wire \interface|uREG|REG_mem~833_q ;
wire \interface|uREG|REG_mem~961_q ;
wire \interface|uREG|REG_mem~705feeder_combout ;
wire \interface|uREG|REG_mem~705_q ;
wire \interface|uREG|REG_mem~577_q ;
wire \interface|uREG|REG_mem~1341_combout ;
wire \interface|uREG|REG_mem~1342_combout ;
wire \interface|uREG|REG_mem~641feeder_combout ;
wire \interface|uREG|REG_mem~641_q ;
wire \interface|uREG|REG_mem~513_q ;
wire \interface|uREG|REG_mem~1343_combout ;
wire \interface|uREG|REG_mem~897_q ;
wire \interface|uREG|REG_mem~769feeder_combout ;
wire \interface|uREG|REG_mem~769_q ;
wire \interface|uREG|REG_mem~1344_combout ;
wire \interface|uREG|REG_mem~1345_combout ;
wire \interface|uREG|REG_mem~929feeder_combout ;
wire \interface|uREG|REG_mem~929_q ;
wire \interface|uREG|REG_mem~801feeder_combout ;
wire \interface|uREG|REG_mem~801_q ;
wire \interface|uREG|REG_mem~545_q ;
wire \interface|uREG|REG_mem~1339_combout ;
wire \interface|uREG|REG_mem~673_q ;
wire \interface|uREG|REG_mem~1340_combout ;
wire \interface|uREG|REG_mem~1348_combout ;
wire \interface|uREG|REG_mem~161feeder_combout ;
wire \interface|uREG|REG_mem~161_q ;
wire \interface|uREG|REG_mem~129_q ;
wire \interface|uREG|REG_mem~1349_combout ;
wire \interface|uREG|REG_mem~225feeder_combout ;
wire \interface|uREG|REG_mem~225_q ;
wire \interface|uREG|REG_mem~193_q ;
wire \interface|uREG|REG_mem~1350_combout ;
wire \interface|uREG|REG_mem~481_q ;
wire \interface|uREG|REG_mem~449_q ;
wire \interface|uREG|REG_mem~385_q ;
wire \interface|uREG|REG_mem~417feeder_combout ;
wire \interface|uREG|REG_mem~417_q ;
wire \interface|uREG|REG_mem~1356_combout ;
wire \interface|uREG|REG_mem~1357_combout ;
wire \interface|uREG|REG_mem~321_q ;
wire \interface|uREG|REG_mem~257_q ;
wire \interface|uREG|REG_mem~1351_combout ;
wire \interface|uREG|REG_mem~353_q ;
wire \interface|uREG|REG_mem~289feeder_combout ;
wire \interface|uREG|REG_mem~289_q ;
wire \interface|uREG|REG_mem~1352_combout ;
wire \interface|uREG|REG_mem~1_q ;
wire \interface|uREG|REG_mem~65feeder_combout ;
wire \interface|uREG|REG_mem~65_q ;
wire \interface|uREG|REG_mem~1353_combout ;
wire \interface|uREG|REG_mem~33feeder_combout ;
wire \interface|uREG|REG_mem~33_q ;
wire \interface|uREG|REG_mem~97_q ;
wire \interface|uREG|REG_mem~1354_combout ;
wire \interface|uREG|REG_mem~1355_combout ;
wire \interface|uREG|REG_mem~1358_combout ;
wire \interface|uREG|REG_mem~1359_combout ;
wire \interface|ALU_operand_2[1]~15_combout ;
wire \interface|uALU|Add1~3 ;
wire \interface|uALU|Add1~4_combout ;
wire \interface|uALU|Mux29~0_combout ;
wire \interface|uREG|REG_mem~866feeder_combout ;
wire \interface|uREG|REG_mem~866_q ;
wire \interface|uREG|REG_mem~610_q ;
wire \interface|uREG|REG_mem~738_q ;
wire \interface|uREG|REG_mem~1325_combout ;
wire \interface|uREG|REG_mem~994_q ;
wire \interface|uREG|REG_mem~1326_combout ;
wire \interface|uREG|REG_mem~834feeder_combout ;
wire \interface|uREG|REG_mem~834_q ;
wire \interface|uREG|REG_mem~578_q ;
wire \interface|uREG|REG_mem~1318_combout ;
wire \interface|uREG|REG_mem~706_q ;
wire \interface|uREG|REG_mem~962feeder_combout ;
wire \interface|uREG|REG_mem~962_q ;
wire \interface|uREG|REG_mem~1319_combout ;
wire \interface|uREG|REG_mem~770feeder_combout ;
wire \interface|uREG|REG_mem~770_q ;
wire \interface|uREG|REG_mem~514_q ;
wire \interface|uREG|REG_mem~1322_combout ;
wire \interface|uREG|REG_mem~898_q ;
wire \interface|uREG|REG_mem~642feeder_combout ;
wire \interface|uREG|REG_mem~642_q ;
wire \interface|uREG|REG_mem~1323_combout ;
wire \interface|uREG|REG_mem~802_q ;
wire \interface|uREG|REG_mem~930_q ;
wire \interface|uREG|REG_mem~546_q ;
wire \interface|uREG|REG_mem~674feeder_combout ;
wire \interface|uREG|REG_mem~674_q ;
wire \interface|uREG|REG_mem~1320_combout ;
wire \interface|uREG|REG_mem~1321_combout ;
wire \interface|uREG|REG_mem~1324_combout ;
wire \interface|uREG|REG_mem~1327_combout ;
wire \interface|uREG|REG_mem~130_q ;
wire \interface|uREG|REG_mem~194feeder_combout ;
wire \interface|uREG|REG_mem~194_q ;
wire \interface|uREG|REG_mem~1330_combout ;
wire \interface|uREG|REG_mem~226_q ;
wire \interface|uREG|REG_mem~162feeder_combout ;
wire \interface|uREG|REG_mem~162_q ;
wire \interface|uREG|REG_mem~1331_combout ;
wire \interface|uREG|REG_mem~34feeder_combout ;
wire \interface|uREG|REG_mem~34_q ;
wire \interface|uREG|REG_mem~2_q ;
wire \interface|uREG|REG_mem~1332_combout ;
wire \interface|uREG|REG_mem~98_q ;
wire \interface|uREG|REG_mem~66feeder_combout ;
wire \interface|uREG|REG_mem~66_q ;
wire \interface|uREG|REG_mem~1333_combout ;
wire \interface|uREG|REG_mem~1334_combout ;
wire \interface|uREG|REG_mem~290feeder_combout ;
wire \interface|uREG|REG_mem~290_q ;
wire \interface|uREG|REG_mem~258_q ;
wire \interface|uREG|REG_mem~1328_combout ;
wire \interface|uREG|REG_mem~322_q ;
wire \interface|uREG|REG_mem~354_q ;
wire \interface|uREG|REG_mem~1329_combout ;
wire \interface|uREG|REG_mem~386_q ;
wire \interface|uREG|REG_mem~450_q ;
wire \interface|uREG|REG_mem~1335_combout ;
wire \interface|uREG|REG_mem~482_q ;
wire \interface|uREG|REG_mem~418feeder_combout ;
wire \interface|uREG|REG_mem~418_q ;
wire \interface|uREG|REG_mem~1336_combout ;
wire \interface|uREG|REG_mem~1337_combout ;
wire \interface|uREG|REG_mem~1338_combout ;
wire \interface|ALU_operand_2[2]~14_combout ;
wire \interface|uALU|Add1~5 ;
wire \interface|uALU|Add1~6_combout ;
wire \interface|uALU|Mux28~0_combout ;
wire \interface|uREG|REG_mem~739_q ;
wire \interface|uREG|REG_mem~867feeder_combout ;
wire \interface|uREG|REG_mem~867_q ;
wire \interface|uREG|REG_mem~611_q ;
wire \interface|uREG|REG_mem~1304_combout ;
wire \interface|uREG|REG_mem~995_q ;
wire \interface|uREG|REG_mem~1305_combout ;
wire \interface|uREG|REG_mem~803_q ;
wire \interface|uREG|REG_mem~547_q ;
wire \interface|uREG|REG_mem~1297_combout ;
wire \interface|uREG|REG_mem~931feeder_combout ;
wire \interface|uREG|REG_mem~931_q ;
wire \interface|uREG|REG_mem~675_q ;
wire \interface|uREG|REG_mem~1298_combout ;
wire \interface|uREG|REG_mem~643feeder_combout ;
wire \interface|uREG|REG_mem~643_q ;
wire \interface|uREG|REG_mem~515_q ;
wire \interface|uREG|REG_mem~1301_combout ;
wire \interface|uREG|REG_mem~771feeder_combout ;
wire \interface|uREG|REG_mem~771_q ;
wire \interface|uREG|REG_mem~899_q ;
wire \interface|uREG|REG_mem~1302_combout ;
wire \interface|uREG|REG_mem~707feeder_combout ;
wire \interface|uREG|REG_mem~707_q ;
wire \interface|uREG|REG_mem~579_q ;
wire \interface|uREG|REG_mem~1299_combout ;
wire \interface|uREG|REG_mem~963_q ;
wire \interface|uREG|REG_mem~835_q ;
wire \interface|uREG|REG_mem~1300_combout ;
wire \interface|uREG|REG_mem~1303_combout ;
wire \interface|uREG|REG_mem~1306_combout ;
wire \interface|uREG|REG_mem~419feeder_combout ;
wire \interface|uREG|REG_mem~419_q ;
wire \interface|uREG|REG_mem~387_q ;
wire \interface|uREG|REG_mem~1314_combout ;
wire \interface|uREG|REG_mem~483_q ;
wire \interface|uREG|REG_mem~451_q ;
wire \interface|uREG|REG_mem~1315_combout ;
wire \interface|uREG|REG_mem~227feeder_combout ;
wire \interface|uREG|REG_mem~227_q ;
wire \interface|uREG|REG_mem~195_q ;
wire \interface|uREG|REG_mem~131_q ;
wire \interface|uREG|REG_mem~163feeder_combout ;
wire \interface|uREG|REG_mem~163_q ;
wire \interface|uREG|REG_mem~1307_combout ;
wire \interface|uREG|REG_mem~1308_combout ;
wire \interface|uREG|REG_mem~35feeder_combout ;
wire \interface|uREG|REG_mem~35_q ;
wire \interface|uREG|REG_mem~67_q ;
wire \interface|uREG|REG_mem~3_q ;
wire \interface|uREG|REG_mem~1311_combout ;
wire \interface|uREG|REG_mem~99_q ;
wire \interface|uREG|REG_mem~1312_combout ;
wire \interface|uREG|REG_mem~323feeder_combout ;
wire \interface|uREG|REG_mem~323_q ;
wire \interface|uREG|REG_mem~259_q ;
wire \interface|uREG|REG_mem~1309_combout ;
wire \interface|uREG|REG_mem~291feeder_combout ;
wire \interface|uREG|REG_mem~291_q ;
wire \interface|uREG|REG_mem~355_q ;
wire \interface|uREG|REG_mem~1310_combout ;
wire \interface|uREG|REG_mem~1313_combout ;
wire \interface|uREG|REG_mem~1316_combout ;
wire \interface|uREG|REG_mem~1317_combout ;
wire \interface|ALU_operand_2[3]~13_combout ;
wire \interface|uALU|Add1~7 ;
wire \interface|uALU|Add1~8_combout ;
wire \interface|uALU|Mux27~0_combout ;
wire \interface|uREG|REG_mem~484_q ;
wire \interface|uREG|REG_mem~420_q ;
wire \interface|uREG|REG_mem~388_q ;
wire \interface|uREG|REG_mem~452feeder_combout ;
wire \interface|uREG|REG_mem~452_q ;
wire \interface|uREG|REG_mem~1293_combout ;
wire \interface|uREG|REG_mem~1294_combout ;
wire \interface|uREG|REG_mem~164feeder_combout ;
wire \interface|uREG|REG_mem~164_q ;
wire \interface|uREG|REG_mem~228_q ;
wire \interface|uREG|REG_mem~132_q ;
wire \interface|uREG|REG_mem~196feeder_combout ;
wire \interface|uREG|REG_mem~196_q ;
wire \interface|uREG|REG_mem~1288_combout ;
wire \interface|uREG|REG_mem~1289_combout ;
wire \interface|uREG|REG_mem~68_q ;
wire \interface|uREG|REG_mem~100_q ;
wire \interface|uREG|REG_mem~36feeder_combout ;
wire \interface|uREG|REG_mem~36_q ;
wire \interface|uREG|REG_mem~4_q ;
wire \interface|uREG|REG_mem~1290_combout ;
wire \interface|uREG|REG_mem~1291_combout ;
wire \interface|uREG|REG_mem~1292_combout ;
wire \interface|uREG|REG_mem~292feeder_combout ;
wire \interface|uREG|REG_mem~292_q ;
wire \interface|uREG|REG_mem~260_q ;
wire \interface|uREG|REG_mem~1286_combout ;
wire \interface|uREG|REG_mem~324_q ;
wire \interface|uREG|REG_mem~356feeder_combout ;
wire \interface|uREG|REG_mem~356_q ;
wire \interface|uREG|REG_mem~1287_combout ;
wire \interface|uREG|REG_mem~1295_combout ;
wire \interface|uREG|REG_mem~740feeder_combout ;
wire \interface|uREG|REG_mem~740_q ;
wire \interface|uREG|REG_mem~612_q ;
wire \interface|uREG|REG_mem~1283_combout ;
wire \interface|uREG|REG_mem~996_q ;
wire \interface|uREG|REG_mem~868feeder_combout ;
wire \interface|uREG|REG_mem~868_q ;
wire \interface|uREG|REG_mem~1284_combout ;
wire \interface|uREG|REG_mem~676feeder_combout ;
wire \interface|uREG|REG_mem~676_q ;
wire \interface|uREG|REG_mem~548_q ;
wire \interface|uREG|REG_mem~1278_combout ;
wire \interface|uREG|REG_mem~804feeder_combout ;
wire \interface|uREG|REG_mem~804_q ;
wire \interface|uREG|REG_mem~932_q ;
wire \interface|uREG|REG_mem~1279_combout ;
wire \interface|uREG|REG_mem~772_q ;
wire \interface|uREG|REG_mem~516_q ;
wire \interface|uREG|REG_mem~1280_combout ;
wire \interface|uREG|REG_mem~900_q ;
wire \interface|uREG|REG_mem~644feeder_combout ;
wire \interface|uREG|REG_mem~644_q ;
wire \interface|uREG|REG_mem~1281_combout ;
wire \interface|uREG|REG_mem~1282_combout ;
wire \interface|uREG|REG_mem~580_q ;
wire \interface|uREG|REG_mem~836feeder_combout ;
wire \interface|uREG|REG_mem~836_q ;
wire \interface|uREG|REG_mem~1276_combout ;
wire \interface|uREG|REG_mem~708_q ;
wire \interface|uREG|REG_mem~964_q ;
wire \interface|uREG|REG_mem~1277_combout ;
wire \interface|uREG|REG_mem~1285_combout ;
wire \interface|uREG|REG_mem~1296_combout ;
wire \interface|ALU_operand_2[4]~12_combout ;
wire \interface|uALU|Add1~9 ;
wire \interface|uALU|Add1~10_combout ;
wire \interface|uALU|Mux26~0_combout ;
wire \interface|uREG|REG_mem~229feeder_combout ;
wire \interface|uREG|REG_mem~229_q ;
wire \interface|uREG|REG_mem~197_q ;
wire \interface|uREG|REG_mem~165feeder_combout ;
wire \interface|uREG|REG_mem~165_q ;
wire \interface|uREG|REG_mem~133_q ;
wire \interface|uREG|REG_mem~1265_combout ;
wire \interface|uREG|REG_mem~1266_combout ;
wire \interface|uREG|REG_mem~421feeder_combout ;
wire \interface|uREG|REG_mem~421_q ;
wire \interface|uREG|REG_mem~389_q ;
wire \interface|uREG|REG_mem~1272_combout ;
wire \interface|uREG|REG_mem~453_q ;
wire \interface|uREG|REG_mem~485_q ;
wire \interface|uREG|REG_mem~1273_combout ;
wire \interface|uREG|REG_mem~5_q ;
wire \interface|uREG|REG_mem~69feeder_combout ;
wire \interface|uREG|REG_mem~69_q ;
wire \interface|uREG|REG_mem~1269_combout ;
wire \interface|uREG|REG_mem~101_q ;
wire \interface|uREG|REG_mem~37feeder_combout ;
wire \interface|uREG|REG_mem~37_q ;
wire \interface|uREG|REG_mem~1270_combout ;
wire \interface|uREG|REG_mem~325feeder_combout ;
wire \interface|uREG|REG_mem~325_q ;
wire \interface|uREG|REG_mem~261_q ;
wire \interface|uREG|REG_mem~1267_combout ;
wire \interface|uREG|REG_mem~357_q ;
wire \interface|uREG|REG_mem~293feeder_combout ;
wire \interface|uREG|REG_mem~293_q ;
wire \interface|uREG|REG_mem~1268_combout ;
wire \interface|uREG|REG_mem~1271_combout ;
wire \interface|uREG|REG_mem~1274_combout ;
wire \interface|uREG|REG_mem~549_q ;
wire \interface|uREG|REG_mem~805_q ;
wire \interface|uREG|REG_mem~1255_combout ;
wire \interface|uREG|REG_mem~677_q ;
wire \interface|uREG|REG_mem~933feeder_combout ;
wire \interface|uREG|REG_mem~933_q ;
wire \interface|uREG|REG_mem~1256_combout ;
wire \interface|uREG|REG_mem~517_q ;
wire \interface|uREG|REG_mem~645feeder_combout ;
wire \interface|uREG|REG_mem~645_q ;
wire \interface|uREG|REG_mem~1259_combout ;
wire \interface|uREG|REG_mem~901_q ;
wire \interface|uREG|REG_mem~773feeder_combout ;
wire \interface|uREG|REG_mem~773_q ;
wire \interface|uREG|REG_mem~1260_combout ;
wire \interface|uREG|REG_mem~837feeder_combout ;
wire \interface|uREG|REG_mem~837_q ;
wire \interface|uREG|REG_mem~581_q ;
wire \interface|uREG|REG_mem~709_q ;
wire \interface|uREG|REG_mem~1257_combout ;
wire \interface|uREG|REG_mem~965_q ;
wire \interface|uREG|REG_mem~1258_combout ;
wire \interface|uREG|REG_mem~1261_combout ;
wire \interface|uREG|REG_mem~869feeder_combout ;
wire \interface|uREG|REG_mem~869_q ;
wire \interface|uREG|REG_mem~613_q ;
wire \interface|uREG|REG_mem~1262_combout ;
wire \interface|uREG|REG_mem~741feeder_combout ;
wire \interface|uREG|REG_mem~741_q ;
wire \interface|uREG|REG_mem~997_q ;
wire \interface|uREG|REG_mem~1263_combout ;
wire \interface|uREG|REG_mem~1264_combout ;
wire \interface|uREG|REG_mem~1275_combout ;
wire \interface|ALU_operand_2[5]~11_combout ;
wire \interface|uALU|Add1~11 ;
wire \interface|uALU|Add1~12_combout ;
wire \interface|uALU|Mux25~0_combout ;
wire \interface|uREG|REG_mem~966feeder_combout ;
wire \interface|uREG|REG_mem~966_q ;
wire \interface|uREG|REG_mem~582_q ;
wire \interface|uREG|REG_mem~838feeder_combout ;
wire \interface|uREG|REG_mem~838_q ;
wire \interface|uREG|REG_mem~1234_combout ;
wire \interface|uREG|REG_mem~710_q ;
wire \interface|uREG|REG_mem~1235_combout ;
wire \interface|uREG|REG_mem~870_q ;
wire \interface|uREG|REG_mem~998_q ;
wire \interface|uREG|REG_mem~614_q ;
wire \interface|uREG|REG_mem~742feeder_combout ;
wire \interface|uREG|REG_mem~742_q ;
wire \interface|uREG|REG_mem~1241_combout ;
wire \interface|uREG|REG_mem~1242_combout ;
wire \interface|uREG|REG_mem~806feeder_combout ;
wire \interface|uREG|REG_mem~806_q ;
wire \interface|uREG|REG_mem~550_q ;
wire \interface|uREG|REG_mem~678feeder_combout ;
wire \interface|uREG|REG_mem~678_q ;
wire \interface|uREG|REG_mem~1236_combout ;
wire \interface|uREG|REG_mem~934_q ;
wire \interface|uREG|REG_mem~1237_combout ;
wire \interface|uREG|REG_mem~646_q ;
wire \interface|uREG|REG_mem~902_q ;
wire \interface|uREG|REG_mem~518_q ;
wire \interface|uREG|REG_mem~774feeder_combout ;
wire \interface|uREG|REG_mem~774_q ;
wire \interface|uREG|REG_mem~1238_combout ;
wire \interface|uREG|REG_mem~1239_combout ;
wire \interface|uREG|REG_mem~1240_combout ;
wire \interface|uREG|REG_mem~1243_combout ;
wire \interface|uREG|REG_mem~262_q ;
wire \interface|uREG|REG_mem~294feeder_combout ;
wire \interface|uREG|REG_mem~294_q ;
wire \interface|uREG|REG_mem~1244_combout ;
wire \interface|uREG|REG_mem~358feeder_combout ;
wire \interface|uREG|REG_mem~358_q ;
wire \interface|uREG|REG_mem~326_q ;
wire \interface|uREG|REG_mem~1245_combout ;
wire \interface|uREG|REG_mem~198feeder_combout ;
wire \interface|uREG|REG_mem~198_q ;
wire \interface|uREG|REG_mem~134_q ;
wire \interface|uREG|REG_mem~1246_combout ;
wire \interface|uREG|REG_mem~230_q ;
wire \interface|uREG|REG_mem~166feeder_combout ;
wire \interface|uREG|REG_mem~166_q ;
wire \interface|uREG|REG_mem~1247_combout ;
wire \interface|uREG|REG_mem~6_q ;
wire \interface|uREG|REG_mem~38feeder_combout ;
wire \interface|uREG|REG_mem~38_q ;
wire \interface|uREG|REG_mem~1248_combout ;
wire \interface|uREG|REG_mem~102_q ;
wire \interface|uREG|REG_mem~70feeder_combout ;
wire \interface|uREG|REG_mem~70_q ;
wire \interface|uREG|REG_mem~1249_combout ;
wire \interface|uREG|REG_mem~1250_combout ;
wire \interface|uREG|REG_mem~486_q ;
wire \interface|uREG|REG_mem~422_q ;
wire \interface|uREG|REG_mem~454feeder_combout ;
wire \interface|uREG|REG_mem~454_q ;
wire \interface|uREG|REG_mem~390_q ;
wire \interface|uREG|REG_mem~1251_combout ;
wire \interface|uREG|REG_mem~1252_combout ;
wire \interface|uREG|REG_mem~1253_combout ;
wire \interface|uREG|REG_mem~1254_combout ;
wire \interface|ALU_operand_2[6]~10_combout ;
wire \interface|uALU|Add1~13 ;
wire \interface|uALU|Add1~14_combout ;
wire \interface|uALU|Mux24~0_combout ;
wire \interface|uREG|REG_mem~871_q ;
wire \interface|uREG|REG_mem~615_q ;
wire \interface|uREG|REG_mem~1220_combout ;
wire \interface|uREG|REG_mem~743feeder_combout ;
wire \interface|uREG|REG_mem~743_q ;
wire \interface|uREG|REG_mem~999_q ;
wire \interface|uREG|REG_mem~1221_combout ;
wire \interface|uREG|REG_mem~935feeder_combout ;
wire \interface|uREG|REG_mem~935_q ;
wire \interface|uREG|REG_mem~679_q ;
wire \interface|uREG|REG_mem~807feeder_combout ;
wire \interface|uREG|REG_mem~807_q ;
wire \interface|uREG|REG_mem~551_q ;
wire \interface|uREG|REG_mem~1213_combout ;
wire \interface|uREG|REG_mem~1214_combout ;
wire \interface|uREG|REG_mem~647feeder_combout ;
wire \interface|uREG|REG_mem~647_q ;
wire \interface|uREG|REG_mem~519_q ;
wire \interface|uREG|REG_mem~1217_combout ;
wire \interface|uREG|REG_mem~775feeder_combout ;
wire \interface|uREG|REG_mem~775_q ;
wire \interface|uREG|REG_mem~903_q ;
wire \interface|uREG|REG_mem~1218_combout ;
wire \interface|uREG|REG_mem~711feeder_combout ;
wire \interface|uREG|REG_mem~711_q ;
wire \interface|uREG|REG_mem~583_q ;
wire \interface|uREG|REG_mem~1215_combout ;
wire \interface|uREG|REG_mem~967_q ;
wire \interface|uREG|REG_mem~839feeder_combout ;
wire \interface|uREG|REG_mem~839_q ;
wire \interface|uREG|REG_mem~1216_combout ;
wire \interface|uREG|REG_mem~1219_combout ;
wire \interface|uREG|REG_mem~1222_combout ;
wire \interface|uREG|REG_mem~167feeder_combout ;
wire \interface|uREG|REG_mem~167_q ;
wire \interface|uREG|REG_mem~135_q ;
wire \interface|uREG|REG_mem~1223_combout ;
wire \interface|uREG|REG_mem~199_q ;
wire \interface|uREG|REG_mem~231feeder_combout ;
wire \interface|uREG|REG_mem~231_q ;
wire \interface|uREG|REG_mem~1224_combout ;
wire \interface|uREG|REG_mem~7_q ;
wire \interface|uREG|REG_mem~71feeder_combout ;
wire \interface|uREG|REG_mem~71_q ;
wire \interface|uREG|REG_mem~1227_combout ;
wire \interface|uREG|REG_mem~103_q ;
wire \interface|uREG|REG_mem~39feeder_combout ;
wire \interface|uREG|REG_mem~39_q ;
wire \interface|uREG|REG_mem~1228_combout ;
wire \interface|uREG|REG_mem~295feeder_combout ;
wire \interface|uREG|REG_mem~295_q ;
wire \interface|uREG|REG_mem~359_q ;
wire \interface|uREG|REG_mem~263_q ;
wire \interface|uREG|REG_mem~327feeder_combout ;
wire \interface|uREG|REG_mem~327_q ;
wire \interface|uREG|REG_mem~1225_combout ;
wire \interface|uREG|REG_mem~1226_combout ;
wire \interface|uREG|REG_mem~1229_combout ;
wire \interface|uREG|REG_mem~487_q ;
wire \interface|uREG|REG_mem~455_q ;
wire \interface|uREG|REG_mem~423feeder_combout ;
wire \interface|uREG|REG_mem~423_q ;
wire \interface|uREG|REG_mem~391_q ;
wire \interface|uREG|REG_mem~1230_combout ;
wire \interface|uREG|REG_mem~1231_combout ;
wire \interface|uREG|REG_mem~1232_combout ;
wire \interface|uREG|REG_mem~1233_combout ;
wire \interface|ALU_operand_2[7]~9_combout ;
wire \interface|uALU|Add1~15 ;
wire \interface|uALU|Add1~16_combout ;
wire \interface|uALU|Mux23~0_combout ;
wire \interface|uREG|REG_mem~648feeder_combout ;
wire \interface|uREG|REG_mem~648_q ;
wire \interface|uREG|REG_mem~904_q ;
wire \interface|uREG|REG_mem~520_q ;
wire \interface|uREG|REG_mem~776feeder_combout ;
wire \interface|uREG|REG_mem~776_q ;
wire \interface|uREG|REG_mem~1196_combout ;
wire \interface|uREG|REG_mem~1197_combout ;
wire \interface|uREG|REG_mem~808feeder_combout ;
wire \interface|uREG|REG_mem~808_q ;
wire \interface|uREG|REG_mem~680feeder_combout ;
wire \interface|uREG|REG_mem~680_q ;
wire \interface|uREG|REG_mem~552_q ;
wire \interface|uREG|REG_mem~1194_combout ;
wire \interface|uREG|REG_mem~936_q ;
wire \interface|uREG|REG_mem~1195_combout ;
wire \interface|uREG|REG_mem~1198_combout ;
wire \interface|uREG|REG_mem~872feeder_combout ;
wire \interface|uREG|REG_mem~872_q ;
wire \interface|uREG|REG_mem~1000_q ;
wire \interface|uREG|REG_mem~616_q ;
wire \interface|uREG|REG_mem~744_q ;
wire \interface|uREG|REG_mem~1199_combout ;
wire \interface|uREG|REG_mem~1200_combout ;
wire \interface|uREG|REG_mem~584_q ;
wire \interface|uREG|REG_mem~840feeder_combout ;
wire \interface|uREG|REG_mem~840_q ;
wire \interface|uREG|REG_mem~1192_combout ;
wire \interface|uREG|REG_mem~712_q ;
wire \interface|uREG|REG_mem~968feeder_combout ;
wire \interface|uREG|REG_mem~968_q ;
wire \interface|uREG|REG_mem~1193_combout ;
wire \interface|uREG|REG_mem~1201_combout ;
wire \interface|uREG|REG_mem~72_q ;
wire \interface|uREG|REG_mem~40feeder_combout ;
wire \interface|uREG|REG_mem~40_q ;
wire \interface|uREG|REG_mem~8_q ;
wire \interface|uREG|REG_mem~1206_combout ;
wire \interface|uREG|REG_mem~104_q ;
wire \interface|uREG|REG_mem~1207_combout ;
wire \interface|uREG|REG_mem~168feeder_combout ;
wire \interface|uREG|REG_mem~168_q ;
wire \interface|uREG|REG_mem~136_q ;
wire \interface|uREG|REG_mem~200feeder_combout ;
wire \interface|uREG|REG_mem~200_q ;
wire \interface|uREG|REG_mem~1204_combout ;
wire \interface|uREG|REG_mem~232_q ;
wire \interface|uREG|REG_mem~1205_combout ;
wire \interface|uREG|REG_mem~1208_combout ;
wire \interface|uREG|REG_mem~456_q ;
wire \interface|uREG|REG_mem~392_q ;
wire \interface|uREG|REG_mem~1209_combout ;
wire \interface|uREG|REG_mem~424_q ;
wire \interface|uREG|REG_mem~488_q ;
wire \interface|uREG|REG_mem~1210_combout ;
wire \interface|uREG|REG_mem~360feeder_combout ;
wire \interface|uREG|REG_mem~360_q ;
wire \interface|uREG|REG_mem~296_q ;
wire \interface|uREG|REG_mem~264_q ;
wire \interface|uREG|REG_mem~1202_combout ;
wire \interface|uREG|REG_mem~328_q ;
wire \interface|uREG|REG_mem~1203_combout ;
wire \interface|uREG|REG_mem~1211_combout ;
wire \interface|uREG|REG_mem~1212_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8 ;
wire \interface|ALU_operand_2[8]~8_combout ;
wire \interface|uALU|Add1~17 ;
wire \interface|uALU|Add1~18_combout ;
wire \interface|uALU|Mux22~0_combout ;
wire \interface|uREG|REG_mem~393_q ;
wire \interface|uREG|REG_mem~425feeder_combout ;
wire \interface|uREG|REG_mem~425_q ;
wire \interface|uREG|REG_mem~1188_combout ;
wire \interface|uREG|REG_mem~457_q ;
wire \interface|uREG|REG_mem~489_q ;
wire \interface|uREG|REG_mem~1189_combout ;
wire \interface|uREG|REG_mem~137_q ;
wire \interface|uREG|REG_mem~169_q ;
wire \interface|uREG|REG_mem~1181_combout ;
wire \interface|uREG|REG_mem~201_q ;
wire \interface|uREG|REG_mem~233feeder_combout ;
wire \interface|uREG|REG_mem~233_q ;
wire \interface|uREG|REG_mem~1182_combout ;
wire \interface|uREG|REG_mem~265_q ;
wire \interface|uREG|REG_mem~329feeder_combout ;
wire \interface|uREG|REG_mem~329_q ;
wire \interface|uREG|REG_mem~1183_combout ;
wire \interface|uREG|REG_mem~361_q ;
wire \interface|uREG|REG_mem~297_q ;
wire \interface|uREG|REG_mem~1184_combout ;
wire \interface|uREG|REG_mem~73feeder_combout ;
wire \interface|uREG|REG_mem~73_q ;
wire \interface|uREG|REG_mem~9_q ;
wire \interface|uREG|REG_mem~1185_combout ;
wire \interface|uREG|REG_mem~105_q ;
wire \interface|uREG|REG_mem~41feeder_combout ;
wire \interface|uREG|REG_mem~41_q ;
wire \interface|uREG|REG_mem~1186_combout ;
wire \interface|uREG|REG_mem~1187_combout ;
wire \interface|uREG|REG_mem~1190_combout ;
wire \interface|uREG|REG_mem~873feeder_combout ;
wire \interface|uREG|REG_mem~873_q ;
wire \interface|uREG|REG_mem~617_q ;
wire \interface|uREG|REG_mem~1178_combout ;
wire \interface|uREG|REG_mem~745feeder_combout ;
wire \interface|uREG|REG_mem~745_q ;
wire \interface|uREG|REG_mem~1001_q ;
wire \interface|uREG|REG_mem~1179_combout ;
wire \interface|uREG|REG_mem~937feeder_combout ;
wire \interface|uREG|REG_mem~937_q ;
wire \interface|uREG|REG_mem~681_q ;
wire \interface|uREG|REG_mem~553_q ;
wire \interface|uREG|REG_mem~809_q ;
wire \interface|uREG|REG_mem~1171_combout ;
wire \interface|uREG|REG_mem~1172_combout ;
wire \interface|uREG|REG_mem~777feeder_combout ;
wire \interface|uREG|REG_mem~777_q ;
wire \interface|uREG|REG_mem~905_q ;
wire \interface|uREG|REG_mem~521_q ;
wire \interface|uREG|REG_mem~649feeder_combout ;
wire \interface|uREG|REG_mem~649_q ;
wire \interface|uREG|REG_mem~1175_combout ;
wire \interface|uREG|REG_mem~1176_combout ;
wire \interface|uREG|REG_mem~841feeder_combout ;
wire \interface|uREG|REG_mem~841_q ;
wire \interface|uREG|REG_mem~969_q ;
wire \interface|uREG|REG_mem~713feeder_combout ;
wire \interface|uREG|REG_mem~713_q ;
wire \interface|uREG|REG_mem~585_q ;
wire \interface|uREG|REG_mem~1173_combout ;
wire \interface|uREG|REG_mem~1174_combout ;
wire \interface|uREG|REG_mem~1177_combout ;
wire \interface|uREG|REG_mem~1180_combout ;
wire \interface|uREG|REG_mem~1191_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9 ;
wire \interface|ALU_operand_2[9]~7_combout ;
wire \interface|uALU|Add1~19 ;
wire \interface|uALU|Add1~20_combout ;
wire \interface|uALU|Mux21~0_combout ;
wire \interface|uREG|REG_mem~266_q ;
wire \interface|uREG|REG_mem~298_q ;
wire \interface|uREG|REG_mem~1160_combout ;
wire \interface|uREG|REG_mem~330_q ;
wire \interface|uREG|REG_mem~362feeder_combout ;
wire \interface|uREG|REG_mem~362_q ;
wire \interface|uREG|REG_mem~1161_combout ;
wire \interface|uREG|REG_mem~490_q ;
wire \interface|uREG|REG_mem~426_q ;
wire \interface|uREG|REG_mem~394_q ;
wire \interface|uREG|REG_mem~458feeder_combout ;
wire \interface|uREG|REG_mem~458_q ;
wire \interface|uREG|REG_mem~1167_combout ;
wire \interface|uREG|REG_mem~1168_combout ;
wire \interface|uREG|REG_mem~74feeder_combout ;
wire \interface|uREG|REG_mem~74_q ;
wire \interface|uREG|REG_mem~42feeder_combout ;
wire \interface|uREG|REG_mem~42_q ;
wire \interface|uREG|REG_mem~10_q ;
wire \interface|uREG|REG_mem~1164_combout ;
wire \interface|uREG|REG_mem~106_q ;
wire \interface|uREG|REG_mem~1165_combout ;
wire \interface|uREG|REG_mem~170feeder_combout ;
wire \interface|uREG|REG_mem~170_q ;
wire \interface|uREG|REG_mem~234_q ;
wire \interface|uREG|REG_mem~202_q ;
wire \interface|uREG|REG_mem~138_q ;
wire \interface|uREG|REG_mem~1162_combout ;
wire \interface|uREG|REG_mem~1163_combout ;
wire \interface|uREG|REG_mem~1166_combout ;
wire \interface|uREG|REG_mem~1169_combout ;
wire \interface|uREG|REG_mem~746feeder_combout ;
wire \interface|uREG|REG_mem~746_q ;
wire \interface|uREG|REG_mem~618_q ;
wire \interface|uREG|REG_mem~1157_combout ;
wire \interface|uREG|REG_mem~874feeder_combout ;
wire \interface|uREG|REG_mem~874_q ;
wire \interface|uREG|REG_mem~1002_q ;
wire \interface|uREG|REG_mem~1158_combout ;
wire \interface|uREG|REG_mem~970feeder_combout ;
wire \interface|uREG|REG_mem~970_q ;
wire \interface|uREG|REG_mem~714_q ;
wire \interface|uREG|REG_mem~842feeder_combout ;
wire \interface|uREG|REG_mem~842_q ;
wire \interface|uREG|REG_mem~586_q ;
wire \interface|uREG|REG_mem~1150_combout ;
wire \interface|uREG|REG_mem~1151_combout ;
wire \interface|uREG|REG_mem~682feeder_combout ;
wire \interface|uREG|REG_mem~682_q ;
wire \interface|uREG|REG_mem~554_q ;
wire \interface|uREG|REG_mem~1152_combout ;
wire \interface|uREG|REG_mem~938_q ;
wire \interface|uREG|REG_mem~810feeder_combout ;
wire \interface|uREG|REG_mem~810_q ;
wire \interface|uREG|REG_mem~1153_combout ;
wire \interface|uREG|REG_mem~650_q ;
wire \interface|uREG|REG_mem~906_q ;
wire \interface|uREG|REG_mem~522_q ;
wire \interface|uREG|REG_mem~778feeder_combout ;
wire \interface|uREG|REG_mem~778_q ;
wire \interface|uREG|REG_mem~1154_combout ;
wire \interface|uREG|REG_mem~1155_combout ;
wire \interface|uREG|REG_mem~1156_combout ;
wire \interface|uREG|REG_mem~1159_combout ;
wire \interface|uREG|REG_mem~1170_combout ;
wire \interface|ALU_operand_2[10]~6_combout ;
wire \interface|uALU|Add1~21 ;
wire \interface|uALU|Add1~22_combout ;
wire \interface|uALU|Mux20~0_combout ;
wire \interface|uREG|REG_mem~747feeder_combout ;
wire \interface|uREG|REG_mem~747_q ;
wire \interface|uREG|REG_mem~1003_q ;
wire \interface|uREG|REG_mem~619_q ;
wire \interface|uREG|REG_mem~875feeder_combout ;
wire \interface|uREG|REG_mem~875_q ;
wire \interface|uREG|REG_mem~1136_combout ;
wire \interface|uREG|REG_mem~1137_combout ;
wire \interface|uREG|REG_mem~811feeder_combout ;
wire \interface|uREG|REG_mem~811_q ;
wire \interface|uREG|REG_mem~555_q ;
wire \interface|uREG|REG_mem~1129_combout ;
wire \interface|uREG|REG_mem~939feeder_combout ;
wire \interface|uREG|REG_mem~939_q ;
wire \interface|uREG|REG_mem~683_q ;
wire \interface|uREG|REG_mem~1130_combout ;
wire \interface|uREG|REG_mem~715feeder_combout ;
wire \interface|uREG|REG_mem~715_q ;
wire \interface|uREG|REG_mem~587_q ;
wire \interface|uREG|REG_mem~1131_combout ;
wire \interface|uREG|REG_mem~843feeder_combout ;
wire \interface|uREG|REG_mem~843_q ;
wire \interface|uREG|REG_mem~971_q ;
wire \interface|uREG|REG_mem~1132_combout ;
wire \interface|uREG|REG_mem~523_q ;
wire \interface|uREG|REG_mem~651feeder_combout ;
wire \interface|uREG|REG_mem~651_q ;
wire \interface|uREG|REG_mem~1133_combout ;
wire \interface|uREG|REG_mem~907_q ;
wire \interface|uREG|REG_mem~779feeder_combout ;
wire \interface|uREG|REG_mem~779_q ;
wire \interface|uREG|REG_mem~1134_combout ;
wire \interface|uREG|REG_mem~1135_combout ;
wire \interface|uREG|REG_mem~1138_combout ;
wire \interface|uREG|REG_mem~427feeder_combout ;
wire \interface|uREG|REG_mem~427_q ;
wire \interface|uREG|REG_mem~395_q ;
wire \interface|uREG|REG_mem~1146_combout ;
wire \interface|uREG|REG_mem~459_q ;
wire \interface|uREG|REG_mem~491_q ;
wire \interface|uREG|REG_mem~1147_combout ;
wire \interface|uREG|REG_mem~75feeder_combout ;
wire \interface|uREG|REG_mem~75_q ;
wire \interface|uREG|REG_mem~11_q ;
wire \interface|uREG|REG_mem~1143_combout ;
wire \interface|uREG|REG_mem~43_q ;
wire \interface|uREG|REG_mem~107_q ;
wire \interface|uREG|REG_mem~1144_combout ;
wire \interface|uREG|REG_mem~267_q ;
wire \interface|uREG|REG_mem~331feeder_combout ;
wire \interface|uREG|REG_mem~331_q ;
wire \interface|uREG|REG_mem~1141_combout ;
wire \interface|uREG|REG_mem~299feeder_combout ;
wire \interface|uREG|REG_mem~299_q ;
wire \interface|uREG|REG_mem~363_q ;
wire \interface|uREG|REG_mem~1142_combout ;
wire \interface|uREG|REG_mem~1145_combout ;
wire \interface|uREG|REG_mem~171feeder_combout ;
wire \interface|uREG|REG_mem~171_q ;
wire \interface|uREG|REG_mem~139_q ;
wire \interface|uREG|REG_mem~1139_combout ;
wire \interface|uREG|REG_mem~203_q ;
wire \interface|uREG|REG_mem~235feeder_combout ;
wire \interface|uREG|REG_mem~235_q ;
wire \interface|uREG|REG_mem~1140_combout ;
wire \interface|uREG|REG_mem~1148_combout ;
wire \interface|uREG|REG_mem~1149_combout ;
wire \interface|ALU_operand_2[11]~5_combout ;
wire \interface|uALU|Add1~23 ;
wire \interface|uALU|Add1~24_combout ;
wire \interface|uALU|Mux19~0_combout ;
wire \interface|uREG|REG_mem~588_q ;
wire \interface|uREG|REG_mem~844feeder_combout ;
wire \interface|uREG|REG_mem~844_q ;
wire \interface|uREG|REG_mem~1108_combout ;
wire \interface|uREG|REG_mem~972feeder_combout ;
wire \interface|uREG|REG_mem~972_q ;
wire \interface|uREG|REG_mem~716_q ;
wire \interface|uREG|REG_mem~1109_combout ;
wire \interface|uREG|REG_mem~524_q ;
wire \interface|uREG|REG_mem~780feeder_combout ;
wire \interface|uREG|REG_mem~780_q ;
wire \interface|uREG|REG_mem~1112_combout ;
wire \interface|uREG|REG_mem~908_q ;
wire \interface|uREG|REG_mem~652_q ;
wire \interface|uREG|REG_mem~1113_combout ;
wire \interface|uREG|REG_mem~812feeder_combout ;
wire \interface|uREG|REG_mem~812_q ;
wire \interface|uREG|REG_mem~684_q ;
wire \interface|uREG|REG_mem~556_q ;
wire \interface|uREG|REG_mem~1110_combout ;
wire \interface|uREG|REG_mem~940_q ;
wire \interface|uREG|REG_mem~1111_combout ;
wire \interface|uREG|REG_mem~1114_combout ;
wire \interface|uREG|REG_mem~876feeder_combout ;
wire \interface|uREG|REG_mem~876_q ;
wire \interface|uREG|REG_mem~748_q ;
wire \interface|uREG|REG_mem~620_q ;
wire \interface|uREG|REG_mem~1115_combout ;
wire \interface|uREG|REG_mem~1004_q ;
wire \interface|uREG|REG_mem~1116_combout ;
wire \interface|uREG|REG_mem~1117_combout ;
wire \interface|uREG|REG_mem~172feeder_combout ;
wire \interface|uREG|REG_mem~172_q ;
wire \interface|uREG|REG_mem~236_q ;
wire \interface|uREG|REG_mem~204feeder_combout ;
wire \interface|uREG|REG_mem~204_q ;
wire \interface|uREG|REG_mem~140_q ;
wire \interface|uREG|REG_mem~1120_combout ;
wire \interface|uREG|REG_mem~1121_combout ;
wire \interface|uREG|REG_mem~44feeder_combout ;
wire \interface|uREG|REG_mem~44_q ;
wire \interface|uREG|REG_mem~12_q ;
wire \interface|uREG|REG_mem~1122_combout ;
wire \interface|uREG|REG_mem~108_q ;
wire \interface|uREG|REG_mem~76feeder_combout ;
wire \interface|uREG|REG_mem~76_q ;
wire \interface|uREG|REG_mem~1123_combout ;
wire \interface|uREG|REG_mem~1124_combout ;
wire \interface|uREG|REG_mem~364feeder_combout ;
wire \interface|uREG|REG_mem~364_q ;
wire \interface|uREG|REG_mem~300feeder_combout ;
wire \interface|uREG|REG_mem~300_q ;
wire \interface|uREG|REG_mem~268_q ;
wire \interface|uREG|REG_mem~1118_combout ;
wire \interface|uREG|REG_mem~332_q ;
wire \interface|uREG|REG_mem~1119_combout ;
wire \interface|uREG|REG_mem~460feeder_combout ;
wire \interface|uREG|REG_mem~460_q ;
wire \interface|uREG|REG_mem~396_q ;
wire \interface|uREG|REG_mem~1125_combout ;
wire \interface|uREG|REG_mem~428_q ;
wire \interface|uREG|REG_mem~492_q ;
wire \interface|uREG|REG_mem~1126_combout ;
wire \interface|uREG|REG_mem~1127_combout ;
wire \interface|uREG|REG_mem~1128_combout ;
wire \interface|ALU_operand_2[12]~4_combout ;
wire \interface|uALU|Add1~25 ;
wire \interface|uALU|Add1~26_combout ;
wire \interface|uALU|Mux18~0_combout ;
wire \interface|uREG|REG_mem~557_q ;
wire \interface|uREG|REG_mem~813_q ;
wire \interface|uREG|REG_mem~1087_combout ;
wire \interface|uREG|REG_mem~941feeder_combout ;
wire \interface|uREG|REG_mem~941_q ;
wire \interface|uREG|REG_mem~685_q ;
wire \interface|uREG|REG_mem~1088_combout ;
wire \interface|uREG|REG_mem~845feeder_combout ;
wire \interface|uREG|REG_mem~845_q ;
wire \interface|uREG|REG_mem~717feeder_combout ;
wire \interface|uREG|REG_mem~717_q ;
wire \interface|uREG|REG_mem~589_q ;
wire \interface|uREG|REG_mem~1089_combout ;
wire \interface|uREG|REG_mem~973_q ;
wire \interface|uREG|REG_mem~1090_combout ;
wire \interface|uREG|REG_mem~525_q ;
wire \interface|uREG|REG_mem~653_q ;
wire \interface|uREG|REG_mem~1091_combout ;
wire \interface|uREG|REG_mem~909_q ;
wire \interface|uREG|REG_mem~781feeder_combout ;
wire \interface|uREG|REG_mem~781_q ;
wire \interface|uREG|REG_mem~1092_combout ;
wire \interface|uREG|REG_mem~1093_combout ;
wire \interface|uREG|REG_mem~621_q ;
wire \interface|uREG|REG_mem~877feeder_combout ;
wire \interface|uREG|REG_mem~877_q ;
wire \interface|uREG|REG_mem~1094_combout ;
wire \interface|uREG|REG_mem~1005_q ;
wire \interface|uREG|REG_mem~749feeder_combout ;
wire \interface|uREG|REG_mem~749_q ;
wire \interface|uREG|REG_mem~1095_combout ;
wire \interface|uREG|REG_mem~1096_combout ;
wire \interface|uREG|REG_mem~269_q ;
wire \interface|uREG|REG_mem~333feeder_combout ;
wire \interface|uREG|REG_mem~333_q ;
wire \interface|uREG|REG_mem~1099_combout ;
wire \interface|uREG|REG_mem~365_q ;
wire \interface|uREG|REG_mem~301_q ;
wire \interface|uREG|REG_mem~1100_combout ;
wire \interface|uREG|REG_mem~77feeder_combout ;
wire \interface|uREG|REG_mem~77_q ;
wire \interface|uREG|REG_mem~13_q ;
wire \interface|uREG|REG_mem~1101_combout ;
wire \interface|uREG|REG_mem~45feeder_combout ;
wire \interface|uREG|REG_mem~45_q ;
wire \interface|uREG|REG_mem~109_q ;
wire \interface|uREG|REG_mem~1102_combout ;
wire \interface|uREG|REG_mem~1103_combout ;
wire \interface|uREG|REG_mem~429_q ;
wire \interface|uREG|REG_mem~397_q ;
wire \interface|uREG|REG_mem~1104_combout ;
wire \interface|uREG|REG_mem~461_q ;
wire \interface|uREG|REG_mem~493_q ;
wire \interface|uREG|REG_mem~1105_combout ;
wire \interface|uREG|REG_mem~173feeder_combout ;
wire \interface|uREG|REG_mem~173_q ;
wire \interface|uREG|REG_mem~141_q ;
wire \interface|uREG|REG_mem~1097_combout ;
wire \interface|uREG|REG_mem~205_q ;
wire \interface|uREG|REG_mem~237feeder_combout ;
wire \interface|uREG|REG_mem~237_q ;
wire \interface|uREG|REG_mem~1098_combout ;
wire \interface|uREG|REG_mem~1106_combout ;
wire \interface|uREG|REG_mem~1107_combout ;
wire \interface|ALU_operand_2[13]~3_combout ;
wire \interface|uALU|Add1~27 ;
wire \interface|uALU|Add1~28_combout ;
wire \interface|uALU|Mux17~0_combout ;
wire \interface|uREG|REG_mem~974feeder_combout ;
wire \interface|uREG|REG_mem~974_q ;
wire \interface|uREG|REG_mem~718_q ;
wire \interface|uREG|REG_mem~846feeder_combout ;
wire \interface|uREG|REG_mem~846_q ;
wire \interface|uREG|REG_mem~590_q ;
wire \interface|uREG|REG_mem~1066_combout ;
wire \interface|uREG|REG_mem~1067_combout ;
wire \interface|uREG|REG_mem~814feeder_combout ;
wire \interface|uREG|REG_mem~814_q ;
wire \interface|uREG|REG_mem~942_q ;
wire \interface|uREG|REG_mem~686feeder_combout ;
wire \interface|uREG|REG_mem~686_q ;
wire \interface|uREG|REG_mem~558_q ;
wire \interface|uREG|REG_mem~1068_combout ;
wire \interface|uREG|REG_mem~1069_combout ;
wire \interface|uREG|REG_mem~654feeder_combout ;
wire \interface|uREG|REG_mem~654_q ;
wire \interface|uREG|REG_mem~910_q ;
wire \interface|uREG|REG_mem~526_q ;
wire \interface|uREG|REG_mem~782feeder_combout ;
wire \interface|uREG|REG_mem~782_q ;
wire \interface|uREG|REG_mem~1070_combout ;
wire \interface|uREG|REG_mem~1071_combout ;
wire \interface|uREG|REG_mem~1072_combout ;
wire \interface|uREG|REG_mem~878feeder_combout ;
wire \interface|uREG|REG_mem~878_q ;
wire \interface|uREG|REG_mem~1006_q ;
wire \interface|uREG|REG_mem~750feeder_combout ;
wire \interface|uREG|REG_mem~750_q ;
wire \interface|uREG|REG_mem~622_q ;
wire \interface|uREG|REG_mem~1073_combout ;
wire \interface|uREG|REG_mem~1074_combout ;
wire \interface|uREG|REG_mem~1075_combout ;
wire \interface|uREG|REG_mem~494_q ;
wire \interface|uREG|REG_mem~462feeder_combout ;
wire \interface|uREG|REG_mem~462_q ;
wire \interface|uREG|REG_mem~398_q ;
wire \interface|uREG|REG_mem~1083_combout ;
wire \interface|uREG|REG_mem~430_q ;
wire \interface|uREG|REG_mem~1084_combout ;
wire \interface|uREG|REG_mem~366_q ;
wire \interface|uREG|REG_mem~302_q ;
wire \interface|uREG|REG_mem~270_q ;
wire \interface|uREG|REG_mem~1076_combout ;
wire \interface|uREG|REG_mem~334_q ;
wire \interface|uREG|REG_mem~1077_combout ;
wire \interface|uREG|REG_mem~206feeder_combout ;
wire \interface|uREG|REG_mem~206_q ;
wire \interface|uREG|REG_mem~142_q ;
wire \interface|uREG|REG_mem~1078_combout ;
wire \interface|uREG|REG_mem~238_q ;
wire \interface|uREG|REG_mem~174feeder_combout ;
wire \interface|uREG|REG_mem~174_q ;
wire \interface|uREG|REG_mem~1079_combout ;
wire \interface|uREG|REG_mem~46feeder_combout ;
wire \interface|uREG|REG_mem~46_q ;
wire \interface|uREG|REG_mem~14_q ;
wire \interface|uREG|REG_mem~1080_combout ;
wire \interface|uREG|REG_mem~110_q ;
wire \interface|uREG|REG_mem~78feeder_combout ;
wire \interface|uREG|REG_mem~78_q ;
wire \interface|uREG|REG_mem~1081_combout ;
wire \interface|uREG|REG_mem~1082_combout ;
wire \interface|uREG|REG_mem~1085_combout ;
wire \interface|uREG|REG_mem~1086_combout ;
wire \interface|ALU_operand_2[14]~2_combout ;
wire \interface|uALU|Add1~29 ;
wire \interface|uALU|Add1~30_combout ;
wire \interface|uALU|Mux16~0_combout ;
wire \interface|uREG|REG_mem~527_q ;
wire \interface|uREG|REG_mem~655feeder_combout ;
wire \interface|uREG|REG_mem~655_q ;
wire \interface|uREG|REG_mem~1049_combout ;
wire \interface|uREG|REG_mem~911_q ;
wire \interface|uREG|REG_mem~783feeder_combout ;
wire \interface|uREG|REG_mem~783_q ;
wire \interface|uREG|REG_mem~1050_combout ;
wire \interface|uREG|REG_mem~847feeder_combout ;
wire \interface|uREG|REG_mem~847_q ;
wire \interface|uREG|REG_mem~975_q ;
wire \interface|uREG|REG_mem~719feeder_combout ;
wire \interface|uREG|REG_mem~719_q ;
wire \interface|uREG|REG_mem~591_q ;
wire \interface|uREG|REG_mem~1047_combout ;
wire \interface|uREG|REG_mem~1048_combout ;
wire \interface|uREG|REG_mem~1051_combout ;
wire \interface|uREG|REG_mem~815feeder_combout ;
wire \interface|uREG|REG_mem~815_q ;
wire \interface|uREG|REG_mem~559_q ;
wire \interface|uREG|REG_mem~1045_combout ;
wire \interface|uREG|REG_mem~943feeder_combout ;
wire \interface|uREG|REG_mem~943_q ;
wire \interface|uREG|REG_mem~687_q ;
wire \interface|uREG|REG_mem~1046_combout ;
wire \interface|uREG|REG_mem~751feeder_combout ;
wire \interface|uREG|REG_mem~751_q ;
wire \interface|uREG|REG_mem~879_q ;
wire \interface|uREG|REG_mem~623_q ;
wire \interface|uREG|REG_mem~1052_combout ;
wire \interface|uREG|REG_mem~1007_q ;
wire \interface|uREG|REG_mem~1053_combout ;
wire \interface|uREG|REG_mem~1054_combout ;
wire \interface|uREG|REG_mem~79feeder_combout ;
wire \interface|uREG|REG_mem~79_q ;
wire \interface|uREG|REG_mem~15_q ;
wire \interface|uREG|REG_mem~1059_combout ;
wire \interface|uREG|REG_mem~47feeder_combout ;
wire \interface|uREG|REG_mem~47_q ;
wire \interface|uREG|REG_mem~111_q ;
wire \interface|uREG|REG_mem~1060_combout ;
wire \interface|uREG|REG_mem~303feeder_combout ;
wire \interface|uREG|REG_mem~303_q ;
wire \interface|uREG|REG_mem~335_q ;
wire \interface|uREG|REG_mem~271_q ;
wire \interface|uREG|REG_mem~1057_combout ;
wire \interface|uREG|REG_mem~367_q ;
wire \interface|uREG|REG_mem~1058_combout ;
wire \interface|uREG|REG_mem~1061_combout ;
wire \interface|uREG|REG_mem~175feeder_combout ;
wire \interface|uREG|REG_mem~175_q ;
wire \interface|uREG|REG_mem~143_q ;
wire \interface|uREG|REG_mem~1055_combout ;
wire \interface|uREG|REG_mem~239_q ;
wire \interface|uREG|REG_mem~207_q ;
wire \interface|uREG|REG_mem~1056_combout ;
wire \interface|uREG|REG_mem~431_q ;
wire \interface|uREG|REG_mem~399_q ;
wire \interface|uREG|REG_mem~1062_combout ;
wire \interface|uREG|REG_mem~463_q ;
wire \interface|uREG|REG_mem~495_q ;
wire \interface|uREG|REG_mem~1063_combout ;
wire \interface|uREG|REG_mem~1064_combout ;
wire \interface|uREG|REG_mem~1065_combout ;
wire \interface|ALU_operand_2[15]~1_combout ;
wire \interface|uALU|Add1~31 ;
wire \interface|uALU|Add1~32_combout ;
wire \interface|uALU|Mux15~0_combout ;
wire \interface|uREG|REG_mem~496_q ;
wire \interface|uREG|REG_mem~432_q ;
wire \interface|uREG|REG_mem~464_q ;
wire \interface|uREG|REG_mem~400_q ;
wire \interface|uREG|REG_mem~1041_combout ;
wire \interface|uREG|REG_mem~1042_combout ;
wire \interface|uREG|REG_mem~304_q ;
wire \interface|uREG|REG_mem~272_q ;
wire \interface|uREG|REG_mem~1034_combout ;
wire \interface|uREG|REG_mem~336_q ;
wire \interface|uREG|REG_mem~368_q ;
wire \interface|uREG|REG_mem~1035_combout ;
wire \interface|uREG|REG_mem~48feeder_combout ;
wire \interface|uREG|REG_mem~48_q ;
wire \interface|uREG|REG_mem~16_q ;
wire \interface|uREG|REG_mem~1038_combout ;
wire \interface|uREG|REG_mem~112_q ;
wire \interface|uREG|REG_mem~80feeder_combout ;
wire \interface|uREG|REG_mem~80_q ;
wire \interface|uREG|REG_mem~1039_combout ;
wire \interface|uREG|REG_mem~176feeder_combout ;
wire \interface|uREG|REG_mem~176_q ;
wire \interface|uREG|REG_mem~240feeder_combout ;
wire \interface|uREG|REG_mem~240_q ;
wire \interface|uREG|REG_mem~208_q ;
wire \interface|uREG|REG_mem~144_q ;
wire \interface|uREG|REG_mem~1036_combout ;
wire \interface|uREG|REG_mem~1037_combout ;
wire \interface|uREG|REG_mem~1040_combout ;
wire \interface|uREG|REG_mem~1043_combout ;
wire \interface|uREG|REG_mem~976feeder_combout ;
wire \interface|uREG|REG_mem~976_q ;
wire \interface|uREG|REG_mem~720_q ;
wire \interface|uREG|REG_mem~848feeder_combout ;
wire \interface|uREG|REG_mem~848_q ;
wire \interface|uREG|REG_mem~592_q ;
wire \interface|uREG|REG_mem~1024_combout ;
wire \interface|uREG|REG_mem~1025_combout ;
wire \interface|uREG|REG_mem~880feeder_combout ;
wire \interface|uREG|REG_mem~880_q ;
wire \interface|uREG|REG_mem~752feeder_combout ;
wire \interface|uREG|REG_mem~752_q ;
wire \interface|uREG|REG_mem~624_q ;
wire \interface|uREG|REG_mem~1031_combout ;
wire \interface|uREG|REG_mem~1008_q ;
wire \interface|uREG|REG_mem~1032_combout ;
wire \interface|uREG|REG_mem~560_q ;
wire \interface|uREG|REG_mem~688feeder_combout ;
wire \interface|uREG|REG_mem~688_q ;
wire \interface|uREG|REG_mem~1026_combout ;
wire \interface|uREG|REG_mem~944_q ;
wire \interface|uREG|REG_mem~816_q ;
wire \interface|uREG|REG_mem~1027_combout ;
wire \interface|uREG|REG_mem~656feeder_combout ;
wire \interface|uREG|REG_mem~656_q ;
wire \interface|uREG|REG_mem~912_q ;
wire \interface|uREG|REG_mem~528_q ;
wire \interface|uREG|REG_mem~784feeder_combout ;
wire \interface|uREG|REG_mem~784_q ;
wire \interface|uREG|REG_mem~1028_combout ;
wire \interface|uREG|REG_mem~1029_combout ;
wire \interface|uREG|REG_mem~1030_combout ;
wire \interface|uREG|REG_mem~1033_combout ;
wire \interface|uREG|REG_mem~1044_combout ;
wire \interface|ALU_operand_2[16]~0_combout ;
wire \interface|uALU|Add1~33 ;
wire \interface|uALU|Add1~34_combout ;
wire \interface|uALU|Mux14~0_combout ;
wire \interface|uREG|REG_mem~657feeder_combout ;
wire \interface|uREG|REG_mem~657_q ;
wire \interface|uREG|REG_mem~529_q ;
wire \interface|uREG|REG_mem~1385_combout ;
wire \interface|uREG|REG_mem~785feeder_combout ;
wire \interface|uREG|REG_mem~785_q ;
wire \interface|uREG|REG_mem~913_q ;
wire \interface|uREG|REG_mem~1386_combout ;
wire \interface|uREG|REG_mem~593_q ;
wire \interface|uREG|REG_mem~721feeder_combout ;
wire \interface|uREG|REG_mem~721_q ;
wire \interface|uREG|REG_mem~1383_combout ;
wire \interface|uREG|REG_mem~977_q ;
wire \interface|uREG|REG_mem~849feeder_combout ;
wire \interface|uREG|REG_mem~849_q ;
wire \interface|uREG|REG_mem~1384_combout ;
wire \interface|uREG|REG_mem~1387_combout ;
wire \interface|uREG|REG_mem~881feeder_combout ;
wire \interface|uREG|REG_mem~881_q ;
wire \interface|uREG|REG_mem~625_q ;
wire \interface|uREG|REG_mem~1388_combout ;
wire \interface|uREG|REG_mem~1009_q ;
wire \interface|uREG|REG_mem~753feeder_combout ;
wire \interface|uREG|REG_mem~753_q ;
wire \interface|uREG|REG_mem~1389_combout ;
wire \interface|uREG|REG_mem~945feeder_combout ;
wire \interface|uREG|REG_mem~945_q ;
wire \interface|uREG|REG_mem~689_q ;
wire \interface|uREG|REG_mem~817feeder_combout ;
wire \interface|uREG|REG_mem~817_q ;
wire \interface|uREG|REG_mem~561_q ;
wire \interface|uREG|REG_mem~1381_combout ;
wire \interface|uREG|REG_mem~1382_combout ;
wire \interface|uREG|REG_mem~1390_combout ;
wire \interface|uREG|REG_mem~49feeder_combout ;
wire \interface|uREG|REG_mem~49_q ;
wire \interface|uREG|REG_mem~17_q ;
wire \interface|uREG|REG_mem~81feeder_combout ;
wire \interface|uREG|REG_mem~81_q ;
wire \interface|uREG|REG_mem~1395_combout ;
wire \interface|uREG|REG_mem~113_q ;
wire \interface|uREG|REG_mem~1396_combout ;
wire \interface|uREG|REG_mem~337feeder_combout ;
wire \interface|uREG|REG_mem~337_q ;
wire \interface|uREG|REG_mem~273_q ;
wire \interface|uREG|REG_mem~1393_combout ;
wire \interface|uREG|REG_mem~369_q ;
wire \interface|uREG|REG_mem~305_q ;
wire \interface|uREG|REG_mem~1394_combout ;
wire \interface|uREG|REG_mem~1397_combout ;
wire \interface|uREG|REG_mem~241feeder_combout ;
wire \interface|uREG|REG_mem~241_q ;
wire \interface|uREG|REG_mem~209_q ;
wire \interface|uREG|REG_mem~177feeder_combout ;
wire \interface|uREG|REG_mem~177_q ;
wire \interface|uREG|REG_mem~145_q ;
wire \interface|uREG|REG_mem~1391_combout ;
wire \interface|uREG|REG_mem~1392_combout ;
wire \interface|uREG|REG_mem~497_q ;
wire \interface|uREG|REG_mem~465_q ;
wire \interface|uREG|REG_mem~401_q ;
wire \interface|uREG|REG_mem~433feeder_combout ;
wire \interface|uREG|REG_mem~433_q ;
wire \interface|uREG|REG_mem~1398_combout ;
wire \interface|uREG|REG_mem~1399_combout ;
wire \interface|uREG|REG_mem~1400_combout ;
wire \interface|uREG|REG_mem~1401_combout ;
wire \interface|ALU_operand_2[17]~17_combout ;
wire \interface|uALU|Add1~35 ;
wire \interface|uALU|Add1~36_combout ;
wire \interface|uALU|Mux13~0_combout ;
wire \interface|uREG|REG_mem~850feeder_combout ;
wire \interface|uREG|REG_mem~850_q ;
wire \interface|uREG|REG_mem~594_q ;
wire \interface|uREG|REG_mem~1402_combout ;
wire \interface|uREG|REG_mem~722_q ;
wire \interface|uREG|REG_mem~978_q ;
wire \interface|uREG|REG_mem~1403_combout ;
wire \interface|uREG|REG_mem~882feeder_combout ;
wire \interface|uREG|REG_mem~882_q ;
wire \interface|uREG|REG_mem~1010_q ;
wire \interface|uREG|REG_mem~626_q ;
wire \interface|uREG|REG_mem~754feeder_combout ;
wire \interface|uREG|REG_mem~754_q ;
wire \interface|uREG|REG_mem~1409_combout ;
wire \interface|uREG|REG_mem~1410_combout ;
wire \interface|uREG|REG_mem~786feeder_combout ;
wire \interface|uREG|REG_mem~786_q ;
wire \interface|uREG|REG_mem~530_q ;
wire \interface|uREG|REG_mem~1406_combout ;
wire \interface|uREG|REG_mem~914_q ;
wire \interface|uREG|REG_mem~658feeder_combout ;
wire \interface|uREG|REG_mem~658_q ;
wire \interface|uREG|REG_mem~1407_combout ;
wire \interface|uREG|REG_mem~690feeder_combout ;
wire \interface|uREG|REG_mem~690_q ;
wire \interface|uREG|REG_mem~562_q ;
wire \interface|uREG|REG_mem~1404_combout ;
wire \interface|uREG|REG_mem~946_q ;
wire \interface|uREG|REG_mem~818feeder_combout ;
wire \interface|uREG|REG_mem~818_q ;
wire \interface|uREG|REG_mem~1405_combout ;
wire \interface|uREG|REG_mem~1408_combout ;
wire \interface|uREG|REG_mem~1411_combout ;
wire \interface|uREG|REG_mem~466feeder_combout ;
wire \interface|uREG|REG_mem~466_q ;
wire \interface|uREG|REG_mem~402_q ;
wire \interface|uREG|REG_mem~1419_combout ;
wire \interface|uREG|REG_mem~498_q ;
wire \interface|uREG|REG_mem~434_q ;
wire \interface|uREG|REG_mem~1420_combout ;
wire \interface|uREG|REG_mem~306feeder_combout ;
wire \interface|uREG|REG_mem~306_q ;
wire \interface|uREG|REG_mem~274_q ;
wire \interface|uREG|REG_mem~1412_combout ;
wire \interface|uREG|REG_mem~370feeder_combout ;
wire \interface|uREG|REG_mem~370_q ;
wire \interface|uREG|REG_mem~338_q ;
wire \interface|uREG|REG_mem~1413_combout ;
wire \interface|uREG|REG_mem~210feeder_combout ;
wire \interface|uREG|REG_mem~210_q ;
wire \interface|uREG|REG_mem~146_q ;
wire \interface|uREG|REG_mem~1414_combout ;
wire \interface|uREG|REG_mem~178feeder_combout ;
wire \interface|uREG|REG_mem~178_q ;
wire \interface|uREG|REG_mem~242_q ;
wire \interface|uREG|REG_mem~1415_combout ;
wire \interface|uREG|REG_mem~82feeder_combout ;
wire \interface|uREG|REG_mem~82_q ;
wire \interface|uREG|REG_mem~114_q ;
wire \interface|uREG|REG_mem~50_q ;
wire \interface|uREG|REG_mem~18_q ;
wire \interface|uREG|REG_mem~1416_combout ;
wire \interface|uREG|REG_mem~1417_combout ;
wire \interface|uREG|REG_mem~1418_combout ;
wire \interface|uREG|REG_mem~1421_combout ;
wire \interface|uREG|REG_mem~1422_combout ;
wire \interface|ALU_operand_2[18]~18_combout ;
wire \interface|uALU|Add1~37 ;
wire \interface|uALU|Add1~38_combout ;
wire \interface|uALU|Mux12~0_combout ;
wire \interface|uREG|REG_mem~723feeder_combout ;
wire \interface|uREG|REG_mem~723_q ;
wire \interface|uREG|REG_mem~595_q ;
wire \interface|uREG|REG_mem~1425_combout ;
wire \interface|uREG|REG_mem~851_q ;
wire \interface|uREG|REG_mem~979_q ;
wire \interface|uREG|REG_mem~1426_combout ;
wire \interface|uREG|REG_mem~659feeder_combout ;
wire \interface|uREG|REG_mem~659_q ;
wire \interface|uREG|REG_mem~531_q ;
wire \interface|uREG|REG_mem~1427_combout ;
wire \interface|uREG|REG_mem~787feeder_combout ;
wire \interface|uREG|REG_mem~787_q ;
wire \interface|uREG|REG_mem~915_q ;
wire \interface|uREG|REG_mem~1428_combout ;
wire \interface|uREG|REG_mem~1429_combout ;
wire \interface|uREG|REG_mem~627_q ;
wire \interface|uREG|REG_mem~883feeder_combout ;
wire \interface|uREG|REG_mem~883_q ;
wire \interface|uREG|REG_mem~1430_combout ;
wire \interface|uREG|REG_mem~755feeder_combout ;
wire \interface|uREG|REG_mem~755_q ;
wire \interface|uREG|REG_mem~1011_q ;
wire \interface|uREG|REG_mem~1431_combout ;
wire \interface|uREG|REG_mem~563_q ;
wire \interface|uREG|REG_mem~819_q ;
wire \interface|uREG|REG_mem~1423_combout ;
wire \interface|uREG|REG_mem~691_q ;
wire \interface|uREG|REG_mem~947feeder_combout ;
wire \interface|uREG|REG_mem~947_q ;
wire \interface|uREG|REG_mem~1424_combout ;
wire \interface|uREG|REG_mem~1432_combout ;
wire \interface|uREG|REG_mem~307feeder_combout ;
wire \interface|uREG|REG_mem~307_q ;
wire \interface|uREG|REG_mem~371_q ;
wire \interface|uREG|REG_mem~339feeder_combout ;
wire \interface|uREG|REG_mem~339_q ;
wire \interface|uREG|REG_mem~275_q ;
wire \interface|uREG|REG_mem~1435_combout ;
wire \interface|uREG|REG_mem~1436_combout ;
wire \interface|uREG|REG_mem~51feeder_combout ;
wire \interface|uREG|REG_mem~51_q ;
wire \interface|uREG|REG_mem~83feeder_combout ;
wire \interface|uREG|REG_mem~83_q ;
wire \interface|uREG|REG_mem~19_q ;
wire \interface|uREG|REG_mem~1437_combout ;
wire \interface|uREG|REG_mem~115_q ;
wire \interface|uREG|REG_mem~1438_combout ;
wire \interface|uREG|REG_mem~1439_combout ;
wire \interface|uREG|REG_mem~403_q ;
wire \interface|uREG|REG_mem~435feeder_combout ;
wire \interface|uREG|REG_mem~435_q ;
wire \interface|uREG|REG_mem~1440_combout ;
wire \interface|uREG|REG_mem~467_q ;
wire \interface|uREG|REG_mem~499_q ;
wire \interface|uREG|REG_mem~1441_combout ;
wire \interface|uREG|REG_mem~243feeder_combout ;
wire \interface|uREG|REG_mem~243_q ;
wire \interface|uREG|REG_mem~179feeder_combout ;
wire \interface|uREG|REG_mem~179_q ;
wire \interface|uREG|REG_mem~147_q ;
wire \interface|uREG|REG_mem~1433_combout ;
wire \interface|uREG|REG_mem~211_q ;
wire \interface|uREG|REG_mem~1434_combout ;
wire \interface|uREG|REG_mem~1442_combout ;
wire \interface|uREG|REG_mem~1443_combout ;
wire \interface|ALU_operand_2[19]~19_combout ;
wire \interface|uALU|Add1~39 ;
wire \interface|uALU|Add1~40_combout ;
wire \interface|uALU|Mux11~0_combout ;
wire \interface|uREG|REG_mem~212_q ;
wire \interface|uREG|REG_mem~148_q ;
wire \interface|uREG|REG_mem~1456_combout ;
wire \interface|uREG|REG_mem~244_q ;
wire \interface|uREG|REG_mem~180_q ;
wire \interface|uREG|REG_mem~1457_combout ;
wire \interface|uREG|REG_mem~20_q ;
wire \interface|uREG|REG_mem~52feeder_combout ;
wire \interface|uREG|REG_mem~52_q ;
wire \interface|uREG|REG_mem~1458_combout ;
wire \interface|uREG|REG_mem~116_q ;
wire \interface|uREG|REG_mem~84feeder_combout ;
wire \interface|uREG|REG_mem~84_q ;
wire \interface|uREG|REG_mem~1459_combout ;
wire \interface|uREG|REG_mem~1460_combout ;
wire \interface|uREG|REG_mem~500_q ;
wire \interface|uREG|REG_mem~404_q ;
wire \interface|uREG|REG_mem~468_q ;
wire \interface|uREG|REG_mem~1461_combout ;
wire \interface|uREG|REG_mem~436_q ;
wire \interface|uREG|REG_mem~1462_combout ;
wire \interface|uREG|REG_mem~308feeder_combout ;
wire \interface|uREG|REG_mem~308_q ;
wire \interface|uREG|REG_mem~276_q ;
wire \interface|uREG|REG_mem~1454_combout ;
wire \interface|uREG|REG_mem~340_q ;
wire \interface|uREG|REG_mem~372_q ;
wire \interface|uREG|REG_mem~1455_combout ;
wire \interface|uREG|REG_mem~1463_combout ;
wire \interface|uREG|REG_mem~660feeder_combout ;
wire \interface|uREG|REG_mem~660_q ;
wire \interface|uREG|REG_mem~532_q ;
wire \interface|uREG|REG_mem~788feeder_combout ;
wire \interface|uREG|REG_mem~788_q ;
wire \interface|uREG|REG_mem~1448_combout ;
wire \interface|uREG|REG_mem~916_q ;
wire \interface|uREG|REG_mem~1449_combout ;
wire \interface|uREG|REG_mem~564_q ;
wire \interface|uREG|REG_mem~692_q ;
wire \interface|uREG|REG_mem~1446_combout ;
wire \interface|uREG|REG_mem~820feeder_combout ;
wire \interface|uREG|REG_mem~820_q ;
wire \interface|uREG|REG_mem~948_q ;
wire \interface|uREG|REG_mem~1447_combout ;
wire \interface|uREG|REG_mem~1450_combout ;
wire \interface|uREG|REG_mem~980feeder_combout ;
wire \interface|uREG|REG_mem~980_q ;
wire \interface|uREG|REG_mem~852feeder_combout ;
wire \interface|uREG|REG_mem~852_q ;
wire \interface|uREG|REG_mem~596_q ;
wire \interface|uREG|REG_mem~1444_combout ;
wire \interface|uREG|REG_mem~724_q ;
wire \interface|uREG|REG_mem~1445_combout ;
wire \interface|uREG|REG_mem~884feeder_combout ;
wire \interface|uREG|REG_mem~884_q ;
wire \interface|uREG|REG_mem~1012_q ;
wire \interface|uREG|REG_mem~628_q ;
wire \interface|uREG|REG_mem~756feeder_combout ;
wire \interface|uREG|REG_mem~756_q ;
wire \interface|uREG|REG_mem~1451_combout ;
wire \interface|uREG|REG_mem~1452_combout ;
wire \interface|uREG|REG_mem~1453_combout ;
wire \interface|uREG|REG_mem~1464_combout ;
wire \interface|ALU_operand_2[20]~25_combout ;
wire \interface|uALU|Add1~41 ;
wire \interface|uALU|Add1~42_combout ;
wire \interface|uALU|Mux10~0_combout ;
wire \interface|uALU|Equal0~8_combout ;
wire \interface|uALU|Equal0~9_combout ;
wire \interface|uALU|Equal0~1_combout ;
wire \interface|uALU|Equal0~2_combout ;
wire \interface|uALU|Equal0~3_combout ;
wire \interface|uALU|Mux0~0_combout ;
wire \interface|uALU|Equal0~0_combout ;
wire \interface|uALU|Equal0~4_combout ;
wire \interface|uALU|Equal0~5_combout ;
wire \interface|uALU|Equal0~6_combout ;
wire \interface|uALU|Equal0~7_combout ;
wire \interface|uALU|Equal0~10_combout ;
wire \interface|uALU|always1~0_combout ;
wire \interface|uALU|always1~1_combout ;
wire \interface|uALU|ALU_status[7]~0_combout ;
wire \interface|ucontrol|control_signal~0_combout ;
wire \interface|ucontrol|control_signal~1_combout ;
wire \interface|ucontrol|Decoder0~0_combout ;
wire \interface|PC[0]~1_combout ;
wire \interface|Add0~6_combout ;
wire \interface|Add0~8_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ;
wire \interface|Add0~3_combout ;
wire \interface|Add0~5_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \interface|Add0~0_combout ;
wire \interface|Add0~2_combout ;
wire \interface|Add0~2_wirecell_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ;
wire \interface|uREG|REG_mem~159_q ;
wire \interface|uREG|REG_mem~191feeder_combout ;
wire \interface|uREG|REG_mem~191_q ;
wire \interface|uREG|REG_mem~1685_combout ;
wire \interface|uREG|REG_mem~223_q ;
wire \interface|uREG|REG_mem~255feeder_combout ;
wire \interface|uREG|REG_mem~255_q ;
wire \interface|uREG|REG_mem~1686_combout ;
wire \interface|uREG|REG_mem~511_q ;
wire \interface|uREG|REG_mem~479_q ;
wire \interface|uREG|REG_mem~447feeder_combout ;
wire \interface|uREG|REG_mem~447_q ;
wire \interface|uREG|REG_mem~415_q ;
wire \interface|uREG|REG_mem~1692_combout ;
wire \interface|uREG|REG_mem~1693_combout ;
wire \interface|uREG|REG_mem~351_q ;
wire \interface|uREG|REG_mem~287_q ;
wire \interface|uREG|REG_mem~1687_combout ;
wire \interface|uREG|REG_mem~383_q ;
wire \interface|uREG|REG_mem~319feeder_combout ;
wire \interface|uREG|REG_mem~319_q ;
wire \interface|uREG|REG_mem~1688_combout ;
wire \interface|uREG|REG_mem~31_q ;
wire \interface|uREG|REG_mem~95_q ;
wire \interface|uREG|REG_mem~1689_combout ;
wire \interface|uREG|REG_mem~63feeder_combout ;
wire \interface|uREG|REG_mem~63_q ;
wire \interface|uREG|REG_mem~127_q ;
wire \interface|uREG|REG_mem~1690_combout ;
wire \interface|uREG|REG_mem~1691_combout ;
wire \interface|uREG|REG_mem~1694_combout ;
wire \interface|uREG|REG_mem~863feeder_combout ;
wire \interface|uREG|REG_mem~863_q ;
wire \interface|uREG|REG_mem~991_q ;
wire \interface|uREG|REG_mem~607_q ;
wire \interface|uREG|REG_mem~735_q ;
wire \interface|uREG|REG_mem~1677_combout ;
wire \interface|uREG|REG_mem~1678_combout ;
wire \interface|uREG|REG_mem~671feeder_combout ;
wire \interface|uREG|REG_mem~671_q ;
wire \interface|uREG|REG_mem~543_q ;
wire \interface|uREG|REG_mem~1679_combout ;
wire \interface|uREG|REG_mem~799feeder_combout ;
wire \interface|uREG|REG_mem~799_q ;
wire \interface|uREG|REG_mem~927_q ;
wire \interface|uREG|REG_mem~1680_combout ;
wire \interface|uREG|REG_mem~1681_combout ;
wire \interface|uREG|REG_mem~767feeder_combout ;
wire \interface|uREG|REG_mem~767_q ;
wire \interface|uREG|REG_mem~1023_q ;
wire \interface|uREG|REG_mem~895feeder_combout ;
wire \interface|uREG|REG_mem~895_q ;
wire \interface|uREG|REG_mem~639_q ;
wire \interface|uREG|REG_mem~1682_combout ;
wire \interface|uREG|REG_mem~1683_combout ;
wire \interface|uREG|REG_mem~959feeder_combout ;
wire \interface|uREG|REG_mem~959_q ;
wire \interface|uREG|REG_mem~703_q ;
wire \interface|uREG|REG_mem~831_q ;
wire \interface|uREG|REG_mem~575_q ;
wire \interface|uREG|REG_mem~1675_combout ;
wire \interface|uREG|REG_mem~1676_combout ;
wire \interface|uREG|REG_mem~1684_combout ;
wire \interface|uREG|REG_mem~1695_combout ;
wire \interface|ALU_operand_2[31]~30_combout ;
wire \interface|uALU|Add1~61 ;
wire \interface|uALU|Add1~62_combout ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \SW[2]~input_o ;
wire \interface|uLCD_selector|Selector0~0_combout ;
wire \interface|uLCD_selector|Selector28~0_combout ;
wire \interface|uLCD_selector|Selector19~6_combout ;
wire \interface|uLCD_selector|Selector28~1_combout ;
wire \SW[7]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \interface|uLCD_selector|Selector3~2_combout ;
wire \interface|uLCD_selector|Selector31~0_combout ;
wire \interface|uLCD_selector|Selector2~3_combout ;
wire \interface|uLCD_selector|Selector28~2_combout ;
wire \interface|uLCD_selector|Selector28~3_combout ;
wire \interface|uLCD_TEST|Add1~1 ;
wire \interface|uLCD_TEST|Add1~2_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[1]~1_combout ;
wire \interface|uLCD_TEST|Add1~3 ;
wire \interface|uLCD_TEST|Add1~4_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[2]~5_combout ;
wire \interface|uLCD_TEST|Add1~5 ;
wire \interface|uLCD_TEST|Add1~6_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[3]~4_combout ;
wire \interface|uLCD_TEST|Add1~7 ;
wire \interface|uLCD_TEST|Add1~8_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[4]~3_combout ;
wire \interface|uLCD_TEST|Add1~9 ;
wire \interface|uLCD_TEST|Add1~10_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[5]~2_combout ;
wire \interface|uLCD_TEST|LessThan0~0_combout ;
wire \interface|uLCD_TEST|LessThan0~1_combout ;
wire \interface|uLCD_TEST|mLCD_ST~18_combout ;
wire \interface|uLCD_TEST|mDLY[0]~18_combout ;
wire \interface|uLCD_TEST|mDLY[17]~22_combout ;
wire \interface|uLCD_TEST|mDLY[0]~19 ;
wire \interface|uLCD_TEST|mDLY[1]~20_combout ;
wire \interface|uLCD_TEST|mDLY[1]~21 ;
wire \interface|uLCD_TEST|mDLY[2]~23_combout ;
wire \interface|uLCD_TEST|mDLY[2]~24 ;
wire \interface|uLCD_TEST|mDLY[3]~25_combout ;
wire \interface|uLCD_TEST|mDLY[3]~26 ;
wire \interface|uLCD_TEST|mDLY[4]~27_combout ;
wire \interface|uLCD_TEST|mDLY[4]~28 ;
wire \interface|uLCD_TEST|mDLY[5]~29_combout ;
wire \interface|uLCD_TEST|mDLY[5]~30 ;
wire \interface|uLCD_TEST|mDLY[6]~31_combout ;
wire \interface|uLCD_TEST|mDLY[6]~32 ;
wire \interface|uLCD_TEST|mDLY[7]~33_combout ;
wire \interface|uLCD_TEST|mDLY[7]~34 ;
wire \interface|uLCD_TEST|mDLY[8]~35_combout ;
wire \interface|uLCD_TEST|mDLY[8]~36 ;
wire \interface|uLCD_TEST|mDLY[9]~37_combout ;
wire \interface|uLCD_TEST|mDLY[9]~38 ;
wire \interface|uLCD_TEST|mDLY[10]~39_combout ;
wire \interface|uLCD_TEST|mDLY[10]~40 ;
wire \interface|uLCD_TEST|mDLY[11]~41_combout ;
wire \interface|uLCD_TEST|mDLY[11]~42 ;
wire \interface|uLCD_TEST|mDLY[12]~43_combout ;
wire \interface|uLCD_TEST|LessThan1~3_combout ;
wire \interface|uLCD_TEST|mDLY[12]~44 ;
wire \interface|uLCD_TEST|mDLY[13]~45_combout ;
wire \interface|uLCD_TEST|mDLY[13]~46 ;
wire \interface|uLCD_TEST|mDLY[14]~47_combout ;
wire \interface|uLCD_TEST|mDLY[14]~48 ;
wire \interface|uLCD_TEST|mDLY[15]~49_combout ;
wire \interface|uLCD_TEST|mDLY[15]~50 ;
wire \interface|uLCD_TEST|mDLY[16]~51_combout ;
wire \interface|uLCD_TEST|mDLY[16]~52 ;
wire \interface|uLCD_TEST|mDLY[17]~53_combout ;
wire \interface|uLCD_TEST|LessThan1~0_combout ;
wire \interface|uLCD_TEST|LessThan1~1_combout ;
wire \interface|uLCD_TEST|LessThan1~2_combout ;
wire \interface|uLCD_TEST|LessThan1~4_combout ;
wire \interface|uLCD_TEST|LessThan1~5_combout ;
wire \interface|uLCD_TEST|mLCD_ST~19_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000001~3_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000001~q ;
wire \interface|uLCD_TEST|mLCD_ST.000001~2_combout ;
wire \interface|uLCD_TEST|Selector0~0_combout ;
wire \interface|uLCD_TEST|mLCD_Start~q ;
wire \interface|uLCD_TEST|u0|preStart~feeder_combout ;
wire \interface|uLCD_TEST|u0|preStart~q ;
wire \interface|uLCD_TEST|u0|ST.00~0_combout ;
wire \interface|uLCD_TEST|u0|mStart~0_combout ;
wire \interface|uLCD_TEST|u0|mStart~q ;
wire \interface|uLCD_TEST|u0|ST.00~q ;
wire \interface|uLCD_TEST|u0|ST.01~0_combout ;
wire \interface|uLCD_TEST|u0|ST.01~q ;
wire \interface|uLCD_TEST|u0|Selector2~0_combout ;
wire \interface|uLCD_TEST|u0|ST.10~q ;
wire \interface|uLCD_TEST|u0|Selector4~0_combout ;
wire \interface|uLCD_TEST|u0|Selector2~1_combout ;
wire \interface|uLCD_TEST|u0|Selector5~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~0_combout ;
wire \interface|uLCD_TEST|u0|Selector8~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~1 ;
wire \interface|uLCD_TEST|u0|Add0~2_combout ;
wire \interface|uLCD_TEST|u0|Selector7~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~3 ;
wire \interface|uLCD_TEST|u0|Add0~4_combout ;
wire \interface|uLCD_TEST|u0|Selector6~0_combout ;
wire \interface|uLCD_TEST|u0|Add0~5 ;
wire \interface|uLCD_TEST|u0|Add0~6_combout ;
wire \interface|uLCD_TEST|u0|Selector5~1_combout ;
wire \interface|uLCD_TEST|u0|Add0~7 ;
wire \interface|uLCD_TEST|u0|Add0~8_combout ;
wire \interface|uLCD_TEST|u0|Selector4~1_combout ;
wire \interface|uLCD_TEST|u0|ST~14_combout ;
wire \interface|uLCD_TEST|u0|ST.11~feeder_combout ;
wire \interface|uLCD_TEST|u0|ST.11~q ;
wire \interface|uLCD_TEST|u0|mStart~1_combout ;
wire \interface|uLCD_TEST|u0|oDone~0_combout ;
wire \interface|uLCD_TEST|u0|oDone~q ;
wire \interface|uLCD_TEST|Selector3~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000010~q ;
wire \interface|uLCD_TEST|Selector4~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000011~q ;
wire \interface|uLCD_TEST|Add1~0_combout ;
wire \interface|uLCD_TEST|LUT_INDEX[0]~0_combout ;
wire \interface|uLCD_selector|Selector31~2_combout ;
wire \interface|uLCD_selector|Selector31~1_combout ;
wire \interface|uLCD_selector|Selector31~3_combout ;
wire \interface|uLCD_TEST|Mux2~3_combout ;
wire \interface|uLCD_TEST|Mux6~14_combout ;
wire \interface|uLCD_TEST|Mux6~16_combout ;
wire \interface|uLCD_selector|Selector30~0_combout ;
wire \interface|uLCD_selector|Selector30~1_combout ;
wire \interface|uLCD_selector|Selector30~2_combout ;
wire \interface|uLCD_selector|Selector29~1_combout ;
wire \interface|uLCD_selector|Selector29~0_combout ;
wire \interface|uLCD_selector|Selector29~2_combout ;
wire \interface|uLCD_TEST|Mux6~17_combout ;
wire \interface|uLCD_selector|Selector19~2_combout ;
wire \interface|uLCD_selector|Selector19~3_combout ;
wire \interface|uLCD_selector|Selector19~4_combout ;
wire \interface|uLCD_selector|Selector17~1_combout ;
wire \interface|uLCD_selector|Selector17~0_combout ;
wire \interface|uLCD_selector|Selector17~2_combout ;
wire \interface|uLCD_selector|Selector18~1_combout ;
wire \interface|uLCD_selector|Selector18~0_combout ;
wire \interface|uLCD_selector|Selector18~2_combout ;
wire \interface|uLCD_selector|Selector16~0_combout ;
wire \interface|uLCD_selector|Selector16~1_combout ;
wire \interface|uLCD_selector|Selector16~2_combout ;
wire \interface|uLCD_TEST|decoder~2_combout ;
wire \interface|uLCD_selector|Selector11~13_combout ;
wire \interface|uLCD_selector|Selector1~0_combout ;
wire \interface|uLCD_selector|Selector11~8_combout ;
wire \interface|ucontrol|WideOr4~0_combout ;
wire \interface|ucontrol|WideOr4~1_combout ;
wire \interface|uLCD_selector|Selector11~9_combout ;
wire \interface|uLCD_selector|Selector1~1_combout ;
wire \interface|uLCD_selector|Selector1~2_combout ;
wire \interface|uLCD_selector|Selector11~16_combout ;
wire \interface|uLCD_selector|Selector11~15_combout ;
wire \interface|uLCD_selector|Selector11~10_combout ;
wire \interface|uLCD_selector|Selector11~11_combout ;
wire \interface|uLCD_selector|Selector11~12_combout ;
wire \interface|uLCD_selector|Selector11~14_combout ;
wire \interface|uLCD_selector|Selector8~0_combout ;
wire \interface|uLCD_selector|Selector8~1_combout ;
wire \interface|uLCD_selector|Selector8~2_combout ;
wire \interface|uLCD_selector|Selector10~0_combout ;
wire \interface|uLCD_selector|Selector10~1_combout ;
wire \interface|uLCD_selector|Selector10~2_combout ;
wire \interface|uLCD_selector|Selector10~3_combout ;
wire \interface|uLCD_selector|Selector10~4_combout ;
wire \interface|uLCD_selector|Selector10~5_combout ;
wire \interface|uLCD_selector|Selector9~0_combout ;
wire \interface|uLCD_selector|Selector9~1_combout ;
wire \interface|uLCD_selector|Selector9~2_combout ;
wire \interface|uLCD_selector|Selector9~3_combout ;
wire \interface|uLCD_selector|Selector9~4_combout ;
wire \interface|uLCD_selector|Selector9~5_combout ;
wire \interface|uLCD_TEST|decoder~3_combout ;
wire \interface|uLCD_TEST|Mux6~4_combout ;
wire \interface|uLCD_selector|Selector15~1_combout ;
wire \interface|uLCD_selector|Selector15~0_combout ;
wire \interface|uLCD_selector|Selector15~2_combout ;
wire \interface|uLCD_selector|Selector14~0_combout ;
wire \interface|uLCD_selector|Selector14~1_combout ;
wire \interface|uLCD_selector|Selector14~2_combout ;
wire \interface|uLCD_selector|Selector12~0_combout ;
wire \interface|uLCD_selector|Selector12~1_combout ;
wire \interface|uLCD_selector|Selector12~2_combout ;
wire \interface|uLCD_selector|Selector13~1_combout ;
wire \interface|uLCD_selector|Selector13~0_combout ;
wire \interface|uLCD_selector|Selector13~2_combout ;
wire \interface|uLCD_TEST|decoder~4_combout ;
wire \interface|uLCD_TEST|Mux0~6_combout ;
wire \interface|uLCD_TEST|Mux6~5_combout ;
wire \interface|uLCD_TEST|Mux3~0_combout ;
wire \interface|uLCD_selector|Selector0~1_combout ;
wire \interface|uLCD_selector|Selector2~0_combout ;
wire \interface|uEPC|Add0~1 ;
wire \interface|uEPC|Add0~3 ;
wire \interface|uEPC|Add0~5 ;
wire \interface|uEPC|Add0~6_combout ;
wire \interface|uLCD_selector|Selector0~2_combout ;
wire \interface|uLCD_selector|Selector0~3_combout ;
wire \interface|uLCD_selector|Selector0~4_combout ;
wire \interface|uLCD_selector|Selector0~5_combout ;
wire \interface|uLCD_selector|Selector7~2_combout ;
wire \interface|uLCD_selector|Selector3~3_combout ;
wire \interface|uLCD_selector|Selector3~4_combout ;
wire \interface|uEPC|Add0~4_combout ;
wire \interface|uLCD_selector|Selector1~3_combout ;
wire \interface|uLCD_selector|Selector1~4_combout ;
wire \interface|uLCD_selector|Selector1~5_combout ;
wire \interface|uLCD_selector|Selector1~6_combout ;
wire \interface|uLCD_selector|Selector1~7_combout ;
wire \interface|uLCD_selector|Selector1~8_combout ;
wire \interface|uLCD_selector|Selector1~9_combout ;
wire \interface|uLCD_selector|Selector1~10_combout ;
wire \interface|uEPC|Add0~2_combout ;
wire \interface|uLCD_selector|Selector2~4_combout ;
wire \interface|uLCD_selector|Selector2~2_combout ;
wire \interface|uLCD_selector|Selector2~5_combout ;
wire \interface|uLCD_selector|Selector2~1_combout ;
wire \interface|uLCD_selector|Selector2~6_combout ;
wire \interface|uLCD_selector|Selector2~7_combout ;
wire \interface|uLCD_selector|Selector2~8_combout ;
wire \interface|uEPC|Add0~0_combout ;
wire \interface|uLCD_selector|Selector3~5_combout ;
wire \interface|uLCD_selector|Selector3~6_combout ;
wire \interface|uALU|Mux31~0_combout ;
wire \interface|uLCD_selector|Selector3~7_combout ;
wire \interface|uLCD_selector|Selector3~8_combout ;
wire \interface|uLCD_selector|Selector3~9_combout ;
wire \interface|uLCD_selector|Selector3~11_combout ;
wire \interface|uLCD_selector|Selector3~12_combout ;
wire \interface|uLCD_selector|Selector3~10_combout ;
wire \interface|uLCD_TEST|decoder~5_combout ;
wire \interface|uLCD_TEST|Mux6~19_combout ;
wire \interface|uLCD_TEST|Mux6~10_combout ;
wire \interface|uLCD_TEST|decoder~7_combout ;
wire \interface|uLCD_TEST|Mux6~6_combout ;
wire \interface|uLCD_selector|WideOr2~0_combout ;
wire \interface|uLCD_TEST|Mux6~7_combout ;
wire \interface|uLCD_TEST|Mux6~8_combout ;
wire \interface|uLCD_selector|Selector5~2_combout ;
wire \interface|uEPC|Add0~7 ;
wire \interface|uEPC|Add0~9 ;
wire \interface|uEPC|Add0~11 ;
wire \interface|uEPC|Add0~12_combout ;
wire \interface|uLCD_selector|Selector5~3_combout ;
wire \interface|uLCD_selector|Selector5~4_combout ;
wire \interface|uLCD_selector|Selector5~5_combout ;
wire \interface|uLCD_selector|Selector5~6_combout ;
wire \interface|uLCD_selector|Selector5~7_combout ;
wire \interface|uLCD_selector|Selector5~8_combout ;
wire \interface|uLCD_selector|Selector6~2_combout ;
wire \interface|uLCD_selector|Selector6~3_combout ;
wire \interface|uLCD_selector|Selector6~4_combout ;
wire \interface|uLCD_selector|Selector6~5_combout ;
wire \interface|uLCD_selector|Selector6~6_combout ;
wire \interface|uEPC|Add0~10_combout ;
wire \interface|uLCD_selector|Selector6~7_combout ;
wire \interface|uLCD_selector|Selector6~8_combout ;
wire \interface|uEPC|Add0~8_combout ;
wire \interface|uLCD_selector|Selector7~8_combout ;
wire \interface|uLCD_selector|Selector7~11_combout ;
wire \interface|uLCD_selector|Selector7~9_combout ;
wire \interface|uLCD_selector|Selector7~3_combout ;
wire \interface|uLCD_selector|Selector4~0_combout ;
wire \interface|uLCD_selector|Selector4~1_combout ;
wire \interface|uLCD_selector|Selector4~2_combout ;
wire \interface|uLCD_selector|Selector7~5_combout ;
wire \interface|uALU|ALU_status[4]~1_combout ;
wire \interface|uLCD_selector|Selector7~4_combout ;
wire \interface|uLCD_selector|Selector7~6_combout ;
wire \interface|uLCD_selector|Selector7~7_combout ;
wire \interface|uLCD_selector|Selector7~10_combout ;
wire \interface|uLCD_selector|Selector4~5_combout ;
wire \interface|uLCD_selector|Selector4~6_combout ;
wire \interface|uLCD_selector|Selector4~7_combout ;
wire \interface|uLCD_selector|Selector4~8_combout ;
wire \interface|uLCD_selector|Selector4~9_combout ;
wire \interface|uEPC|Add0~13 ;
wire \interface|uEPC|Add0~14_combout ;
wire \interface|ucontrol|WideOr6~0_combout ;
wire \interface|ucontrol|WideOr6~1_combout ;
wire \interface|uLCD_selector|Selector4~3_combout ;
wire \interface|uLCD_selector|Selector4~4_combout ;
wire \interface|uLCD_selector|Selector4~10_combout ;
wire \interface|uLCD_selector|Selector4~11_combout ;
wire \interface|uLCD_TEST|decoder~6_combout ;
wire \interface|uLCD_TEST|Mux6~9_combout ;
wire \interface|uLCD_TEST|Mux6~11_combout ;
wire \interface|uLCD_TEST|Mux6~12_combout ;
wire \interface|uLCD_TEST|Mux6~13_combout ;
wire \interface|uLCD_selector|Selector26~1_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a25 ;
wire \interface|uLCD_selector|Selector26~0_combout ;
wire \interface|uLCD_selector|Selector26~2_combout ;
wire \interface|uLCD_selector|Selector27~1_combout ;
wire \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a24 ;
wire \interface|uLCD_selector|Selector27~0_combout ;
wire \interface|uLCD_selector|Selector27~2_combout ;
wire \interface|uLCD_selector|Selector24~0_combout ;
wire \interface|uLCD_selector|Selector24~1_combout ;
wire \interface|uLCD_selector|Selector24~2_combout ;
wire \interface|uLCD_selector|Selector25~1_combout ;
wire \interface|uLCD_selector|Selector25~0_combout ;
wire \interface|uLCD_selector|Selector25~2_combout ;
wire \interface|uLCD_TEST|decoder~8_combout ;
wire \interface|uLCD_TEST|Mux6~15_combout ;
wire \interface|uLCD_TEST|Mux6~18_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000000~0_combout ;
wire \interface|uLCD_TEST|mLCD_ST.000000~q ;
wire \interface|uLCD_TEST|mLCD_DATA[0]~0_combout ;
wire \interface|uLCD_TEST|Mux5~0_combout ;
wire \interface|uLCD_TEST|Mux5~1_combout ;
wire \interface|uLCD_TEST|decoder~13_combout ;
wire \interface|uLCD_TEST|decoder~14_combout ;
wire \interface|uLCD_TEST|Mux5~8_combout ;
wire \interface|uLCD_TEST|decoder~12_combout ;
wire \interface|uLCD_TEST|Mux5~9_combout ;
wire \interface|uLCD_TEST|decoder~15_combout ;
wire \interface|uLCD_TEST|Mux5~10_combout ;
wire \interface|uLCD_TEST|Mux5~11_combout ;
wire \interface|uLCD_TEST|Mux5~12_combout ;
wire \interface|uLCD_TEST|Mux5~13_combout ;
wire \interface|uLCD_TEST|Mux5~14_combout ;
wire \interface|uLCD_TEST|decoder~9_combout ;
wire \interface|uLCD_selector|WideOr1~0_combout ;
wire \interface|uLCD_TEST|Mux5~3_combout ;
wire \interface|uLCD_TEST|Mux2~4_combout ;
wire \interface|uLCD_TEST|Mux5~4_combout ;
wire \interface|uLCD_TEST|Mux2~2_combout ;
wire \interface|uLCD_TEST|decoder~10_combout ;
wire \interface|uLCD_TEST|Mux5~5_combout ;
wire \interface|uLCD_TEST|decoder~11_combout ;
wire \interface|uLCD_TEST|Mux5~6_combout ;
wire \interface|uLCD_TEST|Mux5~2_combout ;
wire \interface|uLCD_TEST|Mux5~7_combout ;
wire \interface|uLCD_TEST|Mux5~15_combout ;
wire \interface|uLCD_TEST|Mux4~14_combout ;
wire \interface|uLCD_selector|Selector30~3_combout ;
wire \interface|uLCD_TEST|Mux4~12_combout ;
wire \interface|uLCD_TEST|Mux4~13_combout ;
wire \interface|uLCD_TEST|Mux4~15_combout ;
wire \interface|uLCD_TEST|Mux4~16_combout ;
wire \interface|uLCD_TEST|Mux4~19_combout ;
wire \interface|uLCD_selector|Selector29~3_combout ;
wire \interface|uLCD_selector|Selector29~4_combout ;
wire \interface|uLCD_TEST|Mux4~28_combout ;
wire \interface|uLCD_selector|Selector18~3_combout ;
wire \interface|uLCD_selector|Selector18~4_combout ;
wire \interface|uLCD_selector|Selector19~5_combout ;
wire \interface|uLCD_TEST|decoder~18_combout ;
wire \interface|uLCD_selector|Selector17~3_combout ;
wire \interface|uLCD_selector|Selector17~4_combout ;
wire \interface|uLCD_TEST|decoder~17_combout ;
wire \interface|uLCD_TEST|decoder~40_combout ;
wire \interface|uLCD_TEST|decoder~19_combout ;
wire \interface|uLCD_TEST|decoder~20_combout ;
wire \interface|uLCD_TEST|decoder~21_combout ;
wire \interface|uLCD_TEST|Mux4~17_combout ;
wire \interface|uLCD_TEST|Mux4~18_combout ;
wire \interface|uLCD_TEST|Mux4~20_combout ;
wire \interface|uLCD_selector|Selector1~11_combout ;
wire \interface|uLCD_selector|Selector2~9_combout ;
wire \interface|uLCD_TEST|Mux4~8_combout ;
wire \interface|uLCD_TEST|Mux4~9_combout ;
wire \interface|uLCD_selector|WideOr0~0_combout ;
wire \interface|uLCD_TEST|Mux4~5_combout ;
wire \interface|uLCD_TEST|decoder~16_combout ;
wire \interface|uLCD_TEST|Mux4~6_combout ;
wire \interface|uLCD_TEST|Mux4~7_combout ;
wire \interface|uLCD_TEST|Mux4~10_combout ;
wire \interface|uLCD_TEST|Mux4~2_combout ;
wire \interface|uLCD_TEST|Mux4~3_combout ;
wire \interface|uLCD_TEST|Mux4~4_combout ;
wire \interface|uLCD_TEST|Mux4~11_combout ;
wire \interface|uLCD_selector|Selector14~3_combout ;
wire \interface|uLCD_TEST|decoder~25_combout ;
wire \interface|uLCD_TEST|decoder~26_combout ;
wire \interface|uLCD_selector|Selector13~3_combout ;
wire \interface|uLCD_TEST|decoder~27_combout ;
wire \interface|uLCD_selector|Selector25~3_combout ;
wire \interface|uLCD_selector|Selector25~4_combout ;
wire \interface|uLCD_selector|Selector27~3_combout ;
wire \interface|uLCD_TEST|decoder~22_combout ;
wire \interface|uLCD_selector|Selector26~3_combout ;
wire \interface|uLCD_selector|Selector26~4_combout ;
wire \interface|uLCD_TEST|decoder~23_combout ;
wire \interface|uLCD_TEST|decoder~24_combout ;
wire \interface|uLCD_TEST|Mux4~21_combout ;
wire \interface|uLCD_TEST|Mux4~22_combout ;
wire \interface|uLCD_TEST|Mux4~23_combout ;
wire \interface|uLCD_TEST|Mux4~25_combout ;
wire \interface|uLCD_TEST|Mux4~24_combout ;
wire \interface|uLCD_TEST|Mux4~26_combout ;
wire \interface|uLCD_TEST|Mux4~27_combout ;
wire \interface|uLCD_TEST|Mux3~10_combout ;
wire \interface|uLCD_TEST|Mux3~8_combout ;
wire \interface|uLCD_TEST|Mux3~9_combout ;
wire \interface|uLCD_TEST|Mux3~11_combout ;
wire \interface|uLCD_TEST|Mux3~12_combout ;
wire \interface|uLCD_TEST|Mux3~13_combout ;
wire \interface|uLCD_TEST|Mux3~14_combout ;
wire \interface|uLCD_TEST|Mux3~15_combout ;
wire \interface|uLCD_TEST|Mux3~5_combout ;
wire \interface|uLCD_TEST|decoder~31_combout ;
wire \interface|uLCD_TEST|Mux3~6_combout ;
wire \interface|uLCD_TEST|Mux3~1_combout ;
wire \interface|uLCD_TEST|decoder~28_combout ;
wire \interface|uLCD_TEST|decoder~30_combout ;
wire \interface|uLCD_TEST|decoder~29_combout ;
wire \interface|uLCD_TEST|Mux3~2_combout ;
wire \interface|uLCD_TEST|Mux3~3_combout ;
wire \interface|uLCD_TEST|Mux3~4_combout ;
wire \interface|uLCD_TEST|Mux3~7_combout ;
wire \interface|uLCD_TEST|Mux3~16_combout ;
wire \interface|uLCD_TEST|Mux2~5_combout ;
wire \interface|uLCD_TEST|Mux2~6_combout ;
wire \interface|uLCD_TEST|Mux2~7_combout ;
wire \interface|uLCD_TEST|Mux2~22_combout ;
wire \interface|uLCD_TEST|decoder~32_combout ;
wire \interface|uLCD_TEST|decoder~33_combout ;
wire \interface|uLCD_TEST|decoder~35_combout ;
wire \interface|uLCD_TEST|decoder~34_combout ;
wire \interface|uLCD_TEST|Mux2~8_combout ;
wire \interface|uLCD_TEST|Mux2~9_combout ;
wire \interface|uLCD_TEST|Mux2~10_combout ;
wire \interface|uLCD_TEST|Mux2~11_combout ;
wire \interface|uLCD_TEST|Mux2~12_combout ;
wire \interface|uLCD_TEST|Mux2~13_combout ;
wire \interface|uLCD_TEST|Mux2~16_combout ;
wire \interface|uLCD_TEST|Mux2~14_combout ;
wire \interface|uLCD_TEST|Mux2~15_combout ;
wire \interface|uLCD_TEST|Mux2~17_combout ;
wire \interface|uLCD_TEST|Mux2~18_combout ;
wire \interface|uLCD_TEST|Mux2~19_combout ;
wire \interface|uLCD_TEST|Mux2~20_combout ;
wire \interface|uLCD_TEST|Mux2~21_combout ;
wire \interface|uLCD_TEST|Mux2~23_combout ;
wire \interface|uLCD_TEST|Mux2~24_combout ;
wire \interface|uLCD_TEST|Mux2~25_combout ;
wire \interface|uLCD_TEST|Mux1~4_combout ;
wire \interface|uLCD_TEST|Mux1~5_combout ;
wire \interface|uLCD_TEST|Mux1~2_combout ;
wire \interface|uLCD_TEST|Mux1~0_combout ;
wire \interface|uLCD_TEST|Mux1~1_combout ;
wire \interface|uLCD_TEST|Mux1~3_combout ;
wire \interface|uLCD_TEST|Mux0~7_combout ;
wire \interface|uLCD_TEST|decoder~36_combout ;
wire \interface|uLCD_TEST|Mux0~17_combout ;
wire \interface|uLCD_TEST|decoder~38_combout ;
wire \interface|uLCD_TEST|decoder~39_combout ;
wire \interface|uLCD_TEST|Mux0~8_combout ;
wire \interface|uLCD_TEST|decoder~37_combout ;
wire \interface|uLCD_TEST|Mux0~9_combout ;
wire \interface|uLCD_TEST|Mux0~10_combout ;
wire \interface|uLCD_TEST|Mux0~18_combout ;
wire \interface|uLCD_TEST|Mux0~11_combout ;
wire \interface|uLCD_TEST|Mux0~12_combout ;
wire \interface|uLCD_TEST|Mux0~13_combout ;
wire \interface|uLCD_TEST|Mux0~14_combout ;
wire \interface|uLCD_TEST|Mux0~19_combout ;
wire \interface|uLCD_TEST|Mux0~20_combout ;
wire \interface|uLCD_TEST|Mux0~15_combout ;
wire \interface|uLCD_TEST|Mux0~16_combout ;
wire \interface|uLCD_TEST|LUT_DATA~2_combout ;
wire \interface|uLCD_TEST|LUT_DATA~3_combout ;
wire \interface|uLCD_TEST|u0|Selector3~0_combout ;
wire \interface|uLCD_TEST|u0|LCD_EN~q ;
wire \interface|uLCD_TEST|WideOr0~2_combout ;
wire \interface|uLCD_TEST|WideOr0~3_combout ;
wire \interface|uLCD_TEST|mLCD_RS~q ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire [3:0] \interface|uALU_control|ALU_control_out ;
wire [17:0] \interface|uLCD_TEST|mDLY ;
wire [7:0] \interface|uLCD_TEST|mLCD_DATA ;
wire [4:0] \interface|uLCD_TEST|u0|Cont ;
wire [5:0] \interface|uLCD_TEST|LUT_INDEX ;
wire [31:0] \interface|uREG|REG_data_out2 ;
wire [10:0] \interface|ucontrol|control_signal ;
wire [7:0] \interface|uALU|ALU_status ;

wire [35:0] \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a24  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a25  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  = \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X10_Y0_N9
cycloneiv_io_obuf \LCD_DATA[0]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[0]~output .bus_hold = "false";
defparam \LCD_DATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N9
cycloneiv_io_obuf \LCD_DATA[1]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[1]~output .bus_hold = "false";
defparam \LCD_DATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N23
cycloneiv_io_obuf \LCD_DATA[2]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[2]~output .bus_hold = "false";
defparam \LCD_DATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneiv_io_obuf \LCD_DATA[3]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[3]~output .bus_hold = "false";
defparam \LCD_DATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N16
cycloneiv_io_obuf \LCD_DATA[4]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[4]~output .bus_hold = "false";
defparam \LCD_DATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N2
cycloneiv_io_obuf \LCD_DATA[5]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[5]~output .bus_hold = "false";
defparam \LCD_DATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N2
cycloneiv_io_obuf \LCD_DATA[6]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[6]~output .bus_hold = "false";
defparam \LCD_DATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneiv_io_obuf \LCD_DATA[7]~output (
	.i(\interface|uLCD_TEST|mLCD_DATA [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_DATA[7]~output .bus_hold = "false";
defparam \LCD_DATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cycloneiv_io_obuf \LCD_EN~output (
	.i(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_EN~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_EN~output .bus_hold = "false";
defparam \LCD_EN~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y15_N2
cycloneiv_io_obuf \LCD_ON~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_ON~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_ON~output .bus_hold = "false";
defparam \LCD_ON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cycloneiv_io_obuf \LCD_RS~output (
	.i(\interface|uLCD_TEST|mLCD_RS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RS~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RS~output .bus_hold = "false";
defparam \LCD_RS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X17_Y0_N9
cycloneiv_io_obuf \LCD_RW~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LCD_RW~output_o ),
	.obar());
// synopsys translate_off
defparam \LCD_RW~output .bus_hold = "false";
defparam \LCD_RW~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N9
cycloneiv_io_obuf \LEDG[0]~output (
	.i(\SW[10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[0]~output .bus_hold = "false";
defparam \LEDG[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y7_N2
cycloneiv_io_obuf \LEDG[1]~output (
	.i(\SW[11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[1]~output .bus_hold = "false";
defparam \LEDG[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N9
cycloneiv_io_obuf \LEDG[2]~output (
	.i(\SW[12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[2]~output .bus_hold = "false";
defparam \LEDG[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y86_N2
cycloneiv_io_obuf \LEDG[3]~output (
	.i(\SW[13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[3]~output .bus_hold = "false";
defparam \LEDG[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y35_N2
cycloneiv_io_obuf \LEDG[4]~output (
	.i(\SW[14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[4]~output .bus_hold = "false";
defparam \LEDG[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N9
cycloneiv_io_obuf \LEDG[5]~output (
	.i(\SW[15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[5]~output .bus_hold = "false";
defparam \LEDG[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y8_N9
cycloneiv_io_obuf \LEDG[6]~output (
	.i(\SW[16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[6]~output .bus_hold = "false";
defparam \LEDG[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y22_N2
cycloneiv_io_obuf \LEDG[7]~output (
	.i(\SW[17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDG[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDG[7]~output .bus_hold = "false";
defparam \LEDG[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y43_N2
cycloneiv_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N8
cycloneiv_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y14_N1
cycloneiv_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N4
cycloneiv_lcell_comb \interface|Add1~0 (
// Equation(s):
// \interface|Add1~0_combout  = (\interface|Add0~2_wirecell_combout  & (\interface|Add0~5_combout  $ (VCC))) # (!\interface|Add0~2_wirecell_combout  & (\interface|Add0~5_combout  & VCC))
// \interface|Add1~1  = CARRY((\interface|Add0~2_wirecell_combout  & \interface|Add0~5_combout ))

	.dataa(\interface|Add0~2_wirecell_combout ),
	.datab(\interface|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|Add1~0_combout ),
	.cout(\interface|Add1~1 ));
// synopsys translate_off
defparam \interface|Add1~0 .lut_mask = 16'h6688;
defparam \interface|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N6
cycloneiv_lcell_comb \interface|Add1~2 (
// Equation(s):
// \interface|Add1~2_combout  = (\interface|Add0~8_combout  & (!\interface|Add1~1 )) # (!\interface|Add0~8_combout  & ((\interface|Add1~1 ) # (GND)))
// \interface|Add1~3  = CARRY((!\interface|Add1~1 ) # (!\interface|Add0~8_combout ))

	.dataa(gnd),
	.datab(\interface|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add1~1 ),
	.combout(\interface|Add1~2_combout ),
	.cout(\interface|Add1~3 ));
// synopsys translate_off
defparam \interface|Add1~2 .lut_mask = 16'h3C3F;
defparam \interface|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N8
cycloneiv_lcell_comb \interface|Add1~4 (
// Equation(s):
// \interface|Add1~4_combout  = (\interface|Add0~11_combout  & (\interface|Add1~3  $ (GND))) # (!\interface|Add0~11_combout  & (!\interface|Add1~3  & VCC))
// \interface|Add1~5  = CARRY((\interface|Add0~11_combout  & !\interface|Add1~3 ))

	.dataa(gnd),
	.datab(\interface|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add1~3 ),
	.combout(\interface|Add1~4_combout ),
	.cout(\interface|Add1~5 ));
// synopsys translate_off
defparam \interface|Add1~4 .lut_mask = 16'hC30C;
defparam \interface|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N10
cycloneiv_lcell_comb \interface|Add1~6 (
// Equation(s):
// \interface|Add1~6_combout  = (\interface|Add0~14_combout  & (!\interface|Add1~5 )) # (!\interface|Add0~14_combout  & ((\interface|Add1~5 ) # (GND)))
// \interface|Add1~7  = CARRY((!\interface|Add1~5 ) # (!\interface|Add0~14_combout ))

	.dataa(gnd),
	.datab(\interface|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add1~5 ),
	.combout(\interface|Add1~6_combout ),
	.cout(\interface|Add1~7 ));
// synopsys translate_off
defparam \interface|Add1~6 .lut_mask = 16'h3C3F;
defparam \interface|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N12
cycloneiv_lcell_comb \interface|Add1~8 (
// Equation(s):
// \interface|Add1~8_combout  = (\interface|Add0~17_combout  & (\interface|Add1~7  $ (GND))) # (!\interface|Add0~17_combout  & (!\interface|Add1~7  & VCC))
// \interface|Add1~9  = CARRY((\interface|Add0~17_combout  & !\interface|Add1~7 ))

	.dataa(gnd),
	.datab(\interface|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add1~7 ),
	.combout(\interface|Add1~8_combout ),
	.cout(\interface|Add1~9 ));
// synopsys translate_off
defparam \interface|Add1~8 .lut_mask = 16'hC30C;
defparam \interface|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N14
cycloneiv_lcell_comb \interface|Add1~10 (
// Equation(s):
// \interface|Add1~10_combout  = (\interface|Add0~20_combout  & (!\interface|Add1~9 )) # (!\interface|Add0~20_combout  & ((\interface|Add1~9 ) # (GND)))
// \interface|Add1~11  = CARRY((!\interface|Add1~9 ) # (!\interface|Add0~20_combout ))

	.dataa(\interface|Add0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add1~9 ),
	.combout(\interface|Add1~10_combout ),
	.cout(\interface|Add1~11 ));
// synopsys translate_off
defparam \interface|Add1~10 .lut_mask = 16'h5A5F;
defparam \interface|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N16
cycloneiv_lcell_comb \interface|Add1~12 (
// Equation(s):
// \interface|Add1~12_combout  = \interface|Add1~11  $ (!\interface|Add0~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Add0~23_combout ),
	.cin(\interface|Add1~11 ),
	.combout(\interface|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add1~12 .lut_mask = 16'hF00F;
defparam \interface|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X110_Y21_N0
cycloneiv_ram_block \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\KEY[0]~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\interface|Add0~23_combout ,\interface|Add0~20_combout ,\interface|Add0~17_combout ,\interface|Add0~14_combout ,\interface|Add0~11_combout ,\interface|Add0~8_combout ,\interface|Add0~5_combout ,\interface|Add0~2_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/system.ram0_IMEM_257482.hdl.mif";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ALTSYNCRAM";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004300064000528020;
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N20
cycloneiv_lcell_comb \interface|Add0~9 (
// Equation(s):
// \interface|Add0~9_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & ((\interface|Add1~4_combout  & (\interface|Add0~7  & VCC)) # (!\interface|Add1~4_combout  & (!\interface|Add0~7 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & ((\interface|Add1~4_combout  & (!\interface|Add0~7 )) # (!\interface|Add1~4_combout  & ((\interface|Add0~7 ) # (GND)))))
// \interface|Add0~10  = CARRY((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & (!\interface|Add1~4_combout  & !\interface|Add0~7 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & ((!\interface|Add0~7 ) # 
// (!\interface|Add1~4_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\interface|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~7 ),
	.combout(\interface|Add0~9_combout ),
	.cout(\interface|Add0~10 ));
// synopsys translate_off
defparam \interface|Add0~9 .lut_mask = 16'h9617;
defparam \interface|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N22
cycloneiv_lcell_comb \interface|Add0~12 (
// Equation(s):
// \interface|Add0~12_combout  = ((\interface|Add1~6_combout  $ (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4  $ (!\interface|Add0~10 )))) # (GND)
// \interface|Add0~13  = CARRY((\interface|Add1~6_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ) # (!\interface|Add0~10 ))) # (!\interface|Add1~6_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4  & 
// !\interface|Add0~10 )))

	.dataa(\interface|Add1~6_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~10 ),
	.combout(\interface|Add0~12_combout ),
	.cout(\interface|Add0~13 ));
// synopsys translate_off
defparam \interface|Add0~12 .lut_mask = 16'h698E;
defparam \interface|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N24
cycloneiv_lcell_comb \interface|Add0~15 (
// Equation(s):
// \interface|Add0~15_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & ((\interface|Add1~8_combout  & (\interface|Add0~13  & VCC)) # (!\interface|Add1~8_combout  & (!\interface|Add0~13 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & ((\interface|Add1~8_combout  & (!\interface|Add0~13 )) # (!\interface|Add1~8_combout  & ((\interface|Add0~13 ) # (GND)))))
// \interface|Add0~16  = CARRY((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & (!\interface|Add1~8_combout  & !\interface|Add0~13 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & ((!\interface|Add0~13 ) # 
// (!\interface|Add1~8_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\interface|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~13 ),
	.combout(\interface|Add0~15_combout ),
	.cout(\interface|Add0~16 ));
// synopsys translate_off
defparam \interface|Add0~15 .lut_mask = 16'h9617;
defparam \interface|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N26
cycloneiv_lcell_comb \interface|Add0~18 (
// Equation(s):
// \interface|Add0~18_combout  = ((\interface|Add1~10_combout  $ (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6  $ (!\interface|Add0~16 )))) # (GND)
// \interface|Add0~19  = CARRY((\interface|Add1~10_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 ) # (!\interface|Add0~16 ))) # (!\interface|Add1~10_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6  & 
// !\interface|Add0~16 )))

	.dataa(\interface|Add1~10_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~16 ),
	.combout(\interface|Add0~18_combout ),
	.cout(\interface|Add0~19 ));
// synopsys translate_off
defparam \interface|Add0~18 .lut_mask = 16'h698E;
defparam \interface|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N28
cycloneiv_lcell_comb \interface|Add0~21 (
// Equation(s):
// \interface|Add0~21_combout  = \interface|Add1~12_combout  $ (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7  $ (\interface|Add0~19 ))

	.dataa(\interface|Add1~12_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7 ),
	.datac(gnd),
	.datad(gnd),
	.cin(\interface|Add0~19 ),
	.combout(\interface|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~21 .lut_mask = 16'h9696;
defparam \interface|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N28
cycloneiv_lcell_comb \interface|Add0~23 (
// Equation(s):
// \interface|Add0~23_combout  = (\interface|PC[0]~1_combout  & (\interface|Add0~21_combout )) # (!\interface|PC[0]~1_combout  & ((\interface|Add1~12_combout )))

	.dataa(\interface|Add0~21_combout ),
	.datab(gnd),
	.datac(\interface|PC[0]~1_combout ),
	.datad(\interface|Add1~12_combout ),
	.cin(gnd),
	.combout(\interface|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~23 .lut_mask = 16'hAFA0;
defparam \interface|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N30
cycloneiv_lcell_comb \interface|Add0~20 (
// Equation(s):
// \interface|Add0~20_combout  = (\interface|PC[0]~1_combout  & ((\interface|Add0~18_combout ))) # (!\interface|PC[0]~1_combout  & (\interface|Add1~10_combout ))

	.dataa(\interface|Add1~10_combout ),
	.datab(gnd),
	.datac(\interface|Add0~18_combout ),
	.datad(\interface|PC[0]~1_combout ),
	.cin(gnd),
	.combout(\interface|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~20 .lut_mask = 16'hF0AA;
defparam \interface|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N10
cycloneiv_lcell_comb \interface|Add0~17 (
// Equation(s):
// \interface|Add0~17_combout  = (\interface|PC[0]~1_combout  & ((\interface|Add0~15_combout ))) # (!\interface|PC[0]~1_combout  & (\interface|Add1~8_combout ))

	.dataa(\interface|PC[0]~1_combout ),
	.datab(gnd),
	.datac(\interface|Add1~8_combout ),
	.datad(\interface|Add0~15_combout ),
	.cin(gnd),
	.combout(\interface|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~17 .lut_mask = 16'hFA50;
defparam \interface|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N12
cycloneiv_lcell_comb \interface|Add0~14 (
// Equation(s):
// \interface|Add0~14_combout  = (\interface|PC[0]~1_combout  & (\interface|Add0~12_combout )) # (!\interface|PC[0]~1_combout  & ((\interface|Add1~6_combout )))

	.dataa(\interface|PC[0]~1_combout ),
	.datab(gnd),
	.datac(\interface|Add0~12_combout ),
	.datad(\interface|Add1~6_combout ),
	.cin(gnd),
	.combout(\interface|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~14 .lut_mask = 16'hF5A0;
defparam \interface|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N14
cycloneiv_lcell_comb \interface|Add0~0 (
// Equation(s):
// \interface|Add0~0_combout  = (\interface|Add0~2_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  $ (VCC))) # (!\interface|Add0~2_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// VCC))
// \interface|Add0~1  = CARRY((\interface|Add0~2_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ))

	.dataa(\interface|Add0~2_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|Add0~0_combout ),
	.cout(\interface|Add0~1 ));
// synopsys translate_off
defparam \interface|Add0~0 .lut_mask = 16'h6688;
defparam \interface|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N16
cycloneiv_lcell_comb \interface|Add0~3 (
// Equation(s):
// \interface|Add0~3_combout  = (\interface|Add1~0_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (\interface|Add0~1  & VCC)) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (!\interface|Add0~1 )))) # 
// (!\interface|Add1~0_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (!\interface|Add0~1 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & ((\interface|Add0~1 ) # (GND)))))
// \interface|Add0~4  = CARRY((\interface|Add1~0_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & !\interface|Add0~1 )) # (!\interface|Add1~0_combout  & ((!\interface|Add0~1 ) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\interface|Add1~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~1 ),
	.combout(\interface|Add0~3_combout ),
	.cout(\interface|Add0~4 ));
// synopsys translate_off
defparam \interface|Add0~3 .lut_mask = 16'h9617;
defparam \interface|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N18
cycloneiv_lcell_comb \interface|Add0~6 (
// Equation(s):
// \interface|Add0~6_combout  = ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  $ (\interface|Add1~2_combout  $ (!\interface|Add0~4 )))) # (GND)
// \interface|Add0~7  = CARRY((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  & ((\interface|Add1~2_combout ) # (!\interface|Add0~4 ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  & (\interface|Add1~2_combout  & 
// !\interface|Add0~4 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\interface|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|Add0~4 ),
	.combout(\interface|Add0~6_combout ),
	.cout(\interface|Add0~7 ));
// synopsys translate_off
defparam \interface|Add0~6 .lut_mask = 16'h698E;
defparam \interface|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N0
cycloneiv_lcell_comb \interface|Add0~11 (
// Equation(s):
// \interface|Add0~11_combout  = (\interface|PC[0]~1_combout  & (\interface|Add0~9_combout )) # (!\interface|PC[0]~1_combout  & ((\interface|Add1~4_combout )))

	.dataa(\interface|PC[0]~1_combout ),
	.datab(\interface|Add0~9_combout ),
	.datac(gnd),
	.datad(\interface|Add1~4_combout ),
	.cin(gnd),
	.combout(\interface|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~11 .lut_mask = 16'hDD88;
defparam \interface|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N30
cycloneiv_lcell_comb \interface|ucontrol|WideOr10~2 (
// Equation(s):
// \interface|ucontrol|WideOr10~2_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  & 
// \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr10~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr10~2 .lut_mask = 16'h3310;
defparam \interface|ucontrol|WideOr10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N20
cycloneiv_lcell_comb \interface|ucontrol|WideOr10~3 (
// Equation(s):
// \interface|ucontrol|WideOr10~3_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & \interface|ucontrol|WideOr10~2_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(gnd),
	.datad(\interface|ucontrol|WideOr10~2_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr10~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr10~3 .lut_mask = 16'h1100;
defparam \interface|ucontrol|WideOr10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N8
cycloneiv_lcell_comb \interface|ucontrol|WideOr0~1 (
// Equation(s):
// \interface|ucontrol|WideOr0~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29  $ ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr0~1 .lut_mask = 16'h8784;
defparam \interface|ucontrol|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N6
cycloneiv_lcell_comb \interface|ucontrol|WideOr0~0 (
// Equation(s):
// \interface|ucontrol|WideOr0~0_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  $ 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr0~0 .lut_mask = 16'hB0E0;
defparam \interface|ucontrol|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N0
cycloneiv_lcell_comb \interface|ucontrol|WideOr0~2 (
// Equation(s):
// \interface|ucontrol|WideOr0~2_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ) # ((\interface|ucontrol|WideOr0~0_combout ) # ((\interface|ucontrol|WideOr0~1_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 
// )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\interface|ucontrol|WideOr0~1_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\interface|ucontrol|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr0~2 .lut_mask = 16'hFFAE;
defparam \interface|ucontrol|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G14
cycloneiv_clkctrl \interface|ucontrol|WideOr0~2clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\interface|ucontrol|WideOr0~2_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\interface|ucontrol|WideOr0~2clkctrl_outclk ));
// synopsys translate_off
defparam \interface|ucontrol|WideOr0~2clkctrl .clock_type = "global clock";
defparam \interface|ucontrol|WideOr0~2clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N26
cycloneiv_lcell_comb \interface|ucontrol|control_signal[4] (
// Equation(s):
// \interface|ucontrol|control_signal [4] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|control_signal [4]))) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|WideOr10~3_combout ))

	.dataa(\interface|ucontrol|WideOr10~3_combout ),
	.datab(gnd),
	.datac(\interface|ucontrol|control_signal [4]),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [4]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[4] .lut_mask = 16'hF0AA;
defparam \interface|ucontrol|control_signal[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N14
cycloneiv_lcell_comb \interface|ucontrol|WideOr8~2 (
// Equation(s):
// \interface|ucontrol|WideOr8~2_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr8~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr8~2 .lut_mask = 16'hF2FE;
defparam \interface|ucontrol|WideOr8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N10
cycloneiv_lcell_comb \interface|ucontrol|WideOr8~3 (
// Equation(s):
// \interface|ucontrol|WideOr8~3_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ) # ((\interface|ucontrol|WideOr8~2_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|ucontrol|WideOr8~2_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr8~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr8~3 .lut_mask = 16'hFFFC;
defparam \interface|ucontrol|WideOr8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N16
cycloneiv_lcell_comb \interface|ucontrol|control_signal[5] (
// Equation(s):
// \interface|ucontrol|control_signal [5] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|control_signal [5])) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((!\interface|ucontrol|WideOr8~3_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [5]),
	.datac(\interface|ucontrol|WideOr8~3_combout ),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [5]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[5] .lut_mask = 16'hCC0F;
defparam \interface|ucontrol|control_signal[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N24
cycloneiv_lcell_comb \interface|uALU_control|always0~0 (
// Equation(s):
// \interface|uALU_control|always0~0_combout  = (!\interface|ucontrol|control_signal [4] & \interface|ucontrol|control_signal [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|ucontrol|control_signal [4]),
	.datad(\interface|ucontrol|control_signal [5]),
	.cin(gnd),
	.combout(\interface|uALU_control|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|always0~0 .lut_mask = 16'h0F00;
defparam \interface|uALU_control|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N12
cycloneiv_lcell_comb \interface|uALU_control|Equal1~0 (
// Equation(s):
// \interface|uALU_control|Equal1~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\interface|uALU_control|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|Equal1~0 .lut_mask = 16'h0010;
defparam \interface|uALU_control|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N0
cycloneiv_lcell_comb \interface|uALU_control|always0~1 (
// Equation(s):
// \interface|uALU_control|always0~1_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & (\interface|uALU_control|always0~0_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & 
// \interface|uALU_control|Equal1~0_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\interface|uALU_control|always0~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\interface|uALU_control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|always0~1 .lut_mask = 16'h0400;
defparam \interface|uALU_control|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N26
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[2]~4 (
// Equation(s):
// \interface|uALU_control|ALU_control_out[2]~4_combout  = ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & \interface|uALU_control|Equal1~0_combout ))) # 
// (!\interface|uALU_control|always0~0_combout )

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\interface|uALU_control|always0~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\interface|uALU_control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[2]~4 .lut_mask = 16'h7333;
defparam \interface|uALU_control|ALU_control_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N24
cycloneiv_lcell_comb \interface|uALU_control|Equal3~0 (
// Equation(s):
// \interface|uALU_control|Equal3~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\interface|uALU_control|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|Equal3~0 .lut_mask = 16'h0010;
defparam \interface|uALU_control|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N4
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[2]~5 (
// Equation(s):
// \interface|uALU_control|ALU_control_out[2]~5_combout  = (\interface|uALU_control|ALU_control_out[2]~4_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ) # (!\interface|uALU_control|Equal3~0_combout ))

	.dataa(\interface|uALU_control|ALU_control_out[2]~4_combout ),
	.datab(\interface|uALU_control|Equal3~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[2]~5 .lut_mask = 16'hBFBF;
defparam \interface|uALU_control|ALU_control_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N18
cycloneiv_lcell_comb \interface|uALU_control|Equal4~0 (
// Equation(s):
// \interface|uALU_control|Equal4~0_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & \interface|uALU_control|Equal3~0_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\interface|uALU_control|Equal3~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|Equal4~0 .lut_mask = 16'hA000;
defparam \interface|uALU_control|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N14
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[3]~2 (
// Equation(s):
// \interface|uALU_control|ALU_control_out[3]~2_combout  = (\interface|uALU_control|Equal4~0_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & 
// \interface|uALU_control|Equal1~0_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\interface|uALU_control|Equal4~0_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\interface|uALU_control|Equal1~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[3]~2 .lut_mask = 16'hECCC;
defparam \interface|uALU_control|ALU_control_out[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N20
cycloneiv_lcell_comb \interface|uALU_control|Equal3~1 (
// Equation(s):
// \interface|uALU_control|Equal3~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & \interface|uALU_control|Equal3~0_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(gnd),
	.datad(\interface|uALU_control|Equal3~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|Equal3~1 .lut_mask = 16'h2200;
defparam \interface|uALU_control|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N6
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[0]~3 (
// Equation(s):
// \interface|uALU_control|ALU_control_out[0]~3_combout  = (!\interface|uALU_control|Equal3~1_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ) # (!\interface|uALU_control|Equal1~0_combout )))

	.dataa(\interface|uALU_control|Equal1~0_combout ),
	.datab(\interface|uALU_control|Equal3~1_combout ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[0]~3 .lut_mask = 16'h3311;
defparam \interface|uALU_control|ALU_control_out[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N2
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[3]~6 (
// Equation(s):
// \interface|uALU_control|ALU_control_out[3]~6_combout  = (\interface|ucontrol|control_signal [5] & (!\interface|ucontrol|control_signal [4] & ((\interface|uALU_control|ALU_control_out[3]~2_combout ) # (!\interface|uALU_control|ALU_control_out[0]~3_combout 
// ))))

	.dataa(\interface|uALU_control|ALU_control_out[3]~2_combout ),
	.datab(\interface|ucontrol|control_signal [5]),
	.datac(\interface|ucontrol|control_signal [4]),
	.datad(\interface|uALU_control|ALU_control_out[0]~3_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[3]~6 .lut_mask = 16'h080C;
defparam \interface|uALU_control|ALU_control_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N28
cycloneiv_lcell_comb \interface|uALU_control|comb~37 (
// Equation(s):
// \interface|uALU_control|comb~37_combout  = (\interface|uALU_control|ALU_control_out[3]~6_combout  & ((\interface|uALU_control|always0~1_combout ) # (!\interface|uALU_control|ALU_control_out[2]~5_combout )))

	.dataa(gnd),
	.datab(\interface|uALU_control|always0~1_combout ),
	.datac(\interface|uALU_control|ALU_control_out[2]~5_combout ),
	.datad(\interface|uALU_control|ALU_control_out[3]~6_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~37_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~37 .lut_mask = 16'hCF00;
defparam \interface|uALU_control|comb~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N16
cycloneiv_lcell_comb \interface|uALU_control|comb~24 (
// Equation(s):
// \interface|uALU_control|comb~24_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~24 .lut_mask = 16'h0008;
defparam \interface|uALU_control|comb~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N30
cycloneiv_lcell_comb \interface|uALU_control|comb~41 (
// Equation(s):
// \interface|uALU_control|comb~41_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2  & (!\interface|ucontrol|control_signal [4] & (\interface|ucontrol|control_signal [5] & \interface|uALU_control|comb~24_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\interface|ucontrol|control_signal [4]),
	.datac(\interface|ucontrol|control_signal [5]),
	.datad(\interface|uALU_control|comb~24_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~41_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~41 .lut_mask = 16'h1000;
defparam \interface|uALU_control|comb~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N10
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[2] (
// Equation(s):
// \interface|uALU_control|ALU_control_out [2] = (!\interface|uALU_control|comb~37_combout  & ((\interface|uALU_control|comb~41_combout ) # (\interface|uALU_control|ALU_control_out [2])))

	.dataa(gnd),
	.datab(\interface|uALU_control|comb~37_combout ),
	.datac(\interface|uALU_control|comb~41_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out [2]),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[2] .lut_mask = 16'h3330;
defparam \interface|uALU_control|ALU_control_out[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N12
cycloneiv_lcell_comb \interface|uALU_control|comb~9 (
// Equation(s):
// \interface|uALU_control|comb~9_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~9 .lut_mask = 16'h0004;
defparam \interface|uALU_control|comb~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N20
cycloneiv_lcell_comb \interface|uALU_control|comb~40 (
// Equation(s):
// \interface|uALU_control|comb~40_combout  = (!\interface|ucontrol|control_signal [4] & (\interface|ucontrol|control_signal [5] & (\interface|uALU_control|comb~9_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\interface|ucontrol|control_signal [4]),
	.datab(\interface|ucontrol|control_signal [5]),
	.datac(\interface|uALU_control|comb~9_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~40_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~40 .lut_mask = 16'h4000;
defparam \interface|uALU_control|comb~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N22
cycloneiv_lcell_comb \interface|uALU_control|comb~36 (
// Equation(s):
// \interface|uALU_control|comb~36_combout  = (\interface|uALU_control|ALU_control_out[3]~6_combout  & ((\interface|uALU_control|always0~1_combout ) # (\interface|uALU_control|ALU_control_out[2]~5_combout )))

	.dataa(gnd),
	.datab(\interface|uALU_control|always0~1_combout ),
	.datac(\interface|uALU_control|ALU_control_out[2]~5_combout ),
	.datad(\interface|uALU_control|ALU_control_out[3]~6_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~36_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~36 .lut_mask = 16'hFC00;
defparam \interface|uALU_control|comb~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N18
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[1] (
// Equation(s):
// \interface|uALU_control|ALU_control_out [1] = (!\interface|uALU_control|comb~40_combout  & ((\interface|uALU_control|comb~36_combout ) # (\interface|uALU_control|ALU_control_out [1])))

	.dataa(gnd),
	.datab(\interface|uALU_control|comb~40_combout ),
	.datac(\interface|uALU_control|comb~36_combout ),
	.datad(\interface|uALU_control|ALU_control_out [1]),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out [1]),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[1] .lut_mask = 16'h3330;
defparam \interface|uALU_control|ALU_control_out[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N12
cycloneiv_lcell_comb \interface|uALU_control|comb~38 (
// Equation(s):
// \interface|uALU_control|comb~38_combout  = (!\interface|ucontrol|control_signal [4] & (\interface|ucontrol|control_signal [5] & !\interface|uALU_control|ALU_control_out[0]~3_combout ))

	.dataa(\interface|ucontrol|control_signal [4]),
	.datab(\interface|ucontrol|control_signal [5]),
	.datac(gnd),
	.datad(\interface|uALU_control|ALU_control_out[0]~3_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~38_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~38 .lut_mask = 16'h0044;
defparam \interface|uALU_control|comb~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y22_N8
cycloneiv_lcell_comb \interface|uALU_control|comb~39 (
// Equation(s):
// \interface|uALU_control|comb~39_combout  = (\interface|uALU_control|ALU_control_out[3]~2_combout  & (\interface|ucontrol|control_signal [5] & (!\interface|ucontrol|control_signal [4] & \interface|uALU_control|ALU_control_out[0]~3_combout )))

	.dataa(\interface|uALU_control|ALU_control_out[3]~2_combout ),
	.datab(\interface|ucontrol|control_signal [5]),
	.datac(\interface|ucontrol|control_signal [4]),
	.datad(\interface|uALU_control|ALU_control_out[0]~3_combout ),
	.cin(gnd),
	.combout(\interface|uALU_control|comb~39_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|comb~39 .lut_mask = 16'h0800;
defparam \interface|uALU_control|comb~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N20
cycloneiv_lcell_comb \interface|uALU_control|ALU_control_out[0] (
// Equation(s):
// \interface|uALU_control|ALU_control_out [0] = (!\interface|uALU_control|comb~38_combout  & ((\interface|uALU_control|comb~39_combout ) # (\interface|uALU_control|ALU_control_out [0])))

	.dataa(\interface|uALU_control|comb~38_combout ),
	.datab(\interface|uALU_control|comb~39_combout ),
	.datac(gnd),
	.datad(\interface|uALU_control|ALU_control_out [0]),
	.cin(gnd),
	.combout(\interface|uALU_control|ALU_control_out [0]),
	.cout());
// synopsys translate_off
defparam \interface|uALU_control|ALU_control_out[0] .lut_mask = 16'h5544;
defparam \interface|uALU_control|ALU_control_out[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N30
cycloneiv_lcell_comb \interface|uALU|Mux30~0 (
// Equation(s):
// \interface|uALU|Mux30~0_combout  = (\interface|uALU_control|ALU_control_out [1] & ((!\interface|uALU_control|ALU_control_out [0]))) # (!\interface|uALU_control|ALU_control_out [1] & (!\interface|uALU_control|ALU_control_out [2] & 
// \interface|uALU_control|ALU_control_out [0]))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU_control|ALU_control_out [1]),
	.datac(gnd),
	.datad(\interface|uALU_control|ALU_control_out [0]),
	.cin(gnd),
	.combout(\interface|uALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux30~0 .lut_mask = 16'h11CC;
defparam \interface|uALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~853feeder (
// Equation(s):
// \interface|uREG|REG_mem~853feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~853feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~853feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~853feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N22
cycloneiv_lcell_comb \interface|ucontrol|WideOr17~2 (
// Equation(s):
// \interface|ucontrol|WideOr17~2_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr17~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr17~2 .lut_mask = 16'hCFAE;
defparam \interface|ucontrol|WideOr17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N26
cycloneiv_lcell_comb \interface|ucontrol|WideOr17~3 (
// Equation(s):
// \interface|ucontrol|WideOr17~3_combout  = (\interface|ucontrol|WideOr17~2_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\interface|ucontrol|WideOr17~2_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr17~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr17~3 .lut_mask = 16'hFEFE;
defparam \interface|ucontrol|WideOr17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N10
cycloneiv_lcell_comb \interface|ucontrol|control_signal[0] (
// Equation(s):
// \interface|ucontrol|control_signal [0] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|control_signal [0])) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((!\interface|ucontrol|WideOr17~3_combout )))

	.dataa(\interface|ucontrol|control_signal [0]),
	.datab(\interface|ucontrol|WideOr17~3_combout ),
	.datac(gnd),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [0]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[0] .lut_mask = 16'hAA33;
defparam \interface|ucontrol|control_signal[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N10
cycloneiv_lcell_comb \interface|ucontrol|WideOr15~0 (
// Equation(s):
// \interface|ucontrol|WideOr15~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & 
// !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & 
// \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr15~0 .lut_mask = 16'h0018;
defparam \interface|ucontrol|WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N2
cycloneiv_lcell_comb \interface|ucontrol|WideOr15~1 (
// Equation(s):
// \interface|ucontrol|WideOr15~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29  $ ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr15~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr15~1 .lut_mask = 16'h9F9C;
defparam \interface|ucontrol|WideOr15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N24
cycloneiv_lcell_comb \interface|ucontrol|WideOr15~2 (
// Equation(s):
// \interface|ucontrol|WideOr15~2_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & (\interface|ucontrol|WideOr15~0_combout )) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & ((!\interface|ucontrol|WideOr15~1_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\interface|ucontrol|WideOr15~0_combout ),
	.datac(\interface|ucontrol|WideOr15~1_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr15~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr15~2 .lut_mask = 16'h4405;
defparam \interface|ucontrol|WideOr15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N24
cycloneiv_lcell_comb \interface|ucontrol|control_signal[1] (
// Equation(s):
// \interface|ucontrol|control_signal [1] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|control_signal [1]))) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|WideOr15~2_combout ))

	.dataa(\interface|ucontrol|WideOr15~2_combout ),
	.datab(\interface|ucontrol|control_signal [1]),
	.datac(gnd),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [1]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[1] .lut_mask = 16'hCCAA;
defparam \interface|ucontrol|control_signal[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1697 (
// Equation(s):
// \interface|uREG|REG_mem~1697_combout  = (\interface|ucontrol|control_signal [1] & ((\interface|ucontrol|control_signal [0] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [0] & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 )))))

	.dataa(\interface|ucontrol|control_signal [0]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|ucontrol|control_signal [1]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1697_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1697 .lut_mask = 16'hD800;
defparam \interface|uREG|REG_mem~1697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N28
cycloneiv_lcell_comb \interface|Write_Reg[1]~1 (
// Equation(s):
// \interface|Write_Reg[1]~1_combout  = (\interface|ucontrol|control_signal [0] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 )) # (!\interface|ucontrol|control_signal [0] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [0]),
	.cin(gnd),
	.combout(\interface|Write_Reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[1]~1 .lut_mask = 16'hAACC;
defparam \interface|Write_Reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N4
cycloneiv_lcell_comb \interface|Write_Reg[0]~0 (
// Equation(s):
// \interface|Write_Reg[0]~0_combout  = (\interface|ucontrol|control_signal [0] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 )) # (!\interface|ucontrol|control_signal [0] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [0]),
	.cin(gnd),
	.combout(\interface|Write_Reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[0]~0 .lut_mask = 16'hAACC;
defparam \interface|Write_Reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N6
cycloneiv_lcell_comb \interface|Write_Reg[2]~2 (
// Equation(s):
// \interface|Write_Reg[2]~2_combout  = (\interface|ucontrol|control_signal [0] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 )) # (!\interface|ucontrol|control_signal [0] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [0]),
	.cin(gnd),
	.combout(\interface|Write_Reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[2]~2 .lut_mask = 16'hAACC;
defparam \interface|Write_Reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N2
cycloneiv_lcell_comb \interface|Write_Reg[3]~3 (
// Equation(s):
// \interface|Write_Reg[3]~3_combout  = (\interface|ucontrol|control_signal [0] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 ))) # (!\interface|ucontrol|control_signal [0] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [0]),
	.cin(gnd),
	.combout(\interface|Write_Reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Write_Reg[3]~3 .lut_mask = 16'hCCAA;
defparam \interface|Write_Reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1699 (
// Equation(s):
// \interface|uREG|REG_mem~1699_combout  = (\interface|Write_Reg[1]~1_combout  & (!\interface|Write_Reg[0]~0_combout  & (!\interface|Write_Reg[2]~2_combout  & \interface|Write_Reg[3]~3_combout )))

	.dataa(\interface|Write_Reg[1]~1_combout ),
	.datab(\interface|Write_Reg[0]~0_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[3]~3_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1699_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1699 .lut_mask = 16'h0200;
defparam \interface|uREG|REG_mem~1699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1700 (
// Equation(s):
// \interface|uREG|REG_mem~1700_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1699_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1699_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1700_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1700 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N19
dffeas \interface|uREG|REG_mem~853 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~853feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~853 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~853 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1703 (
// Equation(s):
// \interface|uREG|REG_mem~1703_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~0_combout  & (\interface|Write_Reg[2]~2_combout  & \interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|Write_Reg[0]~0_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1703_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1703 .lut_mask = 16'h2000;
defparam \interface|uREG|REG_mem~1703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1704 (
// Equation(s):
// \interface|uREG|REG_mem~1704_combout  = (\interface|uREG|REG_mem~1703_combout  & \interface|uREG|REG_mem~1697_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1703_combout ),
	.datad(\interface|uREG|REG_mem~1697_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1704_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1704 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N13
dffeas \interface|uREG|REG_mem~981 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~981 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~981 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~725feeder (
// Equation(s):
// \interface|uREG|REG_mem~725feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(\interface|uALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~725feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~725feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~725feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1696 (
// Equation(s):
// \interface|uREG|REG_mem~1696_combout  = (\interface|Write_Reg[2]~2_combout  & (\interface|Write_Reg[1]~1_combout  & (!\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[3]~3_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[1]~1_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[3]~3_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1696_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1696 .lut_mask = 16'h0008;
defparam \interface|uREG|REG_mem~1696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1698 (
// Equation(s):
// \interface|uREG|REG_mem~1698_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1696_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1696_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1698_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1698 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N15
dffeas \interface|uREG|REG_mem~725 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~725feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~725 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~725 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1701 (
// Equation(s):
// \interface|uREG|REG_mem~1701_combout  = (!\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~0_combout  & \interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1701_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1701 .lut_mask = 16'h0100;
defparam \interface|uREG|REG_mem~1701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1702 (
// Equation(s):
// \interface|uREG|REG_mem~1702_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1701_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1701_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1702_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1702 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N29
dffeas \interface|uREG|REG_mem~597 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~597 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~597 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1467 (
// Equation(s):
// \interface|uREG|REG_mem~1467_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~725_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~597_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~725_q ),
	.datac(\interface|uREG|REG_mem~597_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1467_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1467 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1468 (
// Equation(s):
// \interface|uREG|REG_mem~1468_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1467_combout  & ((\interface|uREG|REG_mem~981_q ))) # (!\interface|uREG|REG_mem~1467_combout  & 
// (\interface|uREG|REG_mem~853_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1467_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~853_q ),
	.datac(\interface|uREG|REG_mem~981_q ),
	.datad(\interface|uREG|REG_mem~1467_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1468_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1468 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1715 (
// Equation(s):
// \interface|uREG|REG_mem~1715_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~0_combout  & (!\interface|Write_Reg[2]~2_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|Write_Reg[0]~0_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1715_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1715 .lut_mask = 16'h0002;
defparam \interface|uREG|REG_mem~1715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1716 (
// Equation(s):
// \interface|uREG|REG_mem~1716_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1715_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1715_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1716_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1716 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N13
dffeas \interface|uREG|REG_mem~789 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~789 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~789 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~661feeder (
// Equation(s):
// \interface|uREG|REG_mem~661feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~661feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~661feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~661feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1713 (
// Equation(s):
// \interface|uREG|REG_mem~1713_combout  = (\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1713_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1713 .lut_mask = 16'h0002;
defparam \interface|uREG|REG_mem~1713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1714 (
// Equation(s):
// \interface|uREG|REG_mem~1714_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1713_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1713_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1714_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1714 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N13
dffeas \interface|uREG|REG_mem~661 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~661feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~661 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~661 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1717 (
// Equation(s):
// \interface|uREG|REG_mem~1717_combout  = (!\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[1]~1_combout  & !\interface|Write_Reg[0]~0_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|Write_Reg[2]~2_combout ),
	.datac(\interface|Write_Reg[1]~1_combout ),
	.datad(\interface|Write_Reg[0]~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1717_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1717 .lut_mask = 16'h0001;
defparam \interface|uREG|REG_mem~1717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1718 (
// Equation(s):
// \interface|uREG|REG_mem~1718_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1717_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1717_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1718_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1718 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N19
dffeas \interface|uREG|REG_mem~533 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~533 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~533 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1469 (
// Equation(s):
// \interface|uREG|REG_mem~1469_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~661_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~533_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~661_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~533_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1469_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1469 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1719 (
// Equation(s):
// \interface|uREG|REG_mem~1719_combout  = (\interface|Write_Reg[3]~3_combout  & (!\interface|Write_Reg[0]~0_combout  & (\interface|Write_Reg[2]~2_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|Write_Reg[0]~0_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1719_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1719 .lut_mask = 16'h0020;
defparam \interface|uREG|REG_mem~1719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1720 (
// Equation(s):
// \interface|uREG|REG_mem~1720_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1719_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1719_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1720_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1720 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N7
dffeas \interface|uREG|REG_mem~917 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~917 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~917 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1470 (
// Equation(s):
// \interface|uREG|REG_mem~1470_combout  = (\interface|uREG|REG_mem~1469_combout  & (((\interface|uREG|REG_mem~917_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1469_combout  & 
// (\interface|uREG|REG_mem~789_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~789_q ),
	.datab(\interface|uREG|REG_mem~1469_combout ),
	.datac(\interface|uREG|REG_mem~917_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1470_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1470 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1471 (
// Equation(s):
// \interface|uREG|REG_mem~1471_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1468_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1470_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1468_combout ),
	.datab(\interface|uREG|REG_mem~1470_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1471_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1471 .lut_mask = 16'hF0AC;
defparam \interface|uREG|REG_mem~1471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~949feeder (
// Equation(s):
// \interface|uREG|REG_mem~949feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~949feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~949feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~949feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1711 (
// Equation(s):
// \interface|uREG|REG_mem~1711_combout  = (\interface|Write_Reg[2]~2_combout  & (\interface|Write_Reg[3]~3_combout  & (\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1711_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1711 .lut_mask = 16'h0080;
defparam \interface|uREG|REG_mem~1711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1712 (
// Equation(s):
// \interface|uREG|REG_mem~1712_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1711_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1711_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1712_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1712 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N31
dffeas \interface|uREG|REG_mem~949 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~949feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~949 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~949 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1707 (
// Equation(s):
// \interface|uREG|REG_mem~1707_combout  = (\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1707_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1707 .lut_mask = 16'h0020;
defparam \interface|uREG|REG_mem~1707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1708 (
// Equation(s):
// \interface|uREG|REG_mem~1708_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1707_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1707_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1708_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1708 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N19
dffeas \interface|uREG|REG_mem~693 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~693 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~693 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~821feeder (
// Equation(s):
// \interface|uREG|REG_mem~821feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(\interface|uALU|Mux10~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~821feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~821feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~821feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1705 (
// Equation(s):
// \interface|uREG|REG_mem~1705_combout  = (\interface|Write_Reg[3]~3_combout  & (\interface|Write_Reg[0]~0_combout  & (!\interface|Write_Reg[2]~2_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[3]~3_combout ),
	.datab(\interface|Write_Reg[0]~0_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1705_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1705 .lut_mask = 16'h0008;
defparam \interface|uREG|REG_mem~1705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1706 (
// Equation(s):
// \interface|uREG|REG_mem~1706_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1705_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1705_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1706_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1706 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N13
dffeas \interface|uREG|REG_mem~821 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~821feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~821 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~821 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1709 (
// Equation(s):
// \interface|uREG|REG_mem~1709_combout  = (!\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1709_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1709 .lut_mask = 16'h0010;
defparam \interface|uREG|REG_mem~1709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1710 (
// Equation(s):
// \interface|uREG|REG_mem~1710_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1709_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1697_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1709_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1710_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1710 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y11_N25
dffeas \interface|uREG|REG_mem~565 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~565 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~565 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1465 (
// Equation(s):
// \interface|uREG|REG_mem~1465_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~821_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~565_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~821_q ),
	.datac(\interface|uREG|REG_mem~565_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1465_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1465 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1466 (
// Equation(s):
// \interface|uREG|REG_mem~1466_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1465_combout  & (\interface|uREG|REG_mem~949_q )) # (!\interface|uREG|REG_mem~1465_combout  & 
// ((\interface|uREG|REG_mem~693_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1465_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~949_q ),
	.datac(\interface|uREG|REG_mem~693_q ),
	.datad(\interface|uREG|REG_mem~1465_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1466_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1466 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1725 (
// Equation(s):
// \interface|uREG|REG_mem~1725_combout  = (!\interface|Write_Reg[2]~2_combout  & (!\interface|Write_Reg[3]~3_combout  & (\interface|Write_Reg[0]~0_combout  & \interface|Write_Reg[1]~1_combout )))

	.dataa(\interface|Write_Reg[2]~2_combout ),
	.datab(\interface|Write_Reg[3]~3_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[1]~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1725_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1725 .lut_mask = 16'h1000;
defparam \interface|uREG|REG_mem~1725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1726 (
// Equation(s):
// \interface|uREG|REG_mem~1726_combout  = (\interface|uREG|REG_mem~1725_combout  & \interface|uREG|REG_mem~1697_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1725_combout ),
	.datac(\interface|uREG|REG_mem~1697_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1726_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1726 .lut_mask = 16'hC0C0;
defparam \interface|uREG|REG_mem~1726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N7
dffeas \interface|uREG|REG_mem~629 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~629 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~629 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1721 (
// Equation(s):
// \interface|uREG|REG_mem~1721_combout  = (\interface|Write_Reg[0]~0_combout  & (\interface|Write_Reg[1]~1_combout  & (!\interface|Write_Reg[2]~2_combout  & \interface|Write_Reg[3]~3_combout )))

	.dataa(\interface|Write_Reg[0]~0_combout ),
	.datab(\interface|Write_Reg[1]~1_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[3]~3_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1721_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1721 .lut_mask = 16'h0800;
defparam \interface|uREG|REG_mem~1721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1722 (
// Equation(s):
// \interface|uREG|REG_mem~1722_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1721_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1721_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1722_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1722 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N5
dffeas \interface|uREG|REG_mem~885 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~885 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~885 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1472 (
// Equation(s):
// \interface|uREG|REG_mem~1472_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~885_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~629_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~629_q ),
	.datad(\interface|uREG|REG_mem~885_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1472_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1472 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~757feeder (
// Equation(s):
// \interface|uREG|REG_mem~757feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux10~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~757feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~757feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~757feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1723 (
// Equation(s):
// \interface|uREG|REG_mem~1723_combout  = (\interface|Write_Reg[1]~1_combout  & (\interface|Write_Reg[2]~2_combout  & (\interface|Write_Reg[0]~0_combout  & !\interface|Write_Reg[3]~3_combout )))

	.dataa(\interface|Write_Reg[1]~1_combout ),
	.datab(\interface|Write_Reg[2]~2_combout ),
	.datac(\interface|Write_Reg[0]~0_combout ),
	.datad(\interface|Write_Reg[3]~3_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1723_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1723 .lut_mask = 16'h0080;
defparam \interface|uREG|REG_mem~1723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1724 (
// Equation(s):
// \interface|uREG|REG_mem~1724_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1723_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1723_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1724_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1724 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N5
dffeas \interface|uREG|REG_mem~757 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~757feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~757 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~757 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1727 (
// Equation(s):
// \interface|uREG|REG_mem~1727_combout  = (\interface|Write_Reg[0]~0_combout  & (\interface|Write_Reg[1]~1_combout  & (\interface|Write_Reg[2]~2_combout  & \interface|Write_Reg[3]~3_combout )))

	.dataa(\interface|Write_Reg[0]~0_combout ),
	.datab(\interface|Write_Reg[1]~1_combout ),
	.datac(\interface|Write_Reg[2]~2_combout ),
	.datad(\interface|Write_Reg[3]~3_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1727_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1727 .lut_mask = 16'h8000;
defparam \interface|uREG|REG_mem~1727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1728 (
// Equation(s):
// \interface|uREG|REG_mem~1728_combout  = (\interface|uREG|REG_mem~1697_combout  & \interface|uREG|REG_mem~1727_combout )

	.dataa(\interface|uREG|REG_mem~1697_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1727_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1728_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1728 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N1
dffeas \interface|uREG|REG_mem~1013 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1013 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1013 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1473 (
// Equation(s):
// \interface|uREG|REG_mem~1473_combout  = (\interface|uREG|REG_mem~1472_combout  & (((\interface|uREG|REG_mem~1013_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1472_combout  & 
// (\interface|uREG|REG_mem~757_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1472_combout ),
	.datab(\interface|uREG|REG_mem~757_q ),
	.datac(\interface|uREG|REG_mem~1013_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1473_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1473 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1474 (
// Equation(s):
// \interface|uREG|REG_mem~1474_combout  = (\interface|uREG|REG_mem~1471_combout  & (((\interface|uREG|REG_mem~1473_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1471_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1466_combout )))

	.dataa(\interface|uREG|REG_mem~1471_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1466_combout ),
	.datad(\interface|uREG|REG_mem~1473_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1474_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1474 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1729 (
// Equation(s):
// \interface|uREG|REG_mem~1729_combout  = (\interface|ucontrol|control_signal [1] & ((\interface|ucontrol|control_signal [0] & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [0] & 
// ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 )))))

	.dataa(\interface|ucontrol|control_signal [0]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|ucontrol|control_signal [1]),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1729_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1729 .lut_mask = 16'h2700;
defparam \interface|uREG|REG_mem~1729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1742 (
// Equation(s):
// \interface|uREG|REG_mem~1742_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1711_combout )

	.dataa(\interface|uREG|REG_mem~1729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1711_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1742_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1742 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1742 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N31
dffeas \interface|uREG|REG_mem~437 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~437 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~437 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1744 (
// Equation(s):
// \interface|uREG|REG_mem~1744_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1719_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1719_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1744_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1744 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1744 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N9
dffeas \interface|uREG|REG_mem~405 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~405 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~405 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1482 (
// Equation(s):
// \interface|uREG|REG_mem~1482_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~437_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~405_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~437_q ),
	.datac(\interface|uREG|REG_mem~405_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1482_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1482 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1745 (
// Equation(s):
// \interface|uREG|REG_mem~1745_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1727_combout )

	.dataa(\interface|uREG|REG_mem~1729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1727_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1745_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1745 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1745 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N25
dffeas \interface|uREG|REG_mem~501 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~501 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~501 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1743 (
// Equation(s):
// \interface|uREG|REG_mem~1743_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1703_combout )

	.dataa(\interface|uREG|REG_mem~1729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1703_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1743_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1743 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1743 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N31
dffeas \interface|uREG|REG_mem~469 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~469 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~469 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1483 (
// Equation(s):
// \interface|uREG|REG_mem~1483_combout  = (\interface|uREG|REG_mem~1482_combout  & ((\interface|uREG|REG_mem~501_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1482_combout  & 
// (((\interface|uREG|REG_mem~469_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1482_combout ),
	.datab(\interface|uREG|REG_mem~501_q ),
	.datac(\interface|uREG|REG_mem~469_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1483_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1483 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~53feeder (
// Equation(s):
// \interface|uREG|REG_mem~53feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~53feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1739 (
// Equation(s):
// \interface|uREG|REG_mem~1739_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1709_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1709_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1739_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1739 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N25
dffeas \interface|uREG|REG_mem~53 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~53 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1741 (
// Equation(s):
// \interface|uREG|REG_mem~1741_combout  = (\interface|uREG|REG_mem~1725_combout  & \interface|uREG|REG_mem~1729_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1725_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1729_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1741_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1741 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1741 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N3
dffeas \interface|uREG|REG_mem~117 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~117 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~117 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1740 (
// Equation(s):
// \interface|uREG|REG_mem~1740_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1717_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1729_combout ),
	.datad(\interface|uREG|REG_mem~1717_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1740_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1740 .lut_mask = 16'hF000;
defparam \interface|uREG|REG_mem~1740 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N27
dffeas \interface|uREG|REG_mem~21 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~21 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1738 (
// Equation(s):
// \interface|uREG|REG_mem~1738_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1701_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(\interface|uREG|REG_mem~1701_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1738_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1738 .lut_mask = 16'hC0C0;
defparam \interface|uREG|REG_mem~1738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N13
dffeas \interface|uREG|REG_mem~85 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~85 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1479 (
// Equation(s):
// \interface|uREG|REG_mem~1479_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~85_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~21_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~21_q ),
	.datad(\interface|uREG|REG_mem~85_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1479_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1479 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1480 (
// Equation(s):
// \interface|uREG|REG_mem~1480_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1479_combout  & ((\interface|uREG|REG_mem~117_q ))) # (!\interface|uREG|REG_mem~1479_combout  & 
// (\interface|uREG|REG_mem~53_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1479_combout ))))

	.dataa(\interface|uREG|REG_mem~53_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~117_q ),
	.datad(\interface|uREG|REG_mem~1479_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1480_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1480 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~309feeder (
// Equation(s):
// \interface|uREG|REG_mem~309feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~309feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~309feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~309feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1731 (
// Equation(s):
// \interface|uREG|REG_mem~1731_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1705_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1705_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1731_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1731 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N31
dffeas \interface|uREG|REG_mem~309 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~309feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~309 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~309 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1733 (
// Equation(s):
// \interface|uREG|REG_mem~1733_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1721_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1721_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1733_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1733 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N29
dffeas \interface|uREG|REG_mem~373 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~373 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~373 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1730 (
// Equation(s):
// \interface|uREG|REG_mem~1730_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1699_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1699_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1730_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1730 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N23
dffeas \interface|uREG|REG_mem~341 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~341 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~341 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1732 (
// Equation(s):
// \interface|uREG|REG_mem~1732_combout  = (\interface|uREG|REG_mem~1715_combout  & \interface|uREG|REG_mem~1729_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1715_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1729_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1732_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1732 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N1
dffeas \interface|uREG|REG_mem~277 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~277 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~277 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1477 (
// Equation(s):
// \interface|uREG|REG_mem~1477_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~341_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~277_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~341_q ),
	.datac(\interface|uREG|REG_mem~277_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1477_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1477 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1478 (
// Equation(s):
// \interface|uREG|REG_mem~1478_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1477_combout  & ((\interface|uREG|REG_mem~373_q ))) # (!\interface|uREG|REG_mem~1477_combout  & 
// (\interface|uREG|REG_mem~309_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1477_combout ))))

	.dataa(\interface|uREG|REG_mem~309_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~373_q ),
	.datad(\interface|uREG|REG_mem~1477_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1478_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1478 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1481 (
// Equation(s):
// \interface|uREG|REG_mem~1481_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1478_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1480_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1480_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1478_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1481_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1481 .lut_mask = 16'hF4A4;
defparam \interface|uREG|REG_mem~1481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1736 (
// Equation(s):
// \interface|uREG|REG_mem~1736_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1713_combout )

	.dataa(\interface|uREG|REG_mem~1729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1713_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1736_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1736 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N11
dffeas \interface|uREG|REG_mem~149 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~149 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1734 (
// Equation(s):
// \interface|uREG|REG_mem~1734_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1707_combout )

	.dataa(\interface|uREG|REG_mem~1729_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1707_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1734_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1734 .lut_mask = 16'hAA00;
defparam \interface|uREG|REG_mem~1734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N19
dffeas \interface|uREG|REG_mem~181 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~181 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1475 (
// Equation(s):
// \interface|uREG|REG_mem~1475_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~181_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~149_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~149_q ),
	.datad(\interface|uREG|REG_mem~181_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1475_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1475 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1735 (
// Equation(s):
// \interface|uREG|REG_mem~1735_combout  = (\interface|uREG|REG_mem~1696_combout  & \interface|uREG|REG_mem~1729_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1696_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1729_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1735_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1735 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N29
dffeas \interface|uREG|REG_mem~213 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~213 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~245feeder (
// Equation(s):
// \interface|uREG|REG_mem~245feeder_combout  = \interface|uALU|Mux10~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux10~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~245feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1737 (
// Equation(s):
// \interface|uREG|REG_mem~1737_combout  = (\interface|uREG|REG_mem~1729_combout  & \interface|uREG|REG_mem~1723_combout )

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1729_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1723_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1737_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1737 .lut_mask = 16'hCC00;
defparam \interface|uREG|REG_mem~1737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N27
dffeas \interface|uREG|REG_mem~245 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~245 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1476 (
// Equation(s):
// \interface|uREG|REG_mem~1476_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1475_combout  & ((\interface|uREG|REG_mem~245_q ))) # (!\interface|uREG|REG_mem~1475_combout  & 
// (\interface|uREG|REG_mem~213_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1475_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1475_combout ),
	.datac(\interface|uREG|REG_mem~213_q ),
	.datad(\interface|uREG|REG_mem~245_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1476_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1476 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1484 (
// Equation(s):
// \interface|uREG|REG_mem~1484_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1481_combout  & (\interface|uREG|REG_mem~1483_combout )) # (!\interface|uREG|REG_mem~1481_combout  & 
// ((\interface|uREG|REG_mem~1476_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1481_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1483_combout ),
	.datac(\interface|uREG|REG_mem~1481_combout ),
	.datad(\interface|uREG|REG_mem~1476_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1484_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1484 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1485 (
// Equation(s):
// \interface|uREG|REG_mem~1485_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1474_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1484_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\interface|uREG|REG_mem~1474_combout ),
	.datad(\interface|uREG|REG_mem~1484_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1485_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1485 .lut_mask = 16'hF3C0;
defparam \interface|uREG|REG_mem~1485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N31
dffeas \interface|uREG|REG_data_out2[21] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1485_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[21] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N12
cycloneiv_lcell_comb \interface|ucontrol|WideOr13~2 (
// Equation(s):
// \interface|ucontrol|WideOr13~2_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr13~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr13~2 .lut_mask = 16'hFAEE;
defparam \interface|ucontrol|WideOr13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N10
cycloneiv_lcell_comb \interface|ucontrol|WideOr13~3 (
// Equation(s):
// \interface|ucontrol|WideOr13~3_combout  = (\interface|ucontrol|WideOr13~2_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ))

	.dataa(\interface|ucontrol|WideOr13~2_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr13~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr13~3 .lut_mask = 16'hFFFA;
defparam \interface|ucontrol|WideOr13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N0
cycloneiv_lcell_comb \interface|ucontrol|control_signal[2] (
// Equation(s):
// \interface|ucontrol|control_signal [2] = (\interface|ucontrol|WideOr0~2_combout  & (\interface|ucontrol|control_signal [2])) # (!\interface|ucontrol|WideOr0~2_combout  & ((\interface|ucontrol|WideOr13~3_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(\interface|ucontrol|WideOr13~3_combout ),
	.datad(\interface|ucontrol|WideOr0~2_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [2]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[2] .lut_mask = 16'hCCF0;
defparam \interface|ucontrol|control_signal[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[21]~24 (
// Equation(s):
// \interface|ALU_operand_2[21]~24_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [21]))

	.dataa(\interface|uREG|REG_data_out2 [21]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[21]~24 .lut_mask = 16'hF0AA;
defparam \interface|ALU_operand_2[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N26
cycloneiv_lcell_comb \interface|uALU|Mux31~1 (
// Equation(s):
// \interface|uALU|Mux31~1_combout  = (\interface|uALU_control|ALU_control_out [1] & (\interface|uALU_control|ALU_control_out [2] & \interface|uALU_control|ALU_control_out [0]))

	.dataa(\interface|uALU_control|ALU_control_out [1]),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(gnd),
	.datad(\interface|uALU_control|ALU_control_out [0]),
	.cin(gnd),
	.combout(\interface|uALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux31~1 .lut_mask = 16'h8800;
defparam \interface|uALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N8
cycloneiv_lcell_comb \interface|ALU_operand_2[15]~20 (
// Equation(s):
// \interface|ALU_operand_2[15]~20_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15  & \interface|ucontrol|control_signal [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[15]~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[15]~20 .lut_mask = 16'hF000;
defparam \interface|ALU_operand_2[15]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N10
cycloneiv_lcell_comb \interface|uALU|LessThan0~5 (
// Equation(s):
// \interface|uALU|LessThan0~5_combout  = (\interface|ALU_operand_2[12]~4_combout ) # ((\interface|ALU_operand_2[15]~20_combout ) # ((\interface|ALU_operand_2[15]~1_combout ) # (\interface|ALU_operand_2[16]~0_combout )))

	.dataa(\interface|ALU_operand_2[12]~4_combout ),
	.datab(\interface|ALU_operand_2[15]~20_combout ),
	.datac(\interface|ALU_operand_2[15]~1_combout ),
	.datad(\interface|ALU_operand_2[16]~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~5 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N24
cycloneiv_lcell_comb \interface|uALU|LessThan0~6 (
// Equation(s):
// \interface|uALU|LessThan0~6_combout  = (\interface|ALU_operand_2[8]~8_combout ) # ((\interface|ALU_operand_2[7]~9_combout ) # ((\interface|ALU_operand_2[6]~10_combout ) # (\interface|ALU_operand_2[9]~7_combout )))

	.dataa(\interface|ALU_operand_2[8]~8_combout ),
	.datab(\interface|ALU_operand_2[7]~9_combout ),
	.datac(\interface|ALU_operand_2[6]~10_combout ),
	.datad(\interface|ALU_operand_2[9]~7_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~6 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N12
cycloneiv_lcell_comb \interface|uALU|LessThan0~7 (
// Equation(s):
// \interface|uALU|LessThan0~7_combout  = (\interface|uALU|LessThan0~5_combout ) # ((\interface|ALU_operand_2[11]~5_combout ) # ((\interface|ALU_operand_2[10]~6_combout ) # (\interface|uALU|LessThan0~6_combout )))

	.dataa(\interface|uALU|LessThan0~5_combout ),
	.datab(\interface|ALU_operand_2[11]~5_combout ),
	.datac(\interface|ALU_operand_2[10]~6_combout ),
	.datad(\interface|uALU|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~7 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N24
cycloneiv_lcell_comb \interface|uALU|LessThan0~9 (
// Equation(s):
// \interface|uALU|LessThan0~9_combout  = (\interface|ALU_operand_2[13]~3_combout ) # ((\interface|ALU_operand_2[0]~16_combout ) # ((\interface|ALU_operand_2[14]~2_combout ) # (\interface|ALU_operand_2[1]~15_combout )))

	.dataa(\interface|ALU_operand_2[13]~3_combout ),
	.datab(\interface|ALU_operand_2[0]~16_combout ),
	.datac(\interface|ALU_operand_2[14]~2_combout ),
	.datad(\interface|ALU_operand_2[1]~15_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~9 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N10
cycloneiv_lcell_comb \interface|uALU|LessThan0~0 (
// Equation(s):
// \interface|uALU|LessThan0~0_combout  = (\interface|uREG|REG_data_out2 [18]) # ((\interface|uREG|REG_data_out2 [19]) # ((\interface|uREG|REG_data_out2 [20]) # (\interface|uREG|REG_data_out2 [17])))

	.dataa(\interface|uREG|REG_data_out2 [18]),
	.datab(\interface|uREG|REG_data_out2 [19]),
	.datac(\interface|uREG|REG_data_out2 [20]),
	.datad(\interface|uREG|REG_data_out2 [17]),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[22]~23 (
// Equation(s):
// \interface|ALU_operand_2[22]~23_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [22])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|ucontrol|control_signal [2]),
	.datad(\interface|uREG|REG_data_out2 [22]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[22]~23 .lut_mask = 16'hCFC0;
defparam \interface|ALU_operand_2[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N10
cycloneiv_lcell_comb \interface|uALU|Add1~42 (
// Equation(s):
// \interface|uALU|Add1~42_combout  = (\interface|ALU_operand_2[21]~24_combout  & ((\interface|uALU|Add1~41 ) # (GND))) # (!\interface|ALU_operand_2[21]~24_combout  & (!\interface|uALU|Add1~41 ))
// \interface|uALU|Add1~43  = CARRY((\interface|ALU_operand_2[21]~24_combout ) # (!\interface|uALU|Add1~41 ))

	.dataa(\interface|ALU_operand_2[21]~24_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~41 ),
	.combout(\interface|uALU|Add1~42_combout ),
	.cout(\interface|uALU|Add1~43 ));
// synopsys translate_off
defparam \interface|uALU|Add1~42 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N12
cycloneiv_lcell_comb \interface|uALU|Add1~44 (
// Equation(s):
// \interface|uALU|Add1~44_combout  = (\interface|ALU_operand_2[22]~23_combout  & (!\interface|uALU|Add1~43  & VCC)) # (!\interface|ALU_operand_2[22]~23_combout  & (\interface|uALU|Add1~43  $ (GND)))
// \interface|uALU|Add1~45  = CARRY((!\interface|ALU_operand_2[22]~23_combout  & !\interface|uALU|Add1~43 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[22]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~43 ),
	.combout(\interface|uALU|Add1~44_combout ),
	.cout(\interface|uALU|Add1~45 ));
// synopsys translate_off
defparam \interface|uALU|Add1~44 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N16
cycloneiv_lcell_comb \interface|uALU|Mux9~0 (
// Equation(s):
// \interface|uALU|Mux9~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~44_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[22]~23_combout ))))

	.dataa(\interface|ALU_operand_2[22]~23_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Add1~44_combout ),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux9~0 .lut_mask = 16'hE200;
defparam \interface|uALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N9
dffeas \interface|uREG|REG_mem~886 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~886 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N7
dffeas \interface|uREG|REG_mem~1014 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1014 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N7
dffeas \interface|uREG|REG_mem~630 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~630 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~630 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~758feeder (
// Equation(s):
// \interface|uREG|REG_mem~758feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(\interface|uALU|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~758feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~758feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~758feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N11
dffeas \interface|uREG|REG_mem~758 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~758 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~758 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1493 (
// Equation(s):
// \interface|uREG|REG_mem~1493_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~758_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~630_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~630_q ),
	.datad(\interface|uREG|REG_mem~758_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1493_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1493 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1494 (
// Equation(s):
// \interface|uREG|REG_mem~1494_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1493_combout  & ((\interface|uREG|REG_mem~1014_q ))) # (!\interface|uREG|REG_mem~1493_combout  & 
// (\interface|uREG|REG_mem~886_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1493_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~886_q ),
	.datac(\interface|uREG|REG_mem~1014_q ),
	.datad(\interface|uREG|REG_mem~1493_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1494_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1494 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~694feeder (
// Equation(s):
// \interface|uREG|REG_mem~694feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~694feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~694feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~694feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N29
dffeas \interface|uREG|REG_mem~694 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~694 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N31
dffeas \interface|uREG|REG_mem~566 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~566 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~566 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1488 (
// Equation(s):
// \interface|uREG|REG_mem~1488_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~694_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~566_q )))))

	.dataa(\interface|uREG|REG_mem~694_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~566_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1488_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1488 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~822feeder (
// Equation(s):
// \interface|uREG|REG_mem~822feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~822feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~822feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~822feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N23
dffeas \interface|uREG|REG_mem~822 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~822feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~822 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y10_N29
dffeas \interface|uREG|REG_mem~950 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~950 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~950 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1489 (
// Equation(s):
// \interface|uREG|REG_mem~1489_combout  = (\interface|uREG|REG_mem~1488_combout  & (((\interface|uREG|REG_mem~950_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1488_combout  & 
// (\interface|uREG|REG_mem~822_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1488_combout ),
	.datab(\interface|uREG|REG_mem~822_q ),
	.datac(\interface|uREG|REG_mem~950_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1489_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1489 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N7
dffeas \interface|uREG|REG_mem~662 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~662 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~662 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y10_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~790feeder (
// Equation(s):
// \interface|uREG|REG_mem~790feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(\interface|uALU|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~790feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~790feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~790feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y10_N5
dffeas \interface|uREG|REG_mem~790 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~790feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~790 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~790 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N9
dffeas \interface|uREG|REG_mem~534 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~534 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~534 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1490 (
// Equation(s):
// \interface|uREG|REG_mem~1490_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~790_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~534_q )))))

	.dataa(\interface|uREG|REG_mem~790_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~534_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1490_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1490 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y10_N3
dffeas \interface|uREG|REG_mem~918 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~918 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~918 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1491 (
// Equation(s):
// \interface|uREG|REG_mem~1491_combout  = (\interface|uREG|REG_mem~1490_combout  & (((\interface|uREG|REG_mem~918_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1490_combout  & 
// (\interface|uREG|REG_mem~662_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~662_q ),
	.datab(\interface|uREG|REG_mem~1490_combout ),
	.datac(\interface|uREG|REG_mem~918_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1491_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1491 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1492 (
// Equation(s):
// \interface|uREG|REG_mem~1492_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1489_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1491_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1489_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1491_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1492_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1492 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~982feeder (
// Equation(s):
// \interface|uREG|REG_mem~982feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~982feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~982feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~982feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N19
dffeas \interface|uREG|REG_mem~982 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~982feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~982 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~982 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~854feeder (
// Equation(s):
// \interface|uREG|REG_mem~854feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(\interface|uALU|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~854feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~854feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~854feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N3
dffeas \interface|uREG|REG_mem~854 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~854feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~854 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y17_N21
dffeas \interface|uREG|REG_mem~598 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~598 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~598 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1486 (
// Equation(s):
// \interface|uREG|REG_mem~1486_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~854_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~598_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~854_q ),
	.datac(\interface|uREG|REG_mem~598_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1486_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1486 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N15
dffeas \interface|uREG|REG_mem~726 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~726 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~726 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1487 (
// Equation(s):
// \interface|uREG|REG_mem~1487_combout  = (\interface|uREG|REG_mem~1486_combout  & ((\interface|uREG|REG_mem~982_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1486_combout  & 
// (((\interface|uREG|REG_mem~726_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~982_q ),
	.datab(\interface|uREG|REG_mem~1486_combout ),
	.datac(\interface|uREG|REG_mem~726_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1487_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1487 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1495 (
// Equation(s):
// \interface|uREG|REG_mem~1495_combout  = (\interface|uREG|REG_mem~1492_combout  & ((\interface|uREG|REG_mem~1494_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1492_combout  & 
// (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & \interface|uREG|REG_mem~1487_combout ))))

	.dataa(\interface|uREG|REG_mem~1494_combout ),
	.datab(\interface|uREG|REG_mem~1492_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1487_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1495_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1495 .lut_mask = 16'hBC8C;
defparam \interface|uREG|REG_mem~1495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~310feeder (
// Equation(s):
// \interface|uREG|REG_mem~310feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(\interface|uALU|Mux9~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~310feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~310feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~310feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N23
dffeas \interface|uREG|REG_mem~310 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~310 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N17
dffeas \interface|uREG|REG_mem~278 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~278 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~278 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1496 (
// Equation(s):
// \interface|uREG|REG_mem~1496_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~310_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~278_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~310_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~278_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1496_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1496 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~374feeder (
// Equation(s):
// \interface|uREG|REG_mem~374feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux9~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~374feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~374feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~374feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N31
dffeas \interface|uREG|REG_mem~374 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~374feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~374 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y16_N9
dffeas \interface|uREG|REG_mem~342 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~342 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~342 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1497 (
// Equation(s):
// \interface|uREG|REG_mem~1497_combout  = (\interface|uREG|REG_mem~1496_combout  & ((\interface|uREG|REG_mem~374_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1496_combout  & 
// (((\interface|uREG|REG_mem~342_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1496_combout ),
	.datab(\interface|uREG|REG_mem~374_q ),
	.datac(\interface|uREG|REG_mem~342_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1497_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1497 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~470feeder (
// Equation(s):
// \interface|uREG|REG_mem~470feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux9~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~470feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~470feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~470feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N19
dffeas \interface|uREG|REG_mem~470 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~470feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~470 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~470 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N13
dffeas \interface|uREG|REG_mem~406 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~406 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~406 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1503 (
// Equation(s):
// \interface|uREG|REG_mem~1503_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~470_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~406_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~470_q ),
	.datac(\interface|uREG|REG_mem~406_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1503_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1503 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y18_N9
dffeas \interface|uREG|REG_mem~438 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~438 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y18_N17
dffeas \interface|uREG|REG_mem~502 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~502 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~502 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1504 (
// Equation(s):
// \interface|uREG|REG_mem~1504_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1503_combout  & ((\interface|uREG|REG_mem~502_q ))) # (!\interface|uREG|REG_mem~1503_combout  & 
// (\interface|uREG|REG_mem~438_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1503_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1503_combout ),
	.datac(\interface|uREG|REG_mem~438_q ),
	.datad(\interface|uREG|REG_mem~502_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1504_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1504 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~54feeder (
// Equation(s):
// \interface|uREG|REG_mem~54feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~54feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~54feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~54feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N11
dffeas \interface|uREG|REG_mem~54 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~54feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~54 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y10_N21
dffeas \interface|uREG|REG_mem~22 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~22 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1500 (
// Equation(s):
// \interface|uREG|REG_mem~1500_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~54_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~22_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~54_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~22_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1500_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1500 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N1
dffeas \interface|uREG|REG_mem~86 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~86 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N29
dffeas \interface|uREG|REG_mem~118 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~118 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~118 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1501 (
// Equation(s):
// \interface|uREG|REG_mem~1501_combout  = (\interface|uREG|REG_mem~1500_combout  & (((\interface|uREG|REG_mem~118_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1500_combout  & 
// (\interface|uREG|REG_mem~86_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1500_combout ),
	.datab(\interface|uREG|REG_mem~86_q ),
	.datac(\interface|uREG|REG_mem~118_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1501_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1501 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N19
dffeas \interface|uREG|REG_mem~150 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~150 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~150 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~214feeder (
// Equation(s):
// \interface|uREG|REG_mem~214feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~214feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~214feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~214feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N21
dffeas \interface|uREG|REG_mem~214 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~214feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~214 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1498 (
// Equation(s):
// \interface|uREG|REG_mem~1498_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~214_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~150_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~150_q ),
	.datad(\interface|uREG|REG_mem~214_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1498_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1498 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~182feeder (
// Equation(s):
// \interface|uREG|REG_mem~182feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~182feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N13
dffeas \interface|uREG|REG_mem~182 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~182 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~182 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~246feeder (
// Equation(s):
// \interface|uREG|REG_mem~246feeder_combout  = \interface|uALU|Mux9~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~246feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N1
dffeas \interface|uREG|REG_mem~246 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~246 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1499 (
// Equation(s):
// \interface|uREG|REG_mem~1499_combout  = (\interface|uREG|REG_mem~1498_combout  & (((\interface|uREG|REG_mem~246_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1498_combout  & 
// (\interface|uREG|REG_mem~182_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1498_combout ),
	.datab(\interface|uREG|REG_mem~182_q ),
	.datac(\interface|uREG|REG_mem~246_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1499_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1499 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1502 (
// Equation(s):
// \interface|uREG|REG_mem~1502_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # (\interface|uREG|REG_mem~1499_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1501_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1501_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1499_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1502_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1502 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1505 (
// Equation(s):
// \interface|uREG|REG_mem~1505_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1502_combout  & ((\interface|uREG|REG_mem~1504_combout ))) # (!\interface|uREG|REG_mem~1502_combout  & 
// (\interface|uREG|REG_mem~1497_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1502_combout ))))

	.dataa(\interface|uREG|REG_mem~1497_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1504_combout ),
	.datad(\interface|uREG|REG_mem~1502_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1505_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1505 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1506 (
// Equation(s):
// \interface|uREG|REG_mem~1506_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1495_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1505_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\interface|uREG|REG_mem~1495_combout ),
	.datad(\interface|uREG|REG_mem~1505_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1506_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1506 .lut_mask = 16'hF3C0;
defparam \interface|uREG|REG_mem~1506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N23
dffeas \interface|uREG|REG_data_out2[22] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1506_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[22] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N2
cycloneiv_lcell_comb \interface|ALU_operand_2[23]~22 (
// Equation(s):
// \interface|ALU_operand_2[23]~22_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [23])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|ucontrol|control_signal [2]),
	.datad(\interface|uREG|REG_data_out2 [23]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[23]~22 .lut_mask = 16'hCFC0;
defparam \interface|ALU_operand_2[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N14
cycloneiv_lcell_comb \interface|uALU|Add1~46 (
// Equation(s):
// \interface|uALU|Add1~46_combout  = (\interface|ALU_operand_2[23]~22_combout  & ((\interface|uALU|Add1~45 ) # (GND))) # (!\interface|ALU_operand_2[23]~22_combout  & (!\interface|uALU|Add1~45 ))
// \interface|uALU|Add1~47  = CARRY((\interface|ALU_operand_2[23]~22_combout ) # (!\interface|uALU|Add1~45 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[23]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~45 ),
	.combout(\interface|uALU|Add1~46_combout ),
	.cout(\interface|uALU|Add1~47 ));
// synopsys translate_off
defparam \interface|uALU|Add1~46 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N20
cycloneiv_lcell_comb \interface|uALU|Mux8~0 (
// Equation(s):
// \interface|uALU|Mux8~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~46_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[23]~22_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|ALU_operand_2[23]~22_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~46_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux8~0 .lut_mask = 16'hE040;
defparam \interface|uALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N27
dffeas \interface|uREG|REG_mem~631 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~631 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~631 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~887feeder (
// Equation(s):
// \interface|uREG|REG_mem~887feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~887feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~887feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~887feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N23
dffeas \interface|uREG|REG_mem~887 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~887feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~887 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~887 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1514 (
// Equation(s):
// \interface|uREG|REG_mem~1514_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~887_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~631_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~631_q ),
	.datad(\interface|uREG|REG_mem~887_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1514_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1514 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~759feeder (
// Equation(s):
// \interface|uREG|REG_mem~759feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~759feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~759feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~759feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N29
dffeas \interface|uREG|REG_mem~759 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~759 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y16_N1
dffeas \interface|uREG|REG_mem~1015 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1015 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1015 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1515 (
// Equation(s):
// \interface|uREG|REG_mem~1515_combout  = (\interface|uREG|REG_mem~1514_combout  & (((\interface|uREG|REG_mem~1015_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1514_combout  & 
// (\interface|uREG|REG_mem~759_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1514_combout ),
	.datab(\interface|uREG|REG_mem~759_q ),
	.datac(\interface|uREG|REG_mem~1015_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1515_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1515 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N21
dffeas \interface|uREG|REG_mem~567 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~567 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~567 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~823feeder (
// Equation(s):
// \interface|uREG|REG_mem~823feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~823feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~823feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~823feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N3
dffeas \interface|uREG|REG_mem~823 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~823feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~823 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~823 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1507 (
// Equation(s):
// \interface|uREG|REG_mem~1507_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~823_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~567_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~567_q ),
	.datad(\interface|uREG|REG_mem~823_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1507_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1507 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N23
dffeas \interface|uREG|REG_mem~695 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~695 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~695 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~951feeder (
// Equation(s):
// \interface|uREG|REG_mem~951feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~951feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~951feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~951feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N17
dffeas \interface|uREG|REG_mem~951 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~951 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~951 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1508 (
// Equation(s):
// \interface|uREG|REG_mem~1508_combout  = (\interface|uREG|REG_mem~1507_combout  & (((\interface|uREG|REG_mem~951_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1507_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~695_q )))

	.dataa(\interface|uREG|REG_mem~1507_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~695_q ),
	.datad(\interface|uREG|REG_mem~951_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1508_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1508 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~855feeder (
// Equation(s):
// \interface|uREG|REG_mem~855feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~855feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~855feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~855feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N7
dffeas \interface|uREG|REG_mem~855 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~855feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~855 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~855 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~727feeder (
// Equation(s):
// \interface|uREG|REG_mem~727feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~727feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~727feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~727feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N3
dffeas \interface|uREG|REG_mem~727 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~727feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~727 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~727 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N27
dffeas \interface|uREG|REG_mem~599 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~599 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~599 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1509 (
// Equation(s):
// \interface|uREG|REG_mem~1509_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~727_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~599_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~727_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~599_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1509_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1509 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N9
dffeas \interface|uREG|REG_mem~983 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~983 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~983 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1510 (
// Equation(s):
// \interface|uREG|REG_mem~1510_combout  = (\interface|uREG|REG_mem~1509_combout  & (((\interface|uREG|REG_mem~983_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1509_combout  & 
// (\interface|uREG|REG_mem~855_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~855_q ),
	.datab(\interface|uREG|REG_mem~1509_combout ),
	.datac(\interface|uREG|REG_mem~983_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1510_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1510 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~791feeder (
// Equation(s):
// \interface|uREG|REG_mem~791feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~791feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~791feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~791feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N9
dffeas \interface|uREG|REG_mem~791 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~791feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~791 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~791 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N19
dffeas \interface|uREG|REG_mem~919 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~919 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~919 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~663feeder (
// Equation(s):
// \interface|uREG|REG_mem~663feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~663feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~663feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~663feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N11
dffeas \interface|uREG|REG_mem~663 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~663feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~663 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~663 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N29
dffeas \interface|uREG|REG_mem~535 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~535 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~535 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1511 (
// Equation(s):
// \interface|uREG|REG_mem~1511_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~663_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~535_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~663_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~535_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1511_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1511 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1512 (
// Equation(s):
// \interface|uREG|REG_mem~1512_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1511_combout  & ((\interface|uREG|REG_mem~919_q ))) # (!\interface|uREG|REG_mem~1511_combout  & 
// (\interface|uREG|REG_mem~791_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1511_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~791_q ),
	.datac(\interface|uREG|REG_mem~919_q ),
	.datad(\interface|uREG|REG_mem~1511_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1512_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1512 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1513 (
// Equation(s):
// \interface|uREG|REG_mem~1513_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1510_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1512_combout )))))

	.dataa(\interface|uREG|REG_mem~1510_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1512_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1513_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1513 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1516 (
// Equation(s):
// \interface|uREG|REG_mem~1516_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1513_combout  & (\interface|uREG|REG_mem~1515_combout )) # (!\interface|uREG|REG_mem~1513_combout  & 
// ((\interface|uREG|REG_mem~1508_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1513_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1515_combout ),
	.datac(\interface|uREG|REG_mem~1508_combout ),
	.datad(\interface|uREG|REG_mem~1513_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1516_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1516 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N13
dffeas \interface|uREG|REG_mem~247 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~247 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y15_N19
dffeas \interface|uREG|REG_mem~215 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~215 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~215 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y15_N9
dffeas \interface|uREG|REG_mem~151 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~151 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y12_N11
dffeas \interface|uREG|REG_mem~183 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~183 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1517 (
// Equation(s):
// \interface|uREG|REG_mem~1517_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~183_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~151_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~151_q ),
	.datad(\interface|uREG|REG_mem~183_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1517_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1517 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1518 (
// Equation(s):
// \interface|uREG|REG_mem~1518_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1517_combout  & (\interface|uREG|REG_mem~247_q )) # (!\interface|uREG|REG_mem~1517_combout  & 
// ((\interface|uREG|REG_mem~215_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1517_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~247_q ),
	.datac(\interface|uREG|REG_mem~215_q ),
	.datad(\interface|uREG|REG_mem~1517_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1518_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1518 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~311feeder (
// Equation(s):
// \interface|uREG|REG_mem~311feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(\interface|uALU|Mux8~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~311feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~311feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~311feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N29
dffeas \interface|uREG|REG_mem~311 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~311 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y16_N25
dffeas \interface|uREG|REG_mem~375 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~375 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~375 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~343feeder (
// Equation(s):
// \interface|uREG|REG_mem~343feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~343feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~343feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~343feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N15
dffeas \interface|uREG|REG_mem~343 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~343feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~343 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N31
dffeas \interface|uREG|REG_mem~279 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~279 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~279 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1519 (
// Equation(s):
// \interface|uREG|REG_mem~1519_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~343_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~279_q )))))

	.dataa(\interface|uREG|REG_mem~343_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~279_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1519_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1519 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1520 (
// Equation(s):
// \interface|uREG|REG_mem~1520_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1519_combout  & ((\interface|uREG|REG_mem~375_q ))) # (!\interface|uREG|REG_mem~1519_combout  & 
// (\interface|uREG|REG_mem~311_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1519_combout ))))

	.dataa(\interface|uREG|REG_mem~311_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~375_q ),
	.datad(\interface|uREG|REG_mem~1519_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1520_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1520 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~87feeder (
// Equation(s):
// \interface|uREG|REG_mem~87feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~87feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~87feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~87feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N3
dffeas \interface|uREG|REG_mem~87 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~87 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~87 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N19
dffeas \interface|uREG|REG_mem~23 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~23 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1521 (
// Equation(s):
// \interface|uREG|REG_mem~1521_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~87_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~23_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~87_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~23_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1521_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1521 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N13
dffeas \interface|uREG|REG_mem~119 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~119 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~55feeder (
// Equation(s):
// \interface|uREG|REG_mem~55feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux8~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~55feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N7
dffeas \interface|uREG|REG_mem~55 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~55 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~55 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1522 (
// Equation(s):
// \interface|uREG|REG_mem~1522_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1521_combout  & (\interface|uREG|REG_mem~119_q )) # (!\interface|uREG|REG_mem~1521_combout  & ((\interface|uREG|REG_mem~55_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1521_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1521_combout ),
	.datac(\interface|uREG|REG_mem~119_q ),
	.datad(\interface|uREG|REG_mem~55_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1522_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1522 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1523 (
// Equation(s):
// \interface|uREG|REG_mem~1523_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1520_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1522_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1520_combout ),
	.datac(\interface|uREG|REG_mem~1522_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1523_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1523 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y18_N21
dffeas \interface|uREG|REG_mem~503 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~503 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~503 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N17
dffeas \interface|uREG|REG_mem~407 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~407 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~407 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~439feeder (
// Equation(s):
// \interface|uREG|REG_mem~439feeder_combout  = \interface|uALU|Mux8~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux8~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~439feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~439feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~439feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y18_N15
dffeas \interface|uREG|REG_mem~439 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~439 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~439 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1524 (
// Equation(s):
// \interface|uREG|REG_mem~1524_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~439_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~407_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~407_q ),
	.datad(\interface|uREG|REG_mem~439_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1524_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1524 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N15
dffeas \interface|uREG|REG_mem~471 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~471 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~471 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1525 (
// Equation(s):
// \interface|uREG|REG_mem~1525_combout  = (\interface|uREG|REG_mem~1524_combout  & ((\interface|uREG|REG_mem~503_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1524_combout  & 
// (((\interface|uREG|REG_mem~471_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~503_q ),
	.datab(\interface|uREG|REG_mem~1524_combout ),
	.datac(\interface|uREG|REG_mem~471_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1525_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1525 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1526 (
// Equation(s):
// \interface|uREG|REG_mem~1526_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1523_combout  & ((\interface|uREG|REG_mem~1525_combout ))) # (!\interface|uREG|REG_mem~1523_combout  & 
// (\interface|uREG|REG_mem~1518_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1523_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1518_combout ),
	.datac(\interface|uREG|REG_mem~1523_combout ),
	.datad(\interface|uREG|REG_mem~1525_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1526_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1526 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1527 (
// Equation(s):
// \interface|uREG|REG_mem~1527_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1516_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1526_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1516_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\interface|uREG|REG_mem~1526_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1527_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1527 .lut_mask = 16'hB8B8;
defparam \interface|uREG|REG_mem~1527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N5
dffeas \interface|uREG|REG_data_out2[23] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1527_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[23] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[24]~21 (
// Equation(s):
// \interface|ALU_operand_2[24]~21_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [24])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\interface|uREG|REG_data_out2 [24]),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[24]~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[24]~21 .lut_mask = 16'hAACC;
defparam \interface|ALU_operand_2[24]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N16
cycloneiv_lcell_comb \interface|uALU|Add1~48 (
// Equation(s):
// \interface|uALU|Add1~48_combout  = (\interface|ALU_operand_2[24]~21_combout  & (!\interface|uALU|Add1~47  & VCC)) # (!\interface|ALU_operand_2[24]~21_combout  & (\interface|uALU|Add1~47  $ (GND)))
// \interface|uALU|Add1~49  = CARRY((!\interface|ALU_operand_2[24]~21_combout  & !\interface|uALU|Add1~47 ))

	.dataa(\interface|ALU_operand_2[24]~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~47 ),
	.combout(\interface|uALU|Add1~48_combout ),
	.cout(\interface|uALU|Add1~49 ));
// synopsys translate_off
defparam \interface|uALU|Add1~48 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N20
cycloneiv_lcell_comb \interface|uALU|Mux7~0 (
// Equation(s):
// \interface|uALU|Mux7~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~48_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[24]~21_combout )))))

	.dataa(\interface|uALU|Add1~48_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[24]~21_combout ),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux7~0 .lut_mask = 16'hB800;
defparam \interface|uALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~472feeder (
// Equation(s):
// \interface|uREG|REG_mem~472feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~472feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~472feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~472feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N3
dffeas \interface|uREG|REG_mem~472 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~472feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~472 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N25
dffeas \interface|uREG|REG_mem~408 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~408 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~408 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1545 (
// Equation(s):
// \interface|uREG|REG_mem~1545_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~472_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~408_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~472_q ),
	.datac(\interface|uREG|REG_mem~408_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1545_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1545 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N17
dffeas \interface|uREG|REG_mem~440 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~440 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y18_N21
dffeas \interface|uREG|REG_mem~504 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~504 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~504 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1546 (
// Equation(s):
// \interface|uREG|REG_mem~1546_combout  = (\interface|uREG|REG_mem~1545_combout  & (((\interface|uREG|REG_mem~504_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1545_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~440_q )))

	.dataa(\interface|uREG|REG_mem~1545_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~440_q ),
	.datad(\interface|uREG|REG_mem~504_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1546_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1546 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N5
dffeas \interface|uREG|REG_mem~376 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~376 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y16_N17
dffeas \interface|uREG|REG_mem~280 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~280 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~280 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~312feeder (
// Equation(s):
// \interface|uREG|REG_mem~312feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~312feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~312feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~312feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N11
dffeas \interface|uREG|REG_mem~312 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~312 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~312 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1538 (
// Equation(s):
// \interface|uREG|REG_mem~1538_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~312_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~280_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~280_q ),
	.datad(\interface|uREG|REG_mem~312_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1538_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1538 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N31
dffeas \interface|uREG|REG_mem~344 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~344 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~344 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1539 (
// Equation(s):
// \interface|uREG|REG_mem~1539_combout  = (\interface|uREG|REG_mem~1538_combout  & ((\interface|uREG|REG_mem~376_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1538_combout  & 
// (((\interface|uREG|REG_mem~344_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~376_q ),
	.datab(\interface|uREG|REG_mem~1538_combout ),
	.datac(\interface|uREG|REG_mem~344_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1539_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1539 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~56feeder (
// Equation(s):
// \interface|uREG|REG_mem~56feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~56feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~56feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~56feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N9
dffeas \interface|uREG|REG_mem~56 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~56 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N15
dffeas \interface|uREG|REG_mem~24 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~24 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1542 (
// Equation(s):
// \interface|uREG|REG_mem~1542_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~56_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~24_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~56_q ),
	.datac(\interface|uREG|REG_mem~24_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1542_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1542 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N19
dffeas \interface|uREG|REG_mem~120 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~120 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~88feeder (
// Equation(s):
// \interface|uREG|REG_mem~88feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux7~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~88feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N23
dffeas \interface|uREG|REG_mem~88 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~88 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~88 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1543 (
// Equation(s):
// \interface|uREG|REG_mem~1543_combout  = (\interface|uREG|REG_mem~1542_combout  & (((\interface|uREG|REG_mem~120_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1542_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~88_q ))))

	.dataa(\interface|uREG|REG_mem~1542_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~120_q ),
	.datad(\interface|uREG|REG_mem~88_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1543_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1543 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~184feeder (
// Equation(s):
// \interface|uREG|REG_mem~184feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~184feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N1
dffeas \interface|uREG|REG_mem~184 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~184 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y18_N5
dffeas \interface|uREG|REG_mem~216 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~216 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~216 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N29
dffeas \interface|uREG|REG_mem~152 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~152 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~152 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1540 (
// Equation(s):
// \interface|uREG|REG_mem~1540_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~216_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~152_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~216_q ),
	.datac(\interface|uREG|REG_mem~152_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1540_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1540 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N19
dffeas \interface|uREG|REG_mem~248 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~248 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~248 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1541 (
// Equation(s):
// \interface|uREG|REG_mem~1541_combout  = (\interface|uREG|REG_mem~1540_combout  & (((\interface|uREG|REG_mem~248_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1540_combout  & 
// (\interface|uREG|REG_mem~184_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~184_q ),
	.datab(\interface|uREG|REG_mem~1540_combout ),
	.datac(\interface|uREG|REG_mem~248_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1541_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1541 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1544 (
// Equation(s):
// \interface|uREG|REG_mem~1544_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # (\interface|uREG|REG_mem~1541_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1543_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1543_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1541_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1544_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1544 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1547 (
// Equation(s):
// \interface|uREG|REG_mem~1547_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1544_combout  & (\interface|uREG|REG_mem~1546_combout )) # (!\interface|uREG|REG_mem~1544_combout  & 
// ((\interface|uREG|REG_mem~1539_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1544_combout ))))

	.dataa(\interface|uREG|REG_mem~1546_combout ),
	.datab(\interface|uREG|REG_mem~1539_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1544_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1547_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1547 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~888feeder (
// Equation(s):
// \interface|uREG|REG_mem~888feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~888feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~888feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~888feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N15
dffeas \interface|uREG|REG_mem~888 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~888 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y16_N13
dffeas \interface|uREG|REG_mem~1016 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1016 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1016 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N13
dffeas \interface|uREG|REG_mem~632 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~632 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~632 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~760feeder (
// Equation(s):
// \interface|uREG|REG_mem~760feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(\interface|uALU|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~760feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~760feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~760feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N7
dffeas \interface|uREG|REG_mem~760 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~760 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~760 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1535 (
// Equation(s):
// \interface|uREG|REG_mem~1535_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~760_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~632_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~632_q ),
	.datad(\interface|uREG|REG_mem~760_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1535_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1535 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1536 (
// Equation(s):
// \interface|uREG|REG_mem~1536_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1535_combout  & ((\interface|uREG|REG_mem~1016_q ))) # (!\interface|uREG|REG_mem~1535_combout  & 
// (\interface|uREG|REG_mem~888_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1535_combout ))))

	.dataa(\interface|uREG|REG_mem~888_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1016_q ),
	.datad(\interface|uREG|REG_mem~1535_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1536_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1536 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N31
dffeas \interface|uREG|REG_mem~600 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~600 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~600 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~856feeder (
// Equation(s):
// \interface|uREG|REG_mem~856feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~856feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~856feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~856feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N29
dffeas \interface|uREG|REG_mem~856 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~856feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~856 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~856 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1528 (
// Equation(s):
// \interface|uREG|REG_mem~1528_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~856_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~600_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~600_q ),
	.datad(\interface|uREG|REG_mem~856_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1528_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1528 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N21
dffeas \interface|uREG|REG_mem~728 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~728 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~728 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~984feeder (
// Equation(s):
// \interface|uREG|REG_mem~984feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~984feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~984feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~984feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N19
dffeas \interface|uREG|REG_mem~984 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~984feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~984 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~984 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1529 (
// Equation(s):
// \interface|uREG|REG_mem~1529_combout  = (\interface|uREG|REG_mem~1528_combout  & (((\interface|uREG|REG_mem~984_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1528_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~728_q )))

	.dataa(\interface|uREG|REG_mem~1528_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~728_q ),
	.datad(\interface|uREG|REG_mem~984_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1529_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1529 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N11
dffeas \interface|uREG|REG_mem~664 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~664 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~664 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y10_N13
dffeas \interface|uREG|REG_mem~920 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~920 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~920 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N23
dffeas \interface|uREG|REG_mem~536 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~536 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~536 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~792feeder (
// Equation(s):
// \interface|uREG|REG_mem~792feeder_combout  = \interface|uALU|Mux7~0_combout 

	.dataa(\interface|uALU|Mux7~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~792feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~792feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~792feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N15
dffeas \interface|uREG|REG_mem~792 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~792feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~792 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~792 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1532 (
// Equation(s):
// \interface|uREG|REG_mem~1532_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~792_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~536_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~536_q ),
	.datad(\interface|uREG|REG_mem~792_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1532_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1532 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1533 (
// Equation(s):
// \interface|uREG|REG_mem~1533_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1532_combout  & ((\interface|uREG|REG_mem~920_q ))) # (!\interface|uREG|REG_mem~1532_combout  & 
// (\interface|uREG|REG_mem~664_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1532_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~664_q ),
	.datac(\interface|uREG|REG_mem~920_q ),
	.datad(\interface|uREG|REG_mem~1532_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1533_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1533 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N5
dffeas \interface|uREG|REG_mem~696 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~696 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N9
dffeas \interface|uREG|REG_mem~568 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~568 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~568 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1530 (
// Equation(s):
// \interface|uREG|REG_mem~1530_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~696_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~568_q )))))

	.dataa(\interface|uREG|REG_mem~696_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~568_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1530_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1530 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N17
dffeas \interface|uREG|REG_mem~824 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~824 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y11_N31
dffeas \interface|uREG|REG_mem~952 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~952 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~952 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1531 (
// Equation(s):
// \interface|uREG|REG_mem~1531_combout  = (\interface|uREG|REG_mem~1530_combout  & (((\interface|uREG|REG_mem~952_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1530_combout  & 
// (\interface|uREG|REG_mem~824_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1530_combout ),
	.datab(\interface|uREG|REG_mem~824_q ),
	.datac(\interface|uREG|REG_mem~952_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1531_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1531 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1534 (
// Equation(s):
// \interface|uREG|REG_mem~1534_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1531_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1533_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1533_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1531_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1534_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1534 .lut_mask = 16'hCCE2;
defparam \interface|uREG|REG_mem~1534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1537 (
// Equation(s):
// \interface|uREG|REG_mem~1537_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1534_combout  & (\interface|uREG|REG_mem~1536_combout )) # (!\interface|uREG|REG_mem~1534_combout  & 
// ((\interface|uREG|REG_mem~1529_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1534_combout ))))

	.dataa(\interface|uREG|REG_mem~1536_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1529_combout ),
	.datad(\interface|uREG|REG_mem~1534_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1537_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1537 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1548 (
// Equation(s):
// \interface|uREG|REG_mem~1548_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1537_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1547_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1547_combout ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1537_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1548_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1548 .lut_mask = 16'hF0AA;
defparam \interface|uREG|REG_mem~1548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N13
dffeas \interface|uREG|REG_data_out2[24] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1548_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[24] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N0
cycloneiv_lcell_comb \interface|uALU|LessThan0~1 (
// Equation(s):
// \interface|uALU|LessThan0~1_combout  = (\interface|uREG|REG_data_out2 [22]) # ((\interface|uREG|REG_data_out2 [23]) # ((\interface|uREG|REG_data_out2 [21]) # (\interface|uREG|REG_data_out2 [24])))

	.dataa(\interface|uREG|REG_data_out2 [22]),
	.datab(\interface|uREG|REG_data_out2 [23]),
	.datac(\interface|uREG|REG_data_out2 [21]),
	.datad(\interface|uREG|REG_data_out2 [24]),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N0
cycloneiv_lcell_comb \interface|ALU_operand_2[29]~32 (
// Equation(s):
// \interface|ALU_operand_2[29]~32_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [29])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uREG|REG_data_out2 [29]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[29]~32 .lut_mask = 16'hCCF0;
defparam \interface|ALU_operand_2[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N18
cycloneiv_lcell_comb \interface|uALU|Add1~50 (
// Equation(s):
// \interface|uALU|Add1~50_combout  = (\interface|ALU_operand_2[25]~26_combout  & ((\interface|uALU|Add1~49 ) # (GND))) # (!\interface|ALU_operand_2[25]~26_combout  & (!\interface|uALU|Add1~49 ))
// \interface|uALU|Add1~51  = CARRY((\interface|ALU_operand_2[25]~26_combout ) # (!\interface|uALU|Add1~49 ))

	.dataa(\interface|ALU_operand_2[25]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~49 ),
	.combout(\interface|uALU|Add1~50_combout ),
	.cout(\interface|uALU|Add1~51 ));
// synopsys translate_off
defparam \interface|uALU|Add1~50 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N4
cycloneiv_lcell_comb \interface|uALU|Mux6~0 (
// Equation(s):
// \interface|uALU|Mux6~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~50_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[25]~26_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|ALU_operand_2[25]~26_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux6~0 .lut_mask = 16'hE040;
defparam \interface|uALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~729feeder (
// Equation(s):
// \interface|uREG|REG_mem~729feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~729feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~729feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~729feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N5
dffeas \interface|uREG|REG_mem~729 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~729feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~729 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~729 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N31
dffeas \interface|uREG|REG_mem~601 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~601 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~601 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1551 (
// Equation(s):
// \interface|uREG|REG_mem~1551_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~729_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~601_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~729_q ),
	.datac(\interface|uREG|REG_mem~601_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1551_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1551 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~857feeder (
// Equation(s):
// \interface|uREG|REG_mem~857feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~857feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~857feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~857feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N15
dffeas \interface|uREG|REG_mem~857 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~857feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~857 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y13_N11
dffeas \interface|uREG|REG_mem~985 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~985 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~985 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1552 (
// Equation(s):
// \interface|uREG|REG_mem~1552_combout  = (\interface|uREG|REG_mem~1551_combout  & (((\interface|uREG|REG_mem~985_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1551_combout  & 
// (\interface|uREG|REG_mem~857_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1551_combout ),
	.datab(\interface|uREG|REG_mem~857_q ),
	.datac(\interface|uREG|REG_mem~985_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1552_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1552 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~793feeder (
// Equation(s):
// \interface|uREG|REG_mem~793feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~793feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~793feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~793feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y17_N9
dffeas \interface|uREG|REG_mem~793 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~793feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~793 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~793 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~665feeder (
// Equation(s):
// \interface|uREG|REG_mem~665feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~665feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~665feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~665feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y13_N1
dffeas \interface|uREG|REG_mem~665 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~665feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~665 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~665 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N31
dffeas \interface|uREG|REG_mem~537 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~537 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~537 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1553 (
// Equation(s):
// \interface|uREG|REG_mem~1553_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~665_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~537_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~665_q ),
	.datac(\interface|uREG|REG_mem~537_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1553_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1553 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N1
dffeas \interface|uREG|REG_mem~921 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~921 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~921 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1554 (
// Equation(s):
// \interface|uREG|REG_mem~1554_combout  = (\interface|uREG|REG_mem~1553_combout  & (((\interface|uREG|REG_mem~921_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1553_combout  & 
// (\interface|uREG|REG_mem~793_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~793_q ),
	.datab(\interface|uREG|REG_mem~1553_combout ),
	.datac(\interface|uREG|REG_mem~921_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1554_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1554 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1555 (
// Equation(s):
// \interface|uREG|REG_mem~1555_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1552_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & \interface|uREG|REG_mem~1554_combout ))))

	.dataa(\interface|uREG|REG_mem~1552_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1554_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1555_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1555 .lut_mask = 16'hCBC8;
defparam \interface|uREG|REG_mem~1555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N5
dffeas \interface|uREG|REG_mem~825 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~825 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N23
dffeas \interface|uREG|REG_mem~569 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~569 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~569 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1549 (
// Equation(s):
// \interface|uREG|REG_mem~1549_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~825_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~569_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~825_q ),
	.datac(\interface|uREG|REG_mem~569_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1549_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1549 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~953feeder (
// Equation(s):
// \interface|uREG|REG_mem~953feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~953feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~953feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~953feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N21
dffeas \interface|uREG|REG_mem~953 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~953 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y12_N19
dffeas \interface|uREG|REG_mem~697 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~697 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~697 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1550 (
// Equation(s):
// \interface|uREG|REG_mem~1550_combout  = (\interface|uREG|REG_mem~1549_combout  & ((\interface|uREG|REG_mem~953_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1549_combout  & 
// (((\interface|uREG|REG_mem~697_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1549_combout ),
	.datab(\interface|uREG|REG_mem~953_q ),
	.datac(\interface|uREG|REG_mem~697_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1550_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1550 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N19
dffeas \interface|uREG|REG_mem~889 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~889 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N3
dffeas \interface|uREG|REG_mem~633 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~633 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~633 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1556 (
// Equation(s):
// \interface|uREG|REG_mem~1556_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~889_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~633_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~889_q ),
	.datac(\interface|uREG|REG_mem~633_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1556_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1556 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N9
dffeas \interface|uREG|REG_mem~1017 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1017 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1017 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~761feeder (
// Equation(s):
// \interface|uREG|REG_mem~761feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~761feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~761feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~761feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N17
dffeas \interface|uREG|REG_mem~761 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~761 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~761 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1557 (
// Equation(s):
// \interface|uREG|REG_mem~1557_combout  = (\interface|uREG|REG_mem~1556_combout  & (((\interface|uREG|REG_mem~1017_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1556_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~761_q ))))

	.dataa(\interface|uREG|REG_mem~1556_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1017_q ),
	.datad(\interface|uREG|REG_mem~761_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1557_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1557 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1558 (
// Equation(s):
// \interface|uREG|REG_mem~1558_combout  = (\interface|uREG|REG_mem~1555_combout  & (((\interface|uREG|REG_mem~1557_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1555_combout  & 
// (\interface|uREG|REG_mem~1550_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1555_combout ),
	.datab(\interface|uREG|REG_mem~1550_combout ),
	.datac(\interface|uREG|REG_mem~1557_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1558_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1558 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~441feeder (
// Equation(s):
// \interface|uREG|REG_mem~441feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(\interface|uALU|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~441feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~441feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~441feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N19
dffeas \interface|uREG|REG_mem~441 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~441feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~441 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N9
dffeas \interface|uREG|REG_mem~409 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~409 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~409 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1566 (
// Equation(s):
// \interface|uREG|REG_mem~1566_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~441_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~409_q )))))

	.dataa(\interface|uREG|REG_mem~441_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~409_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1566_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1566 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N5
dffeas \interface|uREG|REG_mem~505 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~505 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y17_N9
dffeas \interface|uREG|REG_mem~473 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~473 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~473 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1567 (
// Equation(s):
// \interface|uREG|REG_mem~1567_combout  = (\interface|uREG|REG_mem~1566_combout  & ((\interface|uREG|REG_mem~505_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1566_combout  & 
// (((\interface|uREG|REG_mem~473_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1566_combout ),
	.datab(\interface|uREG|REG_mem~505_q ),
	.datac(\interface|uREG|REG_mem~473_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1567_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1567 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N15
dffeas \interface|uREG|REG_mem~25 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~25 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~89feeder (
// Equation(s):
// \interface|uREG|REG_mem~89feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(\interface|uALU|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~89feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~89feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~89feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N29
dffeas \interface|uREG|REG_mem~89 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~89 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1563 (
// Equation(s):
// \interface|uREG|REG_mem~1563_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~89_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~25_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~25_q ),
	.datad(\interface|uREG|REG_mem~89_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1563_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1563 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N17
dffeas \interface|uREG|REG_mem~121 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~121 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~57feeder (
// Equation(s):
// \interface|uREG|REG_mem~57feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~57feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N29
dffeas \interface|uREG|REG_mem~57 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~57 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~57 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1564 (
// Equation(s):
// \interface|uREG|REG_mem~1564_combout  = (\interface|uREG|REG_mem~1563_combout  & (((\interface|uREG|REG_mem~121_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1563_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~57_q ))))

	.dataa(\interface|uREG|REG_mem~1563_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~121_q ),
	.datad(\interface|uREG|REG_mem~57_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1564_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1564 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N7
dffeas \interface|uREG|REG_mem~281 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~281 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~281 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~345feeder (
// Equation(s):
// \interface|uREG|REG_mem~345feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(\interface|uALU|Mux6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~345feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~345feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~345feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N13
dffeas \interface|uREG|REG_mem~345 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~345feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~345 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~345 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1561 (
// Equation(s):
// \interface|uREG|REG_mem~1561_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~345_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~281_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~281_q ),
	.datad(\interface|uREG|REG_mem~345_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1561_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1561 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N25
dffeas \interface|uREG|REG_mem~377 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~377 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~377 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~313feeder (
// Equation(s):
// \interface|uREG|REG_mem~313feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~313feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~313feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~313feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N7
dffeas \interface|uREG|REG_mem~313 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~313feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~313 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~313 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1562 (
// Equation(s):
// \interface|uREG|REG_mem~1562_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1561_combout  & (\interface|uREG|REG_mem~377_q )) # (!\interface|uREG|REG_mem~1561_combout  & 
// ((\interface|uREG|REG_mem~313_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1561_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1561_combout ),
	.datac(\interface|uREG|REG_mem~377_q ),
	.datad(\interface|uREG|REG_mem~313_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1562_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1562 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1565 (
// Equation(s):
// \interface|uREG|REG_mem~1565_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # (\interface|uREG|REG_mem~1562_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1564_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uREG|REG_mem~1564_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1562_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1565_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1565 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~185feeder (
// Equation(s):
// \interface|uREG|REG_mem~185feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~185feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~185feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~185feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N15
dffeas \interface|uREG|REG_mem~185 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~185 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y15_N27
dffeas \interface|uREG|REG_mem~153 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~153 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1559 (
// Equation(s):
// \interface|uREG|REG_mem~1559_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~185_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~153_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~185_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~153_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1559_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1559 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N1
dffeas \interface|uREG|REG_mem~217 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~217 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~249feeder (
// Equation(s):
// \interface|uREG|REG_mem~249feeder_combout  = \interface|uALU|Mux6~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~249feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y12_N25
dffeas \interface|uREG|REG_mem~249 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~249 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~249 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1560 (
// Equation(s):
// \interface|uREG|REG_mem~1560_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1559_combout  & ((\interface|uREG|REG_mem~249_q ))) # (!\interface|uREG|REG_mem~1559_combout  & 
// (\interface|uREG|REG_mem~217_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1559_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1559_combout ),
	.datac(\interface|uREG|REG_mem~217_q ),
	.datad(\interface|uREG|REG_mem~249_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1560_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1560 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1568 (
// Equation(s):
// \interface|uREG|REG_mem~1568_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1565_combout  & (\interface|uREG|REG_mem~1567_combout )) # (!\interface|uREG|REG_mem~1565_combout  & 
// ((\interface|uREG|REG_mem~1560_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1565_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1567_combout ),
	.datac(\interface|uREG|REG_mem~1565_combout ),
	.datad(\interface|uREG|REG_mem~1560_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1568_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1568 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1569 (
// Equation(s):
// \interface|uREG|REG_mem~1569_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1558_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1568_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1558_combout ),
	.datab(\interface|uREG|REG_mem~1568_combout ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1569_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1569 .lut_mask = 16'hAACC;
defparam \interface|uREG|REG_mem~1569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N3
dffeas \interface|uREG|REG_data_out2[25] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1569_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[25] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N12
cycloneiv_lcell_comb \interface|ALU_operand_2[25]~26 (
// Equation(s):
// \interface|ALU_operand_2[25]~26_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [25])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\interface|uREG|REG_data_out2 [25]),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[25]~26 .lut_mask = 16'hAACC;
defparam \interface|ALU_operand_2[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N20
cycloneiv_lcell_comb \interface|uALU|Add1~52 (
// Equation(s):
// \interface|uALU|Add1~52_combout  = (\interface|ALU_operand_2[26]~27_combout  & (!\interface|uALU|Add1~51  & VCC)) # (!\interface|ALU_operand_2[26]~27_combout  & (\interface|uALU|Add1~51  $ (GND)))
// \interface|uALU|Add1~53  = CARRY((!\interface|ALU_operand_2[26]~27_combout  & !\interface|uALU|Add1~51 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[26]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~51 ),
	.combout(\interface|uALU|Add1~52_combout ),
	.cout(\interface|uALU|Add1~53 ));
// synopsys translate_off
defparam \interface|uALU|Add1~52 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N30
cycloneiv_lcell_comb \interface|uALU|Mux5~0 (
// Equation(s):
// \interface|uALU|Mux5~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~52_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[26]~27_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|ALU_operand_2[26]~27_combout ),
	.datad(\interface|uALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux5~0 .lut_mask = 16'hC840;
defparam \interface|uALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~826feeder (
// Equation(s):
// \interface|uREG|REG_mem~826feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(\interface|uALU|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~826feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~826feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~826feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N29
dffeas \interface|uREG|REG_mem~826 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~826feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~826 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~826 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~698feeder (
// Equation(s):
// \interface|uREG|REG_mem~698feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~698feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~698feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~698feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N15
dffeas \interface|uREG|REG_mem~698 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~698 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N5
dffeas \interface|uREG|REG_mem~570 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~570 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~570 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1572 (
// Equation(s):
// \interface|uREG|REG_mem~1572_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~698_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~570_q )))))

	.dataa(\interface|uREG|REG_mem~698_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~570_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1572_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1572 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N11
dffeas \interface|uREG|REG_mem~954 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~954 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~954 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1573 (
// Equation(s):
// \interface|uREG|REG_mem~1573_combout  = (\interface|uREG|REG_mem~1572_combout  & (((\interface|uREG|REG_mem~954_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1572_combout  & 
// (\interface|uREG|REG_mem~826_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~826_q ),
	.datab(\interface|uREG|REG_mem~1572_combout ),
	.datac(\interface|uREG|REG_mem~954_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1573_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1573 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y13_N29
dffeas \interface|uREG|REG_mem~666 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~666 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~666 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y10_N11
dffeas \interface|uREG|REG_mem~922 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~922 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~922 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~794feeder (
// Equation(s):
// \interface|uREG|REG_mem~794feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~794feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~794feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~794feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N29
dffeas \interface|uREG|REG_mem~794 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~794feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~794 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~794 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N3
dffeas \interface|uREG|REG_mem~538 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~538 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~538 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1574 (
// Equation(s):
// \interface|uREG|REG_mem~1574_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~794_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~538_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~794_q ),
	.datac(\interface|uREG|REG_mem~538_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1574_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1574 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1575 (
// Equation(s):
// \interface|uREG|REG_mem~1575_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1574_combout  & ((\interface|uREG|REG_mem~922_q ))) # (!\interface|uREG|REG_mem~1574_combout  & 
// (\interface|uREG|REG_mem~666_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1574_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~666_q ),
	.datac(\interface|uREG|REG_mem~922_q ),
	.datad(\interface|uREG|REG_mem~1574_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1575_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1575 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1576 (
// Equation(s):
// \interface|uREG|REG_mem~1576_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1573_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1575_combout )))))

	.dataa(\interface|uREG|REG_mem~1573_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1575_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1576_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1576 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~890feeder (
// Equation(s):
// \interface|uREG|REG_mem~890feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(\interface|uALU|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~890feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~890feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~890feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N9
dffeas \interface|uREG|REG_mem~890 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~890 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N31
dffeas \interface|uREG|REG_mem~1018 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1018 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1018 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~762feeder (
// Equation(s):
// \interface|uREG|REG_mem~762feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~762feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~762feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~762feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N23
dffeas \interface|uREG|REG_mem~762 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~762feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~762 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N25
dffeas \interface|uREG|REG_mem~634 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~634 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~634 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1577 (
// Equation(s):
// \interface|uREG|REG_mem~1577_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~762_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~634_q )))))

	.dataa(\interface|uREG|REG_mem~762_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~634_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1577_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1577 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1578 (
// Equation(s):
// \interface|uREG|REG_mem~1578_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1577_combout  & ((\interface|uREG|REG_mem~1018_q ))) # (!\interface|uREG|REG_mem~1577_combout  & 
// (\interface|uREG|REG_mem~890_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1577_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~890_q ),
	.datac(\interface|uREG|REG_mem~1018_q ),
	.datad(\interface|uREG|REG_mem~1577_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1578_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1578 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~986feeder (
// Equation(s):
// \interface|uREG|REG_mem~986feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~986feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~986feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~986feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N11
dffeas \interface|uREG|REG_mem~986 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~986feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~986 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~986 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N9
dffeas \interface|uREG|REG_mem~730 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~730 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~730 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~858feeder (
// Equation(s):
// \interface|uREG|REG_mem~858feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(\interface|uALU|Mux5~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~858feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~858feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~858feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N31
dffeas \interface|uREG|REG_mem~858 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~858feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~858 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~858 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N3
dffeas \interface|uREG|REG_mem~602 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~602 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~602 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1570 (
// Equation(s):
// \interface|uREG|REG_mem~1570_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~858_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~602_q )))))

	.dataa(\interface|uREG|REG_mem~858_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~602_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1570_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1570 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1571 (
// Equation(s):
// \interface|uREG|REG_mem~1571_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1570_combout  & (\interface|uREG|REG_mem~986_q )) # (!\interface|uREG|REG_mem~1570_combout  & 
// ((\interface|uREG|REG_mem~730_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1570_combout ))))

	.dataa(\interface|uREG|REG_mem~986_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~730_q ),
	.datad(\interface|uREG|REG_mem~1570_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1571_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1571 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1579 (
// Equation(s):
// \interface|uREG|REG_mem~1579_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1576_combout  & (\interface|uREG|REG_mem~1578_combout )) # (!\interface|uREG|REG_mem~1576_combout  & 
// ((\interface|uREG|REG_mem~1571_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1576_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1576_combout ),
	.datac(\interface|uREG|REG_mem~1578_combout ),
	.datad(\interface|uREG|REG_mem~1571_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1579_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1579 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N31
dffeas \interface|uREG|REG_mem~506 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~506 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~506 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y17_N19
dffeas \interface|uREG|REG_mem~442 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~442 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~442 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~474feeder (
// Equation(s):
// \interface|uREG|REG_mem~474feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~474feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~474feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~474feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y17_N27
dffeas \interface|uREG|REG_mem~474 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~474feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~474 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N27
dffeas \interface|uREG|REG_mem~410 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~410 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~410 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1587 (
// Equation(s):
// \interface|uREG|REG_mem~1587_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~474_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~410_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~474_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~410_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1587_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1587 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1588 (
// Equation(s):
// \interface|uREG|REG_mem~1588_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1587_combout  & (\interface|uREG|REG_mem~506_q )) # (!\interface|uREG|REG_mem~1587_combout  & 
// ((\interface|uREG|REG_mem~442_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1587_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~506_q ),
	.datac(\interface|uREG|REG_mem~442_q ),
	.datad(\interface|uREG|REG_mem~1587_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1588_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1588 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~378feeder (
// Equation(s):
// \interface|uREG|REG_mem~378feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~378feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~378feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~378feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N15
dffeas \interface|uREG|REG_mem~378 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~378feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~378 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y16_N1
dffeas \interface|uREG|REG_mem~346 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~346 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~346 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y16_N3
dffeas \interface|uREG|REG_mem~282 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~282 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~282 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~314feeder (
// Equation(s):
// \interface|uREG|REG_mem~314feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~314feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~314feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~314feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N17
dffeas \interface|uREG|REG_mem~314 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~314 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~314 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1580 (
// Equation(s):
// \interface|uREG|REG_mem~1580_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~314_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~282_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~282_q ),
	.datad(\interface|uREG|REG_mem~314_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1580_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1580 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1581 (
// Equation(s):
// \interface|uREG|REG_mem~1581_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1580_combout  & (\interface|uREG|REG_mem~378_q )) # (!\interface|uREG|REG_mem~1580_combout  & 
// ((\interface|uREG|REG_mem~346_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1580_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~378_q ),
	.datac(\interface|uREG|REG_mem~346_q ),
	.datad(\interface|uREG|REG_mem~1580_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1581_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1581 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~186feeder (
// Equation(s):
// \interface|uREG|REG_mem~186feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~186feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N29
dffeas \interface|uREG|REG_mem~186 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~186 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~186 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~218feeder (
// Equation(s):
// \interface|uREG|REG_mem~218feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~218feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~218feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~218feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N7
dffeas \interface|uREG|REG_mem~218 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~218feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~218 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N13
dffeas \interface|uREG|REG_mem~154 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~154 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~154 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1582 (
// Equation(s):
// \interface|uREG|REG_mem~1582_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~218_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~154_q )))))

	.dataa(\interface|uREG|REG_mem~218_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~154_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1582_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1582 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y12_N7
dffeas \interface|uREG|REG_mem~250 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~250 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~250 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1583 (
// Equation(s):
// \interface|uREG|REG_mem~1583_combout  = (\interface|uREG|REG_mem~1582_combout  & (((\interface|uREG|REG_mem~250_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1582_combout  & 
// (\interface|uREG|REG_mem~186_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~186_q ),
	.datab(\interface|uREG|REG_mem~1582_combout ),
	.datac(\interface|uREG|REG_mem~250_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1583_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1583 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N31
dffeas \interface|uREG|REG_mem~122 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~122 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N15
dffeas \interface|uREG|REG_mem~26 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~26 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~58feeder (
// Equation(s):
// \interface|uREG|REG_mem~58feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~58feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~58feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~58feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N25
dffeas \interface|uREG|REG_mem~58 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~58 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1584 (
// Equation(s):
// \interface|uREG|REG_mem~1584_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~58_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~26_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~26_q ),
	.datad(\interface|uREG|REG_mem~58_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1584_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1584 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~90feeder (
// Equation(s):
// \interface|uREG|REG_mem~90feeder_combout  = \interface|uALU|Mux5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~90feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N29
dffeas \interface|uREG|REG_mem~90 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~90 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~90 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1585 (
// Equation(s):
// \interface|uREG|REG_mem~1585_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1584_combout  & (\interface|uREG|REG_mem~122_q )) # (!\interface|uREG|REG_mem~1584_combout  & ((\interface|uREG|REG_mem~90_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1584_combout ))))

	.dataa(\interface|uREG|REG_mem~122_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1584_combout ),
	.datad(\interface|uREG|REG_mem~90_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1585_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1585 .lut_mask = 16'hBCB0;
defparam \interface|uREG|REG_mem~1585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1586 (
// Equation(s):
// \interface|uREG|REG_mem~1586_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1583_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1585_combout )))))

	.dataa(\interface|uREG|REG_mem~1583_combout ),
	.datab(\interface|uREG|REG_mem~1585_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1586_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1586 .lut_mask = 16'hFA0C;
defparam \interface|uREG|REG_mem~1586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1589 (
// Equation(s):
// \interface|uREG|REG_mem~1589_combout  = (\interface|uREG|REG_mem~1586_combout  & ((\interface|uREG|REG_mem~1588_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1586_combout  & 
// (((\interface|uREG|REG_mem~1581_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1588_combout ),
	.datab(\interface|uREG|REG_mem~1581_combout ),
	.datac(\interface|uREG|REG_mem~1586_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1589_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1589 .lut_mask = 16'hACF0;
defparam \interface|uREG|REG_mem~1589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1590 (
// Equation(s):
// \interface|uREG|REG_mem~1590_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1579_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1589_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1579_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1589_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1590_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1590 .lut_mask = 16'hAFA0;
defparam \interface|uREG|REG_mem~1590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N25
dffeas \interface|uREG|REG_data_out2[26] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1590_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[26] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[26]~27 (
// Equation(s):
// \interface|ALU_operand_2[26]~27_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [26])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\interface|uREG|REG_data_out2 [26]),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[26]~27 .lut_mask = 16'hAACC;
defparam \interface|ALU_operand_2[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N22
cycloneiv_lcell_comb \interface|uALU|Add1~54 (
// Equation(s):
// \interface|uALU|Add1~54_combout  = (\interface|ALU_operand_2[27]~28_combout  & ((\interface|uALU|Add1~53 ) # (GND))) # (!\interface|ALU_operand_2[27]~28_combout  & (!\interface|uALU|Add1~53 ))
// \interface|uALU|Add1~55  = CARRY((\interface|ALU_operand_2[27]~28_combout ) # (!\interface|uALU|Add1~53 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[27]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~53 ),
	.combout(\interface|uALU|Add1~54_combout ),
	.cout(\interface|uALU|Add1~55 ));
// synopsys translate_off
defparam \interface|uALU|Add1~54 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N26
cycloneiv_lcell_comb \interface|uALU|Mux4~0 (
// Equation(s):
// \interface|uALU|Mux4~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~54_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[27]~28_combout ))))

	.dataa(\interface|ALU_operand_2[27]~28_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux4~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N27
dffeas \interface|uREG|REG_mem~507 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~507 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~507 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N29
dffeas \interface|uREG|REG_mem~475 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~475 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~475 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N17
dffeas \interface|uREG|REG_mem~411 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~411 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~411 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~443feeder (
// Equation(s):
// \interface|uREG|REG_mem~443feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~443feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~443feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~443feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N9
dffeas \interface|uREG|REG_mem~443 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~443feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~443 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~443 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1608 (
// Equation(s):
// \interface|uREG|REG_mem~1608_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~443_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~411_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~411_q ),
	.datad(\interface|uREG|REG_mem~443_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1608_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1608 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1609 (
// Equation(s):
// \interface|uREG|REG_mem~1609_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1608_combout  & (\interface|uREG|REG_mem~507_q )) # (!\interface|uREG|REG_mem~1608_combout  & 
// ((\interface|uREG|REG_mem~475_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1608_combout ))))

	.dataa(\interface|uREG|REG_mem~507_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~475_q ),
	.datad(\interface|uREG|REG_mem~1608_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1609_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1609 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~347feeder (
// Equation(s):
// \interface|uREG|REG_mem~347feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~347feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~347feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~347feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N9
dffeas \interface|uREG|REG_mem~347 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~347feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~347 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~347 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y16_N31
dffeas \interface|uREG|REG_mem~283 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~283 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~283 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1603 (
// Equation(s):
// \interface|uREG|REG_mem~1603_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~347_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~283_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~347_q ),
	.datac(\interface|uREG|REG_mem~283_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1603_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1603 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~315feeder (
// Equation(s):
// \interface|uREG|REG_mem~315feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~315feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~315feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~315feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y18_N9
dffeas \interface|uREG|REG_mem~315 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~315 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y18_N17
dffeas \interface|uREG|REG_mem~379 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~379 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~379 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1604 (
// Equation(s):
// \interface|uREG|REG_mem~1604_combout  = (\interface|uREG|REG_mem~1603_combout  & (((\interface|uREG|REG_mem~379_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1603_combout  & 
// (\interface|uREG|REG_mem~315_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1603_combout ),
	.datab(\interface|uREG|REG_mem~315_q ),
	.datac(\interface|uREG|REG_mem~379_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1604_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1604 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~59feeder (
// Equation(s):
// \interface|uREG|REG_mem~59feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~59feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N21
dffeas \interface|uREG|REG_mem~59 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~59 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y14_N19
dffeas \interface|uREG|REG_mem~123 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~123 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~123 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~91feeder (
// Equation(s):
// \interface|uREG|REG_mem~91feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~91feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~91feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~91feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N21
dffeas \interface|uREG|REG_mem~91 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~91 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N21
dffeas \interface|uREG|REG_mem~27 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~27 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1605 (
// Equation(s):
// \interface|uREG|REG_mem~1605_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~91_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~27_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~91_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~27_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1605_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1605 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1606 (
// Equation(s):
// \interface|uREG|REG_mem~1606_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1605_combout  & ((\interface|uREG|REG_mem~123_q ))) # (!\interface|uREG|REG_mem~1605_combout  & 
// (\interface|uREG|REG_mem~59_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1605_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~59_q ),
	.datac(\interface|uREG|REG_mem~123_q ),
	.datad(\interface|uREG|REG_mem~1605_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1606_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1606 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1607 (
// Equation(s):
// \interface|uREG|REG_mem~1607_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1604_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1606_combout )))))

	.dataa(\interface|uREG|REG_mem~1604_combout ),
	.datab(\interface|uREG|REG_mem~1606_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1607_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1607 .lut_mask = 16'hFA0C;
defparam \interface|uREG|REG_mem~1607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N11
dffeas \interface|uREG|REG_mem~155 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~155 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y12_N19
dffeas \interface|uREG|REG_mem~187 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~187 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~187 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1601 (
// Equation(s):
// \interface|uREG|REG_mem~1601_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~187_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~155_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~155_q ),
	.datad(\interface|uREG|REG_mem~187_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1601_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1601 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~251feeder (
// Equation(s):
// \interface|uREG|REG_mem~251feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~251feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N13
dffeas \interface|uREG|REG_mem~251 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~251 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y18_N9
dffeas \interface|uREG|REG_mem~219 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~219 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1602 (
// Equation(s):
// \interface|uREG|REG_mem~1602_combout  = (\interface|uREG|REG_mem~1601_combout  & ((\interface|uREG|REG_mem~251_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1601_combout  & 
// (((\interface|uREG|REG_mem~219_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1601_combout ),
	.datab(\interface|uREG|REG_mem~251_q ),
	.datac(\interface|uREG|REG_mem~219_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1602_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1602 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1610 (
// Equation(s):
// \interface|uREG|REG_mem~1610_combout  = (\interface|uREG|REG_mem~1607_combout  & ((\interface|uREG|REG_mem~1609_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1607_combout  & 
// (((\interface|uREG|REG_mem~1602_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1609_combout ),
	.datab(\interface|uREG|REG_mem~1607_combout ),
	.datac(\interface|uREG|REG_mem~1602_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1610_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1610 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~827feeder (
// Equation(s):
// \interface|uREG|REG_mem~827feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~827feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~827feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~827feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N7
dffeas \interface|uREG|REG_mem~827 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~827 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~827 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N25
dffeas \interface|uREG|REG_mem~571 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~571 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~571 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1591 (
// Equation(s):
// \interface|uREG|REG_mem~1591_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~827_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~571_q )))))

	.dataa(\interface|uREG|REG_mem~827_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~571_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1591_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1591 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N17
dffeas \interface|uREG|REG_mem~699 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~699 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~699 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~955feeder (
// Equation(s):
// \interface|uREG|REG_mem~955feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~955feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~955feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~955feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N27
dffeas \interface|uREG|REG_mem~955 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~955 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~955 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1592 (
// Equation(s):
// \interface|uREG|REG_mem~1592_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1591_combout  & ((\interface|uREG|REG_mem~955_q ))) # (!\interface|uREG|REG_mem~1591_combout  & 
// (\interface|uREG|REG_mem~699_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1591_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1591_combout ),
	.datac(\interface|uREG|REG_mem~699_q ),
	.datad(\interface|uREG|REG_mem~955_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1592_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1592 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~891feeder (
// Equation(s):
// \interface|uREG|REG_mem~891feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~891feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~891feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~891feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N27
dffeas \interface|uREG|REG_mem~891 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~891 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N25
dffeas \interface|uREG|REG_mem~635 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~635 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~635 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1598 (
// Equation(s):
// \interface|uREG|REG_mem~1598_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~891_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~635_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~891_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~635_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1598_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1598 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~763feeder (
// Equation(s):
// \interface|uREG|REG_mem~763feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~763feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~763feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~763feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N21
dffeas \interface|uREG|REG_mem~763 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~763feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~763 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y16_N29
dffeas \interface|uREG|REG_mem~1019 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1019 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1019 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1599 (
// Equation(s):
// \interface|uREG|REG_mem~1599_combout  = (\interface|uREG|REG_mem~1598_combout  & (((\interface|uREG|REG_mem~1019_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1598_combout  & 
// (\interface|uREG|REG_mem~763_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1598_combout ),
	.datab(\interface|uREG|REG_mem~763_q ),
	.datac(\interface|uREG|REG_mem~1019_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1599_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1599 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~795feeder (
// Equation(s):
// \interface|uREG|REG_mem~795feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~795feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~795feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~795feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N27
dffeas \interface|uREG|REG_mem~795 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~795feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~795 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~795 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y13_N13
dffeas \interface|uREG|REG_mem~923 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~923 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~923 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N21
dffeas \interface|uREG|REG_mem~667 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~667 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~667 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N15
dffeas \interface|uREG|REG_mem~539 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~539 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~539 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1595 (
// Equation(s):
// \interface|uREG|REG_mem~1595_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~667_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~539_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~667_q ),
	.datac(\interface|uREG|REG_mem~539_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1595_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1595 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1596 (
// Equation(s):
// \interface|uREG|REG_mem~1596_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1595_combout  & ((\interface|uREG|REG_mem~923_q ))) # (!\interface|uREG|REG_mem~1595_combout  & 
// (\interface|uREG|REG_mem~795_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1595_combout ))))

	.dataa(\interface|uREG|REG_mem~795_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~923_q ),
	.datad(\interface|uREG|REG_mem~1595_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1596_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1596 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~859feeder (
// Equation(s):
// \interface|uREG|REG_mem~859feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~859feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~859feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~859feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N1
dffeas \interface|uREG|REG_mem~859 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~859feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~859 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~859 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y10_N27
dffeas \interface|uREG|REG_mem~987 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~987 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~987 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~731feeder (
// Equation(s):
// \interface|uREG|REG_mem~731feeder_combout  = \interface|uALU|Mux4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~731feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~731feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~731feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N17
dffeas \interface|uREG|REG_mem~731 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~731feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~731 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N27
dffeas \interface|uREG|REG_mem~603 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~603 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~603 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1593 (
// Equation(s):
// \interface|uREG|REG_mem~1593_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~731_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~603_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~731_q ),
	.datac(\interface|uREG|REG_mem~603_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1593_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1593 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1594 (
// Equation(s):
// \interface|uREG|REG_mem~1594_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1593_combout  & ((\interface|uREG|REG_mem~987_q ))) # (!\interface|uREG|REG_mem~1593_combout  & 
// (\interface|uREG|REG_mem~859_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1593_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~859_q ),
	.datac(\interface|uREG|REG_mem~987_q ),
	.datad(\interface|uREG|REG_mem~1593_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1594_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1594 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1597 (
// Equation(s):
// \interface|uREG|REG_mem~1597_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # (\interface|uREG|REG_mem~1594_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1596_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1596_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1594_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1597_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1597 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1600 (
// Equation(s):
// \interface|uREG|REG_mem~1600_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1597_combout  & ((\interface|uREG|REG_mem~1599_combout ))) # (!\interface|uREG|REG_mem~1597_combout  & 
// (\interface|uREG|REG_mem~1592_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1597_combout ))))

	.dataa(\interface|uREG|REG_mem~1592_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1599_combout ),
	.datad(\interface|uREG|REG_mem~1597_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1600_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1600 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1611 (
// Equation(s):
// \interface|uREG|REG_mem~1611_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1600_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1610_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1610_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1600_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1611_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1611 .lut_mask = 16'hFA0A;
defparam \interface|uREG|REG_mem~1611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N13
dffeas \interface|uREG|REG_data_out2[27] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1611_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[27] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N2
cycloneiv_lcell_comb \interface|ALU_operand_2[27]~28 (
// Equation(s):
// \interface|ALU_operand_2[27]~28_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [27]))

	.dataa(\interface|uREG|REG_data_out2 [27]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[27]~28 .lut_mask = 16'hCCAA;
defparam \interface|ALU_operand_2[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N24
cycloneiv_lcell_comb \interface|uALU|Add1~56 (
// Equation(s):
// \interface|uALU|Add1~56_combout  = (\interface|ALU_operand_2[28]~29_combout  & (!\interface|uALU|Add1~55  & VCC)) # (!\interface|ALU_operand_2[28]~29_combout  & (\interface|uALU|Add1~55  $ (GND)))
// \interface|uALU|Add1~57  = CARRY((!\interface|ALU_operand_2[28]~29_combout  & !\interface|uALU|Add1~55 ))

	.dataa(\interface|ALU_operand_2[28]~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~55 ),
	.combout(\interface|uALU|Add1~56_combout ),
	.cout(\interface|uALU|Add1~57 ));
// synopsys translate_off
defparam \interface|uALU|Add1~56 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N26
cycloneiv_lcell_comb \interface|uALU|Mux3~0 (
// Equation(s):
// \interface|uALU|Mux3~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~56_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[28]~29_combout ))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[28]~29_combout ),
	.datad(\interface|uALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux3~0 .lut_mask = 16'hA820;
defparam \interface|uALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N5
dffeas \interface|uREG|REG_mem~188 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~188 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y14_N27
dffeas \interface|uREG|REG_mem~252 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~252 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~220feeder (
// Equation(s):
// \interface|uREG|REG_mem~220feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~220feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N19
dffeas \interface|uREG|REG_mem~220 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~220 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~220 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N9
dffeas \interface|uREG|REG_mem~156 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~156 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1624 (
// Equation(s):
// \interface|uREG|REG_mem~1624_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~220_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~156_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~220_q ),
	.datac(\interface|uREG|REG_mem~156_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1624_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1624 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1625 (
// Equation(s):
// \interface|uREG|REG_mem~1625_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1624_combout  & ((\interface|uREG|REG_mem~252_q ))) # (!\interface|uREG|REG_mem~1624_combout  & 
// (\interface|uREG|REG_mem~188_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1624_combout ))))

	.dataa(\interface|uREG|REG_mem~188_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~252_q ),
	.datad(\interface|uREG|REG_mem~1624_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1625_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1625 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~92feeder (
// Equation(s):
// \interface|uREG|REG_mem~92feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~92feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N17
dffeas \interface|uREG|REG_mem~92 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~92 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y15_N9
dffeas \interface|uREG|REG_mem~124 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~124 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~60feeder (
// Equation(s):
// \interface|uREG|REG_mem~60feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(\interface|uALU|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~60feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~60feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~60feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N23
dffeas \interface|uREG|REG_mem~60 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~60 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y15_N19
dffeas \interface|uREG|REG_mem~28 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~28 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1626 (
// Equation(s):
// \interface|uREG|REG_mem~1626_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~60_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~28_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~60_q ),
	.datac(\interface|uREG|REG_mem~28_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1626_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1626 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1627 (
// Equation(s):
// \interface|uREG|REG_mem~1627_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1626_combout  & ((\interface|uREG|REG_mem~124_q ))) # (!\interface|uREG|REG_mem~1626_combout  & 
// (\interface|uREG|REG_mem~92_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1626_combout ))))

	.dataa(\interface|uREG|REG_mem~92_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~124_q ),
	.datad(\interface|uREG|REG_mem~1626_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1627_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1627 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1628 (
// Equation(s):
// \interface|uREG|REG_mem~1628_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1625_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1627_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1625_combout ),
	.datad(\interface|uREG|REG_mem~1627_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1628_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1628 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y15_N27
dffeas \interface|uREG|REG_mem~508 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~508 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~508 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y17_N3
dffeas \interface|uREG|REG_mem~444 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~444 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N1
dffeas \interface|uREG|REG_mem~412 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~412 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~412 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N3
dffeas \interface|uREG|REG_mem~476 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~476 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~476 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1629 (
// Equation(s):
// \interface|uREG|REG_mem~1629_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~476_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~412_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~412_q ),
	.datad(\interface|uREG|REG_mem~476_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1629_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1629 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1630 (
// Equation(s):
// \interface|uREG|REG_mem~1630_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1629_combout  & (\interface|uREG|REG_mem~508_q )) # (!\interface|uREG|REG_mem~1629_combout  & 
// ((\interface|uREG|REG_mem~444_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1629_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~508_q ),
	.datac(\interface|uREG|REG_mem~444_q ),
	.datad(\interface|uREG|REG_mem~1629_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1630_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1630 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~380feeder (
// Equation(s):
// \interface|uREG|REG_mem~380feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~380feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~380feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~380feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N1
dffeas \interface|uREG|REG_mem~380 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~380 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y18_N19
dffeas \interface|uREG|REG_mem~348 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~348 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~348 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~316feeder (
// Equation(s):
// \interface|uREG|REG_mem~316feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(\interface|uALU|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~316feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~316feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~316feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N1
dffeas \interface|uREG|REG_mem~316 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~316 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N25
dffeas \interface|uREG|REG_mem~284 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~284 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~284 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1622 (
// Equation(s):
// \interface|uREG|REG_mem~1622_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~316_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~284_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~316_q ),
	.datac(\interface|uREG|REG_mem~284_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1622_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1622 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1623 (
// Equation(s):
// \interface|uREG|REG_mem~1623_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1622_combout  & (\interface|uREG|REG_mem~380_q )) # (!\interface|uREG|REG_mem~1622_combout  & 
// ((\interface|uREG|REG_mem~348_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1622_combout ))))

	.dataa(\interface|uREG|REG_mem~380_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~348_q ),
	.datad(\interface|uREG|REG_mem~1622_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1623_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1623 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1631 (
// Equation(s):
// \interface|uREG|REG_mem~1631_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1628_combout  & (\interface|uREG|REG_mem~1630_combout )) # (!\interface|uREG|REG_mem~1628_combout  & 
// ((\interface|uREG|REG_mem~1623_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1628_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1628_combout ),
	.datac(\interface|uREG|REG_mem~1630_combout ),
	.datad(\interface|uREG|REG_mem~1623_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1631_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1631 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~892feeder (
// Equation(s):
// \interface|uREG|REG_mem~892feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(\interface|uALU|Mux3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~892feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~892feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~892feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N21
dffeas \interface|uREG|REG_mem~892 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~892 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~892 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N7
dffeas \interface|uREG|REG_mem~1020 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1020 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1020 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~764feeder (
// Equation(s):
// \interface|uREG|REG_mem~764feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~764feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~764feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~764feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N31
dffeas \interface|uREG|REG_mem~764 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~764 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N1
dffeas \interface|uREG|REG_mem~636 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~636 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~636 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1619 (
// Equation(s):
// \interface|uREG|REG_mem~1619_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~764_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~636_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~764_q ),
	.datac(\interface|uREG|REG_mem~636_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1619_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1619 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1620 (
// Equation(s):
// \interface|uREG|REG_mem~1620_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1619_combout  & ((\interface|uREG|REG_mem~1020_q ))) # (!\interface|uREG|REG_mem~1619_combout  & 
// (\interface|uREG|REG_mem~892_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1619_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~892_q ),
	.datac(\interface|uREG|REG_mem~1020_q ),
	.datad(\interface|uREG|REG_mem~1619_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1620_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1620 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~860feeder (
// Equation(s):
// \interface|uREG|REG_mem~860feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~860feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~860feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~860feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N1
dffeas \interface|uREG|REG_mem~860 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~860feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~860 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~860 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y17_N11
dffeas \interface|uREG|REG_mem~604 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~604 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~604 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1612 (
// Equation(s):
// \interface|uREG|REG_mem~1612_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~860_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~604_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~860_q ),
	.datac(\interface|uREG|REG_mem~604_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1612_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1612 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~988feeder (
// Equation(s):
// \interface|uREG|REG_mem~988feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~988feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~988feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~988feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N25
dffeas \interface|uREG|REG_mem~988 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~988feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~988 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y15_N9
dffeas \interface|uREG|REG_mem~732 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~732 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~732 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1613 (
// Equation(s):
// \interface|uREG|REG_mem~1613_combout  = (\interface|uREG|REG_mem~1612_combout  & ((\interface|uREG|REG_mem~988_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1612_combout  & 
// (((\interface|uREG|REG_mem~732_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1612_combout ),
	.datab(\interface|uREG|REG_mem~988_q ),
	.datac(\interface|uREG|REG_mem~732_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1613_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1613 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~668feeder (
// Equation(s):
// \interface|uREG|REG_mem~668feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~668feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~668feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~668feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y13_N5
dffeas \interface|uREG|REG_mem~668 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~668feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~668 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~668 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~796feeder (
// Equation(s):
// \interface|uREG|REG_mem~796feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~796feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~796feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~796feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N11
dffeas \interface|uREG|REG_mem~796 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~796feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~796 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~796 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N27
dffeas \interface|uREG|REG_mem~540 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~540 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~540 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1616 (
// Equation(s):
// \interface|uREG|REG_mem~1616_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~796_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~540_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~796_q ),
	.datac(\interface|uREG|REG_mem~540_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1616_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1616 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N19
dffeas \interface|uREG|REG_mem~924 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~924 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~924 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1617 (
// Equation(s):
// \interface|uREG|REG_mem~1617_combout  = (\interface|uREG|REG_mem~1616_combout  & (((\interface|uREG|REG_mem~924_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1616_combout  & 
// (\interface|uREG|REG_mem~668_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~668_q ),
	.datab(\interface|uREG|REG_mem~1616_combout ),
	.datac(\interface|uREG|REG_mem~924_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1617_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1617 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~700feeder (
// Equation(s):
// \interface|uREG|REG_mem~700feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~700feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~700feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~700feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N3
dffeas \interface|uREG|REG_mem~700 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~700 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N15
dffeas \interface|uREG|REG_mem~572 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~572 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~572 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1614 (
// Equation(s):
// \interface|uREG|REG_mem~1614_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~700_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~572_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~700_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~572_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1614_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1614 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N25
dffeas \interface|uREG|REG_mem~956 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~956 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~956 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~828feeder (
// Equation(s):
// \interface|uREG|REG_mem~828feeder_combout  = \interface|uALU|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~828feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~828feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~828feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N25
dffeas \interface|uREG|REG_mem~828 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~828 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~828 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1615 (
// Equation(s):
// \interface|uREG|REG_mem~1615_combout  = (\interface|uREG|REG_mem~1614_combout  & (((\interface|uREG|REG_mem~956_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\interface|uREG|REG_mem~1614_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~828_q ))))

	.dataa(\interface|uREG|REG_mem~1614_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~956_q ),
	.datad(\interface|uREG|REG_mem~828_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1615_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1615 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1618 (
// Equation(s):
// \interface|uREG|REG_mem~1618_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1615_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1617_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1617_combout ),
	.datac(\interface|uREG|REG_mem~1615_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1618_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1618 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1621 (
// Equation(s):
// \interface|uREG|REG_mem~1621_combout  = (\interface|uREG|REG_mem~1618_combout  & ((\interface|uREG|REG_mem~1620_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1618_combout  & 
// (((\interface|uREG|REG_mem~1613_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1620_combout ),
	.datab(\interface|uREG|REG_mem~1613_combout ),
	.datac(\interface|uREG|REG_mem~1618_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1621_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1621 .lut_mask = 16'hACF0;
defparam \interface|uREG|REG_mem~1621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1632 (
// Equation(s):
// \interface|uREG|REG_mem~1632_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1621_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1631_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1631_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1621_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1632_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1632 .lut_mask = 16'hFA0A;
defparam \interface|uREG|REG_mem~1632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N15
dffeas \interface|uREG|REG_data_out2[28] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1632_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[28] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[28]~29 (
// Equation(s):
// \interface|ALU_operand_2[28]~29_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [28])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uREG|REG_data_out2 [28]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[28]~29 .lut_mask = 16'hCCF0;
defparam \interface|ALU_operand_2[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N26
cycloneiv_lcell_comb \interface|uALU|Add1~58 (
// Equation(s):
// \interface|uALU|Add1~58_combout  = (\interface|ALU_operand_2[29]~32_combout  & ((\interface|uALU|Add1~57 ) # (GND))) # (!\interface|ALU_operand_2[29]~32_combout  & (!\interface|uALU|Add1~57 ))
// \interface|uALU|Add1~59  = CARRY((\interface|ALU_operand_2[29]~32_combout ) # (!\interface|uALU|Add1~57 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[29]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~57 ),
	.combout(\interface|uALU|Add1~58_combout ),
	.cout(\interface|uALU|Add1~59 ));
// synopsys translate_off
defparam \interface|uALU|Add1~58 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N22
cycloneiv_lcell_comb \interface|uALU|Mux2~0 (
// Equation(s):
// \interface|uALU|Mux2~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~58_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[29]~32_combout ))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[29]~32_combout ),
	.datad(\interface|uALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux2~0 .lut_mask = 16'hA820;
defparam \interface|uALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~797feeder (
// Equation(s):
// \interface|uREG|REG_mem~797feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(\interface|uALU|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~797feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~797feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~797feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N31
dffeas \interface|uREG|REG_mem~797 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~797feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~797 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~797 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~669feeder (
// Equation(s):
// \interface|uREG|REG_mem~669feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~669feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~669feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~669feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y13_N17
dffeas \interface|uREG|REG_mem~669 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~669feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~669 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~669 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N19
dffeas \interface|uREG|REG_mem~541 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~541 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~541 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1637 (
// Equation(s):
// \interface|uREG|REG_mem~1637_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~669_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~541_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~669_q ),
	.datac(\interface|uREG|REG_mem~541_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1637_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1637 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N7
dffeas \interface|uREG|REG_mem~925 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~925 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~925 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1638 (
// Equation(s):
// \interface|uREG|REG_mem~1638_combout  = (\interface|uREG|REG_mem~1637_combout  & (((\interface|uREG|REG_mem~925_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1637_combout  & 
// (\interface|uREG|REG_mem~797_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~797_q ),
	.datab(\interface|uREG|REG_mem~1637_combout ),
	.datac(\interface|uREG|REG_mem~925_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1638_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1638 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y15_N17
dffeas \interface|uREG|REG_mem~733 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~733 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N23
dffeas \interface|uREG|REG_mem~605 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~605 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~605 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1635 (
// Equation(s):
// \interface|uREG|REG_mem~1635_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~733_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~605_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~733_q ),
	.datac(\interface|uREG|REG_mem~605_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1635_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1635 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N21
dffeas \interface|uREG|REG_mem~989 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~989 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~989 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~861feeder (
// Equation(s):
// \interface|uREG|REG_mem~861feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~861feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~861feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~861feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N29
dffeas \interface|uREG|REG_mem~861 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~861feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~861 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~861 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1636 (
// Equation(s):
// \interface|uREG|REG_mem~1636_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1635_combout  & (\interface|uREG|REG_mem~989_q )) # (!\interface|uREG|REG_mem~1635_combout  & 
// ((\interface|uREG|REG_mem~861_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1635_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1635_combout ),
	.datac(\interface|uREG|REG_mem~989_q ),
	.datad(\interface|uREG|REG_mem~861_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1636_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1636 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1639 (
// Equation(s):
// \interface|uREG|REG_mem~1639_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # (\interface|uREG|REG_mem~1636_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1638_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\interface|uREG|REG_mem~1638_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1636_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1639_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1639 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~893feeder (
// Equation(s):
// \interface|uREG|REG_mem~893feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(\interface|uALU|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~893feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~893feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~893feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N29
dffeas \interface|uREG|REG_mem~893 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~893 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y16_N7
dffeas \interface|uREG|REG_mem~637 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~637 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~637 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1640 (
// Equation(s):
// \interface|uREG|REG_mem~1640_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~893_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~637_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~893_q ),
	.datac(\interface|uREG|REG_mem~637_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1640_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1640 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~765feeder (
// Equation(s):
// \interface|uREG|REG_mem~765feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~765feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~765feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~765feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y14_N25
dffeas \interface|uREG|REG_mem~765 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~765feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~765 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y16_N15
dffeas \interface|uREG|REG_mem~1021 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1021 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1021 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1641 (
// Equation(s):
// \interface|uREG|REG_mem~1641_combout  = (\interface|uREG|REG_mem~1640_combout  & (((\interface|uREG|REG_mem~1021_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1640_combout  & 
// (\interface|uREG|REG_mem~765_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1640_combout ),
	.datab(\interface|uREG|REG_mem~765_q ),
	.datac(\interface|uREG|REG_mem~1021_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1641_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1641 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~957feeder (
// Equation(s):
// \interface|uREG|REG_mem~957feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~957feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~957feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~957feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N13
dffeas \interface|uREG|REG_mem~957 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~957 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~957 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~829feeder (
// Equation(s):
// \interface|uREG|REG_mem~829feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(\interface|uALU|Mux2~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~829feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~829feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~829feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y11_N17
dffeas \interface|uREG|REG_mem~829 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~829 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N7
dffeas \interface|uREG|REG_mem~573 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~573 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~573 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1633 (
// Equation(s):
// \interface|uREG|REG_mem~1633_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~829_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~573_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~829_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~573_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1633_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1633 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N23
dffeas \interface|uREG|REG_mem~701 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~701 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~701 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1634 (
// Equation(s):
// \interface|uREG|REG_mem~1634_combout  = (\interface|uREG|REG_mem~1633_combout  & ((\interface|uREG|REG_mem~957_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1633_combout  & 
// (((\interface|uREG|REG_mem~701_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~957_q ),
	.datab(\interface|uREG|REG_mem~1633_combout ),
	.datac(\interface|uREG|REG_mem~701_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1634_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1634 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1642 (
// Equation(s):
// \interface|uREG|REG_mem~1642_combout  = (\interface|uREG|REG_mem~1639_combout  & (((\interface|uREG|REG_mem~1641_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1639_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1634_combout ))))

	.dataa(\interface|uREG|REG_mem~1639_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1641_combout ),
	.datad(\interface|uREG|REG_mem~1634_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1642_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1642 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N7
dffeas \interface|uREG|REG_mem~29 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~29 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~93feeder (
// Equation(s):
// \interface|uREG|REG_mem~93feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~93feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N1
dffeas \interface|uREG|REG_mem~93 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~93 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1647 (
// Equation(s):
// \interface|uREG|REG_mem~1647_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~93_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~29_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~29_q ),
	.datad(\interface|uREG|REG_mem~93_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1647_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1647 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N11
dffeas \interface|uREG|REG_mem~125 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~125 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~125 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~61feeder (
// Equation(s):
// \interface|uREG|REG_mem~61feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~61feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N7
dffeas \interface|uREG|REG_mem~61 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~61 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~61 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1648 (
// Equation(s):
// \interface|uREG|REG_mem~1648_combout  = (\interface|uREG|REG_mem~1647_combout  & (((\interface|uREG|REG_mem~125_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1647_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~61_q ))))

	.dataa(\interface|uREG|REG_mem~1647_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~125_q ),
	.datad(\interface|uREG|REG_mem~61_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1648_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1648 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N13
dffeas \interface|uREG|REG_mem~285 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~285 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~285 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~349feeder (
// Equation(s):
// \interface|uREG|REG_mem~349feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~349feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~349feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~349feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N9
dffeas \interface|uREG|REG_mem~349 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~349feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~349 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~349 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1645 (
// Equation(s):
// \interface|uREG|REG_mem~1645_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~349_q ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~285_q  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~285_q ),
	.datab(\interface|uREG|REG_mem~349_q ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1645_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1645 .lut_mask = 16'hF0CA;
defparam \interface|uREG|REG_mem~1645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~317feeder (
// Equation(s):
// \interface|uREG|REG_mem~317feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~317feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~317feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~317feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N15
dffeas \interface|uREG|REG_mem~317 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~317feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~317 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y17_N9
dffeas \interface|uREG|REG_mem~381 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~381 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~381 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1646 (
// Equation(s):
// \interface|uREG|REG_mem~1646_combout  = (\interface|uREG|REG_mem~1645_combout  & (((\interface|uREG|REG_mem~381_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1645_combout  & 
// (\interface|uREG|REG_mem~317_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1645_combout ),
	.datab(\interface|uREG|REG_mem~317_q ),
	.datac(\interface|uREG|REG_mem~381_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1646_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1646 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1649 (
// Equation(s):
// \interface|uREG|REG_mem~1649_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # (\interface|uREG|REG_mem~1646_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1648_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uREG|REG_mem~1648_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1646_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1649_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1649 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~253feeder (
// Equation(s):
// \interface|uREG|REG_mem~253feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~253feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N5
dffeas \interface|uREG|REG_mem~253 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~253 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y15_N9
dffeas \interface|uREG|REG_mem~221 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~221 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~189feeder (
// Equation(s):
// \interface|uREG|REG_mem~189feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~189feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N23
dffeas \interface|uREG|REG_mem~189 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~189 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N3
dffeas \interface|uREG|REG_mem~157 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~157 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1643 (
// Equation(s):
// \interface|uREG|REG_mem~1643_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~189_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~157_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~189_q ),
	.datac(\interface|uREG|REG_mem~157_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1643_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1643 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1644 (
// Equation(s):
// \interface|uREG|REG_mem~1644_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1643_combout  & (\interface|uREG|REG_mem~253_q )) # (!\interface|uREG|REG_mem~1643_combout  & 
// ((\interface|uREG|REG_mem~221_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1643_combout ))))

	.dataa(\interface|uREG|REG_mem~253_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~221_q ),
	.datad(\interface|uREG|REG_mem~1643_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1644_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1644 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~445feeder (
// Equation(s):
// \interface|uREG|REG_mem~445feeder_combout  = \interface|uALU|Mux2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~445feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~445feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~445feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N11
dffeas \interface|uREG|REG_mem~445 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~445feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~445 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N23
dffeas \interface|uREG|REG_mem~413 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~413 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~413 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1650 (
// Equation(s):
// \interface|uREG|REG_mem~1650_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~445_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~413_q )))))

	.dataa(\interface|uREG|REG_mem~445_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~413_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1650_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1650 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N27
dffeas \interface|uREG|REG_mem~477 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~477 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y15_N23
dffeas \interface|uREG|REG_mem~509 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~509 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~509 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1651 (
// Equation(s):
// \interface|uREG|REG_mem~1651_combout  = (\interface|uREG|REG_mem~1650_combout  & (((\interface|uREG|REG_mem~509_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1650_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~477_q )))

	.dataa(\interface|uREG|REG_mem~1650_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~477_q ),
	.datad(\interface|uREG|REG_mem~509_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1651_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1651 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1652 (
// Equation(s):
// \interface|uREG|REG_mem~1652_combout  = (\interface|uREG|REG_mem~1649_combout  & (((\interface|uREG|REG_mem~1651_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1649_combout  & 
// (\interface|uREG|REG_mem~1644_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uREG|REG_mem~1649_combout ),
	.datab(\interface|uREG|REG_mem~1644_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1651_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1652_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1652 .lut_mask = 16'hEA4A;
defparam \interface|uREG|REG_mem~1652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1653 (
// Equation(s):
// \interface|uREG|REG_mem~1653_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1642_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1652_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1642_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1652_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1653_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1653 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N31
dffeas \interface|uREG|REG_data_out2[29] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1653_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[29] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N18
cycloneiv_lcell_comb \interface|ALU_operand_2[30]~31 (
// Equation(s):
// \interface|ALU_operand_2[30]~31_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [30])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uREG|REG_data_out2 [30]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[30]~31 .lut_mask = 16'hCCF0;
defparam \interface|ALU_operand_2[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N28
cycloneiv_lcell_comb \interface|uALU|Add1~60 (
// Equation(s):
// \interface|uALU|Add1~60_combout  = (\interface|ALU_operand_2[30]~31_combout  & (!\interface|uALU|Add1~59  & VCC)) # (!\interface|ALU_operand_2[30]~31_combout  & (\interface|uALU|Add1~59  $ (GND)))
// \interface|uALU|Add1~61  = CARRY((!\interface|ALU_operand_2[30]~31_combout  & !\interface|uALU|Add1~59 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[30]~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~59 ),
	.combout(\interface|uALU|Add1~60_combout ),
	.cout(\interface|uALU|Add1~61 ));
// synopsys translate_off
defparam \interface|uALU|Add1~60 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N10
cycloneiv_lcell_comb \interface|uALU|Mux1~0 (
// Equation(s):
// \interface|uALU|Mux1~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~60_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[30]~31_combout ))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[30]~31_combout ),
	.datad(\interface|uALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux1~0 .lut_mask = 16'hA820;
defparam \interface|uALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N3
dffeas \interface|uREG|REG_mem~382 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~382 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y18_N13
dffeas \interface|uREG|REG_mem~350 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~350 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~350 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~318feeder (
// Equation(s):
// \interface|uREG|REG_mem~318feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~318feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~318feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~318feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N19
dffeas \interface|uREG|REG_mem~318 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~318 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N21
dffeas \interface|uREG|REG_mem~286 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~286 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~286 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1664 (
// Equation(s):
// \interface|uREG|REG_mem~1664_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~318_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~286_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~318_q ),
	.datac(\interface|uREG|REG_mem~286_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1664_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1664 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1665 (
// Equation(s):
// \interface|uREG|REG_mem~1665_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1664_combout  & (\interface|uREG|REG_mem~382_q )) # (!\interface|uREG|REG_mem~1664_combout  & 
// ((\interface|uREG|REG_mem~350_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1664_combout ))))

	.dataa(\interface|uREG|REG_mem~382_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~350_q ),
	.datad(\interface|uREG|REG_mem~1664_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1665_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1665 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N27
dffeas \interface|uREG|REG_mem~30 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~30 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~62feeder (
// Equation(s):
// \interface|uREG|REG_mem~62feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~62feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~62feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~62feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N17
dffeas \interface|uREG|REG_mem~62 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~62feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~62 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1668 (
// Equation(s):
// \interface|uREG|REG_mem~1668_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~62_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~30_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~30_q ),
	.datad(\interface|uREG|REG_mem~62_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1668_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1668 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y12_N23
dffeas \interface|uREG|REG_mem~126 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~126 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~126 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~94feeder (
// Equation(s):
// \interface|uREG|REG_mem~94feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~94feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N7
dffeas \interface|uREG|REG_mem~94 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~94 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~94 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1669 (
// Equation(s):
// \interface|uREG|REG_mem~1669_combout  = (\interface|uREG|REG_mem~1668_combout  & (((\interface|uREG|REG_mem~126_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1668_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~94_q ))))

	.dataa(\interface|uREG|REG_mem~1668_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~126_q ),
	.datad(\interface|uREG|REG_mem~94_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1669_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1669 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~190feeder (
// Equation(s):
// \interface|uREG|REG_mem~190feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~190feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N5
dffeas \interface|uREG|REG_mem~190 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~190 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y12_N29
dffeas \interface|uREG|REG_mem~254 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~254 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N21
dffeas \interface|uREG|REG_mem~222 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~222 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N11
dffeas \interface|uREG|REG_mem~158 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~158 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~158 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1666 (
// Equation(s):
// \interface|uREG|REG_mem~1666_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~222_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~158_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~222_q ),
	.datac(\interface|uREG|REG_mem~158_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1666_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1666 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1667 (
// Equation(s):
// \interface|uREG|REG_mem~1667_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1666_combout  & ((\interface|uREG|REG_mem~254_q ))) # (!\interface|uREG|REG_mem~1666_combout  & 
// (\interface|uREG|REG_mem~190_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1666_combout ))))

	.dataa(\interface|uREG|REG_mem~190_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~254_q ),
	.datad(\interface|uREG|REG_mem~1666_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1667_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1667 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1670 (
// Equation(s):
// \interface|uREG|REG_mem~1670_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1667_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1669_combout ))))

	.dataa(\interface|uREG|REG_mem~1669_combout ),
	.datab(\interface|uREG|REG_mem~1667_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1670_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1670 .lut_mask = 16'hFC0A;
defparam \interface|uREG|REG_mem~1670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N11
dffeas \interface|uREG|REG_mem~510 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~510 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~510 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N23
dffeas \interface|uREG|REG_mem~478 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~478 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~478 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~414feeder (
// Equation(s):
// \interface|uREG|REG_mem~414feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~414feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~414feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~414feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y18_N5
dffeas \interface|uREG|REG_mem~414 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~414feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~414 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~414 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1671 (
// Equation(s):
// \interface|uREG|REG_mem~1671_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~478_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~414_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~478_q ),
	.datad(\interface|uREG|REG_mem~414_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1671_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1671 .lut_mask = 16'hD9C8;
defparam \interface|uREG|REG_mem~1671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N1
dffeas \interface|uREG|REG_mem~446 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~446 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~446 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1672 (
// Equation(s):
// \interface|uREG|REG_mem~1672_combout  = (\interface|uREG|REG_mem~1671_combout  & ((\interface|uREG|REG_mem~510_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1671_combout  & 
// (((\interface|uREG|REG_mem~446_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~510_q ),
	.datab(\interface|uREG|REG_mem~1671_combout ),
	.datac(\interface|uREG|REG_mem~446_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1672_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1672 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1673 (
// Equation(s):
// \interface|uREG|REG_mem~1673_combout  = (\interface|uREG|REG_mem~1670_combout  & (((\interface|uREG|REG_mem~1672_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1670_combout  & 
// (\interface|uREG|REG_mem~1665_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uREG|REG_mem~1665_combout ),
	.datab(\interface|uREG|REG_mem~1670_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1672_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1673_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1673 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~894feeder (
// Equation(s):
// \interface|uREG|REG_mem~894feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(\interface|uALU|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~894feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~894feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~894feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N25
dffeas \interface|uREG|REG_mem~894 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~894feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~894 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y16_N25
dffeas \interface|uREG|REG_mem~766 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~766 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y16_N19
dffeas \interface|uREG|REG_mem~638 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~638 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~638 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1661 (
// Equation(s):
// \interface|uREG|REG_mem~1661_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~766_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~638_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~766_q ),
	.datac(\interface|uREG|REG_mem~638_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1661_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1661 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N3
dffeas \interface|uREG|REG_mem~1022 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1022 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1022 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1662 (
// Equation(s):
// \interface|uREG|REG_mem~1662_combout  = (\interface|uREG|REG_mem~1661_combout  & (((\interface|uREG|REG_mem~1022_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1661_combout  & 
// (\interface|uREG|REG_mem~894_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~894_q ),
	.datab(\interface|uREG|REG_mem~1661_combout ),
	.datac(\interface|uREG|REG_mem~1022_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1662_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1662 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~990feeder (
// Equation(s):
// \interface|uREG|REG_mem~990feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~990feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~990feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~990feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N3
dffeas \interface|uREG|REG_mem~990 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~990feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~990 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y17_N1
dffeas \interface|uREG|REG_mem~734 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~734 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~734 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~862feeder (
// Equation(s):
// \interface|uREG|REG_mem~862feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(\interface|uALU|Mux1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~862feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~862feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~862feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N9
dffeas \interface|uREG|REG_mem~862 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~862feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~862 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N11
dffeas \interface|uREG|REG_mem~606 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~606 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~606 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1654 (
// Equation(s):
// \interface|uREG|REG_mem~1654_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~862_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~606_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~862_q ),
	.datac(\interface|uREG|REG_mem~606_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1654_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1654 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1655 (
// Equation(s):
// \interface|uREG|REG_mem~1655_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1654_combout  & (\interface|uREG|REG_mem~990_q )) # (!\interface|uREG|REG_mem~1654_combout  & 
// ((\interface|uREG|REG_mem~734_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1654_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~990_q ),
	.datac(\interface|uREG|REG_mem~734_q ),
	.datad(\interface|uREG|REG_mem~1654_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1655_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1655 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N27
dffeas \interface|uREG|REG_mem~670 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~670 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~670 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y10_N31
dffeas \interface|uREG|REG_mem~926 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~926 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~926 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N13
dffeas \interface|uREG|REG_mem~542 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~542 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~542 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~798feeder (
// Equation(s):
// \interface|uREG|REG_mem~798feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux1~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~798feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~798feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~798feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y10_N1
dffeas \interface|uREG|REG_mem~798 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~798feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~798 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~798 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1658 (
// Equation(s):
// \interface|uREG|REG_mem~1658_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~798_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~542_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~542_q ),
	.datad(\interface|uREG|REG_mem~798_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1658_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1658 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y10_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1659 (
// Equation(s):
// \interface|uREG|REG_mem~1659_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1658_combout  & ((\interface|uREG|REG_mem~926_q ))) # (!\interface|uREG|REG_mem~1658_combout  & 
// (\interface|uREG|REG_mem~670_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1658_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~670_q ),
	.datac(\interface|uREG|REG_mem~926_q ),
	.datad(\interface|uREG|REG_mem~1658_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1659_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1659 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~830feeder (
// Equation(s):
// \interface|uREG|REG_mem~830feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~830feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~830feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~830feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y17_N11
dffeas \interface|uREG|REG_mem~830 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~830feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~830 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y17_N1
dffeas \interface|uREG|REG_mem~958 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~958 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~958 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~702feeder (
// Equation(s):
// \interface|uREG|REG_mem~702feeder_combout  = \interface|uALU|Mux1~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux1~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~702feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~702feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~702feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N7
dffeas \interface|uREG|REG_mem~702 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~702 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N21
dffeas \interface|uREG|REG_mem~574 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~574 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~574 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1656 (
// Equation(s):
// \interface|uREG|REG_mem~1656_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~702_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~574_q )))))

	.dataa(\interface|uREG|REG_mem~702_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~574_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1656_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1656 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1657 (
// Equation(s):
// \interface|uREG|REG_mem~1657_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1656_combout  & ((\interface|uREG|REG_mem~958_q ))) # (!\interface|uREG|REG_mem~1656_combout  & 
// (\interface|uREG|REG_mem~830_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1656_combout ))))

	.dataa(\interface|uREG|REG_mem~830_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~958_q ),
	.datad(\interface|uREG|REG_mem~1656_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1657_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1657 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1660 (
// Equation(s):
// \interface|uREG|REG_mem~1660_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~1657_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1659_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1659_combout ),
	.datad(\interface|uREG|REG_mem~1657_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1660_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1660 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1663 (
// Equation(s):
// \interface|uREG|REG_mem~1663_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1660_combout  & (\interface|uREG|REG_mem~1662_combout )) # (!\interface|uREG|REG_mem~1660_combout  & 
// ((\interface|uREG|REG_mem~1655_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1660_combout ))))

	.dataa(\interface|uREG|REG_mem~1662_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1655_combout ),
	.datad(\interface|uREG|REG_mem~1660_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1663_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1663 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1674 (
// Equation(s):
// \interface|uREG|REG_mem~1674_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1663_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1673_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1673_combout ),
	.datab(\interface|uREG|REG_mem~1663_combout ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1674_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1674 .lut_mask = 16'hCCAA;
defparam \interface|uREG|REG_mem~1674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N19
dffeas \interface|uREG|REG_data_out2[30] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1674_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[30] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N4
cycloneiv_lcell_comb \interface|uALU|LessThan0~2 (
// Equation(s):
// \interface|uALU|LessThan0~2_combout  = (\interface|uREG|REG_data_out2 [27]) # ((\interface|uREG|REG_data_out2 [26]) # ((\interface|uREG|REG_data_out2 [28]) # (\interface|uREG|REG_data_out2 [25])))

	.dataa(\interface|uREG|REG_data_out2 [27]),
	.datab(\interface|uREG|REG_data_out2 [26]),
	.datac(\interface|uREG|REG_data_out2 [28]),
	.datad(\interface|uREG|REG_data_out2 [25]),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N26
cycloneiv_lcell_comb \interface|uALU|LessThan0~3 (
// Equation(s):
// \interface|uALU|LessThan0~3_combout  = (\interface|uREG|REG_data_out2 [29]) # ((\interface|uREG|REG_data_out2 [30]) # ((\interface|uALU|LessThan0~2_combout ) # (\interface|uREG|REG_data_out2 [31])))

	.dataa(\interface|uREG|REG_data_out2 [29]),
	.datab(\interface|uREG|REG_data_out2 [30]),
	.datac(\interface|uALU|LessThan0~2_combout ),
	.datad(\interface|uREG|REG_data_out2 [31]),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~3 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N28
cycloneiv_lcell_comb \interface|uALU|LessThan0~4 (
// Equation(s):
// \interface|uALU|LessThan0~4_combout  = (!\interface|ucontrol|control_signal [2] & ((\interface|uALU|LessThan0~0_combout ) # ((\interface|uALU|LessThan0~1_combout ) # (\interface|uALU|LessThan0~3_combout ))))

	.dataa(\interface|uALU|LessThan0~0_combout ),
	.datab(\interface|uALU|LessThan0~1_combout ),
	.datac(\interface|uALU|LessThan0~3_combout ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~4 .lut_mask = 16'h00FE;
defparam \interface|uALU|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N16
cycloneiv_lcell_comb \interface|uALU|LessThan0~8 (
// Equation(s):
// \interface|uALU|LessThan0~8_combout  = (\interface|ALU_operand_2[2]~14_combout ) # ((\interface|ALU_operand_2[3]~13_combout ) # ((\interface|ALU_operand_2[4]~12_combout ) # (\interface|ALU_operand_2[5]~11_combout )))

	.dataa(\interface|ALU_operand_2[2]~14_combout ),
	.datab(\interface|ALU_operand_2[3]~13_combout ),
	.datac(\interface|ALU_operand_2[4]~12_combout ),
	.datad(\interface|ALU_operand_2[5]~11_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~8 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N0
cycloneiv_lcell_comb \interface|uALU|LessThan0~10 (
// Equation(s):
// \interface|uALU|LessThan0~10_combout  = (\interface|uALU|LessThan0~7_combout ) # ((\interface|uALU|LessThan0~9_combout ) # ((\interface|uALU|LessThan0~4_combout ) # (\interface|uALU|LessThan0~8_combout )))

	.dataa(\interface|uALU|LessThan0~7_combout ),
	.datab(\interface|uALU|LessThan0~9_combout ),
	.datac(\interface|uALU|LessThan0~4_combout ),
	.datad(\interface|uALU|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\interface|uALU|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|LessThan0~10 .lut_mask = 16'hFFFE;
defparam \interface|uALU|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N12
cycloneiv_lcell_comb \interface|uALU|Mux31~2 (
// Equation(s):
// \interface|uALU|Mux31~2_combout  = (\interface|uALU|Mux31~1_combout  & ((\interface|uALU|LessThan0~10_combout ) # ((\interface|uALU|Mux30~0_combout  & \interface|ALU_operand_2[0]~16_combout )))) # (!\interface|uALU|Mux31~1_combout  & 
// (((\interface|uALU|Mux30~0_combout  & \interface|ALU_operand_2[0]~16_combout ))))

	.dataa(\interface|uALU|Mux31~1_combout ),
	.datab(\interface|uALU|LessThan0~10_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ALU_operand_2[0]~16_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux31~2 .lut_mask = 16'hF888;
defparam \interface|uALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~352feeder (
// Equation(s):
// \interface|uREG|REG_mem~352feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~352feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~352feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~352feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N5
dffeas \interface|uREG|REG_mem~352 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~352feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~352 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~352 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N21
dffeas \interface|uREG|REG_mem~256 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~256 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~256 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~288feeder (
// Equation(s):
// \interface|uREG|REG_mem~288feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~288feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~288feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~288feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N27
dffeas \interface|uREG|REG_mem~288 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~288feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~288 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~288 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1370 (
// Equation(s):
// \interface|uREG|REG_mem~1370_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~288_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~256_q ))))

	.dataa(\interface|uREG|REG_mem~256_q ),
	.datab(\interface|uREG|REG_mem~288_q ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1370_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1370 .lut_mask = 16'hFC0A;
defparam \interface|uREG|REG_mem~1370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N5
dffeas \interface|uREG|REG_mem~320 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~320 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~320 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1371 (
// Equation(s):
// \interface|uREG|REG_mem~1371_combout  = (\interface|uREG|REG_mem~1370_combout  & ((\interface|uREG|REG_mem~352_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1370_combout  & 
// (((\interface|uREG|REG_mem~320_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~352_q ),
	.datab(\interface|uREG|REG_mem~1370_combout ),
	.datac(\interface|uREG|REG_mem~320_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1371_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1371 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N11
dffeas \interface|uREG|REG_mem~0 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~0 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N13
dffeas \interface|uREG|REG_mem~32 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~32 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1374 (
// Equation(s):
// \interface|uREG|REG_mem~1374_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~32_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~0_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~0_q ),
	.datad(\interface|uREG|REG_mem~32_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1374_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1374 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N1
dffeas \interface|uREG|REG_mem~96 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~96 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~96 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~64feeder (
// Equation(s):
// \interface|uREG|REG_mem~64feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~64feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~64feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~64feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N1
dffeas \interface|uREG|REG_mem~64 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~64feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~64 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1375 (
// Equation(s):
// \interface|uREG|REG_mem~1375_combout  = (\interface|uREG|REG_mem~1374_combout  & (((\interface|uREG|REG_mem~96_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1374_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~64_q ))))

	.dataa(\interface|uREG|REG_mem~1374_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~96_q ),
	.datad(\interface|uREG|REG_mem~64_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1375_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1375 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~160feeder (
// Equation(s):
// \interface|uREG|REG_mem~160feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(\interface|uALU|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~160feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N9
dffeas \interface|uREG|REG_mem~160 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~160 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y14_N21
dffeas \interface|uREG|REG_mem~224 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~224 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~192feeder (
// Equation(s):
// \interface|uREG|REG_mem~192feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux31~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~192feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~192feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~192feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N21
dffeas \interface|uREG|REG_mem~192 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~192feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~192 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N7
dffeas \interface|uREG|REG_mem~128 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~128 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1372 (
// Equation(s):
// \interface|uREG|REG_mem~1372_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~192_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~128_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~192_q ),
	.datac(\interface|uREG|REG_mem~128_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1372_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1372 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1373 (
// Equation(s):
// \interface|uREG|REG_mem~1373_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1372_combout  & ((\interface|uREG|REG_mem~224_q ))) # (!\interface|uREG|REG_mem~1372_combout  & 
// (\interface|uREG|REG_mem~160_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1372_combout ))))

	.dataa(\interface|uREG|REG_mem~160_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~224_q ),
	.datad(\interface|uREG|REG_mem~1372_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1373_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1373 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1376 (
// Equation(s):
// \interface|uREG|REG_mem~1376_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # (\interface|uREG|REG_mem~1373_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1375_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1375_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1373_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1376_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1376 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N11
dffeas \interface|uREG|REG_mem~480 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~480 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~480 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y17_N25
dffeas \interface|uREG|REG_mem~416 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~416 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~416 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~448feeder (
// Equation(s):
// \interface|uREG|REG_mem~448feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~448feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~448feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~448feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y17_N31
dffeas \interface|uREG|REG_mem~448 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~448feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~448 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~448 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N1
dffeas \interface|uREG|REG_mem~384 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~384 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~384 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1377 (
// Equation(s):
// \interface|uREG|REG_mem~1377_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~448_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~384_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~448_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~384_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1377_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1377 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1378 (
// Equation(s):
// \interface|uREG|REG_mem~1378_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1377_combout  & (\interface|uREG|REG_mem~480_q )) # (!\interface|uREG|REG_mem~1377_combout  & 
// ((\interface|uREG|REG_mem~416_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1377_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~480_q ),
	.datac(\interface|uREG|REG_mem~416_q ),
	.datad(\interface|uREG|REG_mem~1377_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1378_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1378 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1379 (
// Equation(s):
// \interface|uREG|REG_mem~1379_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1376_combout  & ((\interface|uREG|REG_mem~1378_combout ))) # (!\interface|uREG|REG_mem~1376_combout  & 
// (\interface|uREG|REG_mem~1371_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1376_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1371_combout ),
	.datac(\interface|uREG|REG_mem~1376_combout ),
	.datad(\interface|uREG|REG_mem~1378_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1379_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1379 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~832feeder (
// Equation(s):
// \interface|uREG|REG_mem~832feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(\interface|uALU|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~832feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~832feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~832feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N19
dffeas \interface|uREG|REG_mem~832 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~832feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~832 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~832 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N21
dffeas \interface|uREG|REG_mem~576 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~576 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~576 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1360 (
// Equation(s):
// \interface|uREG|REG_mem~1360_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~832_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~576_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~832_q ),
	.datac(\interface|uREG|REG_mem~576_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1360_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1360 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~960feeder (
// Equation(s):
// \interface|uREG|REG_mem~960feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux31~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~960feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~960feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~960feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N19
dffeas \interface|uREG|REG_mem~960 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~960feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~960 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~960 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N9
dffeas \interface|uREG|REG_mem~704 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~704 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~704 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1361 (
// Equation(s):
// \interface|uREG|REG_mem~1361_combout  = (\interface|uREG|REG_mem~1360_combout  & ((\interface|uREG|REG_mem~960_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1360_combout  & 
// (((\interface|uREG|REG_mem~704_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1360_combout ),
	.datab(\interface|uREG|REG_mem~960_q ),
	.datac(\interface|uREG|REG_mem~704_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1361_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1361 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N13
dffeas \interface|uREG|REG_mem~544 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~544 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~544 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~672feeder (
// Equation(s):
// \interface|uREG|REG_mem~672feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(\interface|uALU|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~672feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~672feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~672feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N7
dffeas \interface|uREG|REG_mem~672 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~672feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~672 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~672 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1362 (
// Equation(s):
// \interface|uREG|REG_mem~1362_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~672_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~544_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~544_q ),
	.datad(\interface|uREG|REG_mem~672_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1362_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1362 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N1
dffeas \interface|uREG|REG_mem~928 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~928 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~928 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y11_N3
dffeas \interface|uREG|REG_mem~800 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~800 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~800 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1363 (
// Equation(s):
// \interface|uREG|REG_mem~1363_combout  = (\interface|uREG|REG_mem~1362_combout  & (((\interface|uREG|REG_mem~928_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\interface|uREG|REG_mem~1362_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~800_q ))))

	.dataa(\interface|uREG|REG_mem~1362_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~928_q ),
	.datad(\interface|uREG|REG_mem~800_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1363_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1363 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~640feeder (
// Equation(s):
// \interface|uREG|REG_mem~640feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux31~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~640feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~640feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~640feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N1
dffeas \interface|uREG|REG_mem~640 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~640feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~640 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~640 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N7
dffeas \interface|uREG|REG_mem~896 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~896 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~896 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N9
dffeas \interface|uREG|REG_mem~768 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~768 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~768 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N31
dffeas \interface|uREG|REG_mem~512 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~512 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~512 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1364 (
// Equation(s):
// \interface|uREG|REG_mem~1364_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~768_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~512_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~768_q ),
	.datac(\interface|uREG|REG_mem~512_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1364_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1364 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1365 (
// Equation(s):
// \interface|uREG|REG_mem~1365_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1364_combout  & ((\interface|uREG|REG_mem~896_q ))) # (!\interface|uREG|REG_mem~1364_combout  & 
// (\interface|uREG|REG_mem~640_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1364_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~640_q ),
	.datac(\interface|uREG|REG_mem~896_q ),
	.datad(\interface|uREG|REG_mem~1364_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1365_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1365 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1366 (
// Equation(s):
// \interface|uREG|REG_mem~1366_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1363_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1365_combout )))))

	.dataa(\interface|uREG|REG_mem~1363_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1365_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1366_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1366 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~864feeder (
// Equation(s):
// \interface|uREG|REG_mem~864feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(\interface|uALU|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~864feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~864feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~864feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N29
dffeas \interface|uREG|REG_mem~864 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~864feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~864 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~864 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N11
dffeas \interface|uREG|REG_mem~992 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~992 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~992 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N17
dffeas \interface|uREG|REG_mem~608 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~608 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~608 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~736feeder (
// Equation(s):
// \interface|uREG|REG_mem~736feeder_combout  = \interface|uALU|Mux31~2_combout 

	.dataa(\interface|uALU|Mux31~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~736feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~736feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~736feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N3
dffeas \interface|uREG|REG_mem~736 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~736feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~736 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~736 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1367 (
// Equation(s):
// \interface|uREG|REG_mem~1367_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~736_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~608_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~608_q ),
	.datad(\interface|uREG|REG_mem~736_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1367_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1367 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1368 (
// Equation(s):
// \interface|uREG|REG_mem~1368_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1367_combout  & ((\interface|uREG|REG_mem~992_q ))) # (!\interface|uREG|REG_mem~1367_combout  & 
// (\interface|uREG|REG_mem~864_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1367_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~864_q ),
	.datac(\interface|uREG|REG_mem~992_q ),
	.datad(\interface|uREG|REG_mem~1367_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1368_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1368 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1369 (
// Equation(s):
// \interface|uREG|REG_mem~1369_combout  = (\interface|uREG|REG_mem~1366_combout  & (((\interface|uREG|REG_mem~1368_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1366_combout  & 
// (\interface|uREG|REG_mem~1361_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1361_combout ),
	.datab(\interface|uREG|REG_mem~1366_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1368_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1369_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1369 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1380 (
// Equation(s):
// \interface|uREG|REG_mem~1380_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1369_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1379_combout 
// ))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1379_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1369_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1380_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1380 .lut_mask = 16'hFC0C;
defparam \interface|uREG|REG_mem~1380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N14
cycloneiv_lcell_comb \interface|uREG|REG_data_out2[0]~feeder (
// Equation(s):
// \interface|uREG|REG_data_out2[0]~feeder_combout  = \interface|uREG|REG_mem~1380_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1380_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_data_out2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[0]~feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_data_out2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N15
dffeas \interface|uREG|REG_data_out2[0] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_data_out2[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[0] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[0]~16 (
// Equation(s):
// \interface|ALU_operand_2[0]~16_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [0]))

	.dataa(gnd),
	.datab(\interface|uREG|REG_data_out2 [0]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[0]~16 .lut_mask = 16'hF0CC;
defparam \interface|ALU_operand_2[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N0
cycloneiv_lcell_comb \interface|uALU|Add1~1 (
// Equation(s):
// \interface|uALU|Add1~1_cout  = CARRY(!\interface|ALU_operand_2[0]~16_combout )

	.dataa(\interface|ALU_operand_2[0]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\interface|uALU|Add1~1_cout ));
// synopsys translate_off
defparam \interface|uALU|Add1~1 .lut_mask = 16'h0055;
defparam \interface|uALU|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N2
cycloneiv_lcell_comb \interface|uALU|Add1~2 (
// Equation(s):
// \interface|uALU|Add1~2_combout  = (\interface|ALU_operand_2[1]~15_combout  & ((\interface|uALU|Add1~1_cout ) # (GND))) # (!\interface|ALU_operand_2[1]~15_combout  & (!\interface|uALU|Add1~1_cout ))
// \interface|uALU|Add1~3  = CARRY((\interface|ALU_operand_2[1]~15_combout ) # (!\interface|uALU|Add1~1_cout ))

	.dataa(\interface|ALU_operand_2[1]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~1_cout ),
	.combout(\interface|uALU|Add1~2_combout ),
	.cout(\interface|uALU|Add1~3 ));
// synopsys translate_off
defparam \interface|uALU|Add1~2 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N22
cycloneiv_lcell_comb \interface|uALU|Mux30~1 (
// Equation(s):
// \interface|uALU|Mux30~1_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~2_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[1]~15_combout )))))

	.dataa(\interface|uALU|Add1~2_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ALU_operand_2[1]~15_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux30~1 .lut_mask = 16'hB080;
defparam \interface|uALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~865feeder (
// Equation(s):
// \interface|uREG|REG_mem~865feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux30~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~865feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~865feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~865feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N7
dffeas \interface|uREG|REG_mem~865 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~865 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N21
dffeas \interface|uREG|REG_mem~609 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~609 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~609 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1346 (
// Equation(s):
// \interface|uREG|REG_mem~1346_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~865_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~609_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~865_q ),
	.datac(\interface|uREG|REG_mem~609_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1346_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1346 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~737feeder (
// Equation(s):
// \interface|uREG|REG_mem~737feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~737feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~737feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~737feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N3
dffeas \interface|uREG|REG_mem~737 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~737 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y16_N5
dffeas \interface|uREG|REG_mem~993 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~993 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~993 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1347 (
// Equation(s):
// \interface|uREG|REG_mem~1347_combout  = (\interface|uREG|REG_mem~1346_combout  & (((\interface|uREG|REG_mem~993_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1346_combout  & 
// (\interface|uREG|REG_mem~737_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1346_combout ),
	.datab(\interface|uREG|REG_mem~737_q ),
	.datac(\interface|uREG|REG_mem~993_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1347_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1347 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~833feeder (
// Equation(s):
// \interface|uREG|REG_mem~833feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~833feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~833feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~833feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N25
dffeas \interface|uREG|REG_mem~833 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~833feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~833 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~833 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y10_N11
dffeas \interface|uREG|REG_mem~961 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~961 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~961 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~705feeder (
// Equation(s):
// \interface|uREG|REG_mem~705feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux30~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~705feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~705feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~705feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N13
dffeas \interface|uREG|REG_mem~705 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~705feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~705 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N15
dffeas \interface|uREG|REG_mem~577 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~577 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~577 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1341 (
// Equation(s):
// \interface|uREG|REG_mem~1341_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~705_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~577_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~705_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~577_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1341_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1341 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1342 (
// Equation(s):
// \interface|uREG|REG_mem~1342_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1341_combout  & ((\interface|uREG|REG_mem~961_q ))) # (!\interface|uREG|REG_mem~1341_combout  & 
// (\interface|uREG|REG_mem~833_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1341_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~833_q ),
	.datac(\interface|uREG|REG_mem~961_q ),
	.datad(\interface|uREG|REG_mem~1341_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1342_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1342 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~641feeder (
// Equation(s):
// \interface|uREG|REG_mem~641feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(\interface|uALU|Mux30~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~641feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~641feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~641feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N23
dffeas \interface|uREG|REG_mem~641 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~641feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~641 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~641 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N17
dffeas \interface|uREG|REG_mem~513 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~513 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~513 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1343 (
// Equation(s):
// \interface|uREG|REG_mem~1343_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~641_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~513_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~641_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~513_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1343_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1343 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N27
dffeas \interface|uREG|REG_mem~897 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~897 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~897 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~769feeder (
// Equation(s):
// \interface|uREG|REG_mem~769feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~769feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~769feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~769feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N17
dffeas \interface|uREG|REG_mem~769 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~769feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~769 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~769 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1344 (
// Equation(s):
// \interface|uREG|REG_mem~1344_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1343_combout  & (\interface|uREG|REG_mem~897_q )) # (!\interface|uREG|REG_mem~1343_combout  & 
// ((\interface|uREG|REG_mem~769_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1343_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1343_combout ),
	.datac(\interface|uREG|REG_mem~897_q ),
	.datad(\interface|uREG|REG_mem~769_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1344_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1344 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1345 (
// Equation(s):
// \interface|uREG|REG_mem~1345_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1342_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1344_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1342_combout ),
	.datac(\interface|uREG|REG_mem~1344_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1345_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1345 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~929feeder (
// Equation(s):
// \interface|uREG|REG_mem~929feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~929feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~929feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~929feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N7
dffeas \interface|uREG|REG_mem~929 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~929feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~929 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~929 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~801feeder (
// Equation(s):
// \interface|uREG|REG_mem~801feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~801feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~801feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~801feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y11_N9
dffeas \interface|uREG|REG_mem~801 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~801feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~801 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N1
dffeas \interface|uREG|REG_mem~545 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~545 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~545 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1339 (
// Equation(s):
// \interface|uREG|REG_mem~1339_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~801_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~545_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~801_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~545_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1339_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1339 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y11_N3
dffeas \interface|uREG|REG_mem~673 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~673 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~673 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1340 (
// Equation(s):
// \interface|uREG|REG_mem~1340_combout  = (\interface|uREG|REG_mem~1339_combout  & ((\interface|uREG|REG_mem~929_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1339_combout  & 
// (((\interface|uREG|REG_mem~673_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~929_q ),
	.datab(\interface|uREG|REG_mem~1339_combout ),
	.datac(\interface|uREG|REG_mem~673_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1340_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1340 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1348 (
// Equation(s):
// \interface|uREG|REG_mem~1348_combout  = (\interface|uREG|REG_mem~1345_combout  & ((\interface|uREG|REG_mem~1347_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1345_combout  & 
// (((\interface|uREG|REG_mem~1340_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1347_combout ),
	.datab(\interface|uREG|REG_mem~1345_combout ),
	.datac(\interface|uREG|REG_mem~1340_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1348_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1348 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~161feeder (
// Equation(s):
// \interface|uREG|REG_mem~161feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~161feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~161feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~161feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N27
dffeas \interface|uREG|REG_mem~161 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~161feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~161 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N31
dffeas \interface|uREG|REG_mem~129 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~129 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1349 (
// Equation(s):
// \interface|uREG|REG_mem~1349_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~161_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~129_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~161_q ),
	.datac(\interface|uREG|REG_mem~129_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1349_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1349 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~225feeder (
// Equation(s):
// \interface|uREG|REG_mem~225feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~225feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~225feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~225feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N3
dffeas \interface|uREG|REG_mem~225 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~225feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~225 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N17
dffeas \interface|uREG|REG_mem~193 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~193 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1350 (
// Equation(s):
// \interface|uREG|REG_mem~1350_combout  = (\interface|uREG|REG_mem~1349_combout  & ((\interface|uREG|REG_mem~225_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1349_combout  & 
// (((\interface|uREG|REG_mem~193_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1349_combout ),
	.datab(\interface|uREG|REG_mem~225_q ),
	.datac(\interface|uREG|REG_mem~193_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1350_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1350 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N23
dffeas \interface|uREG|REG_mem~481 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux30~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~481 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N15
dffeas \interface|uREG|REG_mem~449 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~449 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~449 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N17
dffeas \interface|uREG|REG_mem~385 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~385 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~385 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~417feeder (
// Equation(s):
// \interface|uREG|REG_mem~417feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~417feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~417feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~417feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N15
dffeas \interface|uREG|REG_mem~417 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~417feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~417 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~417 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1356 (
// Equation(s):
// \interface|uREG|REG_mem~1356_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~417_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~385_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~385_q ),
	.datad(\interface|uREG|REG_mem~417_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1356_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1356 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1357 (
// Equation(s):
// \interface|uREG|REG_mem~1357_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1356_combout  & (\interface|uREG|REG_mem~481_q )) # (!\interface|uREG|REG_mem~1356_combout  & 
// ((\interface|uREG|REG_mem~449_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1356_combout ))))

	.dataa(\interface|uREG|REG_mem~481_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~449_q ),
	.datad(\interface|uREG|REG_mem~1356_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1357_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1357 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N3
dffeas \interface|uREG|REG_mem~321 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~321 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~321 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N15
dffeas \interface|uREG|REG_mem~257 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~257 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~257 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1351 (
// Equation(s):
// \interface|uREG|REG_mem~1351_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~321_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~257_q )))))

	.dataa(\interface|uREG|REG_mem~321_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~257_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1351_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1351 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N5
dffeas \interface|uREG|REG_mem~353 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~353 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~353 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~289feeder (
// Equation(s):
// \interface|uREG|REG_mem~289feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux30~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~289feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~289feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~289feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y18_N27
dffeas \interface|uREG|REG_mem~289 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~289 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~289 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1352 (
// Equation(s):
// \interface|uREG|REG_mem~1352_combout  = (\interface|uREG|REG_mem~1351_combout  & (((\interface|uREG|REG_mem~353_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1351_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~289_q ))))

	.dataa(\interface|uREG|REG_mem~1351_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~353_q ),
	.datad(\interface|uREG|REG_mem~289_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1352_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1352 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N5
dffeas \interface|uREG|REG_mem~1 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~65feeder (
// Equation(s):
// \interface|uREG|REG_mem~65feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(\interface|uALU|Mux30~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~65feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N19
dffeas \interface|uREG|REG_mem~65 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~65 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~65 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1353 (
// Equation(s):
// \interface|uREG|REG_mem~1353_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~65_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1_q ),
	.datad(\interface|uREG|REG_mem~65_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1353_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1353 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~33feeder (
// Equation(s):
// \interface|uREG|REG_mem~33feeder_combout  = \interface|uALU|Mux30~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux30~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~33feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~33feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~33feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N19
dffeas \interface|uREG|REG_mem~33 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~33 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y11_N5
dffeas \interface|uREG|REG_mem~97 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux30~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~97 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1354 (
// Equation(s):
// \interface|uREG|REG_mem~1354_combout  = (\interface|uREG|REG_mem~1353_combout  & (((\interface|uREG|REG_mem~97_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1353_combout  & 
// (\interface|uREG|REG_mem~33_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1353_combout ),
	.datab(\interface|uREG|REG_mem~33_q ),
	.datac(\interface|uREG|REG_mem~97_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1354_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1354 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1355 (
// Equation(s):
// \interface|uREG|REG_mem~1355_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1352_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & \interface|uREG|REG_mem~1354_combout ))))

	.dataa(\interface|uREG|REG_mem~1352_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1354_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1355_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1355 .lut_mask = 16'hCBC8;
defparam \interface|uREG|REG_mem~1355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1358 (
// Equation(s):
// \interface|uREG|REG_mem~1358_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1355_combout  & ((\interface|uREG|REG_mem~1357_combout ))) # (!\interface|uREG|REG_mem~1355_combout  & 
// (\interface|uREG|REG_mem~1350_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1355_combout ))))

	.dataa(\interface|uREG|REG_mem~1350_combout ),
	.datab(\interface|uREG|REG_mem~1357_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1355_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1358_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1358 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1359 (
// Equation(s):
// \interface|uREG|REG_mem~1359_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1348_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1358_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1348_combout ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1358_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1359_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1359 .lut_mask = 16'hAAF0;
defparam \interface|uREG|REG_mem~1359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N3
dffeas \interface|uREG|REG_data_out2[1] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1359_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[1] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N20
cycloneiv_lcell_comb \interface|ALU_operand_2[1]~15 (
// Equation(s):
// \interface|ALU_operand_2[1]~15_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [1]))

	.dataa(gnd),
	.datab(\interface|uREG|REG_data_out2 [1]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[1]~15 .lut_mask = 16'hF0CC;
defparam \interface|ALU_operand_2[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N4
cycloneiv_lcell_comb \interface|uALU|Add1~4 (
// Equation(s):
// \interface|uALU|Add1~4_combout  = (\interface|ALU_operand_2[2]~14_combout  & (!\interface|uALU|Add1~3  & VCC)) # (!\interface|ALU_operand_2[2]~14_combout  & (\interface|uALU|Add1~3  $ (GND)))
// \interface|uALU|Add1~5  = CARRY((!\interface|ALU_operand_2[2]~14_combout  & !\interface|uALU|Add1~3 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[2]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~3 ),
	.combout(\interface|uALU|Add1~4_combout ),
	.cout(\interface|uALU|Add1~5 ));
// synopsys translate_off
defparam \interface|uALU|Add1~4 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N0
cycloneiv_lcell_comb \interface|uALU|Mux29~0 (
// Equation(s):
// \interface|uALU|Mux29~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~4_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[2]~14_combout )))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Add1~4_combout ),
	.datad(\interface|ALU_operand_2[2]~14_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux29~0 .lut_mask = 16'hA280;
defparam \interface|uALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~866feeder (
// Equation(s):
// \interface|uREG|REG_mem~866feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~866feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~866feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~866feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N9
dffeas \interface|uREG|REG_mem~866 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~866feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~866 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y14_N9
dffeas \interface|uREG|REG_mem~610 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~610 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~610 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y14_N19
dffeas \interface|uREG|REG_mem~738 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~738 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~738 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1325 (
// Equation(s):
// \interface|uREG|REG_mem~1325_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~738_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~610_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~610_q ),
	.datad(\interface|uREG|REG_mem~738_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1325_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1325 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y16_N21
dffeas \interface|uREG|REG_mem~994 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~994 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~994 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1326 (
// Equation(s):
// \interface|uREG|REG_mem~1326_combout  = (\interface|uREG|REG_mem~1325_combout  & (((\interface|uREG|REG_mem~994_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1325_combout  & 
// (\interface|uREG|REG_mem~866_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~866_q ),
	.datab(\interface|uREG|REG_mem~1325_combout ),
	.datac(\interface|uREG|REG_mem~994_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1326_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1326 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~834feeder (
// Equation(s):
// \interface|uREG|REG_mem~834feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux29~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~834feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~834feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~834feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N7
dffeas \interface|uREG|REG_mem~834 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~834feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~834 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N23
dffeas \interface|uREG|REG_mem~578 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~578 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~578 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1318 (
// Equation(s):
// \interface|uREG|REG_mem~1318_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~834_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~578_q )))))

	.dataa(\interface|uREG|REG_mem~834_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~578_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1318_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1318 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N5
dffeas \interface|uREG|REG_mem~706 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~706 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~706 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~962feeder (
// Equation(s):
// \interface|uREG|REG_mem~962feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~962feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~962feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~962feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N3
dffeas \interface|uREG|REG_mem~962 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~962feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~962 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~962 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1319 (
// Equation(s):
// \interface|uREG|REG_mem~1319_combout  = (\interface|uREG|REG_mem~1318_combout  & (((\interface|uREG|REG_mem~962_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1318_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~706_q )))

	.dataa(\interface|uREG|REG_mem~1318_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~706_q ),
	.datad(\interface|uREG|REG_mem~962_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1319_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1319 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~770feeder (
// Equation(s):
// \interface|uREG|REG_mem~770feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux29~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~770feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~770feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~770feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N3
dffeas \interface|uREG|REG_mem~770 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~770feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~770 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~770 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N25
dffeas \interface|uREG|REG_mem~514 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~514 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~514 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1322 (
// Equation(s):
// \interface|uREG|REG_mem~1322_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~770_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~514_q )))))

	.dataa(\interface|uREG|REG_mem~770_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~514_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1322_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1322 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N9
dffeas \interface|uREG|REG_mem~898 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~898 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~898 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~642feeder (
// Equation(s):
// \interface|uREG|REG_mem~642feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux29~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~642feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~642feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~642feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N19
dffeas \interface|uREG|REG_mem~642 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~642feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~642 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~642 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1323 (
// Equation(s):
// \interface|uREG|REG_mem~1323_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1322_combout  & (\interface|uREG|REG_mem~898_q )) # (!\interface|uREG|REG_mem~1322_combout  & 
// ((\interface|uREG|REG_mem~642_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1322_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1322_combout ),
	.datac(\interface|uREG|REG_mem~898_q ),
	.datad(\interface|uREG|REG_mem~642_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1323_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1323 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N7
dffeas \interface|uREG|REG_mem~802 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~802 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y11_N13
dffeas \interface|uREG|REG_mem~930 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~930 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~930 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N29
dffeas \interface|uREG|REG_mem~546 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~546 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~546 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~674feeder (
// Equation(s):
// \interface|uREG|REG_mem~674feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~674feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~674feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~674feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N31
dffeas \interface|uREG|REG_mem~674 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~674feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~674 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~674 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1320 (
// Equation(s):
// \interface|uREG|REG_mem~1320_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~674_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~546_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~546_q ),
	.datad(\interface|uREG|REG_mem~674_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1320_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1320 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1321 (
// Equation(s):
// \interface|uREG|REG_mem~1321_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1320_combout  & ((\interface|uREG|REG_mem~930_q ))) # (!\interface|uREG|REG_mem~1320_combout  & 
// (\interface|uREG|REG_mem~802_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1320_combout ))))

	.dataa(\interface|uREG|REG_mem~802_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~930_q ),
	.datad(\interface|uREG|REG_mem~1320_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1321_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1321 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1324 (
// Equation(s):
// \interface|uREG|REG_mem~1324_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1321_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1323_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1323_combout ),
	.datad(\interface|uREG|REG_mem~1321_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1324_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1324 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1327 (
// Equation(s):
// \interface|uREG|REG_mem~1327_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1324_combout  & (\interface|uREG|REG_mem~1326_combout )) # (!\interface|uREG|REG_mem~1324_combout  & 
// ((\interface|uREG|REG_mem~1319_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1324_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1326_combout ),
	.datac(\interface|uREG|REG_mem~1319_combout ),
	.datad(\interface|uREG|REG_mem~1324_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1327_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1327 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N25
dffeas \interface|uREG|REG_mem~130 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~130 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~194feeder (
// Equation(s):
// \interface|uREG|REG_mem~194feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~194feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N21
dffeas \interface|uREG|REG_mem~194 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~194 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~194 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1330 (
// Equation(s):
// \interface|uREG|REG_mem~1330_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~194_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~130_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~130_q ),
	.datad(\interface|uREG|REG_mem~194_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1330_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1330 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y19_N5
dffeas \interface|uREG|REG_mem~226 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~226 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~162feeder (
// Equation(s):
// \interface|uREG|REG_mem~162feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~162feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N15
dffeas \interface|uREG|REG_mem~162 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~162 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~162 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y19_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1331 (
// Equation(s):
// \interface|uREG|REG_mem~1331_combout  = (\interface|uREG|REG_mem~1330_combout  & (((\interface|uREG|REG_mem~226_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1330_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~162_q ))))

	.dataa(\interface|uREG|REG_mem~1330_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~226_q ),
	.datad(\interface|uREG|REG_mem~162_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1331_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1331 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~34feeder (
// Equation(s):
// \interface|uREG|REG_mem~34feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~34feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~34feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~34feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N1
dffeas \interface|uREG|REG_mem~34 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~34 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N31
dffeas \interface|uREG|REG_mem~2 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~2 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1332 (
// Equation(s):
// \interface|uREG|REG_mem~1332_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~34_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~2_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~34_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~2_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1332_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1332 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N11
dffeas \interface|uREG|REG_mem~98 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~98 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~98 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~66feeder (
// Equation(s):
// \interface|uREG|REG_mem~66feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(\interface|uALU|Mux29~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~66feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~66feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~66feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y11_N25
dffeas \interface|uREG|REG_mem~66 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~66feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~66 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1333 (
// Equation(s):
// \interface|uREG|REG_mem~1333_combout  = (\interface|uREG|REG_mem~1332_combout  & (((\interface|uREG|REG_mem~98_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1332_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~66_q ))))

	.dataa(\interface|uREG|REG_mem~1332_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~98_q ),
	.datad(\interface|uREG|REG_mem~66_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1333_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1333 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1334 (
// Equation(s):
// \interface|uREG|REG_mem~1334_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1331_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1333_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1331_combout ),
	.datac(\interface|uREG|REG_mem~1333_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1334_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1334 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~290feeder (
// Equation(s):
// \interface|uREG|REG_mem~290feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~290feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~290feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~290feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N23
dffeas \interface|uREG|REG_mem~290 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~290 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N11
dffeas \interface|uREG|REG_mem~258 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~258 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~258 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1328 (
// Equation(s):
// \interface|uREG|REG_mem~1328_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~290_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~258_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~290_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~258_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1328_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1328 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N25
dffeas \interface|uREG|REG_mem~322 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~322 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~322 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y16_N1
dffeas \interface|uREG|REG_mem~354 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~354 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~354 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1329 (
// Equation(s):
// \interface|uREG|REG_mem~1329_combout  = (\interface|uREG|REG_mem~1328_combout  & (((\interface|uREG|REG_mem~354_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1328_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~322_q )))

	.dataa(\interface|uREG|REG_mem~1328_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~322_q ),
	.datad(\interface|uREG|REG_mem~354_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1329_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1329 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N15
dffeas \interface|uREG|REG_mem~386 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~386 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~386 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N9
dffeas \interface|uREG|REG_mem~450 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~450 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~450 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1335 (
// Equation(s):
// \interface|uREG|REG_mem~1335_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~450_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~386_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~386_q ),
	.datad(\interface|uREG|REG_mem~450_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1335_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1335 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N1
dffeas \interface|uREG|REG_mem~482 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~482 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~482 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~418feeder (
// Equation(s):
// \interface|uREG|REG_mem~418feeder_combout  = \interface|uALU|Mux29~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux29~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~418feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~418feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~418feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y17_N3
dffeas \interface|uREG|REG_mem~418 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~418feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~418 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~418 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1336 (
// Equation(s):
// \interface|uREG|REG_mem~1336_combout  = (\interface|uREG|REG_mem~1335_combout  & ((\interface|uREG|REG_mem~482_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1335_combout  & 
// (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & \interface|uREG|REG_mem~418_q ))))

	.dataa(\interface|uREG|REG_mem~1335_combout ),
	.datab(\interface|uREG|REG_mem~482_q ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~418_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1336_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1336 .lut_mask = 16'hDA8A;
defparam \interface|uREG|REG_mem~1336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1337 (
// Equation(s):
// \interface|uREG|REG_mem~1337_combout  = (\interface|uREG|REG_mem~1334_combout  & (((\interface|uREG|REG_mem~1336_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1334_combout  & 
// (\interface|uREG|REG_mem~1329_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uREG|REG_mem~1334_combout ),
	.datab(\interface|uREG|REG_mem~1329_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1336_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1337_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1337 .lut_mask = 16'hEA4A;
defparam \interface|uREG|REG_mem~1337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1338 (
// Equation(s):
// \interface|uREG|REG_mem~1338_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1327_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1337_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1327_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1337_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1338_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1338 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N3
dffeas \interface|uREG|REG_data_out2[2] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1338_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[2] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N22
cycloneiv_lcell_comb \interface|ALU_operand_2[2]~14 (
// Equation(s):
// \interface|ALU_operand_2[2]~14_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [2]))

	.dataa(\interface|uREG|REG_data_out2 [2]),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[2]~14 .lut_mask = 16'hEE22;
defparam \interface|ALU_operand_2[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N6
cycloneiv_lcell_comb \interface|uALU|Add1~6 (
// Equation(s):
// \interface|uALU|Add1~6_combout  = (\interface|ALU_operand_2[3]~13_combout  & ((\interface|uALU|Add1~5 ) # (GND))) # (!\interface|ALU_operand_2[3]~13_combout  & (!\interface|uALU|Add1~5 ))
// \interface|uALU|Add1~7  = CARRY((\interface|ALU_operand_2[3]~13_combout ) # (!\interface|uALU|Add1~5 ))

	.dataa(\interface|ALU_operand_2[3]~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~5 ),
	.combout(\interface|uALU|Add1~6_combout ),
	.cout(\interface|uALU|Add1~7 ));
// synopsys translate_off
defparam \interface|uALU|Add1~6 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N16
cycloneiv_lcell_comb \interface|uALU|Mux28~0 (
// Equation(s):
// \interface|uALU|Mux28~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~6_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[3]~13_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~6_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ALU_operand_2[3]~13_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux28~0 .lut_mask = 16'hD080;
defparam \interface|uALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N11
dffeas \interface|uREG|REG_mem~739 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~739 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~739 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~867feeder (
// Equation(s):
// \interface|uREG|REG_mem~867feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(\interface|uALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~867feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~867feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~867feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N19
dffeas \interface|uREG|REG_mem~867 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~867feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~867 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~867 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N29
dffeas \interface|uREG|REG_mem~611 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~611 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~611 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1304 (
// Equation(s):
// \interface|uREG|REG_mem~1304_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~867_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~611_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~867_q ),
	.datac(\interface|uREG|REG_mem~611_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1304_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1304 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N13
dffeas \interface|uREG|REG_mem~995 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~995 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~995 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1305 (
// Equation(s):
// \interface|uREG|REG_mem~1305_combout  = (\interface|uREG|REG_mem~1304_combout  & (((\interface|uREG|REG_mem~995_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1304_combout  & 
// (\interface|uREG|REG_mem~739_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~739_q ),
	.datab(\interface|uREG|REG_mem~1304_combout ),
	.datac(\interface|uREG|REG_mem~995_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1305_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1305 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N17
dffeas \interface|uREG|REG_mem~803 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~803 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N27
dffeas \interface|uREG|REG_mem~547 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~547 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~547 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1297 (
// Equation(s):
// \interface|uREG|REG_mem~1297_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~803_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~547_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~803_q ),
	.datac(\interface|uREG|REG_mem~547_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1297_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1297 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~931feeder (
// Equation(s):
// \interface|uREG|REG_mem~931feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~931feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~931feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~931feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N9
dffeas \interface|uREG|REG_mem~931 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~931feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~931 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y12_N15
dffeas \interface|uREG|REG_mem~675 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~675 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~675 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1298 (
// Equation(s):
// \interface|uREG|REG_mem~1298_combout  = (\interface|uREG|REG_mem~1297_combout  & ((\interface|uREG|REG_mem~931_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1297_combout  & 
// (((\interface|uREG|REG_mem~675_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1297_combout ),
	.datab(\interface|uREG|REG_mem~931_q ),
	.datac(\interface|uREG|REG_mem~675_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1298_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1298 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~643feeder (
// Equation(s):
// \interface|uREG|REG_mem~643feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(\interface|uALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~643feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~643feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~643feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N7
dffeas \interface|uREG|REG_mem~643 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~643feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~643 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~643 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N9
dffeas \interface|uREG|REG_mem~515 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~515 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~515 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1301 (
// Equation(s):
// \interface|uREG|REG_mem~1301_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~643_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~515_q )))))

	.dataa(\interface|uREG|REG_mem~643_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~515_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1301_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1301 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~771feeder (
// Equation(s):
// \interface|uREG|REG_mem~771feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux28~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~771feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~771feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~771feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N3
dffeas \interface|uREG|REG_mem~771 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~771feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~771 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~771 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N21
dffeas \interface|uREG|REG_mem~899 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~899 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~899 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1302 (
// Equation(s):
// \interface|uREG|REG_mem~1302_combout  = (\interface|uREG|REG_mem~1301_combout  & (((\interface|uREG|REG_mem~899_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1301_combout  & 
// (\interface|uREG|REG_mem~771_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1301_combout ),
	.datab(\interface|uREG|REG_mem~771_q ),
	.datac(\interface|uREG|REG_mem~899_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1302_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1302 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~707feeder (
// Equation(s):
// \interface|uREG|REG_mem~707feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~707feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~707feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~707feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N23
dffeas \interface|uREG|REG_mem~707 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~707feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~707 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~707 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N25
dffeas \interface|uREG|REG_mem~579 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~579 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~579 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1299 (
// Equation(s):
// \interface|uREG|REG_mem~1299_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~707_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~579_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~707_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~579_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1299_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1299 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N29
dffeas \interface|uREG|REG_mem~963 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~963 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y15_N3
dffeas \interface|uREG|REG_mem~835 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~835 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~835 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1300 (
// Equation(s):
// \interface|uREG|REG_mem~1300_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1299_combout  & (\interface|uREG|REG_mem~963_q )) # (!\interface|uREG|REG_mem~1299_combout  & 
// ((\interface|uREG|REG_mem~835_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1299_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1299_combout ),
	.datac(\interface|uREG|REG_mem~963_q ),
	.datad(\interface|uREG|REG_mem~835_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1300_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1300 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1303 (
// Equation(s):
// \interface|uREG|REG_mem~1303_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # (\interface|uREG|REG_mem~1300_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1302_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\interface|uREG|REG_mem~1302_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1300_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1303_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1303 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1306 (
// Equation(s):
// \interface|uREG|REG_mem~1306_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1303_combout  & (\interface|uREG|REG_mem~1305_combout )) # (!\interface|uREG|REG_mem~1303_combout  & 
// ((\interface|uREG|REG_mem~1298_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1303_combout ))))

	.dataa(\interface|uREG|REG_mem~1305_combout ),
	.datab(\interface|uREG|REG_mem~1298_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1303_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1306_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1306 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~419feeder (
// Equation(s):
// \interface|uREG|REG_mem~419feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~419feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~419feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~419feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y17_N27
dffeas \interface|uREG|REG_mem~419 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~419 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N1
dffeas \interface|uREG|REG_mem~387 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~387 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~387 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1314 (
// Equation(s):
// \interface|uREG|REG_mem~1314_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~419_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~387_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~419_q ),
	.datac(\interface|uREG|REG_mem~387_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1314_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1314 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N17
dffeas \interface|uREG|REG_mem~483 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~483 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~483 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y19_N9
dffeas \interface|uREG|REG_mem~451 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~451 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~451 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1315 (
// Equation(s):
// \interface|uREG|REG_mem~1315_combout  = (\interface|uREG|REG_mem~1314_combout  & ((\interface|uREG|REG_mem~483_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1314_combout  & 
// (((\interface|uREG|REG_mem~451_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1314_combout ),
	.datab(\interface|uREG|REG_mem~483_q ),
	.datac(\interface|uREG|REG_mem~451_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1315_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1315 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~227feeder (
// Equation(s):
// \interface|uREG|REG_mem~227feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~227feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~227feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~227feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N9
dffeas \interface|uREG|REG_mem~227 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~227feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~227 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~227 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y15_N7
dffeas \interface|uREG|REG_mem~195 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~195 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y15_N23
dffeas \interface|uREG|REG_mem~131 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~131 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~131 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~163feeder (
// Equation(s):
// \interface|uREG|REG_mem~163feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux28~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~163feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~163feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~163feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N29
dffeas \interface|uREG|REG_mem~163 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~163 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1307 (
// Equation(s):
// \interface|uREG|REG_mem~1307_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~163_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~131_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~131_q ),
	.datad(\interface|uREG|REG_mem~163_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1307_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1307 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1308 (
// Equation(s):
// \interface|uREG|REG_mem~1308_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1307_combout  & (\interface|uREG|REG_mem~227_q )) # (!\interface|uREG|REG_mem~1307_combout  & 
// ((\interface|uREG|REG_mem~195_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1307_combout ))))

	.dataa(\interface|uREG|REG_mem~227_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~195_q ),
	.datad(\interface|uREG|REG_mem~1307_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1308_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1308 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~35feeder (
// Equation(s):
// \interface|uREG|REG_mem~35feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux28~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~35feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~35feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~35feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N13
dffeas \interface|uREG|REG_mem~35 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~35 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y15_N21
dffeas \interface|uREG|REG_mem~67 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~67 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y15_N11
dffeas \interface|uREG|REG_mem~3 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~3 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1311 (
// Equation(s):
// \interface|uREG|REG_mem~1311_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~67_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~3_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~67_q ),
	.datac(\interface|uREG|REG_mem~3_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1311_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1311 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N3
dffeas \interface|uREG|REG_mem~99 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~99 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1312 (
// Equation(s):
// \interface|uREG|REG_mem~1312_combout  = (\interface|uREG|REG_mem~1311_combout  & (((\interface|uREG|REG_mem~99_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1311_combout  & 
// (\interface|uREG|REG_mem~35_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~35_q ),
	.datab(\interface|uREG|REG_mem~1311_combout ),
	.datac(\interface|uREG|REG_mem~99_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1312_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1312 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~323feeder (
// Equation(s):
// \interface|uREG|REG_mem~323feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~323feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~323feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~323feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N7
dffeas \interface|uREG|REG_mem~323 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~323feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~323 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~323 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N17
dffeas \interface|uREG|REG_mem~259 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~259 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~259 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1309 (
// Equation(s):
// \interface|uREG|REG_mem~1309_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~323_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~259_q )))))

	.dataa(\interface|uREG|REG_mem~323_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~259_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1309_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1309 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~291feeder (
// Equation(s):
// \interface|uREG|REG_mem~291feeder_combout  = \interface|uALU|Mux28~0_combout 

	.dataa(\interface|uALU|Mux28~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~291feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~291feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~291feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y18_N29
dffeas \interface|uREG|REG_mem~291 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~291 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y18_N3
dffeas \interface|uREG|REG_mem~355 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux28~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~355 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~355 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1310 (
// Equation(s):
// \interface|uREG|REG_mem~1310_combout  = (\interface|uREG|REG_mem~1309_combout  & (((\interface|uREG|REG_mem~355_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1309_combout  & 
// (\interface|uREG|REG_mem~291_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1309_combout ),
	.datab(\interface|uREG|REG_mem~291_q ),
	.datac(\interface|uREG|REG_mem~355_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1310_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1310 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1313 (
// Equation(s):
// \interface|uREG|REG_mem~1313_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # (\interface|uREG|REG_mem~1310_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1312_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1312_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1310_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1313_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1313 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y19_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1316 (
// Equation(s):
// \interface|uREG|REG_mem~1316_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1313_combout  & (\interface|uREG|REG_mem~1315_combout )) # (!\interface|uREG|REG_mem~1313_combout  & 
// ((\interface|uREG|REG_mem~1308_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1313_combout ))))

	.dataa(\interface|uREG|REG_mem~1315_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1308_combout ),
	.datad(\interface|uREG|REG_mem~1313_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1316_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1316 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1317 (
// Equation(s):
// \interface|uREG|REG_mem~1317_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1306_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1316_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1306_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1316_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1317_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1317 .lut_mask = 16'hCFC0;
defparam \interface|uREG|REG_mem~1317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y22_N27
dffeas \interface|uREG|REG_data_out2[3] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1317_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[3] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[3]~13 (
// Equation(s):
// \interface|ALU_operand_2[3]~13_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [3])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [3]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[3]~13 .lut_mask = 16'hAAF0;
defparam \interface|ALU_operand_2[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N8
cycloneiv_lcell_comb \interface|uALU|Add1~8 (
// Equation(s):
// \interface|uALU|Add1~8_combout  = (\interface|ALU_operand_2[4]~12_combout  & (!\interface|uALU|Add1~7  & VCC)) # (!\interface|ALU_operand_2[4]~12_combout  & (\interface|uALU|Add1~7  $ (GND)))
// \interface|uALU|Add1~9  = CARRY((!\interface|ALU_operand_2[4]~12_combout  & !\interface|uALU|Add1~7 ))

	.dataa(\interface|ALU_operand_2[4]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~7 ),
	.combout(\interface|uALU|Add1~8_combout ),
	.cout(\interface|uALU|Add1~9 ));
// synopsys translate_off
defparam \interface|uALU|Add1~8 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N14
cycloneiv_lcell_comb \interface|uALU|Mux27~0 (
// Equation(s):
// \interface|uALU|Mux27~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~8_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[4]~12_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|ALU_operand_2[4]~12_combout ),
	.datad(\interface|uALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux27~0 .lut_mask = 16'hC840;
defparam \interface|uALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N25
dffeas \interface|uREG|REG_mem~484 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~484 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y17_N13
dffeas \interface|uREG|REG_mem~420 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~420 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N17
dffeas \interface|uREG|REG_mem~388 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~388 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~388 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~452feeder (
// Equation(s):
// \interface|uREG|REG_mem~452feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~452feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~452feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~452feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N3
dffeas \interface|uREG|REG_mem~452 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~452feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~452 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~452 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1293 (
// Equation(s):
// \interface|uREG|REG_mem~1293_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~452_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~388_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~388_q ),
	.datad(\interface|uREG|REG_mem~452_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1293_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1293 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1294 (
// Equation(s):
// \interface|uREG|REG_mem~1294_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1293_combout  & (\interface|uREG|REG_mem~484_q )) # (!\interface|uREG|REG_mem~1293_combout  & 
// ((\interface|uREG|REG_mem~420_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1293_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~484_q ),
	.datac(\interface|uREG|REG_mem~420_q ),
	.datad(\interface|uREG|REG_mem~1293_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1294_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1294 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~164feeder (
// Equation(s):
// \interface|uREG|REG_mem~164feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~164feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~164feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~164feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N11
dffeas \interface|uREG|REG_mem~164 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~164feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~164 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y12_N29
dffeas \interface|uREG|REG_mem~228 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~228 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N21
dffeas \interface|uREG|REG_mem~132 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~132 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~132 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~196feeder (
// Equation(s):
// \interface|uREG|REG_mem~196feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(\interface|uALU|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~196feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N29
dffeas \interface|uREG|REG_mem~196 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~196 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~196 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1288 (
// Equation(s):
// \interface|uREG|REG_mem~1288_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~196_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~132_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~132_q ),
	.datad(\interface|uREG|REG_mem~196_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1288_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1288 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1289 (
// Equation(s):
// \interface|uREG|REG_mem~1289_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1288_combout  & ((\interface|uREG|REG_mem~228_q ))) # (!\interface|uREG|REG_mem~1288_combout  & 
// (\interface|uREG|REG_mem~164_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1288_combout ))))

	.dataa(\interface|uREG|REG_mem~164_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~228_q ),
	.datad(\interface|uREG|REG_mem~1288_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1289_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1289 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N3
dffeas \interface|uREG|REG_mem~68 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~68 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y14_N21
dffeas \interface|uREG|REG_mem~100 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~100 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~36feeder (
// Equation(s):
// \interface|uREG|REG_mem~36feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(\interface|uALU|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~36feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~36feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~36feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N3
dffeas \interface|uREG|REG_mem~36 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~36 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N17
dffeas \interface|uREG|REG_mem~4 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~4 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1290 (
// Equation(s):
// \interface|uREG|REG_mem~1290_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~36_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~4_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~36_q ),
	.datac(\interface|uREG|REG_mem~4_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1290_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1290 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1291 (
// Equation(s):
// \interface|uREG|REG_mem~1291_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1290_combout  & ((\interface|uREG|REG_mem~100_q ))) # (!\interface|uREG|REG_mem~1290_combout  & 
// (\interface|uREG|REG_mem~68_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1290_combout ))))

	.dataa(\interface|uREG|REG_mem~68_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~100_q ),
	.datad(\interface|uREG|REG_mem~1290_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1291_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1291 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1292 (
// Equation(s):
// \interface|uREG|REG_mem~1292_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1289_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & \interface|uREG|REG_mem~1291_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1289_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1291_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1292_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1292 .lut_mask = 16'hADA8;
defparam \interface|uREG|REG_mem~1292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~292feeder (
// Equation(s):
// \interface|uREG|REG_mem~292feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~292feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~292feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~292feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N29
dffeas \interface|uREG|REG_mem~292 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~292 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~292 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N21
dffeas \interface|uREG|REG_mem~260 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~260 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1286 (
// Equation(s):
// \interface|uREG|REG_mem~1286_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~292_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~260_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~292_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~260_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1286_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1286 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N5
dffeas \interface|uREG|REG_mem~324 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~324 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~324 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~356feeder (
// Equation(s):
// \interface|uREG|REG_mem~356feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~356feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~356feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~356feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N7
dffeas \interface|uREG|REG_mem~356 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~356 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~356 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1287 (
// Equation(s):
// \interface|uREG|REG_mem~1287_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1286_combout  & ((\interface|uREG|REG_mem~356_q ))) # (!\interface|uREG|REG_mem~1286_combout  & 
// (\interface|uREG|REG_mem~324_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1286_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1286_combout ),
	.datac(\interface|uREG|REG_mem~324_q ),
	.datad(\interface|uREG|REG_mem~356_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1287_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1287 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1295 (
// Equation(s):
// \interface|uREG|REG_mem~1295_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1292_combout  & (\interface|uREG|REG_mem~1294_combout )) # (!\interface|uREG|REG_mem~1292_combout  & 
// ((\interface|uREG|REG_mem~1287_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1292_combout ))))

	.dataa(\interface|uREG|REG_mem~1294_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1292_combout ),
	.datad(\interface|uREG|REG_mem~1287_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1295_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1295 .lut_mask = 16'hBCB0;
defparam \interface|uREG|REG_mem~1295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~740feeder (
// Equation(s):
// \interface|uREG|REG_mem~740feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~740feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~740feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~740feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N1
dffeas \interface|uREG|REG_mem~740 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~740feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~740 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N17
dffeas \interface|uREG|REG_mem~612 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~612 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~612 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1283 (
// Equation(s):
// \interface|uREG|REG_mem~1283_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~740_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~612_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~740_q ),
	.datac(\interface|uREG|REG_mem~612_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1283_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1283 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N11
dffeas \interface|uREG|REG_mem~996 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~996 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~996 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~868feeder (
// Equation(s):
// \interface|uREG|REG_mem~868feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~868feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~868feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~868feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N15
dffeas \interface|uREG|REG_mem~868 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~868 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~868 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1284 (
// Equation(s):
// \interface|uREG|REG_mem~1284_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1283_combout  & (\interface|uREG|REG_mem~996_q )) # (!\interface|uREG|REG_mem~1283_combout  & 
// ((\interface|uREG|REG_mem~868_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1283_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1283_combout ),
	.datac(\interface|uREG|REG_mem~996_q ),
	.datad(\interface|uREG|REG_mem~868_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1284_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1284 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~676feeder (
// Equation(s):
// \interface|uREG|REG_mem~676feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux27~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~676feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~676feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~676feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N31
dffeas \interface|uREG|REG_mem~676 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~676 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N5
dffeas \interface|uREG|REG_mem~548 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~548 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~548 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1278 (
// Equation(s):
// \interface|uREG|REG_mem~1278_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~676_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~548_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~676_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~548_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1278_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1278 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~804feeder (
// Equation(s):
// \interface|uREG|REG_mem~804feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~804feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~804feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~804feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N29
dffeas \interface|uREG|REG_mem~804 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~804 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y10_N21
dffeas \interface|uREG|REG_mem~932 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~932 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~932 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1279 (
// Equation(s):
// \interface|uREG|REG_mem~1279_combout  = (\interface|uREG|REG_mem~1278_combout  & (((\interface|uREG|REG_mem~932_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1278_combout  & 
// (\interface|uREG|REG_mem~804_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1278_combout ),
	.datab(\interface|uREG|REG_mem~804_q ),
	.datac(\interface|uREG|REG_mem~932_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1279_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1279 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N25
dffeas \interface|uREG|REG_mem~772 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~772 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~772 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y13_N25
dffeas \interface|uREG|REG_mem~516 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~516 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~516 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1280 (
// Equation(s):
// \interface|uREG|REG_mem~1280_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~772_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~516_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~772_q ),
	.datac(\interface|uREG|REG_mem~516_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1280_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1280 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N17
dffeas \interface|uREG|REG_mem~900 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~900 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~900 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~644feeder (
// Equation(s):
// \interface|uREG|REG_mem~644feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~644feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~644feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~644feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N1
dffeas \interface|uREG|REG_mem~644 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~644feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~644 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~644 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1281 (
// Equation(s):
// \interface|uREG|REG_mem~1281_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1280_combout  & (\interface|uREG|REG_mem~900_q )) # (!\interface|uREG|REG_mem~1280_combout  & 
// ((\interface|uREG|REG_mem~644_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1280_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1280_combout ),
	.datac(\interface|uREG|REG_mem~900_q ),
	.datad(\interface|uREG|REG_mem~644_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1281_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1281 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1282 (
// Equation(s):
// \interface|uREG|REG_mem~1282_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1279_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1281_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1279_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1281_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1282_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1282 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N29
dffeas \interface|uREG|REG_mem~580 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~580 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~580 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~836feeder (
// Equation(s):
// \interface|uREG|REG_mem~836feeder_combout  = \interface|uALU|Mux27~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux27~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~836feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~836feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~836feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N17
dffeas \interface|uREG|REG_mem~836 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~836feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~836 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~836 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1276 (
// Equation(s):
// \interface|uREG|REG_mem~1276_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~836_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~580_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~580_q ),
	.datad(\interface|uREG|REG_mem~836_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1276_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1276 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N29
dffeas \interface|uREG|REG_mem~708 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~708 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~708 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N11
dffeas \interface|uREG|REG_mem~964 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux27~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~964 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~964 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1277 (
// Equation(s):
// \interface|uREG|REG_mem~1277_combout  = (\interface|uREG|REG_mem~1276_combout  & (((\interface|uREG|REG_mem~964_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1276_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~708_q )))

	.dataa(\interface|uREG|REG_mem~1276_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~708_q ),
	.datad(\interface|uREG|REG_mem~964_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1277_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1277 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1285 (
// Equation(s):
// \interface|uREG|REG_mem~1285_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1282_combout  & (\interface|uREG|REG_mem~1284_combout )) # (!\interface|uREG|REG_mem~1282_combout  & 
// ((\interface|uREG|REG_mem~1277_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1282_combout ))))

	.dataa(\interface|uREG|REG_mem~1284_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1282_combout ),
	.datad(\interface|uREG|REG_mem~1277_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1285_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1285 .lut_mask = 16'hBCB0;
defparam \interface|uREG|REG_mem~1285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1296 (
// Equation(s):
// \interface|uREG|REG_mem~1296_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1285_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1295_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1295_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1285_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1296_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1296 .lut_mask = 16'hEE22;
defparam \interface|uREG|REG_mem~1296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N17
dffeas \interface|uREG|REG_data_out2[4] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1296_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[4] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N16
cycloneiv_lcell_comb \interface|ALU_operand_2[4]~12 (
// Equation(s):
// \interface|ALU_operand_2[4]~12_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [4]))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(\interface|uREG|REG_data_out2 [4]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[4]~12 .lut_mask = 16'hFC30;
defparam \interface|ALU_operand_2[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N10
cycloneiv_lcell_comb \interface|uALU|Add1~10 (
// Equation(s):
// \interface|uALU|Add1~10_combout  = (\interface|ALU_operand_2[5]~11_combout  & ((\interface|uALU|Add1~9 ) # (GND))) # (!\interface|ALU_operand_2[5]~11_combout  & (!\interface|uALU|Add1~9 ))
// \interface|uALU|Add1~11  = CARRY((\interface|ALU_operand_2[5]~11_combout ) # (!\interface|uALU|Add1~9 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[5]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~9 ),
	.combout(\interface|uALU|Add1~10_combout ),
	.cout(\interface|uALU|Add1~11 ));
// synopsys translate_off
defparam \interface|uALU|Add1~10 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N4
cycloneiv_lcell_comb \interface|uALU|Mux26~0 (
// Equation(s):
// \interface|uALU|Mux26~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~10_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[5]~11_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|uALU|Add1~10_combout ),
	.datad(\interface|ALU_operand_2[5]~11_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux26~0 .lut_mask = 16'hC480;
defparam \interface|uALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~229feeder (
// Equation(s):
// \interface|uREG|REG_mem~229feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~229feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~229feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~229feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y19_N25
dffeas \interface|uREG|REG_mem~229 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~229 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y18_N7
dffeas \interface|uREG|REG_mem~197 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~197 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~197 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~165feeder (
// Equation(s):
// \interface|uREG|REG_mem~165feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~165feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N21
dffeas \interface|uREG|REG_mem~165 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~165 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N19
dffeas \interface|uREG|REG_mem~133 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~133 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~133 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1265 (
// Equation(s):
// \interface|uREG|REG_mem~1265_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~165_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~133_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~165_q ),
	.datac(\interface|uREG|REG_mem~133_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1265_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1265 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1266 (
// Equation(s):
// \interface|uREG|REG_mem~1266_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1265_combout  & (\interface|uREG|REG_mem~229_q )) # (!\interface|uREG|REG_mem~1265_combout  & 
// ((\interface|uREG|REG_mem~197_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1265_combout ))))

	.dataa(\interface|uREG|REG_mem~229_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~197_q ),
	.datad(\interface|uREG|REG_mem~1265_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1266_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1266 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~421feeder (
// Equation(s):
// \interface|uREG|REG_mem~421feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(\interface|uALU|Mux26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~421feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~421feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~421feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y17_N7
dffeas \interface|uREG|REG_mem~421 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~421feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~421 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N5
dffeas \interface|uREG|REG_mem~389 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~389 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~389 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1272 (
// Equation(s):
// \interface|uREG|REG_mem~1272_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~421_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~389_q )))))

	.dataa(\interface|uREG|REG_mem~421_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~389_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1272_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1272 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y19_N5
dffeas \interface|uREG|REG_mem~453 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~453 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~453 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y16_N27
dffeas \interface|uREG|REG_mem~485 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~485 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~485 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1273 (
// Equation(s):
// \interface|uREG|REG_mem~1273_combout  = (\interface|uREG|REG_mem~1272_combout  & (((\interface|uREG|REG_mem~485_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1272_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~453_q )))

	.dataa(\interface|uREG|REG_mem~1272_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~453_q ),
	.datad(\interface|uREG|REG_mem~485_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1273_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1273 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N1
dffeas \interface|uREG|REG_mem~5 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~5 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~69feeder (
// Equation(s):
// \interface|uREG|REG_mem~69feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~69feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N29
dffeas \interface|uREG|REG_mem~69 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~69 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~69 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1269 (
// Equation(s):
// \interface|uREG|REG_mem~1269_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~69_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~5_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~5_q ),
	.datad(\interface|uREG|REG_mem~69_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1269_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1269 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N25
dffeas \interface|uREG|REG_mem~101 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~101 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~101 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~37feeder (
// Equation(s):
// \interface|uREG|REG_mem~37feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~37feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N15
dffeas \interface|uREG|REG_mem~37 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~37 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~37 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1270 (
// Equation(s):
// \interface|uREG|REG_mem~1270_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1269_combout  & (\interface|uREG|REG_mem~101_q )) # (!\interface|uREG|REG_mem~1269_combout  & ((\interface|uREG|REG_mem~37_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1269_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1269_combout ),
	.datac(\interface|uREG|REG_mem~101_q ),
	.datad(\interface|uREG|REG_mem~37_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1270_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1270 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~325feeder (
// Equation(s):
// \interface|uREG|REG_mem~325feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~325feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~325feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~325feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N23
dffeas \interface|uREG|REG_mem~325 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~325feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~325 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N27
dffeas \interface|uREG|REG_mem~261 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~261 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~261 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1267 (
// Equation(s):
// \interface|uREG|REG_mem~1267_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~325_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~261_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~325_q ),
	.datac(\interface|uREG|REG_mem~261_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1267_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1267 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N1
dffeas \interface|uREG|REG_mem~357 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~357 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~357 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~293feeder (
// Equation(s):
// \interface|uREG|REG_mem~293feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~293feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~293feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~293feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y18_N3
dffeas \interface|uREG|REG_mem~293 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~293feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~293 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~293 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1268 (
// Equation(s):
// \interface|uREG|REG_mem~1268_combout  = (\interface|uREG|REG_mem~1267_combout  & (((\interface|uREG|REG_mem~357_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1267_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~293_q ))))

	.dataa(\interface|uREG|REG_mem~1267_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~357_q ),
	.datad(\interface|uREG|REG_mem~293_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1268_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1268 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1271 (
// Equation(s):
// \interface|uREG|REG_mem~1271_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # (\interface|uREG|REG_mem~1268_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1270_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1270_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1268_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1271_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1271 .lut_mask = 16'hAEA4;
defparam \interface|uREG|REG_mem~1271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y19_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1274 (
// Equation(s):
// \interface|uREG|REG_mem~1274_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1271_combout  & ((\interface|uREG|REG_mem~1273_combout ))) # (!\interface|uREG|REG_mem~1271_combout  & 
// (\interface|uREG|REG_mem~1266_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1271_combout ))))

	.dataa(\interface|uREG|REG_mem~1266_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1273_combout ),
	.datad(\interface|uREG|REG_mem~1271_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1274_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1274 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y11_N19
dffeas \interface|uREG|REG_mem~549 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~549 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~549 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y14_N3
dffeas \interface|uREG|REG_mem~805 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~805 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~805 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1255 (
// Equation(s):
// \interface|uREG|REG_mem~1255_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~805_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~549_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~549_q ),
	.datad(\interface|uREG|REG_mem~805_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1255_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1255 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N13
dffeas \interface|uREG|REG_mem~677 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~677 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~677 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~933feeder (
// Equation(s):
// \interface|uREG|REG_mem~933feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~933feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~933feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~933feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N3
dffeas \interface|uREG|REG_mem~933 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~933feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~933 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~933 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1256 (
// Equation(s):
// \interface|uREG|REG_mem~1256_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1255_combout  & ((\interface|uREG|REG_mem~933_q ))) # (!\interface|uREG|REG_mem~1255_combout  & 
// (\interface|uREG|REG_mem~677_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1255_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1255_combout ),
	.datac(\interface|uREG|REG_mem~677_q ),
	.datad(\interface|uREG|REG_mem~933_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1256_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1256 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N15
dffeas \interface|uREG|REG_mem~517 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~517 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~517 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~645feeder (
// Equation(s):
// \interface|uREG|REG_mem~645feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~645feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~645feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~645feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N1
dffeas \interface|uREG|REG_mem~645 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~645feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~645 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~645 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1259 (
// Equation(s):
// \interface|uREG|REG_mem~1259_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~645_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~517_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~517_q ),
	.datad(\interface|uREG|REG_mem~645_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1259_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1259 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N23
dffeas \interface|uREG|REG_mem~901 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~901 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~901 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~773feeder (
// Equation(s):
// \interface|uREG|REG_mem~773feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux26~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~773feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~773feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~773feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N1
dffeas \interface|uREG|REG_mem~773 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~773feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~773 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~773 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1260 (
// Equation(s):
// \interface|uREG|REG_mem~1260_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1259_combout  & (\interface|uREG|REG_mem~901_q )) # (!\interface|uREG|REG_mem~1259_combout  & 
// ((\interface|uREG|REG_mem~773_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1259_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1259_combout ),
	.datac(\interface|uREG|REG_mem~901_q ),
	.datad(\interface|uREG|REG_mem~773_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1260_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1260 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~837feeder (
// Equation(s):
// \interface|uREG|REG_mem~837feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~837feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~837feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~837feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N13
dffeas \interface|uREG|REG_mem~837 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~837feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~837 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~837 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N5
dffeas \interface|uREG|REG_mem~581 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~581 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N1
dffeas \interface|uREG|REG_mem~709 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~709 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~709 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1257 (
// Equation(s):
// \interface|uREG|REG_mem~1257_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~709_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~581_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~581_q ),
	.datad(\interface|uREG|REG_mem~709_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1257_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1257 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N31
dffeas \interface|uREG|REG_mem~965 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~965 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~965 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1258 (
// Equation(s):
// \interface|uREG|REG_mem~1258_combout  = (\interface|uREG|REG_mem~1257_combout  & (((\interface|uREG|REG_mem~965_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1257_combout  & 
// (\interface|uREG|REG_mem~837_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~837_q ),
	.datab(\interface|uREG|REG_mem~1257_combout ),
	.datac(\interface|uREG|REG_mem~965_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1258_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1258 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1261 (
// Equation(s):
// \interface|uREG|REG_mem~1261_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1258_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1260_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1260_combout ),
	.datac(\interface|uREG|REG_mem~1258_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1261_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1261 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~869feeder (
// Equation(s):
// \interface|uREG|REG_mem~869feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~869feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~869feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~869feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N1
dffeas \interface|uREG|REG_mem~869 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~869 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N23
dffeas \interface|uREG|REG_mem~613 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~613 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~613 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1262 (
// Equation(s):
// \interface|uREG|REG_mem~1262_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~869_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~613_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~869_q ),
	.datac(\interface|uREG|REG_mem~613_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1262_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1262 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~741feeder (
// Equation(s):
// \interface|uREG|REG_mem~741feeder_combout  = \interface|uALU|Mux26~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux26~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~741feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~741feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~741feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N9
dffeas \interface|uREG|REG_mem~741 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~741 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y16_N7
dffeas \interface|uREG|REG_mem~997 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux26~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~997 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~997 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1263 (
// Equation(s):
// \interface|uREG|REG_mem~1263_combout  = (\interface|uREG|REG_mem~1262_combout  & (((\interface|uREG|REG_mem~997_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1262_combout  & 
// (\interface|uREG|REG_mem~741_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1262_combout ),
	.datab(\interface|uREG|REG_mem~741_q ),
	.datac(\interface|uREG|REG_mem~997_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1263_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1263 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1264 (
// Equation(s):
// \interface|uREG|REG_mem~1264_combout  = (\interface|uREG|REG_mem~1261_combout  & (((\interface|uREG|REG_mem~1263_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1261_combout  & 
// (\interface|uREG|REG_mem~1256_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1256_combout ),
	.datab(\interface|uREG|REG_mem~1261_combout ),
	.datac(\interface|uREG|REG_mem~1263_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1264_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1264 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1275 (
// Equation(s):
// \interface|uREG|REG_mem~1275_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1264_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1274_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1274_combout ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1264_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1275_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1275 .lut_mask = 16'hF0AA;
defparam \interface|uREG|REG_mem~1275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N9
dffeas \interface|uREG|REG_data_out2[5] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1275_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[5] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N28
cycloneiv_lcell_comb \interface|ALU_operand_2[5]~11 (
// Equation(s):
// \interface|ALU_operand_2[5]~11_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [5]))

	.dataa(\interface|uREG|REG_data_out2 [5]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[5]~11 .lut_mask = 16'hF0AA;
defparam \interface|ALU_operand_2[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N12
cycloneiv_lcell_comb \interface|uALU|Add1~12 (
// Equation(s):
// \interface|uALU|Add1~12_combout  = (\interface|ALU_operand_2[6]~10_combout  & (!\interface|uALU|Add1~11  & VCC)) # (!\interface|ALU_operand_2[6]~10_combout  & (\interface|uALU|Add1~11  $ (GND)))
// \interface|uALU|Add1~13  = CARRY((!\interface|ALU_operand_2[6]~10_combout  & !\interface|uALU|Add1~11 ))

	.dataa(\interface|ALU_operand_2[6]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~11 ),
	.combout(\interface|uALU|Add1~12_combout ),
	.cout(\interface|uALU|Add1~13 ));
// synopsys translate_off
defparam \interface|uALU|Add1~12 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N0
cycloneiv_lcell_comb \interface|uALU|Mux25~0 (
// Equation(s):
// \interface|uALU|Mux25~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~12_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[6]~10_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|uALU|Add1~12_combout ),
	.datad(\interface|ALU_operand_2[6]~10_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux25~0 .lut_mask = 16'hC480;
defparam \interface|uALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~966feeder (
// Equation(s):
// \interface|uREG|REG_mem~966feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~966feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~966feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~966feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N27
dffeas \interface|uREG|REG_mem~966 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~966feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~966 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~966 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N25
dffeas \interface|uREG|REG_mem~582 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~582 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~582 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~838feeder (
// Equation(s):
// \interface|uREG|REG_mem~838feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~838feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~838feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~838feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N23
dffeas \interface|uREG|REG_mem~838 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~838feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~838 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~838 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1234 (
// Equation(s):
// \interface|uREG|REG_mem~1234_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~838_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~582_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~582_q ),
	.datad(\interface|uREG|REG_mem~838_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1234_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1234 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N27
dffeas \interface|uREG|REG_mem~710 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~710 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~710 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1235 (
// Equation(s):
// \interface|uREG|REG_mem~1235_combout  = (\interface|uREG|REG_mem~1234_combout  & ((\interface|uREG|REG_mem~966_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1234_combout  & 
// (((\interface|uREG|REG_mem~710_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~966_q ),
	.datab(\interface|uREG|REG_mem~1234_combout ),
	.datac(\interface|uREG|REG_mem~710_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1235_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1235 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N27
dffeas \interface|uREG|REG_mem~870 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~870 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~870 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N1
dffeas \interface|uREG|REG_mem~998 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~998 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N29
dffeas \interface|uREG|REG_mem~614 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~614 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~614 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~742feeder (
// Equation(s):
// \interface|uREG|REG_mem~742feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~742feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~742feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~742feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N29
dffeas \interface|uREG|REG_mem~742 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~742feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~742 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~742 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1241 (
// Equation(s):
// \interface|uREG|REG_mem~1241_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~742_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~614_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~614_q ),
	.datad(\interface|uREG|REG_mem~742_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1241_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1241 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1242 (
// Equation(s):
// \interface|uREG|REG_mem~1242_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1241_combout  & ((\interface|uREG|REG_mem~998_q ))) # (!\interface|uREG|REG_mem~1241_combout  & 
// (\interface|uREG|REG_mem~870_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1241_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~870_q ),
	.datac(\interface|uREG|REG_mem~998_q ),
	.datad(\interface|uREG|REG_mem~1241_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1242_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1242 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~806feeder (
// Equation(s):
// \interface|uREG|REG_mem~806feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~806feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~806feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~806feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N5
dffeas \interface|uREG|REG_mem~806 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~806 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N1
dffeas \interface|uREG|REG_mem~550 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~550 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~550 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~678feeder (
// Equation(s):
// \interface|uREG|REG_mem~678feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~678feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~678feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~678feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N3
dffeas \interface|uREG|REG_mem~678 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~678feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~678 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~678 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1236 (
// Equation(s):
// \interface|uREG|REG_mem~1236_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~678_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~550_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~550_q ),
	.datad(\interface|uREG|REG_mem~678_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1236_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1236 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y10_N19
dffeas \interface|uREG|REG_mem~934 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~934 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~934 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1237 (
// Equation(s):
// \interface|uREG|REG_mem~1237_combout  = (\interface|uREG|REG_mem~1236_combout  & (((\interface|uREG|REG_mem~934_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1236_combout  & 
// (\interface|uREG|REG_mem~806_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~806_q ),
	.datab(\interface|uREG|REG_mem~1236_combout ),
	.datac(\interface|uREG|REG_mem~934_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1237_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1237 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N21
dffeas \interface|uREG|REG_mem~646 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~646 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~646 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N5
dffeas \interface|uREG|REG_mem~902 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~902 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~902 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N31
dffeas \interface|uREG|REG_mem~518 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~518 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~518 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~774feeder (
// Equation(s):
// \interface|uREG|REG_mem~774feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~774feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~774feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~774feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N31
dffeas \interface|uREG|REG_mem~774 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~774feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~774 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~774 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1238 (
// Equation(s):
// \interface|uREG|REG_mem~1238_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~774_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~518_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~518_q ),
	.datad(\interface|uREG|REG_mem~774_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1238_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1238 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1239 (
// Equation(s):
// \interface|uREG|REG_mem~1239_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1238_combout  & ((\interface|uREG|REG_mem~902_q ))) # (!\interface|uREG|REG_mem~1238_combout  & 
// (\interface|uREG|REG_mem~646_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1238_combout ))))

	.dataa(\interface|uREG|REG_mem~646_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~902_q ),
	.datad(\interface|uREG|REG_mem~1238_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1239_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1239 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1240 (
// Equation(s):
// \interface|uREG|REG_mem~1240_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1237_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1239_combout )))))

	.dataa(\interface|uREG|REG_mem~1237_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1239_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1240_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1240 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1243 (
// Equation(s):
// \interface|uREG|REG_mem~1243_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1240_combout  & ((\interface|uREG|REG_mem~1242_combout ))) # (!\interface|uREG|REG_mem~1240_combout  & 
// (\interface|uREG|REG_mem~1235_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1240_combout ))))

	.dataa(\interface|uREG|REG_mem~1235_combout ),
	.datab(\interface|uREG|REG_mem~1242_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1240_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1243_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1243 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y14_N15
dffeas \interface|uREG|REG_mem~262 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~262 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~262 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~294feeder (
// Equation(s):
// \interface|uREG|REG_mem~294feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(\interface|uALU|Mux25~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~294feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~294feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~294feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N13
dffeas \interface|uREG|REG_mem~294 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~294feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~294 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~294 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1244 (
// Equation(s):
// \interface|uREG|REG_mem~1244_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~294_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~262_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~262_q ),
	.datad(\interface|uREG|REG_mem~294_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1244_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1244 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~358feeder (
// Equation(s):
// \interface|uREG|REG_mem~358feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~358feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~358feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~358feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N9
dffeas \interface|uREG|REG_mem~358 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~358feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~358 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y16_N25
dffeas \interface|uREG|REG_mem~326 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~326 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~326 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1245 (
// Equation(s):
// \interface|uREG|REG_mem~1245_combout  = (\interface|uREG|REG_mem~1244_combout  & ((\interface|uREG|REG_mem~358_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1244_combout  & 
// (((\interface|uREG|REG_mem~326_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1244_combout ),
	.datab(\interface|uREG|REG_mem~358_q ),
	.datac(\interface|uREG|REG_mem~326_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1245_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1245 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~198feeder (
// Equation(s):
// \interface|uREG|REG_mem~198feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux25~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~198feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~198feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~198feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y15_N15
dffeas \interface|uREG|REG_mem~198 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~198feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~198 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N1
dffeas \interface|uREG|REG_mem~134 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~134 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~134 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1246 (
// Equation(s):
// \interface|uREG|REG_mem~1246_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~198_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~134_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~198_q ),
	.datac(\interface|uREG|REG_mem~134_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1246_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1246 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N3
dffeas \interface|uREG|REG_mem~230 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~230 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~230 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~166feeder (
// Equation(s):
// \interface|uREG|REG_mem~166feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~166feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N13
dffeas \interface|uREG|REG_mem~166 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~166 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~166 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1247 (
// Equation(s):
// \interface|uREG|REG_mem~1247_combout  = (\interface|uREG|REG_mem~1246_combout  & (((\interface|uREG|REG_mem~230_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1246_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~166_q ))))

	.dataa(\interface|uREG|REG_mem~1246_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~230_q ),
	.datad(\interface|uREG|REG_mem~166_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1247_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1247 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N15
dffeas \interface|uREG|REG_mem~6 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~6 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~38feeder (
// Equation(s):
// \interface|uREG|REG_mem~38feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux25~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~38feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~38feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~38feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N25
dffeas \interface|uREG|REG_mem~38 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~38 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1248 (
// Equation(s):
// \interface|uREG|REG_mem~1248_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~38_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~6_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~6_q ),
	.datad(\interface|uREG|REG_mem~38_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1248_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1248 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N13
dffeas \interface|uREG|REG_mem~102 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~102 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~102 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~70feeder (
// Equation(s):
// \interface|uREG|REG_mem~70feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~70feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~70feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~70feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N31
dffeas \interface|uREG|REG_mem~70 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~70feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~70 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1249 (
// Equation(s):
// \interface|uREG|REG_mem~1249_combout  = (\interface|uREG|REG_mem~1248_combout  & (((\interface|uREG|REG_mem~102_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1248_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~70_q ))))

	.dataa(\interface|uREG|REG_mem~1248_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~102_q ),
	.datad(\interface|uREG|REG_mem~70_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1249_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1249 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1250 (
// Equation(s):
// \interface|uREG|REG_mem~1250_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1247_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & \interface|uREG|REG_mem~1249_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1247_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1249_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1250_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1250 .lut_mask = 16'hADA8;
defparam \interface|uREG|REG_mem~1250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N1
dffeas \interface|uREG|REG_mem~486 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~486 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y17_N21
dffeas \interface|uREG|REG_mem~422 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~422 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~422 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~454feeder (
// Equation(s):
// \interface|uREG|REG_mem~454feeder_combout  = \interface|uALU|Mux25~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~454feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~454feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~454feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N13
dffeas \interface|uREG|REG_mem~454 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~454feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~454 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N7
dffeas \interface|uREG|REG_mem~390 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux25~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~390 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~390 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1251 (
// Equation(s):
// \interface|uREG|REG_mem~1251_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~454_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~390_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~454_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~390_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1251_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1251 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1252 (
// Equation(s):
// \interface|uREG|REG_mem~1252_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1251_combout  & (\interface|uREG|REG_mem~486_q )) # (!\interface|uREG|REG_mem~1251_combout  & 
// ((\interface|uREG|REG_mem~422_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1251_combout ))))

	.dataa(\interface|uREG|REG_mem~486_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~422_q ),
	.datad(\interface|uREG|REG_mem~1251_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1252_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1252 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1253 (
// Equation(s):
// \interface|uREG|REG_mem~1253_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1250_combout  & ((\interface|uREG|REG_mem~1252_combout ))) # (!\interface|uREG|REG_mem~1250_combout  & 
// (\interface|uREG|REG_mem~1245_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1250_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1245_combout ),
	.datac(\interface|uREG|REG_mem~1250_combout ),
	.datad(\interface|uREG|REG_mem~1252_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1253_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1253 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1254 (
// Equation(s):
// \interface|uREG|REG_mem~1254_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1243_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1253_combout 
// )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1243_combout ),
	.datad(\interface|uREG|REG_mem~1253_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1254_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1254 .lut_mask = 16'hF5A0;
defparam \interface|uREG|REG_mem~1254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N29
dffeas \interface|uREG|REG_data_out2[6] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1254_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[6] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N26
cycloneiv_lcell_comb \interface|ALU_operand_2[6]~10 (
// Equation(s):
// \interface|ALU_operand_2[6]~10_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [6])))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\interface|uREG|REG_data_out2 [6]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[6]~10 .lut_mask = 16'hF3C0;
defparam \interface|ALU_operand_2[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N14
cycloneiv_lcell_comb \interface|uALU|Add1~14 (
// Equation(s):
// \interface|uALU|Add1~14_combout  = (\interface|ALU_operand_2[7]~9_combout  & ((\interface|uALU|Add1~13 ) # (GND))) # (!\interface|ALU_operand_2[7]~9_combout  & (!\interface|uALU|Add1~13 ))
// \interface|uALU|Add1~15  = CARRY((\interface|ALU_operand_2[7]~9_combout ) # (!\interface|uALU|Add1~13 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[7]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~13 ),
	.combout(\interface|uALU|Add1~14_combout ),
	.cout(\interface|uALU|Add1~15 ));
// synopsys translate_off
defparam \interface|uALU|Add1~14 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N2
cycloneiv_lcell_comb \interface|uALU|Mux24~0 (
// Equation(s):
// \interface|uALU|Mux24~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~14_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[7]~9_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|uALU|Add1~14_combout ),
	.datad(\interface|ALU_operand_2[7]~9_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux24~0 .lut_mask = 16'hC480;
defparam \interface|uALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N1
dffeas \interface|uREG|REG_mem~871 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~871 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y16_N3
dffeas \interface|uREG|REG_mem~615 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~615 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~615 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1220 (
// Equation(s):
// \interface|uREG|REG_mem~1220_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~871_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~615_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~871_q ),
	.datac(\interface|uREG|REG_mem~615_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1220_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1220 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~743feeder (
// Equation(s):
// \interface|uREG|REG_mem~743feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~743feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~743feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~743feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N17
dffeas \interface|uREG|REG_mem~743 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~743 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y16_N31
dffeas \interface|uREG|REG_mem~999 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~999 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~999 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1221 (
// Equation(s):
// \interface|uREG|REG_mem~1221_combout  = (\interface|uREG|REG_mem~1220_combout  & (((\interface|uREG|REG_mem~999_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1220_combout  & 
// (\interface|uREG|REG_mem~743_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1220_combout ),
	.datab(\interface|uREG|REG_mem~743_q ),
	.datac(\interface|uREG|REG_mem~999_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1221_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1221 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~935feeder (
// Equation(s):
// \interface|uREG|REG_mem~935feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~935feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~935feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~935feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N5
dffeas \interface|uREG|REG_mem~935 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~935 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N19
dffeas \interface|uREG|REG_mem~679 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~679 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~679 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~807feeder (
// Equation(s):
// \interface|uREG|REG_mem~807feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~807feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~807feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~807feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N7
dffeas \interface|uREG|REG_mem~807 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~807 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N29
dffeas \interface|uREG|REG_mem~551 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~551 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~551 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1213 (
// Equation(s):
// \interface|uREG|REG_mem~1213_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~807_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~551_q )))))

	.dataa(\interface|uREG|REG_mem~807_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~551_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1213_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1213 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1214 (
// Equation(s):
// \interface|uREG|REG_mem~1214_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1213_combout  & (\interface|uREG|REG_mem~935_q )) # (!\interface|uREG|REG_mem~1213_combout  & 
// ((\interface|uREG|REG_mem~679_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1213_combout ))))

	.dataa(\interface|uREG|REG_mem~935_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~679_q ),
	.datad(\interface|uREG|REG_mem~1213_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1214_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1214 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~647feeder (
// Equation(s):
// \interface|uREG|REG_mem~647feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~647feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~647feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~647feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N25
dffeas \interface|uREG|REG_mem~647 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~647feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~647 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~647 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N3
dffeas \interface|uREG|REG_mem~519 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~519 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~519 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1217 (
// Equation(s):
// \interface|uREG|REG_mem~1217_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~647_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~519_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~647_q ),
	.datac(\interface|uREG|REG_mem~519_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1217_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1217 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~775feeder (
// Equation(s):
// \interface|uREG|REG_mem~775feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~775feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~775feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~775feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N9
dffeas \interface|uREG|REG_mem~775 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~775feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~775 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~775 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y13_N7
dffeas \interface|uREG|REG_mem~903 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~903 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~903 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1218 (
// Equation(s):
// \interface|uREG|REG_mem~1218_combout  = (\interface|uREG|REG_mem~1217_combout  & (((\interface|uREG|REG_mem~903_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1217_combout  & 
// (\interface|uREG|REG_mem~775_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1217_combout ),
	.datab(\interface|uREG|REG_mem~775_q ),
	.datac(\interface|uREG|REG_mem~903_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1218_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1218 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~711feeder (
// Equation(s):
// \interface|uREG|REG_mem~711feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux24~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~711feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~711feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~711feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N31
dffeas \interface|uREG|REG_mem~711 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~711feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~711 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~711 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N15
dffeas \interface|uREG|REG_mem~583 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~583 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~583 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1215 (
// Equation(s):
// \interface|uREG|REG_mem~1215_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~711_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~583_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~711_q ),
	.datac(\interface|uREG|REG_mem~583_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1215_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1215 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N17
dffeas \interface|uREG|REG_mem~967 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~967 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~967 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~839feeder (
// Equation(s):
// \interface|uREG|REG_mem~839feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux24~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~839feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~839feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~839feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N23
dffeas \interface|uREG|REG_mem~839 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~839feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~839 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~839 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1216 (
// Equation(s):
// \interface|uREG|REG_mem~1216_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1215_combout  & (\interface|uREG|REG_mem~967_q )) # (!\interface|uREG|REG_mem~1215_combout  & 
// ((\interface|uREG|REG_mem~839_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1215_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1215_combout ),
	.datac(\interface|uREG|REG_mem~967_q ),
	.datad(\interface|uREG|REG_mem~839_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1216_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1216 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1219 (
// Equation(s):
// \interface|uREG|REG_mem~1219_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1216_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1218_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1218_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1216_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1219_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1219 .lut_mask = 16'hCCE2;
defparam \interface|uREG|REG_mem~1219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1222 (
// Equation(s):
// \interface|uREG|REG_mem~1222_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1219_combout  & (\interface|uREG|REG_mem~1221_combout )) # (!\interface|uREG|REG_mem~1219_combout  & 
// ((\interface|uREG|REG_mem~1214_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1219_combout ))))

	.dataa(\interface|uREG|REG_mem~1221_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1214_combout ),
	.datad(\interface|uREG|REG_mem~1219_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1222_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1222 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~167feeder (
// Equation(s):
// \interface|uREG|REG_mem~167feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~167feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N23
dffeas \interface|uREG|REG_mem~167 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~167 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N25
dffeas \interface|uREG|REG_mem~135 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~135 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~135 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1223 (
// Equation(s):
// \interface|uREG|REG_mem~1223_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~167_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~135_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~167_q ),
	.datac(\interface|uREG|REG_mem~135_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1223_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1223 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N19
dffeas \interface|uREG|REG_mem~199 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~199 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~231feeder (
// Equation(s):
// \interface|uREG|REG_mem~231feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~231feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N31
dffeas \interface|uREG|REG_mem~231 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~231 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~231 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1224 (
// Equation(s):
// \interface|uREG|REG_mem~1224_combout  = (\interface|uREG|REG_mem~1223_combout  & (((\interface|uREG|REG_mem~231_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1223_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~199_q )))

	.dataa(\interface|uREG|REG_mem~1223_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~199_q ),
	.datad(\interface|uREG|REG_mem~231_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1224_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1224 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N3
dffeas \interface|uREG|REG_mem~7 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~7 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~7 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~71feeder (
// Equation(s):
// \interface|uREG|REG_mem~71feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~71feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~71feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~71feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N25
dffeas \interface|uREG|REG_mem~71 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~71feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~71 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1227 (
// Equation(s):
// \interface|uREG|REG_mem~1227_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~71_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~7_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~7_q ),
	.datad(\interface|uREG|REG_mem~71_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1227_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1227 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N11
dffeas \interface|uREG|REG_mem~103 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~103 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~39feeder (
// Equation(s):
// \interface|uREG|REG_mem~39feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~39feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N29
dffeas \interface|uREG|REG_mem~39 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~39 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1228 (
// Equation(s):
// \interface|uREG|REG_mem~1228_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1227_combout  & (\interface|uREG|REG_mem~103_q )) # (!\interface|uREG|REG_mem~1227_combout  & ((\interface|uREG|REG_mem~39_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1227_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1227_combout ),
	.datac(\interface|uREG|REG_mem~103_q ),
	.datad(\interface|uREG|REG_mem~39_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1228_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1228 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~295feeder (
// Equation(s):
// \interface|uREG|REG_mem~295feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~295feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~295feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~295feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y14_N25
dffeas \interface|uREG|REG_mem~295 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~295feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~295 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y16_N3
dffeas \interface|uREG|REG_mem~359 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~359 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N9
dffeas \interface|uREG|REG_mem~263 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~263 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~327feeder (
// Equation(s):
// \interface|uREG|REG_mem~327feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~327feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~327feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~327feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N27
dffeas \interface|uREG|REG_mem~327 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~327feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~327 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~327 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1225 (
// Equation(s):
// \interface|uREG|REG_mem~1225_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~327_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~263_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~263_q ),
	.datad(\interface|uREG|REG_mem~327_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1225_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1225 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1226 (
// Equation(s):
// \interface|uREG|REG_mem~1226_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1225_combout  & ((\interface|uREG|REG_mem~359_q ))) # (!\interface|uREG|REG_mem~1225_combout  & 
// (\interface|uREG|REG_mem~295_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1225_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~295_q ),
	.datac(\interface|uREG|REG_mem~359_q ),
	.datad(\interface|uREG|REG_mem~1225_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1226_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1226 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1229 (
// Equation(s):
// \interface|uREG|REG_mem~1229_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1226_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1228_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1228_combout ),
	.datac(\interface|uREG|REG_mem~1226_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1229_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1229 .lut_mask = 16'hFA44;
defparam \interface|uREG|REG_mem~1229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N3
dffeas \interface|uREG|REG_mem~487 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~487 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N7
dffeas \interface|uREG|REG_mem~455 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~455 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~455 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~423feeder (
// Equation(s):
// \interface|uREG|REG_mem~423feeder_combout  = \interface|uALU|Mux24~0_combout 

	.dataa(\interface|uALU|Mux24~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~423feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~423feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~423feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N19
dffeas \interface|uREG|REG_mem~423 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~423feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~423 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N17
dffeas \interface|uREG|REG_mem~391 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux24~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~391 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~391 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1230 (
// Equation(s):
// \interface|uREG|REG_mem~1230_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~423_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~391_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~423_q ),
	.datac(\interface|uREG|REG_mem~391_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1230_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1230 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1231 (
// Equation(s):
// \interface|uREG|REG_mem~1231_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1230_combout  & (\interface|uREG|REG_mem~487_q )) # (!\interface|uREG|REG_mem~1230_combout  & 
// ((\interface|uREG|REG_mem~455_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1230_combout ))))

	.dataa(\interface|uREG|REG_mem~487_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~455_q ),
	.datad(\interface|uREG|REG_mem~1230_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1231_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1231 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1232 (
// Equation(s):
// \interface|uREG|REG_mem~1232_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1229_combout  & ((\interface|uREG|REG_mem~1231_combout ))) # (!\interface|uREG|REG_mem~1229_combout  & 
// (\interface|uREG|REG_mem~1224_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1229_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1224_combout ),
	.datac(\interface|uREG|REG_mem~1229_combout ),
	.datad(\interface|uREG|REG_mem~1231_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1232_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1232 .lut_mask = 16'hF858;
defparam \interface|uREG|REG_mem~1232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1233 (
// Equation(s):
// \interface|uREG|REG_mem~1233_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1222_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1232_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1222_combout ),
	.datac(\interface|uREG|REG_mem~1232_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1233_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1233 .lut_mask = 16'hCCF0;
defparam \interface|uREG|REG_mem~1233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N31
dffeas \interface|uREG|REG_data_out2[7] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1233_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[7] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N18
cycloneiv_lcell_comb \interface|ALU_operand_2[7]~9 (
// Equation(s):
// \interface|ALU_operand_2[7]~9_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [7])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [7]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[7]~9 .lut_mask = 16'hAAF0;
defparam \interface|ALU_operand_2[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N16
cycloneiv_lcell_comb \interface|uALU|Add1~16 (
// Equation(s):
// \interface|uALU|Add1~16_combout  = (\interface|ALU_operand_2[8]~8_combout  & (!\interface|uALU|Add1~15  & VCC)) # (!\interface|ALU_operand_2[8]~8_combout  & (\interface|uALU|Add1~15  $ (GND)))
// \interface|uALU|Add1~17  = CARRY((!\interface|ALU_operand_2[8]~8_combout  & !\interface|uALU|Add1~15 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~15 ),
	.combout(\interface|uALU|Add1~16_combout ),
	.cout(\interface|uALU|Add1~17 ));
// synopsys translate_off
defparam \interface|uALU|Add1~16 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N28
cycloneiv_lcell_comb \interface|uALU|Mux23~0 (
// Equation(s):
// \interface|uALU|Mux23~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~16_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[8]~8_combout ))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[8]~8_combout ),
	.datad(\interface|uALU|Add1~16_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux23~0 .lut_mask = 16'hA820;
defparam \interface|uALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~648feeder (
// Equation(s):
// \interface|uREG|REG_mem~648feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~648feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~648feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~648feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y13_N5
dffeas \interface|uREG|REG_mem~648 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~648feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~648 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~648 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N27
dffeas \interface|uREG|REG_mem~904 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~904 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~904 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N27
dffeas \interface|uREG|REG_mem~520 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~520 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~520 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~776feeder (
// Equation(s):
// \interface|uREG|REG_mem~776feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux23~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~776feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~776feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~776feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N25
dffeas \interface|uREG|REG_mem~776 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~776feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~776 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~776 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1196 (
// Equation(s):
// \interface|uREG|REG_mem~1196_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~776_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~520_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~520_q ),
	.datad(\interface|uREG|REG_mem~776_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1196_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1196 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1197 (
// Equation(s):
// \interface|uREG|REG_mem~1197_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1196_combout  & ((\interface|uREG|REG_mem~904_q ))) # (!\interface|uREG|REG_mem~1196_combout  & 
// (\interface|uREG|REG_mem~648_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1196_combout ))))

	.dataa(\interface|uREG|REG_mem~648_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~904_q ),
	.datad(\interface|uREG|REG_mem~1196_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1197_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1197 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~808feeder (
// Equation(s):
// \interface|uREG|REG_mem~808feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~808feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~808feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~808feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N21
dffeas \interface|uREG|REG_mem~808 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~808 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~808 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~680feeder (
// Equation(s):
// \interface|uREG|REG_mem~680feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~680feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~680feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~680feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N25
dffeas \interface|uREG|REG_mem~680 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~680 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N9
dffeas \interface|uREG|REG_mem~552 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~552 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~552 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1194 (
// Equation(s):
// \interface|uREG|REG_mem~1194_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~680_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~552_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~680_q ),
	.datac(\interface|uREG|REG_mem~552_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1194_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1194 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y10_N13
dffeas \interface|uREG|REG_mem~936 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~936 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~936 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1195 (
// Equation(s):
// \interface|uREG|REG_mem~1195_combout  = (\interface|uREG|REG_mem~1194_combout  & (((\interface|uREG|REG_mem~936_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1194_combout  & 
// (\interface|uREG|REG_mem~808_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~808_q ),
	.datab(\interface|uREG|REG_mem~1194_combout ),
	.datac(\interface|uREG|REG_mem~936_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1195_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1195 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1198 (
// Equation(s):
// \interface|uREG|REG_mem~1198_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # (\interface|uREG|REG_mem~1195_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1197_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1197_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1195_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1198_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1198 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~872feeder (
// Equation(s):
// \interface|uREG|REG_mem~872feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~872feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~872feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~872feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N25
dffeas \interface|uREG|REG_mem~872 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~872feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~872 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N27
dffeas \interface|uREG|REG_mem~1000 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1000 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N31
dffeas \interface|uREG|REG_mem~616 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~616 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N23
dffeas \interface|uREG|REG_mem~744 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~744 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~744 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1199 (
// Equation(s):
// \interface|uREG|REG_mem~1199_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~744_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~616_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~616_q ),
	.datad(\interface|uREG|REG_mem~744_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1199_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1199 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1200 (
// Equation(s):
// \interface|uREG|REG_mem~1200_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1199_combout  & ((\interface|uREG|REG_mem~1000_q ))) # (!\interface|uREG|REG_mem~1199_combout  & 
// (\interface|uREG|REG_mem~872_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1199_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~872_q ),
	.datac(\interface|uREG|REG_mem~1000_q ),
	.datad(\interface|uREG|REG_mem~1199_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1200_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1200 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N17
dffeas \interface|uREG|REG_mem~584 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~584 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~584 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~840feeder (
// Equation(s):
// \interface|uREG|REG_mem~840feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~840feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~840feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~840feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N5
dffeas \interface|uREG|REG_mem~840 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~840feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~840 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~840 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1192 (
// Equation(s):
// \interface|uREG|REG_mem~1192_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~840_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~584_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~584_q ),
	.datad(\interface|uREG|REG_mem~840_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1192_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1192 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N13
dffeas \interface|uREG|REG_mem~712 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~712 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~712 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~968feeder (
// Equation(s):
// \interface|uREG|REG_mem~968feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~968feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~968feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~968feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N19
dffeas \interface|uREG|REG_mem~968 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~968feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~968 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~968 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1193 (
// Equation(s):
// \interface|uREG|REG_mem~1193_combout  = (\interface|uREG|REG_mem~1192_combout  & (((\interface|uREG|REG_mem~968_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1192_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~712_q )))

	.dataa(\interface|uREG|REG_mem~1192_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~712_q ),
	.datad(\interface|uREG|REG_mem~968_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1193_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1193 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1201 (
// Equation(s):
// \interface|uREG|REG_mem~1201_combout  = (\interface|uREG|REG_mem~1198_combout  & ((\interface|uREG|REG_mem~1200_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1198_combout  & 
// (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & \interface|uREG|REG_mem~1193_combout ))))

	.dataa(\interface|uREG|REG_mem~1198_combout ),
	.datab(\interface|uREG|REG_mem~1200_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1193_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1201_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1201 .lut_mask = 16'hDA8A;
defparam \interface|uREG|REG_mem~1201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N9
dffeas \interface|uREG|REG_mem~72 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~72 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~40feeder (
// Equation(s):
// \interface|uREG|REG_mem~40feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~40feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~40feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~40feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N5
dffeas \interface|uREG|REG_mem~40 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~40 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N31
dffeas \interface|uREG|REG_mem~8 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~8 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~8 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1206 (
// Equation(s):
// \interface|uREG|REG_mem~1206_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~40_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~8_q )))))

	.dataa(\interface|uREG|REG_mem~40_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~8_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1206_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1206 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N5
dffeas \interface|uREG|REG_mem~104 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~104 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~104 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1207 (
// Equation(s):
// \interface|uREG|REG_mem~1207_combout  = (\interface|uREG|REG_mem~1206_combout  & (((\interface|uREG|REG_mem~104_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1206_combout  & 
// (\interface|uREG|REG_mem~72_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~72_q ),
	.datab(\interface|uREG|REG_mem~1206_combout ),
	.datac(\interface|uREG|REG_mem~104_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1207_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1207 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~168feeder (
// Equation(s):
// \interface|uREG|REG_mem~168feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux23~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~168feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N7
dffeas \interface|uREG|REG_mem~168 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~168 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N27
dffeas \interface|uREG|REG_mem~136 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~136 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~136 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~200feeder (
// Equation(s):
// \interface|uREG|REG_mem~200feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~200feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N31
dffeas \interface|uREG|REG_mem~200 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~200 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~200 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1204 (
// Equation(s):
// \interface|uREG|REG_mem~1204_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~200_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~136_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~136_q ),
	.datad(\interface|uREG|REG_mem~200_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1204_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1204 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N25
dffeas \interface|uREG|REG_mem~232 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~232 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~232 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1205 (
// Equation(s):
// \interface|uREG|REG_mem~1205_combout  = (\interface|uREG|REG_mem~1204_combout  & (((\interface|uREG|REG_mem~232_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1204_combout  & 
// (\interface|uREG|REG_mem~168_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~168_q ),
	.datab(\interface|uREG|REG_mem~1204_combout ),
	.datac(\interface|uREG|REG_mem~232_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1205_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1205 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1208 (
// Equation(s):
// \interface|uREG|REG_mem~1208_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~1205_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1207_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1207_combout ),
	.datad(\interface|uREG|REG_mem~1205_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1208_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1208 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N13
dffeas \interface|uREG|REG_mem~456 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~456 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~456 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N25
dffeas \interface|uREG|REG_mem~392 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~392 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~392 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1209 (
// Equation(s):
// \interface|uREG|REG_mem~1209_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~456_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~392_q )))))

	.dataa(\interface|uREG|REG_mem~456_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~392_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1209_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1209 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N31
dffeas \interface|uREG|REG_mem~424 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~424 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y18_N29
dffeas \interface|uREG|REG_mem~488 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~488 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~488 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1210 (
// Equation(s):
// \interface|uREG|REG_mem~1210_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1209_combout  & ((\interface|uREG|REG_mem~488_q ))) # (!\interface|uREG|REG_mem~1209_combout  & 
// (\interface|uREG|REG_mem~424_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1209_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1209_combout ),
	.datac(\interface|uREG|REG_mem~424_q ),
	.datad(\interface|uREG|REG_mem~488_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1210_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1210 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~360feeder (
// Equation(s):
// \interface|uREG|REG_mem~360feeder_combout  = \interface|uALU|Mux23~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~360feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~360feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~360feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N25
dffeas \interface|uREG|REG_mem~360 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~360 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N23
dffeas \interface|uREG|REG_mem~296 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~296 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N21
dffeas \interface|uREG|REG_mem~264 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~264 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1202 (
// Equation(s):
// \interface|uREG|REG_mem~1202_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~296_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~264_q )))))

	.dataa(\interface|uREG|REG_mem~296_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~264_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1202_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1202 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y18_N21
dffeas \interface|uREG|REG_mem~328 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~328 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~328 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y18_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1203 (
// Equation(s):
// \interface|uREG|REG_mem~1203_combout  = (\interface|uREG|REG_mem~1202_combout  & ((\interface|uREG|REG_mem~360_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1202_combout  & 
// (((\interface|uREG|REG_mem~328_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~360_q ),
	.datab(\interface|uREG|REG_mem~1202_combout ),
	.datac(\interface|uREG|REG_mem~328_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1203_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1203 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1211 (
// Equation(s):
// \interface|uREG|REG_mem~1211_combout  = (\interface|uREG|REG_mem~1208_combout  & ((\interface|uREG|REG_mem~1210_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1208_combout  & 
// (((\interface|uREG|REG_mem~1203_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1208_combout ),
	.datab(\interface|uREG|REG_mem~1210_combout ),
	.datac(\interface|uREG|REG_mem~1203_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1211_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1211 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1212 (
// Equation(s):
// \interface|uREG|REG_mem~1212_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1201_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1211_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1201_combout ),
	.datab(\interface|uREG|REG_mem~1211_combout ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1212_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1212 .lut_mask = 16'hAACC;
defparam \interface|uREG|REG_mem~1212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N11
dffeas \interface|uREG|REG_data_out2[8] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1212_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[8] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N6
cycloneiv_lcell_comb \interface|ALU_operand_2[8]~8 (
// Equation(s):
// \interface|ALU_operand_2[8]~8_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [8]))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(\interface|uREG|REG_data_out2 [8]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[8]~8 .lut_mask = 16'hFC30;
defparam \interface|ALU_operand_2[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N18
cycloneiv_lcell_comb \interface|uALU|Add1~18 (
// Equation(s):
// \interface|uALU|Add1~18_combout  = (\interface|ALU_operand_2[9]~7_combout  & ((\interface|uALU|Add1~17 ) # (GND))) # (!\interface|ALU_operand_2[9]~7_combout  & (!\interface|uALU|Add1~17 ))
// \interface|uALU|Add1~19  = CARRY((\interface|ALU_operand_2[9]~7_combout ) # (!\interface|uALU|Add1~17 ))

	.dataa(\interface|ALU_operand_2[9]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~17 ),
	.combout(\interface|uALU|Add1~18_combout ),
	.cout(\interface|uALU|Add1~19 ));
// synopsys translate_off
defparam \interface|uALU|Add1~18 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N22
cycloneiv_lcell_comb \interface|uALU|Mux22~0 (
// Equation(s):
// \interface|uALU|Mux22~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~18_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[9]~7_combout ))))

	.dataa(\interface|ALU_operand_2[9]~7_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Add1~18_combout ),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux22~0 .lut_mask = 16'hE200;
defparam \interface|uALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N15
dffeas \interface|uREG|REG_mem~393 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~393 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~393 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~425feeder (
// Equation(s):
// \interface|uREG|REG_mem~425feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~425feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~425feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~425feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N7
dffeas \interface|uREG|REG_mem~425 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~425feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~425 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~425 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1188 (
// Equation(s):
// \interface|uREG|REG_mem~1188_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~425_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~393_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~393_q ),
	.datad(\interface|uREG|REG_mem~425_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1188_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1188 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y17_N13
dffeas \interface|uREG|REG_mem~457 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~457 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y18_N23
dffeas \interface|uREG|REG_mem~489 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~489 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~489 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1189 (
// Equation(s):
// \interface|uREG|REG_mem~1189_combout  = (\interface|uREG|REG_mem~1188_combout  & (((\interface|uREG|REG_mem~489_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1188_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~457_q )))

	.dataa(\interface|uREG|REG_mem~1188_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~457_q ),
	.datad(\interface|uREG|REG_mem~489_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1189_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1189 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N5
dffeas \interface|uREG|REG_mem~137 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~137 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y12_N25
dffeas \interface|uREG|REG_mem~169 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~169 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~169 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1181 (
// Equation(s):
// \interface|uREG|REG_mem~1181_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~169_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~137_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~137_q ),
	.datad(\interface|uREG|REG_mem~169_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1181_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1181 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N1
dffeas \interface|uREG|REG_mem~201 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~201 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~201 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~233feeder (
// Equation(s):
// \interface|uREG|REG_mem~233feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux22~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~233feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~233feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~233feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N29
dffeas \interface|uREG|REG_mem~233 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~233 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~233 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1182 (
// Equation(s):
// \interface|uREG|REG_mem~1182_combout  = (\interface|uREG|REG_mem~1181_combout  & (((\interface|uREG|REG_mem~233_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1181_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~201_q )))

	.dataa(\interface|uREG|REG_mem~1181_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~201_q ),
	.datad(\interface|uREG|REG_mem~233_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1182_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1182 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y14_N9
dffeas \interface|uREG|REG_mem~265 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~265 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~329feeder (
// Equation(s):
// \interface|uREG|REG_mem~329feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~329feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~329feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~329feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N7
dffeas \interface|uREG|REG_mem~329 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~329feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~329 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~329 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1183 (
// Equation(s):
// \interface|uREG|REG_mem~1183_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~329_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~265_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~265_q ),
	.datad(\interface|uREG|REG_mem~329_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1183_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1183 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N1
dffeas \interface|uREG|REG_mem~361 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~361 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N7
dffeas \interface|uREG|REG_mem~297 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~297 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~297 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1184 (
// Equation(s):
// \interface|uREG|REG_mem~1184_combout  = (\interface|uREG|REG_mem~1183_combout  & (((\interface|uREG|REG_mem~361_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1183_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~297_q ))))

	.dataa(\interface|uREG|REG_mem~1183_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~361_q ),
	.datad(\interface|uREG|REG_mem~297_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1184_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1184 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~73feeder (
// Equation(s):
// \interface|uREG|REG_mem~73feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~73feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~73feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~73feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N9
dffeas \interface|uREG|REG_mem~73 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~73 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y15_N31
dffeas \interface|uREG|REG_mem~9 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~9 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~9 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1185 (
// Equation(s):
// \interface|uREG|REG_mem~1185_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~73_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~9_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~73_q ),
	.datac(\interface|uREG|REG_mem~9_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1185_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1185 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N17
dffeas \interface|uREG|REG_mem~105 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~105 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~105 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~41feeder (
// Equation(s):
// \interface|uREG|REG_mem~41feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~41feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N23
dffeas \interface|uREG|REG_mem~41 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~41 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~41 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1186 (
// Equation(s):
// \interface|uREG|REG_mem~1186_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1185_combout  & (\interface|uREG|REG_mem~105_q )) # (!\interface|uREG|REG_mem~1185_combout  & ((\interface|uREG|REG_mem~41_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1185_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1185_combout ),
	.datac(\interface|uREG|REG_mem~105_q ),
	.datad(\interface|uREG|REG_mem~41_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1186_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1186 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1187 (
// Equation(s):
// \interface|uREG|REG_mem~1187_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1184_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1186_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1184_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1186_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1187_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1187 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1190 (
// Equation(s):
// \interface|uREG|REG_mem~1190_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1187_combout  & (\interface|uREG|REG_mem~1189_combout )) # (!\interface|uREG|REG_mem~1187_combout  & 
// ((\interface|uREG|REG_mem~1182_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1187_combout ))))

	.dataa(\interface|uREG|REG_mem~1189_combout ),
	.datab(\interface|uREG|REG_mem~1182_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1187_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1190_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1190 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~873feeder (
// Equation(s):
// \interface|uREG|REG_mem~873feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux22~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~873feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~873feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~873feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N23
dffeas \interface|uREG|REG_mem~873 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~873 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N23
dffeas \interface|uREG|REG_mem~617 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~617 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~617 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1178 (
// Equation(s):
// \interface|uREG|REG_mem~1178_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~873_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~617_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~873_q ),
	.datac(\interface|uREG|REG_mem~617_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1178_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1178 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~745feeder (
// Equation(s):
// \interface|uREG|REG_mem~745feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~745feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~745feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~745feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N21
dffeas \interface|uREG|REG_mem~745 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~745feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~745 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N9
dffeas \interface|uREG|REG_mem~1001 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1001 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1179 (
// Equation(s):
// \interface|uREG|REG_mem~1179_combout  = (\interface|uREG|REG_mem~1178_combout  & (((\interface|uREG|REG_mem~1001_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1178_combout  & 
// (\interface|uREG|REG_mem~745_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1178_combout ),
	.datab(\interface|uREG|REG_mem~745_q ),
	.datac(\interface|uREG|REG_mem~1001_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1179_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1179 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~937feeder (
// Equation(s):
// \interface|uREG|REG_mem~937feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~937feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~937feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~937feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N23
dffeas \interface|uREG|REG_mem~937 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~937 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N15
dffeas \interface|uREG|REG_mem~681 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~681 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N25
dffeas \interface|uREG|REG_mem~553 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~553 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~553 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y14_N29
dffeas \interface|uREG|REG_mem~809 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~809 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~809 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1171 (
// Equation(s):
// \interface|uREG|REG_mem~1171_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~809_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~553_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~553_q ),
	.datad(\interface|uREG|REG_mem~809_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1171_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1171 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1172 (
// Equation(s):
// \interface|uREG|REG_mem~1172_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1171_combout  & (\interface|uREG|REG_mem~937_q )) # (!\interface|uREG|REG_mem~1171_combout  & 
// ((\interface|uREG|REG_mem~681_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1171_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~937_q ),
	.datac(\interface|uREG|REG_mem~681_q ),
	.datad(\interface|uREG|REG_mem~1171_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1172_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1172 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~777feeder (
// Equation(s):
// \interface|uREG|REG_mem~777feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~777feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~777feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~777feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N5
dffeas \interface|uREG|REG_mem~777 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~777feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~777 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~777 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y13_N19
dffeas \interface|uREG|REG_mem~905 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~905 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~905 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N15
dffeas \interface|uREG|REG_mem~521 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~521 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~521 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~649feeder (
// Equation(s):
// \interface|uREG|REG_mem~649feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~649feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~649feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~649feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N13
dffeas \interface|uREG|REG_mem~649 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~649feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~649 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~649 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1175 (
// Equation(s):
// \interface|uREG|REG_mem~1175_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~649_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~521_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~521_q ),
	.datad(\interface|uREG|REG_mem~649_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1175_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1175 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1176 (
// Equation(s):
// \interface|uREG|REG_mem~1176_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1175_combout  & ((\interface|uREG|REG_mem~905_q ))) # (!\interface|uREG|REG_mem~1175_combout  & 
// (\interface|uREG|REG_mem~777_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1175_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~777_q ),
	.datac(\interface|uREG|REG_mem~905_q ),
	.datad(\interface|uREG|REG_mem~1175_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1176_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1176 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~841feeder (
// Equation(s):
// \interface|uREG|REG_mem~841feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux22~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~841feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~841feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~841feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N25
dffeas \interface|uREG|REG_mem~841 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~841feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~841 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~841 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y17_N25
dffeas \interface|uREG|REG_mem~969 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~969 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~969 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~713feeder (
// Equation(s):
// \interface|uREG|REG_mem~713feeder_combout  = \interface|uALU|Mux22~0_combout 

	.dataa(\interface|uALU|Mux22~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~713feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~713feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~713feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N7
dffeas \interface|uREG|REG_mem~713 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~713feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~713 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N11
dffeas \interface|uREG|REG_mem~585 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~585 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~585 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1173 (
// Equation(s):
// \interface|uREG|REG_mem~1173_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~713_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~585_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~713_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~585_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1173_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1173 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1174 (
// Equation(s):
// \interface|uREG|REG_mem~1174_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1173_combout  & ((\interface|uREG|REG_mem~969_q ))) # (!\interface|uREG|REG_mem~1173_combout  & 
// (\interface|uREG|REG_mem~841_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1173_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~841_q ),
	.datac(\interface|uREG|REG_mem~969_q ),
	.datad(\interface|uREG|REG_mem~1173_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1174_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1174 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1177 (
// Equation(s):
// \interface|uREG|REG_mem~1177_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1174_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1176_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1176_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1174_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1177_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1177 .lut_mask = 16'hCCE2;
defparam \interface|uREG|REG_mem~1177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1180 (
// Equation(s):
// \interface|uREG|REG_mem~1180_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1177_combout  & (\interface|uREG|REG_mem~1179_combout )) # (!\interface|uREG|REG_mem~1177_combout  & 
// ((\interface|uREG|REG_mem~1172_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1177_combout ))))

	.dataa(\interface|uREG|REG_mem~1179_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1172_combout ),
	.datad(\interface|uREG|REG_mem~1177_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1180_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1180 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1191 (
// Equation(s):
// \interface|uREG|REG_mem~1191_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1180_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1190_combout 
// ))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1190_combout ),
	.datac(\interface|uREG|REG_mem~1180_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1191_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1191 .lut_mask = 16'hF0CC;
defparam \interface|uREG|REG_mem~1191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N23
dffeas \interface|uREG|REG_data_out2[9] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1191_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[9] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[9]~7 (
// Equation(s):
// \interface|ALU_operand_2[9]~7_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [9]))

	.dataa(\interface|uREG|REG_data_out2 [9]),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[9]~7 .lut_mask = 16'hEE22;
defparam \interface|ALU_operand_2[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N20
cycloneiv_lcell_comb \interface|uALU|Add1~20 (
// Equation(s):
// \interface|uALU|Add1~20_combout  = (\interface|ALU_operand_2[10]~6_combout  & (!\interface|uALU|Add1~19  & VCC)) # (!\interface|ALU_operand_2[10]~6_combout  & (\interface|uALU|Add1~19  $ (GND)))
// \interface|uALU|Add1~21  = CARRY((!\interface|ALU_operand_2[10]~6_combout  & !\interface|uALU|Add1~19 ))

	.dataa(\interface|ALU_operand_2[10]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~19 ),
	.combout(\interface|uALU|Add1~20_combout ),
	.cout(\interface|uALU|Add1~21 ));
// synopsys translate_off
defparam \interface|uALU|Add1~20 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N22
cycloneiv_lcell_comb \interface|uALU|Mux21~0 (
// Equation(s):
// \interface|uALU|Mux21~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~20_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[10]~6_combout )))))

	.dataa(\interface|uALU|Add1~20_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ALU_operand_2[10]~6_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux21~0 .lut_mask = 16'hB080;
defparam \interface|uALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N15
dffeas \interface|uREG|REG_mem~266 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~266 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y16_N29
dffeas \interface|uREG|REG_mem~298 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~298 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~298 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1160 (
// Equation(s):
// \interface|uREG|REG_mem~1160_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~298_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~266_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~266_q ),
	.datad(\interface|uREG|REG_mem~298_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1160_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1160 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N13
dffeas \interface|uREG|REG_mem~330 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~330 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~330 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~362feeder (
// Equation(s):
// \interface|uREG|REG_mem~362feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux21~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~362feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~362feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~362feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N19
dffeas \interface|uREG|REG_mem~362 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~362feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~362 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~362 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1161 (
// Equation(s):
// \interface|uREG|REG_mem~1161_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1160_combout  & ((\interface|uREG|REG_mem~362_q ))) # (!\interface|uREG|REG_mem~1160_combout  & 
// (\interface|uREG|REG_mem~330_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1160_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1160_combout ),
	.datac(\interface|uREG|REG_mem~330_q ),
	.datad(\interface|uREG|REG_mem~362_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1161_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1161 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N23
dffeas \interface|uREG|REG_mem~490 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~490 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y17_N31
dffeas \interface|uREG|REG_mem~426 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~426 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N27
dffeas \interface|uREG|REG_mem~394 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~394 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~394 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~458feeder (
// Equation(s):
// \interface|uREG|REG_mem~458feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~458feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~458feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~458feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N23
dffeas \interface|uREG|REG_mem~458 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~458feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~458 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~458 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1167 (
// Equation(s):
// \interface|uREG|REG_mem~1167_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~458_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~394_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~394_q ),
	.datad(\interface|uREG|REG_mem~458_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1167_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1167 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1168 (
// Equation(s):
// \interface|uREG|REG_mem~1168_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1167_combout  & (\interface|uREG|REG_mem~490_q )) # (!\interface|uREG|REG_mem~1167_combout  & 
// ((\interface|uREG|REG_mem~426_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1167_combout ))))

	.dataa(\interface|uREG|REG_mem~490_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~426_q ),
	.datad(\interface|uREG|REG_mem~1167_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1168_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1168 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~74feeder (
// Equation(s):
// \interface|uREG|REG_mem~74feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~74feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~74feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~74feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N27
dffeas \interface|uREG|REG_mem~74 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~74 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~42feeder (
// Equation(s):
// \interface|uREG|REG_mem~42feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~42feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~42feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~42feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N9
dffeas \interface|uREG|REG_mem~42 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~42 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N9
dffeas \interface|uREG|REG_mem~10 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~10 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1164 (
// Equation(s):
// \interface|uREG|REG_mem~1164_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~42_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~10_q )))))

	.dataa(\interface|uREG|REG_mem~42_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~10_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1164_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1164 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N21
dffeas \interface|uREG|REG_mem~106 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~106 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~106 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1165 (
// Equation(s):
// \interface|uREG|REG_mem~1165_combout  = (\interface|uREG|REG_mem~1164_combout  & (((\interface|uREG|REG_mem~106_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1164_combout  & 
// (\interface|uREG|REG_mem~74_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~74_q ),
	.datab(\interface|uREG|REG_mem~1164_combout ),
	.datac(\interface|uREG|REG_mem~106_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1165_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1165 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~170feeder (
// Equation(s):
// \interface|uREG|REG_mem~170feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~170feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N27
dffeas \interface|uREG|REG_mem~170 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~170 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y12_N25
dffeas \interface|uREG|REG_mem~234 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~234 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N13
dffeas \interface|uREG|REG_mem~202 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~202 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~202 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N23
dffeas \interface|uREG|REG_mem~138 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~138 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~138 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1162 (
// Equation(s):
// \interface|uREG|REG_mem~1162_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~202_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~138_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~202_q ),
	.datac(\interface|uREG|REG_mem~138_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1162_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1162 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1163 (
// Equation(s):
// \interface|uREG|REG_mem~1163_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1162_combout  & ((\interface|uREG|REG_mem~234_q ))) # (!\interface|uREG|REG_mem~1162_combout  & 
// (\interface|uREG|REG_mem~170_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1162_combout ))))

	.dataa(\interface|uREG|REG_mem~170_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~234_q ),
	.datad(\interface|uREG|REG_mem~1162_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1163_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1163 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1166 (
// Equation(s):
// \interface|uREG|REG_mem~1166_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # (\interface|uREG|REG_mem~1163_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1165_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))

	.dataa(\interface|uREG|REG_mem~1165_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1163_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1166_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1166 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1169 (
// Equation(s):
// \interface|uREG|REG_mem~1169_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1166_combout  & ((\interface|uREG|REG_mem~1168_combout ))) # (!\interface|uREG|REG_mem~1166_combout  & 
// (\interface|uREG|REG_mem~1161_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1166_combout ))))

	.dataa(\interface|uREG|REG_mem~1161_combout ),
	.datab(\interface|uREG|REG_mem~1168_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1166_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1169_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1169 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~746feeder (
// Equation(s):
// \interface|uREG|REG_mem~746feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~746feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~746feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~746feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N5
dffeas \interface|uREG|REG_mem~746 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~746feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~746 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N15
dffeas \interface|uREG|REG_mem~618 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~618 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~618 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1157 (
// Equation(s):
// \interface|uREG|REG_mem~1157_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~746_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~618_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~746_q ),
	.datac(\interface|uREG|REG_mem~618_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1157_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1157 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~874feeder (
// Equation(s):
// \interface|uREG|REG_mem~874feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~874feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~874feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~874feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N25
dffeas \interface|uREG|REG_mem~874 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~874feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~874 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~874 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N27
dffeas \interface|uREG|REG_mem~1002 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1002 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1002 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1158 (
// Equation(s):
// \interface|uREG|REG_mem~1158_combout  = (\interface|uREG|REG_mem~1157_combout  & (((\interface|uREG|REG_mem~1002_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1157_combout  & 
// (\interface|uREG|REG_mem~874_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1157_combout ),
	.datab(\interface|uREG|REG_mem~874_q ),
	.datac(\interface|uREG|REG_mem~1002_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1158_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1158 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~970feeder (
// Equation(s):
// \interface|uREG|REG_mem~970feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~970feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~970feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~970feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N23
dffeas \interface|uREG|REG_mem~970 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~970feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~970 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~970 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N21
dffeas \interface|uREG|REG_mem~714 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~714 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~714 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~842feeder (
// Equation(s):
// \interface|uREG|REG_mem~842feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~842feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~842feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~842feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N3
dffeas \interface|uREG|REG_mem~842 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~842feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~842 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N1
dffeas \interface|uREG|REG_mem~586 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~586 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~586 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1150 (
// Equation(s):
// \interface|uREG|REG_mem~1150_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~842_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~586_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~842_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~586_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1150_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1150 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1151 (
// Equation(s):
// \interface|uREG|REG_mem~1151_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1150_combout  & (\interface|uREG|REG_mem~970_q )) # (!\interface|uREG|REG_mem~1150_combout  & 
// ((\interface|uREG|REG_mem~714_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1150_combout ))))

	.dataa(\interface|uREG|REG_mem~970_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~714_q ),
	.datad(\interface|uREG|REG_mem~1150_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1151_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1151 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~682feeder (
// Equation(s):
// \interface|uREG|REG_mem~682feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~682feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~682feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~682feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N27
dffeas \interface|uREG|REG_mem~682 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~682feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~682 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~682 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N31
dffeas \interface|uREG|REG_mem~554 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~554 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~554 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1152 (
// Equation(s):
// \interface|uREG|REG_mem~1152_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~682_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~554_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~682_q ),
	.datac(\interface|uREG|REG_mem~554_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1152_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1152 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y10_N31
dffeas \interface|uREG|REG_mem~938 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~938 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~938 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~810feeder (
// Equation(s):
// \interface|uREG|REG_mem~810feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(\interface|uALU|Mux21~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~810feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~810feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~810feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N15
dffeas \interface|uREG|REG_mem~810 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~810 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~810 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1153 (
// Equation(s):
// \interface|uREG|REG_mem~1153_combout  = (\interface|uREG|REG_mem~1152_combout  & (((\interface|uREG|REG_mem~938_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\interface|uREG|REG_mem~1152_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~810_q ))))

	.dataa(\interface|uREG|REG_mem~1152_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~938_q ),
	.datad(\interface|uREG|REG_mem~810_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1153_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1153 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N29
dffeas \interface|uREG|REG_mem~650 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~650 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~650 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N19
dffeas \interface|uREG|REG_mem~906 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~906 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~906 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N15
dffeas \interface|uREG|REG_mem~522 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~522 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~522 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~778feeder (
// Equation(s):
// \interface|uREG|REG_mem~778feeder_combout  = \interface|uALU|Mux21~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~778feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~778feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~778feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N21
dffeas \interface|uREG|REG_mem~778 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~778feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~778 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~778 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1154 (
// Equation(s):
// \interface|uREG|REG_mem~1154_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~778_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~522_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~522_q ),
	.datad(\interface|uREG|REG_mem~778_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1154_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1154 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1155 (
// Equation(s):
// \interface|uREG|REG_mem~1155_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1154_combout  & ((\interface|uREG|REG_mem~906_q ))) # (!\interface|uREG|REG_mem~1154_combout  & 
// (\interface|uREG|REG_mem~650_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1154_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~650_q ),
	.datac(\interface|uREG|REG_mem~906_q ),
	.datad(\interface|uREG|REG_mem~1154_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1155_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1155 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1156 (
// Equation(s):
// \interface|uREG|REG_mem~1156_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1153_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1155_combout )))))

	.dataa(\interface|uREG|REG_mem~1153_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1155_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1156_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1156 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1159 (
// Equation(s):
// \interface|uREG|REG_mem~1159_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1156_combout  & (\interface|uREG|REG_mem~1158_combout )) # (!\interface|uREG|REG_mem~1156_combout  & 
// ((\interface|uREG|REG_mem~1151_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1156_combout ))))

	.dataa(\interface|uREG|REG_mem~1158_combout ),
	.datab(\interface|uREG|REG_mem~1151_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1156_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1159_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1159 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1170 (
// Equation(s):
// \interface|uREG|REG_mem~1170_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1159_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1169_combout 
// ))

	.dataa(\interface|uREG|REG_mem~1169_combout ),
	.datab(\interface|uREG|REG_mem~1159_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1170_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1170 .lut_mask = 16'hCACA;
defparam \interface|uREG|REG_mem~1170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N7
dffeas \interface|uREG|REG_data_out2[10] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1170_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[10] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N2
cycloneiv_lcell_comb \interface|ALU_operand_2[10]~6 (
// Equation(s):
// \interface|ALU_operand_2[10]~6_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [10])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(gnd),
	.datad(\interface|uREG|REG_data_out2 [10]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[10]~6 .lut_mask = 16'hBB88;
defparam \interface|ALU_operand_2[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N22
cycloneiv_lcell_comb \interface|uALU|Add1~22 (
// Equation(s):
// \interface|uALU|Add1~22_combout  = (\interface|ALU_operand_2[11]~5_combout  & ((\interface|uALU|Add1~21 ) # (GND))) # (!\interface|ALU_operand_2[11]~5_combout  & (!\interface|uALU|Add1~21 ))
// \interface|uALU|Add1~23  = CARRY((\interface|ALU_operand_2[11]~5_combout ) # (!\interface|uALU|Add1~21 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[11]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~21 ),
	.combout(\interface|uALU|Add1~22_combout ),
	.cout(\interface|uALU|Add1~23 ));
// synopsys translate_off
defparam \interface|uALU|Add1~22 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N18
cycloneiv_lcell_comb \interface|uALU|Mux20~0 (
// Equation(s):
// \interface|uALU|Mux20~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~22_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[11]~5_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Mux30~0_combout ),
	.datac(\interface|ALU_operand_2[11]~5_combout ),
	.datad(\interface|uALU|Add1~22_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux20~0 .lut_mask = 16'hC840;
defparam \interface|uALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~747feeder (
// Equation(s):
// \interface|uREG|REG_mem~747feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~747feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~747feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~747feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y14_N11
dffeas \interface|uREG|REG_mem~747 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~747 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N19
dffeas \interface|uREG|REG_mem~1003 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1003 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N5
dffeas \interface|uREG|REG_mem~619 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~619 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~619 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~875feeder (
// Equation(s):
// \interface|uREG|REG_mem~875feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~875feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~875feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~875feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N13
dffeas \interface|uREG|REG_mem~875 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~875feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~875 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~875 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1136 (
// Equation(s):
// \interface|uREG|REG_mem~1136_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~875_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~619_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~619_q ),
	.datad(\interface|uREG|REG_mem~875_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1136_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1136 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1137 (
// Equation(s):
// \interface|uREG|REG_mem~1137_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1136_combout  & ((\interface|uREG|REG_mem~1003_q ))) # (!\interface|uREG|REG_mem~1136_combout  & 
// (\interface|uREG|REG_mem~747_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1136_combout ))))

	.dataa(\interface|uREG|REG_mem~747_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1003_q ),
	.datad(\interface|uREG|REG_mem~1136_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1137_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1137 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~811feeder (
// Equation(s):
// \interface|uREG|REG_mem~811feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~811feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~811feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~811feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N11
dffeas \interface|uREG|REG_mem~811 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~811 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N17
dffeas \interface|uREG|REG_mem~555 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~555 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~555 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1129 (
// Equation(s):
// \interface|uREG|REG_mem~1129_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~811_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~555_q )))))

	.dataa(\interface|uREG|REG_mem~811_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~555_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1129_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1129 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~939feeder (
// Equation(s):
// \interface|uREG|REG_mem~939feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~939feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~939feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~939feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N29
dffeas \interface|uREG|REG_mem~939 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~939feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~939 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y12_N3
dffeas \interface|uREG|REG_mem~683 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~683 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~683 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1130 (
// Equation(s):
// \interface|uREG|REG_mem~1130_combout  = (\interface|uREG|REG_mem~1129_combout  & ((\interface|uREG|REG_mem~939_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1129_combout  & 
// (((\interface|uREG|REG_mem~683_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1129_combout ),
	.datab(\interface|uREG|REG_mem~939_q ),
	.datac(\interface|uREG|REG_mem~683_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1130_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1130 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~715feeder (
// Equation(s):
// \interface|uREG|REG_mem~715feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~715feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~715feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~715feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N5
dffeas \interface|uREG|REG_mem~715 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~715feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~715 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N23
dffeas \interface|uREG|REG_mem~587 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~587 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~587 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1131 (
// Equation(s):
// \interface|uREG|REG_mem~1131_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~715_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~587_q )))))

	.dataa(\interface|uREG|REG_mem~715_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~587_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1131_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1131 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~843feeder (
// Equation(s):
// \interface|uREG|REG_mem~843feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~843feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~843feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~843feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N7
dffeas \interface|uREG|REG_mem~843 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~843feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~843 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~843 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N3
dffeas \interface|uREG|REG_mem~971 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~971 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~971 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1132 (
// Equation(s):
// \interface|uREG|REG_mem~1132_combout  = (\interface|uREG|REG_mem~1131_combout  & (((\interface|uREG|REG_mem~971_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1131_combout  & 
// (\interface|uREG|REG_mem~843_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1131_combout ),
	.datab(\interface|uREG|REG_mem~843_q ),
	.datac(\interface|uREG|REG_mem~971_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1132_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1132 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N11
dffeas \interface|uREG|REG_mem~523 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~523 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~523 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~651feeder (
// Equation(s):
// \interface|uREG|REG_mem~651feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~651feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~651feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~651feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N9
dffeas \interface|uREG|REG_mem~651 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~651feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~651 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~651 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1133 (
// Equation(s):
// \interface|uREG|REG_mem~1133_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~651_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~523_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~523_q ),
	.datad(\interface|uREG|REG_mem~651_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1133_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1133 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N27
dffeas \interface|uREG|REG_mem~907 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~907 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~907 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~779feeder (
// Equation(s):
// \interface|uREG|REG_mem~779feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~779feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~779feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~779feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N17
dffeas \interface|uREG|REG_mem~779 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~779feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~779 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~779 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1134 (
// Equation(s):
// \interface|uREG|REG_mem~1134_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1133_combout  & (\interface|uREG|REG_mem~907_q )) # (!\interface|uREG|REG_mem~1133_combout  & 
// ((\interface|uREG|REG_mem~779_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1133_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1133_combout ),
	.datac(\interface|uREG|REG_mem~907_q ),
	.datad(\interface|uREG|REG_mem~779_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1134_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1134 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1135 (
// Equation(s):
// \interface|uREG|REG_mem~1135_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1132_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & \interface|uREG|REG_mem~1134_combout ))))

	.dataa(\interface|uREG|REG_mem~1132_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1134_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1135_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1135 .lut_mask = 16'hCBC8;
defparam \interface|uREG|REG_mem~1135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1138 (
// Equation(s):
// \interface|uREG|REG_mem~1138_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1135_combout  & (\interface|uREG|REG_mem~1137_combout )) # (!\interface|uREG|REG_mem~1135_combout  & 
// ((\interface|uREG|REG_mem~1130_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1135_combout ))))

	.dataa(\interface|uREG|REG_mem~1137_combout ),
	.datab(\interface|uREG|REG_mem~1130_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1135_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1138_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1138 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~427feeder (
// Equation(s):
// \interface|uREG|REG_mem~427feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux20~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~427feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~427feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~427feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N5
dffeas \interface|uREG|REG_mem~427 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~427feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~427 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N27
dffeas \interface|uREG|REG_mem~395 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~395 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~395 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1146 (
// Equation(s):
// \interface|uREG|REG_mem~1146_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~427_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~395_q )))))

	.dataa(\interface|uREG|REG_mem~427_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~395_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1146_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1146 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N25
dffeas \interface|uREG|REG_mem~459 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~459 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~459 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y16_N19
dffeas \interface|uREG|REG_mem~491 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~491 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~491 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1147 (
// Equation(s):
// \interface|uREG|REG_mem~1147_combout  = (\interface|uREG|REG_mem~1146_combout  & (((\interface|uREG|REG_mem~491_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1146_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~459_q )))

	.dataa(\interface|uREG|REG_mem~1146_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~459_q ),
	.datad(\interface|uREG|REG_mem~491_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1147_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1147 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~75feeder (
// Equation(s):
// \interface|uREG|REG_mem~75feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~75feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~75feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~75feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N7
dffeas \interface|uREG|REG_mem~75 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~75 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N11
dffeas \interface|uREG|REG_mem~11 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~11 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1143 (
// Equation(s):
// \interface|uREG|REG_mem~1143_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~75_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~11_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~75_q ),
	.datac(\interface|uREG|REG_mem~11_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1143_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1143 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N21
dffeas \interface|uREG|REG_mem~43 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~43 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y13_N9
dffeas \interface|uREG|REG_mem~107 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~107 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~107 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1144 (
// Equation(s):
// \interface|uREG|REG_mem~1144_combout  = (\interface|uREG|REG_mem~1143_combout  & (((\interface|uREG|REG_mem~107_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1143_combout  & 
// (\interface|uREG|REG_mem~43_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1143_combout ),
	.datab(\interface|uREG|REG_mem~43_q ),
	.datac(\interface|uREG|REG_mem~107_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1144_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1144 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y16_N11
dffeas \interface|uREG|REG_mem~267 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~267 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~331feeder (
// Equation(s):
// \interface|uREG|REG_mem~331feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~331feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~331feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~331feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N11
dffeas \interface|uREG|REG_mem~331 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~331feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~331 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~331 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1141 (
// Equation(s):
// \interface|uREG|REG_mem~1141_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~331_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~267_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~267_q ),
	.datad(\interface|uREG|REG_mem~331_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1141_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1141 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~299feeder (
// Equation(s):
// \interface|uREG|REG_mem~299feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux20~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~299feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~299feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~299feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N9
dffeas \interface|uREG|REG_mem~299 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~299 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y16_N31
dffeas \interface|uREG|REG_mem~363 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~363 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~363 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1142 (
// Equation(s):
// \interface|uREG|REG_mem~1142_combout  = (\interface|uREG|REG_mem~1141_combout  & (((\interface|uREG|REG_mem~363_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1141_combout  & 
// (\interface|uREG|REG_mem~299_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1141_combout ),
	.datab(\interface|uREG|REG_mem~299_q ),
	.datac(\interface|uREG|REG_mem~363_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1142_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1142 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1145 (
// Equation(s):
// \interface|uREG|REG_mem~1145_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1142_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1144_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1144_combout ),
	.datad(\interface|uREG|REG_mem~1142_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1145_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1145 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~171feeder (
// Equation(s):
// \interface|uREG|REG_mem~171feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~171feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N7
dffeas \interface|uREG|REG_mem~171 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~171 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N13
dffeas \interface|uREG|REG_mem~139 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~139 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~139 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1139 (
// Equation(s):
// \interface|uREG|REG_mem~1139_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~171_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~139_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~171_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~139_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1139_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1139 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y15_N17
dffeas \interface|uREG|REG_mem~203 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~203 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~235feeder (
// Equation(s):
// \interface|uREG|REG_mem~235feeder_combout  = \interface|uALU|Mux20~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~235feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N9
dffeas \interface|uREG|REG_mem~235 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~235 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~235 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1140 (
// Equation(s):
// \interface|uREG|REG_mem~1140_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1139_combout  & ((\interface|uREG|REG_mem~235_q ))) # (!\interface|uREG|REG_mem~1139_combout  & 
// (\interface|uREG|REG_mem~203_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1139_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1139_combout ),
	.datac(\interface|uREG|REG_mem~203_q ),
	.datad(\interface|uREG|REG_mem~235_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1140_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1140 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1148 (
// Equation(s):
// \interface|uREG|REG_mem~1148_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1145_combout  & (\interface|uREG|REG_mem~1147_combout )) # (!\interface|uREG|REG_mem~1145_combout  & 
// ((\interface|uREG|REG_mem~1140_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1145_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1147_combout ),
	.datac(\interface|uREG|REG_mem~1145_combout ),
	.datad(\interface|uREG|REG_mem~1140_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1148_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1148 .lut_mask = 16'hDAD0;
defparam \interface|uREG|REG_mem~1148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1149 (
// Equation(s):
// \interface|uREG|REG_mem~1149_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1138_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1148_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1138_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1148_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1149_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1149 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y19_N7
dffeas \interface|uREG|REG_data_out2[11] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1149_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[11] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N20
cycloneiv_lcell_comb \interface|ALU_operand_2[11]~5 (
// Equation(s):
// \interface|ALU_operand_2[11]~5_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [11]))

	.dataa(\interface|uREG|REG_data_out2 [11]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[11]~5 .lut_mask = 16'hF0AA;
defparam \interface|ALU_operand_2[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N24
cycloneiv_lcell_comb \interface|uALU|Add1~24 (
// Equation(s):
// \interface|uALU|Add1~24_combout  = (\interface|ALU_operand_2[12]~4_combout  & (!\interface|uALU|Add1~23  & VCC)) # (!\interface|ALU_operand_2[12]~4_combout  & (\interface|uALU|Add1~23  $ (GND)))
// \interface|uALU|Add1~25  = CARRY((!\interface|ALU_operand_2[12]~4_combout  & !\interface|uALU|Add1~23 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[12]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~23 ),
	.combout(\interface|uALU|Add1~24_combout ),
	.cout(\interface|uALU|Add1~25 ));
// synopsys translate_off
defparam \interface|uALU|Add1~24 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N8
cycloneiv_lcell_comb \interface|uALU|Mux19~0 (
// Equation(s):
// \interface|uALU|Mux19~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~24_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[12]~4_combout ))))

	.dataa(\interface|ALU_operand_2[12]~4_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux19~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N7
dffeas \interface|uREG|REG_mem~588 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~588 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~588 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~844feeder (
// Equation(s):
// \interface|uREG|REG_mem~844feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(\interface|uALU|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~844feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~844feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~844feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N29
dffeas \interface|uREG|REG_mem~844 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~844feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~844 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~844 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1108 (
// Equation(s):
// \interface|uREG|REG_mem~1108_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~844_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~588_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~588_q ),
	.datad(\interface|uREG|REG_mem~844_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1108_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1108 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~972feeder (
// Equation(s):
// \interface|uREG|REG_mem~972feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~972feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~972feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~972feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N5
dffeas \interface|uREG|REG_mem~972 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~972feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~972 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N15
dffeas \interface|uREG|REG_mem~716 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~716 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~716 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1109 (
// Equation(s):
// \interface|uREG|REG_mem~1109_combout  = (\interface|uREG|REG_mem~1108_combout  & ((\interface|uREG|REG_mem~972_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1108_combout  & 
// (((\interface|uREG|REG_mem~716_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1108_combout ),
	.datab(\interface|uREG|REG_mem~972_q ),
	.datac(\interface|uREG|REG_mem~716_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1109_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1109 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N27
dffeas \interface|uREG|REG_mem~524 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~524 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~524 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~780feeder (
// Equation(s):
// \interface|uREG|REG_mem~780feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~780feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~780feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~780feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N1
dffeas \interface|uREG|REG_mem~780 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~780feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~780 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~780 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1112 (
// Equation(s):
// \interface|uREG|REG_mem~1112_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~780_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~524_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~524_q ),
	.datad(\interface|uREG|REG_mem~780_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1112_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1112 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N11
dffeas \interface|uREG|REG_mem~908 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~908 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~908 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N13
dffeas \interface|uREG|REG_mem~652 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~652 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~652 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1113 (
// Equation(s):
// \interface|uREG|REG_mem~1113_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1112_combout  & (\interface|uREG|REG_mem~908_q )) # (!\interface|uREG|REG_mem~1112_combout  & 
// ((\interface|uREG|REG_mem~652_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1112_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1112_combout ),
	.datac(\interface|uREG|REG_mem~908_q ),
	.datad(\interface|uREG|REG_mem~652_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1113_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1113 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~812feeder (
// Equation(s):
// \interface|uREG|REG_mem~812feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~812feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~812feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~812feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N17
dffeas \interface|uREG|REG_mem~812 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~812 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~812 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N21
dffeas \interface|uREG|REG_mem~684 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~684 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N29
dffeas \interface|uREG|REG_mem~556 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~556 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~556 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1110 (
// Equation(s):
// \interface|uREG|REG_mem~1110_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~684_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~556_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~684_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~556_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1110_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1110 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y10_N25
dffeas \interface|uREG|REG_mem~940 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~940 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~940 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y10_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1111 (
// Equation(s):
// \interface|uREG|REG_mem~1111_combout  = (\interface|uREG|REG_mem~1110_combout  & (((\interface|uREG|REG_mem~940_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1110_combout  & 
// (\interface|uREG|REG_mem~812_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~812_q ),
	.datab(\interface|uREG|REG_mem~1110_combout ),
	.datac(\interface|uREG|REG_mem~940_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1111_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1111 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1114 (
// Equation(s):
// \interface|uREG|REG_mem~1114_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1111_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1113_combout ))))

	.dataa(\interface|uREG|REG_mem~1113_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1111_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1114_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1114 .lut_mask = 16'hF2C2;
defparam \interface|uREG|REG_mem~1114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~876feeder (
// Equation(s):
// \interface|uREG|REG_mem~876feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~876feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~876feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~876feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N13
dffeas \interface|uREG|REG_mem~876 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~876 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y14_N25
dffeas \interface|uREG|REG_mem~748 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~748 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N11
dffeas \interface|uREG|REG_mem~620 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~620 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~620 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1115 (
// Equation(s):
// \interface|uREG|REG_mem~1115_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~748_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~620_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~748_q ),
	.datac(\interface|uREG|REG_mem~620_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1115_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1115 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N23
dffeas \interface|uREG|REG_mem~1004 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1004 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1004 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1116 (
// Equation(s):
// \interface|uREG|REG_mem~1116_combout  = (\interface|uREG|REG_mem~1115_combout  & (((\interface|uREG|REG_mem~1004_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1115_combout  & 
// (\interface|uREG|REG_mem~876_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~876_q ),
	.datab(\interface|uREG|REG_mem~1115_combout ),
	.datac(\interface|uREG|REG_mem~1004_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1116_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1116 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1117 (
// Equation(s):
// \interface|uREG|REG_mem~1117_combout  = (\interface|uREG|REG_mem~1114_combout  & (((\interface|uREG|REG_mem~1116_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1114_combout  & 
// (\interface|uREG|REG_mem~1109_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1109_combout ),
	.datab(\interface|uREG|REG_mem~1114_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1116_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1117_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1117 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~172feeder (
// Equation(s):
// \interface|uREG|REG_mem~172feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~172feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N31
dffeas \interface|uREG|REG_mem~172 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~172 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y12_N5
dffeas \interface|uREG|REG_mem~236 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~236 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~236 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~204feeder (
// Equation(s):
// \interface|uREG|REG_mem~204feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux19~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~204feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N27
dffeas \interface|uREG|REG_mem~204 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~204 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y15_N7
dffeas \interface|uREG|REG_mem~140 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~140 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1120 (
// Equation(s):
// \interface|uREG|REG_mem~1120_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~204_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~140_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~204_q ),
	.datac(\interface|uREG|REG_mem~140_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1120_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1120 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1121 (
// Equation(s):
// \interface|uREG|REG_mem~1121_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1120_combout  & ((\interface|uREG|REG_mem~236_q ))) # (!\interface|uREG|REG_mem~1120_combout  & 
// (\interface|uREG|REG_mem~172_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1120_combout ))))

	.dataa(\interface|uREG|REG_mem~172_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~236_q ),
	.datad(\interface|uREG|REG_mem~1120_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1121_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1121 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~44feeder (
// Equation(s):
// \interface|uREG|REG_mem~44feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~44feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~44feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~44feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N13
dffeas \interface|uREG|REG_mem~44 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~44 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y10_N23
dffeas \interface|uREG|REG_mem~12 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~12 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~12 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1122 (
// Equation(s):
// \interface|uREG|REG_mem~1122_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~44_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~12_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~44_q ),
	.datac(\interface|uREG|REG_mem~12_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1122_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1122 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y14_N23
dffeas \interface|uREG|REG_mem~108 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~108 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~76feeder (
// Equation(s):
// \interface|uREG|REG_mem~76feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux19~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~76feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~76feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~76feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N13
dffeas \interface|uREG|REG_mem~76 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~76 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1123 (
// Equation(s):
// \interface|uREG|REG_mem~1123_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1122_combout  & (\interface|uREG|REG_mem~108_q )) # (!\interface|uREG|REG_mem~1122_combout  & ((\interface|uREG|REG_mem~76_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1122_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1122_combout ),
	.datac(\interface|uREG|REG_mem~108_q ),
	.datad(\interface|uREG|REG_mem~76_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1123_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1123 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1124 (
// Equation(s):
// \interface|uREG|REG_mem~1124_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1121_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1123_combout )))))

	.dataa(\interface|uREG|REG_mem~1121_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1123_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1124_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1124 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~364feeder (
// Equation(s):
// \interface|uREG|REG_mem~364feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(\interface|uALU|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~364feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~364feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~364feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N27
dffeas \interface|uREG|REG_mem~364 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~364feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~364 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~364 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~300feeder (
// Equation(s):
// \interface|uREG|REG_mem~300feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(\interface|uALU|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~300feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~300feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~300feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N23
dffeas \interface|uREG|REG_mem~300 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~300feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~300 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N25
dffeas \interface|uREG|REG_mem~268 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~268 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1118 (
// Equation(s):
// \interface|uREG|REG_mem~1118_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~300_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~268_q )))))

	.dataa(\interface|uREG|REG_mem~300_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~268_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1118_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1118 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N21
dffeas \interface|uREG|REG_mem~332 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~332 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~332 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1119 (
// Equation(s):
// \interface|uREG|REG_mem~1119_combout  = (\interface|uREG|REG_mem~1118_combout  & ((\interface|uREG|REG_mem~364_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1118_combout  & 
// (((\interface|uREG|REG_mem~332_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~364_q ),
	.datab(\interface|uREG|REG_mem~1118_combout ),
	.datac(\interface|uREG|REG_mem~332_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1119_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1119 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~460feeder (
// Equation(s):
// \interface|uREG|REG_mem~460feeder_combout  = \interface|uALU|Mux19~0_combout 

	.dataa(\interface|uALU|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~460feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~460feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~460feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N1
dffeas \interface|uREG|REG_mem~460 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~460feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~460 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~460 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y17_N19
dffeas \interface|uREG|REG_mem~396 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~396 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~396 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1125 (
// Equation(s):
// \interface|uREG|REG_mem~1125_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~460_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~396_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~460_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~396_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1125_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1125 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y17_N7
dffeas \interface|uREG|REG_mem~428 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~428 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~428 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y16_N9
dffeas \interface|uREG|REG_mem~492 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~492 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~492 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1126 (
// Equation(s):
// \interface|uREG|REG_mem~1126_combout  = (\interface|uREG|REG_mem~1125_combout  & (((\interface|uREG|REG_mem~492_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1125_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~428_q )))

	.dataa(\interface|uREG|REG_mem~1125_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~428_q ),
	.datad(\interface|uREG|REG_mem~492_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1126_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1126 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1127 (
// Equation(s):
// \interface|uREG|REG_mem~1127_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1124_combout  & ((\interface|uREG|REG_mem~1126_combout ))) # (!\interface|uREG|REG_mem~1124_combout  & 
// (\interface|uREG|REG_mem~1119_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1124_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1124_combout ),
	.datac(\interface|uREG|REG_mem~1119_combout ),
	.datad(\interface|uREG|REG_mem~1126_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1127_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1127 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1128 (
// Equation(s):
// \interface|uREG|REG_mem~1128_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1117_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1127_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1117_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1127_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1128_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1128 .lut_mask = 16'hCFC0;
defparam \interface|uREG|REG_mem~1128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y20_N31
dffeas \interface|uREG|REG_data_out2[12] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1128_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[12] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N8
cycloneiv_lcell_comb \interface|ALU_operand_2[12]~4 (
// Equation(s):
// \interface|ALU_operand_2[12]~4_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [12]))

	.dataa(\interface|uREG|REG_data_out2 [12]),
	.datab(\interface|ucontrol|control_signal [2]),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[12]~4 .lut_mask = 16'hEE22;
defparam \interface|ALU_operand_2[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N26
cycloneiv_lcell_comb \interface|uALU|Add1~26 (
// Equation(s):
// \interface|uALU|Add1~26_combout  = (\interface|ALU_operand_2[13]~3_combout  & ((\interface|uALU|Add1~25 ) # (GND))) # (!\interface|ALU_operand_2[13]~3_combout  & (!\interface|uALU|Add1~25 ))
// \interface|uALU|Add1~27  = CARRY((\interface|ALU_operand_2[13]~3_combout ) # (!\interface|uALU|Add1~25 ))

	.dataa(\interface|ALU_operand_2[13]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~25 ),
	.combout(\interface|uALU|Add1~26_combout ),
	.cout(\interface|uALU|Add1~27 ));
// synopsys translate_off
defparam \interface|uALU|Add1~26 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N12
cycloneiv_lcell_comb \interface|uALU|Mux18~0 (
// Equation(s):
// \interface|uALU|Mux18~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~26_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[13]~3_combout )))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Add1~26_combout ),
	.datad(\interface|ALU_operand_2[13]~3_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux18~0 .lut_mask = 16'hA280;
defparam \interface|uALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N27
dffeas \interface|uREG|REG_mem~557 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~557 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y14_N13
dffeas \interface|uREG|REG_mem~813 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~813 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~813 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1087 (
// Equation(s):
// \interface|uREG|REG_mem~1087_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~813_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~557_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~557_q ),
	.datad(\interface|uREG|REG_mem~813_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1087_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1087 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1087 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~941feeder (
// Equation(s):
// \interface|uREG|REG_mem~941feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~941feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~941feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~941feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N1
dffeas \interface|uREG|REG_mem~941 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~941 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y12_N27
dffeas \interface|uREG|REG_mem~685 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~685 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~685 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1088 (
// Equation(s):
// \interface|uREG|REG_mem~1088_combout  = (\interface|uREG|REG_mem~1087_combout  & ((\interface|uREG|REG_mem~941_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1087_combout  & 
// (((\interface|uREG|REG_mem~685_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1087_combout ),
	.datab(\interface|uREG|REG_mem~941_q ),
	.datac(\interface|uREG|REG_mem~685_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1088_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1088 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1088 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~845feeder (
// Equation(s):
// \interface|uREG|REG_mem~845feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~845feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~845feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~845feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N31
dffeas \interface|uREG|REG_mem~845 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~845feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~845 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~845 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~717feeder (
// Equation(s):
// \interface|uREG|REG_mem~717feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~717feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~717feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~717feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N23
dffeas \interface|uREG|REG_mem~717 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~717feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~717 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N3
dffeas \interface|uREG|REG_mem~589 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~589 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~589 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1089 (
// Equation(s):
// \interface|uREG|REG_mem~1089_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~717_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~589_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~717_q ),
	.datac(\interface|uREG|REG_mem~589_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1089_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1089 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1089 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y14_N21
dffeas \interface|uREG|REG_mem~973 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~973 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~973 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1090 (
// Equation(s):
// \interface|uREG|REG_mem~1090_combout  = (\interface|uREG|REG_mem~1089_combout  & (((\interface|uREG|REG_mem~973_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1089_combout  & 
// (\interface|uREG|REG_mem~845_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~845_q ),
	.datab(\interface|uREG|REG_mem~1089_combout ),
	.datac(\interface|uREG|REG_mem~973_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1090_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1090 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1090 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N23
dffeas \interface|uREG|REG_mem~525 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~525 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~525 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y14_N3
dffeas \interface|uREG|REG_mem~653 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~653 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~653 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1091 (
// Equation(s):
// \interface|uREG|REG_mem~1091_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~653_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~525_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~525_q ),
	.datad(\interface|uREG|REG_mem~653_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1091_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1091 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1091 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N23
dffeas \interface|uREG|REG_mem~909 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~909 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~909 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~781feeder (
// Equation(s):
// \interface|uREG|REG_mem~781feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~781feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~781feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~781feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N29
dffeas \interface|uREG|REG_mem~781 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~781feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~781 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~781 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1092 (
// Equation(s):
// \interface|uREG|REG_mem~1092_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1091_combout  & (\interface|uREG|REG_mem~909_q )) # (!\interface|uREG|REG_mem~1091_combout  & 
// ((\interface|uREG|REG_mem~781_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1091_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1091_combout ),
	.datac(\interface|uREG|REG_mem~909_q ),
	.datad(\interface|uREG|REG_mem~781_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1092_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1092 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1092 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1093 (
// Equation(s):
// \interface|uREG|REG_mem~1093_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1090_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & \interface|uREG|REG_mem~1092_combout ))))

	.dataa(\interface|uREG|REG_mem~1090_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1092_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1093_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1093 .lut_mask = 16'hCBC8;
defparam \interface|uREG|REG_mem~1093 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N13
dffeas \interface|uREG|REG_mem~621 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~621 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~621 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~877feeder (
// Equation(s):
// \interface|uREG|REG_mem~877feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~877feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~877feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~877feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N11
dffeas \interface|uREG|REG_mem~877 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~877 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~877 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1094 (
// Equation(s):
// \interface|uREG|REG_mem~1094_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~877_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~621_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~621_q ),
	.datad(\interface|uREG|REG_mem~877_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1094_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1094 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1094 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N3
dffeas \interface|uREG|REG_mem~1005 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1005 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1005 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~749feeder (
// Equation(s):
// \interface|uREG|REG_mem~749feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux18~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~749feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~749feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~749feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y14_N17
dffeas \interface|uREG|REG_mem~749 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~749feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~749 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~749 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1095 (
// Equation(s):
// \interface|uREG|REG_mem~1095_combout  = (\interface|uREG|REG_mem~1094_combout  & (((\interface|uREG|REG_mem~1005_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1094_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~749_q ))))

	.dataa(\interface|uREG|REG_mem~1094_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1005_q ),
	.datad(\interface|uREG|REG_mem~749_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1095_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1095 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1095 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1096 (
// Equation(s):
// \interface|uREG|REG_mem~1096_combout  = (\interface|uREG|REG_mem~1093_combout  & (((\interface|uREG|REG_mem~1095_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1093_combout  & 
// (\interface|uREG|REG_mem~1088_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1088_combout ),
	.datab(\interface|uREG|REG_mem~1093_combout ),
	.datac(\interface|uREG|REG_mem~1095_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1096_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1096 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1096 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y16_N23
dffeas \interface|uREG|REG_mem~269 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~269 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~269 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~333feeder (
// Equation(s):
// \interface|uREG|REG_mem~333feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~333feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~333feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~333feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N19
dffeas \interface|uREG|REG_mem~333 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~333feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~333 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~333 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1099 (
// Equation(s):
// \interface|uREG|REG_mem~1099_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~333_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~269_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~269_q ),
	.datad(\interface|uREG|REG_mem~333_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1099_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1099 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1099 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N21
dffeas \interface|uREG|REG_mem~365 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~365 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N5
dffeas \interface|uREG|REG_mem~301 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~301 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~301 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1100 (
// Equation(s):
// \interface|uREG|REG_mem~1100_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1099_combout  & (\interface|uREG|REG_mem~365_q )) # (!\interface|uREG|REG_mem~1099_combout  & 
// ((\interface|uREG|REG_mem~301_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1099_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1099_combout ),
	.datac(\interface|uREG|REG_mem~365_q ),
	.datad(\interface|uREG|REG_mem~301_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1100_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1100 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~77feeder (
// Equation(s):
// \interface|uREG|REG_mem~77feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~77feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~77feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~77feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N17
dffeas \interface|uREG|REG_mem~77 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~77 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y10_N11
dffeas \interface|uREG|REG_mem~13 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~13 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~13 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1101 (
// Equation(s):
// \interface|uREG|REG_mem~1101_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~77_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~13_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~77_q ),
	.datac(\interface|uREG|REG_mem~13_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1101_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1101 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~45feeder (
// Equation(s):
// \interface|uREG|REG_mem~45feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(\interface|uALU|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~45feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N11
dffeas \interface|uREG|REG_mem~45 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~45 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N13
dffeas \interface|uREG|REG_mem~109 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~109 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~109 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1102 (
// Equation(s):
// \interface|uREG|REG_mem~1102_combout  = (\interface|uREG|REG_mem~1101_combout  & (((\interface|uREG|REG_mem~109_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1101_combout  & 
// (\interface|uREG|REG_mem~45_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1101_combout ),
	.datab(\interface|uREG|REG_mem~45_q ),
	.datac(\interface|uREG|REG_mem~109_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1102_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1102 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1103 (
// Equation(s):
// \interface|uREG|REG_mem~1103_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1100_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1102_combout )))))

	.dataa(\interface|uREG|REG_mem~1100_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1102_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1103_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1103 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N27
dffeas \interface|uREG|REG_mem~429 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~429 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N11
dffeas \interface|uREG|REG_mem~397 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~397 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~397 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1104 (
// Equation(s):
// \interface|uREG|REG_mem~1104_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~429_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~397_q )))))

	.dataa(\interface|uREG|REG_mem~429_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~397_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1104_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1104 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N13
dffeas \interface|uREG|REG_mem~461 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~461 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y18_N13
dffeas \interface|uREG|REG_mem~493 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~493 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~493 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1105 (
// Equation(s):
// \interface|uREG|REG_mem~1105_combout  = (\interface|uREG|REG_mem~1104_combout  & (((\interface|uREG|REG_mem~493_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1104_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~461_q )))

	.dataa(\interface|uREG|REG_mem~1104_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~461_q ),
	.datad(\interface|uREG|REG_mem~493_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1105_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1105 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~173feeder (
// Equation(s):
// \interface|uREG|REG_mem~173feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(\interface|uALU|Mux18~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~173feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N15
dffeas \interface|uREG|REG_mem~173 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~173 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y15_N21
dffeas \interface|uREG|REG_mem~141 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~141 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1097 (
// Equation(s):
// \interface|uREG|REG_mem~1097_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~173_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~141_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~173_q ),
	.datac(\interface|uREG|REG_mem~141_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1097_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1097 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1097 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N15
dffeas \interface|uREG|REG_mem~205 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~205 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~237feeder (
// Equation(s):
// \interface|uREG|REG_mem~237feeder_combout  = \interface|uALU|Mux18~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux18~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~237feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N11
dffeas \interface|uREG|REG_mem~237 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~237 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~237 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1098 (
// Equation(s):
// \interface|uREG|REG_mem~1098_combout  = (\interface|uREG|REG_mem~1097_combout  & (((\interface|uREG|REG_mem~237_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1097_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~205_q )))

	.dataa(\interface|uREG|REG_mem~1097_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~205_q ),
	.datad(\interface|uREG|REG_mem~237_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1098_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1098 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1098 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1106 (
// Equation(s):
// \interface|uREG|REG_mem~1106_combout  = (\interface|uREG|REG_mem~1103_combout  & ((\interface|uREG|REG_mem~1105_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1103_combout  & 
// (((\interface|uREG|REG_mem~1098_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1103_combout ),
	.datab(\interface|uREG|REG_mem~1105_combout ),
	.datac(\interface|uREG|REG_mem~1098_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1106_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1106 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1107 (
// Equation(s):
// \interface|uREG|REG_mem~1107_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1096_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1106_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1096_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1106_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1107_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1107 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N5
dffeas \interface|uREG|REG_data_out2[13] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1107_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[13] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N4
cycloneiv_lcell_comb \interface|ALU_operand_2[13]~3 (
// Equation(s):
// \interface|ALU_operand_2[13]~3_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [13])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\interface|uREG|REG_data_out2 [13]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[13]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[13]~3 .lut_mask = 16'hCCF0;
defparam \interface|ALU_operand_2[13]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N28
cycloneiv_lcell_comb \interface|uALU|Add1~28 (
// Equation(s):
// \interface|uALU|Add1~28_combout  = (\interface|ALU_operand_2[14]~2_combout  & (!\interface|uALU|Add1~27  & VCC)) # (!\interface|ALU_operand_2[14]~2_combout  & (\interface|uALU|Add1~27  $ (GND)))
// \interface|uALU|Add1~29  = CARRY((!\interface|ALU_operand_2[14]~2_combout  & !\interface|uALU|Add1~27 ))

	.dataa(\interface|ALU_operand_2[14]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~27 ),
	.combout(\interface|uALU|Add1~28_combout ),
	.cout(\interface|uALU|Add1~29 ));
// synopsys translate_off
defparam \interface|uALU|Add1~28 .lut_mask = 16'h5A05;
defparam \interface|uALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N28
cycloneiv_lcell_comb \interface|uALU|Mux17~0 (
// Equation(s):
// \interface|uALU|Mux17~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~28_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[14]~2_combout ))))

	.dataa(\interface|ALU_operand_2[14]~2_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~28_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux17~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~974feeder (
// Equation(s):
// \interface|uREG|REG_mem~974feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~974feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~974feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~974feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N9
dffeas \interface|uREG|REG_mem~974 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~974feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~974 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N19
dffeas \interface|uREG|REG_mem~718 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~718 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~718 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~846feeder (
// Equation(s):
// \interface|uREG|REG_mem~846feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~846feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~846feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~846feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N13
dffeas \interface|uREG|REG_mem~846 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~846feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~846 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~846 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N1
dffeas \interface|uREG|REG_mem~590 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~590 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~590 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1066 (
// Equation(s):
// \interface|uREG|REG_mem~1066_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~846_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~590_q )))))

	.dataa(\interface|uREG|REG_mem~846_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~590_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1066_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1066 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1066 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1067 (
// Equation(s):
// \interface|uREG|REG_mem~1067_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1066_combout  & (\interface|uREG|REG_mem~974_q )) # (!\interface|uREG|REG_mem~1066_combout  & 
// ((\interface|uREG|REG_mem~718_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1066_combout ))))

	.dataa(\interface|uREG|REG_mem~974_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~718_q ),
	.datad(\interface|uREG|REG_mem~1066_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1067_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1067 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1067 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~814feeder (
// Equation(s):
// \interface|uREG|REG_mem~814feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~814feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~814feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~814feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N19
dffeas \interface|uREG|REG_mem~814 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~814 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y11_N9
dffeas \interface|uREG|REG_mem~942 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~942 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~942 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~686feeder (
// Equation(s):
// \interface|uREG|REG_mem~686feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~686feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~686feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~686feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N25
dffeas \interface|uREG|REG_mem~686 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~686feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~686 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~686 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N9
dffeas \interface|uREG|REG_mem~558 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~558 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~558 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1068 (
// Equation(s):
// \interface|uREG|REG_mem~1068_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~686_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~558_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~686_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~558_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1068_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1068 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1068 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1069 (
// Equation(s):
// \interface|uREG|REG_mem~1069_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1068_combout  & ((\interface|uREG|REG_mem~942_q ))) # (!\interface|uREG|REG_mem~1068_combout  & 
// (\interface|uREG|REG_mem~814_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1068_combout ))))

	.dataa(\interface|uREG|REG_mem~814_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~942_q ),
	.datad(\interface|uREG|REG_mem~1068_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1069_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1069 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1069 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~654feeder (
// Equation(s):
// \interface|uREG|REG_mem~654feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(\interface|uALU|Mux17~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~654feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~654feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~654feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N15
dffeas \interface|uREG|REG_mem~654 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~654feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~654 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~654 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N17
dffeas \interface|uREG|REG_mem~910 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~910 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~910 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N3
dffeas \interface|uREG|REG_mem~526 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~526 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~526 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~782feeder (
// Equation(s):
// \interface|uREG|REG_mem~782feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~782feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~782feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~782feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N13
dffeas \interface|uREG|REG_mem~782 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~782feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~782 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~782 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1070 (
// Equation(s):
// \interface|uREG|REG_mem~1070_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~782_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~526_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~526_q ),
	.datad(\interface|uREG|REG_mem~782_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1070_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1070 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1070 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1071 (
// Equation(s):
// \interface|uREG|REG_mem~1071_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1070_combout  & ((\interface|uREG|REG_mem~910_q ))) # (!\interface|uREG|REG_mem~1070_combout  & 
// (\interface|uREG|REG_mem~654_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1070_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~654_q ),
	.datac(\interface|uREG|REG_mem~910_q ),
	.datad(\interface|uREG|REG_mem~1070_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1071_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1071 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1071 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1072 (
// Equation(s):
// \interface|uREG|REG_mem~1072_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~1069_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1071_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~1069_combout ),
	.datad(\interface|uREG|REG_mem~1071_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1072_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1072 .lut_mask = 16'hB9A8;
defparam \interface|uREG|REG_mem~1072 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~878feeder (
// Equation(s):
// \interface|uREG|REG_mem~878feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux17~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~878feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~878feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~878feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N17
dffeas \interface|uREG|REG_mem~878 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~878 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N31
dffeas \interface|uREG|REG_mem~1006 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1006 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1006 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~750feeder (
// Equation(s):
// \interface|uREG|REG_mem~750feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~750feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~750feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~750feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N19
dffeas \interface|uREG|REG_mem~750 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~750 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N25
dffeas \interface|uREG|REG_mem~622 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~622 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~622 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1073 (
// Equation(s):
// \interface|uREG|REG_mem~1073_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~750_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~622_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~750_q ),
	.datac(\interface|uREG|REG_mem~622_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1073_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1073 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1073 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1074 (
// Equation(s):
// \interface|uREG|REG_mem~1074_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1073_combout  & ((\interface|uREG|REG_mem~1006_q ))) # (!\interface|uREG|REG_mem~1073_combout  & 
// (\interface|uREG|REG_mem~878_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1073_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~878_q ),
	.datac(\interface|uREG|REG_mem~1006_q ),
	.datad(\interface|uREG|REG_mem~1073_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1074_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1074 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1074 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1075 (
// Equation(s):
// \interface|uREG|REG_mem~1075_combout  = (\interface|uREG|REG_mem~1072_combout  & (((\interface|uREG|REG_mem~1074_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1072_combout  & 
// (\interface|uREG|REG_mem~1067_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1067_combout ),
	.datab(\interface|uREG|REG_mem~1072_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1074_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1075_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1075 .lut_mask = 16'hEC2C;
defparam \interface|uREG|REG_mem~1075 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y16_N29
dffeas \interface|uREG|REG_mem~494 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~494 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~494 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~462feeder (
// Equation(s):
// \interface|uREG|REG_mem~462feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~462feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~462feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~462feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N15
dffeas \interface|uREG|REG_mem~462 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~462feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~462 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N3
dffeas \interface|uREG|REG_mem~398 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~398 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~398 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1083 (
// Equation(s):
// \interface|uREG|REG_mem~1083_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~462_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~398_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~462_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~398_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1083_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1083 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1083 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y17_N25
dffeas \interface|uREG|REG_mem~430 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~430 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~430 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y17_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1084 (
// Equation(s):
// \interface|uREG|REG_mem~1084_combout  = (\interface|uREG|REG_mem~1083_combout  & ((\interface|uREG|REG_mem~494_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1083_combout  & 
// (((\interface|uREG|REG_mem~430_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~494_q ),
	.datab(\interface|uREG|REG_mem~1083_combout ),
	.datac(\interface|uREG|REG_mem~430_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1084_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1084 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1084 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y16_N21
dffeas \interface|uREG|REG_mem~366 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~366 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y14_N19
dffeas \interface|uREG|REG_mem~302 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~302 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~302 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N29
dffeas \interface|uREG|REG_mem~270 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~270 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1076 (
// Equation(s):
// \interface|uREG|REG_mem~1076_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~302_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~270_q )))))

	.dataa(\interface|uREG|REG_mem~302_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~270_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1076_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1076 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1076 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N25
dffeas \interface|uREG|REG_mem~334 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~334 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~334 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1077 (
// Equation(s):
// \interface|uREG|REG_mem~1077_combout  = (\interface|uREG|REG_mem~1076_combout  & ((\interface|uREG|REG_mem~366_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1076_combout  & 
// (((\interface|uREG|REG_mem~334_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~366_q ),
	.datab(\interface|uREG|REG_mem~1076_combout ),
	.datac(\interface|uREG|REG_mem~334_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1077_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1077 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1077 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~206feeder (
// Equation(s):
// \interface|uREG|REG_mem~206feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~206feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N17
dffeas \interface|uREG|REG_mem~206 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~206 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N17
dffeas \interface|uREG|REG_mem~142 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~142 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~142 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1078 (
// Equation(s):
// \interface|uREG|REG_mem~1078_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~206_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~142_q )))))

	.dataa(\interface|uREG|REG_mem~206_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~142_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1078_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1078 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1078 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N17
dffeas \interface|uREG|REG_mem~238 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~238 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~174feeder (
// Equation(s):
// \interface|uREG|REG_mem~174feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux17~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~174feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N7
dffeas \interface|uREG|REG_mem~174 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~174 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~174 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1079 (
// Equation(s):
// \interface|uREG|REG_mem~1079_combout  = (\interface|uREG|REG_mem~1078_combout  & (((\interface|uREG|REG_mem~238_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1078_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~174_q ))))

	.dataa(\interface|uREG|REG_mem~1078_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~238_q ),
	.datad(\interface|uREG|REG_mem~174_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1079_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1079 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1079 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~46feeder (
// Equation(s):
// \interface|uREG|REG_mem~46feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(\interface|uALU|Mux17~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~46feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~46feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~46feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N29
dffeas \interface|uREG|REG_mem~46 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~46 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N7
dffeas \interface|uREG|REG_mem~14 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~14 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~14 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1080 (
// Equation(s):
// \interface|uREG|REG_mem~1080_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~46_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~14_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~46_q ),
	.datac(\interface|uREG|REG_mem~14_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1080_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1080 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1080 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y14_N29
dffeas \interface|uREG|REG_mem~110 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~110 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~78feeder (
// Equation(s):
// \interface|uREG|REG_mem~78feeder_combout  = \interface|uALU|Mux17~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~78feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~78feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~78feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N11
dffeas \interface|uREG|REG_mem~78 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~78 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1081 (
// Equation(s):
// \interface|uREG|REG_mem~1081_combout  = (\interface|uREG|REG_mem~1080_combout  & (((\interface|uREG|REG_mem~110_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1080_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~78_q ))))

	.dataa(\interface|uREG|REG_mem~1080_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~110_q ),
	.datad(\interface|uREG|REG_mem~78_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1081_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1081 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1081 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1082 (
// Equation(s):
// \interface|uREG|REG_mem~1082_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1079_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & \interface|uREG|REG_mem~1081_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1079_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1081_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1082_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1082 .lut_mask = 16'hADA8;
defparam \interface|uREG|REG_mem~1082 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1085 (
// Equation(s):
// \interface|uREG|REG_mem~1085_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1082_combout  & (\interface|uREG|REG_mem~1084_combout )) # (!\interface|uREG|REG_mem~1082_combout  & 
// ((\interface|uREG|REG_mem~1077_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1082_combout ))))

	.dataa(\interface|uREG|REG_mem~1084_combout ),
	.datab(\interface|uREG|REG_mem~1077_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1082_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1085_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1085 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1085 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1086 (
// Equation(s):
// \interface|uREG|REG_mem~1086_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1075_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1085_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1075_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1085_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1086_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1086 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1086 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y19_N9
dffeas \interface|uREG|REG_data_out2[14] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1086_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[14] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y19_N14
cycloneiv_lcell_comb \interface|ALU_operand_2[14]~2 (
// Equation(s):
// \interface|ALU_operand_2[14]~2_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [14])))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 ),
	.datac(\interface|uREG|REG_data_out2 [14]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[14]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[14]~2 .lut_mask = 16'hCCF0;
defparam \interface|ALU_operand_2[14]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y19_N30
cycloneiv_lcell_comb \interface|uALU|Add1~30 (
// Equation(s):
// \interface|uALU|Add1~30_combout  = (\interface|ALU_operand_2[15]~1_combout  & ((\interface|uALU|Add1~29 ) # (GND))) # (!\interface|ALU_operand_2[15]~1_combout  & (!\interface|uALU|Add1~29 ))
// \interface|uALU|Add1~31  = CARRY((\interface|ALU_operand_2[15]~1_combout ) # (!\interface|uALU|Add1~29 ))

	.dataa(\interface|ALU_operand_2[15]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~29 ),
	.combout(\interface|uALU|Add1~30_combout ),
	.cout(\interface|uALU|Add1~31 ));
// synopsys translate_off
defparam \interface|uALU|Add1~30 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N14
cycloneiv_lcell_comb \interface|uALU|Mux16~0 (
// Equation(s):
// \interface|uALU|Mux16~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~30_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[15]~1_combout ))))

	.dataa(\interface|ALU_operand_2[15]~1_combout ),
	.datab(\interface|uALU|Add1~30_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux16~0 .lut_mask = 16'hC0A0;
defparam \interface|uALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N19
dffeas \interface|uREG|REG_mem~527 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~527 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~527 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~655feeder (
// Equation(s):
// \interface|uREG|REG_mem~655feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(\interface|uALU|Mux16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~655feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~655feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~655feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N25
dffeas \interface|uREG|REG_mem~655 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~655feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~655 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~655 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1049 (
// Equation(s):
// \interface|uREG|REG_mem~1049_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~655_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~527_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~527_q ),
	.datad(\interface|uREG|REG_mem~655_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1049_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1049 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1049 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N31
dffeas \interface|uREG|REG_mem~911 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~911 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~911 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~783feeder (
// Equation(s):
// \interface|uREG|REG_mem~783feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~783feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~783feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~783feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N25
dffeas \interface|uREG|REG_mem~783 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~783feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~783 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~783 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1050 (
// Equation(s):
// \interface|uREG|REG_mem~1050_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1049_combout  & (\interface|uREG|REG_mem~911_q )) # (!\interface|uREG|REG_mem~1049_combout  & 
// ((\interface|uREG|REG_mem~783_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1049_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1049_combout ),
	.datac(\interface|uREG|REG_mem~911_q ),
	.datad(\interface|uREG|REG_mem~783_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1050_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1050 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1050 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~847feeder (
// Equation(s):
// \interface|uREG|REG_mem~847feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~847feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~847feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~847feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N15
dffeas \interface|uREG|REG_mem~847 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~847feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~847 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y10_N21
dffeas \interface|uREG|REG_mem~975 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~975 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~975 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~719feeder (
// Equation(s):
// \interface|uREG|REG_mem~719feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(\interface|uALU|Mux16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~719feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~719feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~719feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N21
dffeas \interface|uREG|REG_mem~719 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~719feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~719 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N13
dffeas \interface|uREG|REG_mem~591 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~591 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~591 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1047 (
// Equation(s):
// \interface|uREG|REG_mem~1047_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~719_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~591_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~719_q ),
	.datac(\interface|uREG|REG_mem~591_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1047_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1047 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1047 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1048 (
// Equation(s):
// \interface|uREG|REG_mem~1048_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1047_combout  & ((\interface|uREG|REG_mem~975_q ))) # (!\interface|uREG|REG_mem~1047_combout  & 
// (\interface|uREG|REG_mem~847_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1047_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~847_q ),
	.datac(\interface|uREG|REG_mem~975_q ),
	.datad(\interface|uREG|REG_mem~1047_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1048_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1048 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1048 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1051 (
// Equation(s):
// \interface|uREG|REG_mem~1051_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # (\interface|uREG|REG_mem~1048_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1050_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))

	.dataa(\interface|uREG|REG_mem~1050_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1048_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1051_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1051 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1051 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~815feeder (
// Equation(s):
// \interface|uREG|REG_mem~815feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~815feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~815feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~815feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N1
dffeas \interface|uREG|REG_mem~815 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~815feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~815 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~815 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N7
dffeas \interface|uREG|REG_mem~559 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~559 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~559 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1045 (
// Equation(s):
// \interface|uREG|REG_mem~1045_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~815_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~559_q )))))

	.dataa(\interface|uREG|REG_mem~815_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~559_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1045_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1045 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1045 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~943feeder (
// Equation(s):
// \interface|uREG|REG_mem~943feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~943feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~943feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~943feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N9
dffeas \interface|uREG|REG_mem~943 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~943feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~943 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y11_N13
dffeas \interface|uREG|REG_mem~687 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~687 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~687 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1046 (
// Equation(s):
// \interface|uREG|REG_mem~1046_combout  = (\interface|uREG|REG_mem~1045_combout  & ((\interface|uREG|REG_mem~943_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1045_combout  & 
// (((\interface|uREG|REG_mem~687_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1045_combout ),
	.datab(\interface|uREG|REG_mem~943_q ),
	.datac(\interface|uREG|REG_mem~687_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1046_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1046 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1046 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~751feeder (
// Equation(s):
// \interface|uREG|REG_mem~751feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(\interface|uALU|Mux16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~751feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~751feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~751feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N13
dffeas \interface|uREG|REG_mem~751 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~751 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y16_N29
dffeas \interface|uREG|REG_mem~879 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~879 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N21
dffeas \interface|uREG|REG_mem~623 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~623 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~623 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1052 (
// Equation(s):
// \interface|uREG|REG_mem~1052_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~879_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~623_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~879_q ),
	.datac(\interface|uREG|REG_mem~623_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1052_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1052 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1052 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N15
dffeas \interface|uREG|REG_mem~1007 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1007 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1007 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1053 (
// Equation(s):
// \interface|uREG|REG_mem~1053_combout  = (\interface|uREG|REG_mem~1052_combout  & (((\interface|uREG|REG_mem~1007_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1052_combout  & 
// (\interface|uREG|REG_mem~751_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~751_q ),
	.datab(\interface|uREG|REG_mem~1052_combout ),
	.datac(\interface|uREG|REG_mem~1007_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1053_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1053 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1053 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1054 (
// Equation(s):
// \interface|uREG|REG_mem~1054_combout  = (\interface|uREG|REG_mem~1051_combout  & (((\interface|uREG|REG_mem~1053_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1051_combout  & 
// (\interface|uREG|REG_mem~1046_combout  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1051_combout ),
	.datab(\interface|uREG|REG_mem~1046_combout ),
	.datac(\interface|uREG|REG_mem~1053_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1054_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1054 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1054 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~79feeder (
// Equation(s):
// \interface|uREG|REG_mem~79feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~79feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~79feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~79feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N5
dffeas \interface|uREG|REG_mem~79 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~79 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y10_N23
dffeas \interface|uREG|REG_mem~15 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~15 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~15 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1059 (
// Equation(s):
// \interface|uREG|REG_mem~1059_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~79_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~15_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~79_q ),
	.datac(\interface|uREG|REG_mem~15_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1059_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1059 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1059 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~47feeder (
// Equation(s):
// \interface|uREG|REG_mem~47feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~47feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N21
dffeas \interface|uREG|REG_mem~47 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~47 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N17
dffeas \interface|uREG|REG_mem~111 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~111 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1060 (
// Equation(s):
// \interface|uREG|REG_mem~1060_combout  = (\interface|uREG|REG_mem~1059_combout  & (((\interface|uREG|REG_mem~111_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1059_combout  & 
// (\interface|uREG|REG_mem~47_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1059_combout ),
	.datab(\interface|uREG|REG_mem~47_q ),
	.datac(\interface|uREG|REG_mem~111_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1060_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1060 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1060 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~303feeder (
// Equation(s):
// \interface|uREG|REG_mem~303feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux16~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~303feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~303feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~303feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N5
dffeas \interface|uREG|REG_mem~303 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~303feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~303 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y16_N3
dffeas \interface|uREG|REG_mem~335 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~335 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N27
dffeas \interface|uREG|REG_mem~271 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~271 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1057 (
// Equation(s):
// \interface|uREG|REG_mem~1057_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~335_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~271_q )))))

	.dataa(\interface|uREG|REG_mem~335_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~271_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1057_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1057 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1057 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N21
dffeas \interface|uREG|REG_mem~367 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~367 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~367 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1058 (
// Equation(s):
// \interface|uREG|REG_mem~1058_combout  = (\interface|uREG|REG_mem~1057_combout  & (((\interface|uREG|REG_mem~367_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1057_combout  & 
// (\interface|uREG|REG_mem~303_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~303_q ),
	.datab(\interface|uREG|REG_mem~1057_combout ),
	.datac(\interface|uREG|REG_mem~367_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1058_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1058 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1058 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1061 (
// Equation(s):
// \interface|uREG|REG_mem~1061_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1058_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1060_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1060_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1058_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1061_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1061 .lut_mask = 16'hF4A4;
defparam \interface|uREG|REG_mem~1061 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~175feeder (
// Equation(s):
// \interface|uREG|REG_mem~175feeder_combout  = \interface|uALU|Mux16~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux16~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~175feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N1
dffeas \interface|uREG|REG_mem~175 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~175 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N27
dffeas \interface|uREG|REG_mem~143 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~143 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~143 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1055 (
// Equation(s):
// \interface|uREG|REG_mem~1055_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~175_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~143_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~175_q ),
	.datac(\interface|uREG|REG_mem~143_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1055_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1055 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1055 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N1
dffeas \interface|uREG|REG_mem~239 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~239 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N9
dffeas \interface|uREG|REG_mem~207 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~207 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~207 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1056 (
// Equation(s):
// \interface|uREG|REG_mem~1056_combout  = (\interface|uREG|REG_mem~1055_combout  & ((\interface|uREG|REG_mem~239_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1055_combout  & 
// (((\interface|uREG|REG_mem~207_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1055_combout ),
	.datab(\interface|uREG|REG_mem~239_q ),
	.datac(\interface|uREG|REG_mem~207_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1056_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1056 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1056 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N21
dffeas \interface|uREG|REG_mem~431 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~431 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N13
dffeas \interface|uREG|REG_mem~399 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~399 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~399 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1062 (
// Equation(s):
// \interface|uREG|REG_mem~1062_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~431_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~399_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~431_q ),
	.datac(\interface|uREG|REG_mem~399_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1062_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1062 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1062 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y17_N17
dffeas \interface|uREG|REG_mem~463 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~463 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~463 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y18_N15
dffeas \interface|uREG|REG_mem~495 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~495 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~495 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1063 (
// Equation(s):
// \interface|uREG|REG_mem~1063_combout  = (\interface|uREG|REG_mem~1062_combout  & (((\interface|uREG|REG_mem~495_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1062_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~463_q )))

	.dataa(\interface|uREG|REG_mem~1062_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~463_q ),
	.datad(\interface|uREG|REG_mem~495_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1063_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1063 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1063 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1064 (
// Equation(s):
// \interface|uREG|REG_mem~1064_combout  = (\interface|uREG|REG_mem~1061_combout  & (((\interface|uREG|REG_mem~1063_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1061_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1056_combout )))

	.dataa(\interface|uREG|REG_mem~1061_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1056_combout ),
	.datad(\interface|uREG|REG_mem~1063_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1064_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1064 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1064 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1065 (
// Equation(s):
// \interface|uREG|REG_mem~1065_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1054_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1064_combout 
// )))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(\interface|uREG|REG_mem~1054_combout ),
	.datad(\interface|uREG|REG_mem~1064_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1065_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1065 .lut_mask = 16'hF3C0;
defparam \interface|uREG|REG_mem~1065 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N29
dffeas \interface|uREG|REG_data_out2[15] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1065_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[15] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[15]~1 (
// Equation(s):
// \interface|ALU_operand_2[15]~1_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [15]))

	.dataa(gnd),
	.datab(\interface|uREG|REG_data_out2 [15]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[15]~1 .lut_mask = 16'hF0CC;
defparam \interface|ALU_operand_2[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N0
cycloneiv_lcell_comb \interface|uALU|Add1~32 (
// Equation(s):
// \interface|uALU|Add1~32_combout  = (\interface|ALU_operand_2[16]~0_combout  & (!\interface|uALU|Add1~31  & VCC)) # (!\interface|ALU_operand_2[16]~0_combout  & (\interface|uALU|Add1~31  $ (GND)))
// \interface|uALU|Add1~33  = CARRY((!\interface|ALU_operand_2[16]~0_combout  & !\interface|uALU|Add1~31 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[16]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~31 ),
	.combout(\interface|uALU|Add1~32_combout ),
	.cout(\interface|uALU|Add1~33 ));
// synopsys translate_off
defparam \interface|uALU|Add1~32 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N6
cycloneiv_lcell_comb \interface|uALU|Mux15~0 (
// Equation(s):
// \interface|uALU|Mux15~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~32_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[16]~0_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~32_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ALU_operand_2[16]~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux15~0 .lut_mask = 16'hD080;
defparam \interface|uALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N7
dffeas \interface|uREG|REG_mem~496 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~496 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N29
dffeas \interface|uREG|REG_mem~432 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~432 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y18_N11
dffeas \interface|uREG|REG_mem~464 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~464 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~464 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N7
dffeas \interface|uREG|REG_mem~400 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~400 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~400 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1041 (
// Equation(s):
// \interface|uREG|REG_mem~1041_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~464_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~400_q )))))

	.dataa(\interface|uREG|REG_mem~464_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~400_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1041_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1041 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1041 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1042 (
// Equation(s):
// \interface|uREG|REG_mem~1042_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1041_combout  & (\interface|uREG|REG_mem~496_q )) # (!\interface|uREG|REG_mem~1041_combout  & 
// ((\interface|uREG|REG_mem~432_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1041_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~496_q ),
	.datac(\interface|uREG|REG_mem~432_q ),
	.datad(\interface|uREG|REG_mem~1041_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1042_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1042 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1042 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y14_N1
dffeas \interface|uREG|REG_mem~304 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~304 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y16_N13
dffeas \interface|uREG|REG_mem~272 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~272 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1034 (
// Equation(s):
// \interface|uREG|REG_mem~1034_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~304_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~272_q )))))

	.dataa(\interface|uREG|REG_mem~304_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~272_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1034_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1034 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1034 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N17
dffeas \interface|uREG|REG_mem~336 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~336 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y16_N17
dffeas \interface|uREG|REG_mem~368 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~368 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~368 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1035 (
// Equation(s):
// \interface|uREG|REG_mem~1035_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1034_combout  & ((\interface|uREG|REG_mem~368_q ))) # (!\interface|uREG|REG_mem~1034_combout  & 
// (\interface|uREG|REG_mem~336_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1034_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1034_combout ),
	.datac(\interface|uREG|REG_mem~336_q ),
	.datad(\interface|uREG|REG_mem~368_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1035_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1035 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1035 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~48feeder (
// Equation(s):
// \interface|uREG|REG_mem~48feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~48feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~48feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~48feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y10_N29
dffeas \interface|uREG|REG_mem~48 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~48 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y10_N19
dffeas \interface|uREG|REG_mem~16 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~16 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y10_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1038 (
// Equation(s):
// \interface|uREG|REG_mem~1038_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~48_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~16_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~48_q ),
	.datac(\interface|uREG|REG_mem~16_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1038_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1038 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1038 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N5
dffeas \interface|uREG|REG_mem~112 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~112 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~112 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~80feeder (
// Equation(s):
// \interface|uREG|REG_mem~80feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~80feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~80feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~80feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y12_N19
dffeas \interface|uREG|REG_mem~80 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~80 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1039 (
// Equation(s):
// \interface|uREG|REG_mem~1039_combout  = (\interface|uREG|REG_mem~1038_combout  & (((\interface|uREG|REG_mem~112_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1038_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~80_q ))))

	.dataa(\interface|uREG|REG_mem~1038_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~112_q ),
	.datad(\interface|uREG|REG_mem~80_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1039_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1039 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1039 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~176feeder (
// Equation(s):
// \interface|uREG|REG_mem~176feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~176feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y12_N29
dffeas \interface|uREG|REG_mem~176 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~176 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~176 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y12_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~240feeder (
// Equation(s):
// \interface|uREG|REG_mem~240feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~240feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y12_N9
dffeas \interface|uREG|REG_mem~240 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~240 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N5
dffeas \interface|uREG|REG_mem~208 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~208 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N25
dffeas \interface|uREG|REG_mem~144 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~144 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y12_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1036 (
// Equation(s):
// \interface|uREG|REG_mem~1036_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~208_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~144_q )))))

	.dataa(\interface|uREG|REG_mem~208_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~144_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1036_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1036 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1036 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1037 (
// Equation(s):
// \interface|uREG|REG_mem~1037_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1036_combout  & ((\interface|uREG|REG_mem~240_q ))) # (!\interface|uREG|REG_mem~1036_combout  & 
// (\interface|uREG|REG_mem~176_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1036_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~176_q ),
	.datac(\interface|uREG|REG_mem~240_q ),
	.datad(\interface|uREG|REG_mem~1036_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1037_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1037 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1037 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1040 (
// Equation(s):
// \interface|uREG|REG_mem~1040_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~1037_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1039_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1039_combout ),
	.datad(\interface|uREG|REG_mem~1037_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1040_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1040 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1040 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y12_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1043 (
// Equation(s):
// \interface|uREG|REG_mem~1043_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1040_combout  & (\interface|uREG|REG_mem~1042_combout )) # (!\interface|uREG|REG_mem~1040_combout  & 
// ((\interface|uREG|REG_mem~1035_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1040_combout ))))

	.dataa(\interface|uREG|REG_mem~1042_combout ),
	.datab(\interface|uREG|REG_mem~1035_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1040_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1043_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1043 .lut_mask = 16'hAFC0;
defparam \interface|uREG|REG_mem~1043 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~976feeder (
// Equation(s):
// \interface|uREG|REG_mem~976feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~976feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~976feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~976feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y12_N27
dffeas \interface|uREG|REG_mem~976 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~976feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~976 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y12_N17
dffeas \interface|uREG|REG_mem~720 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~720 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~720 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y10_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~848feeder (
// Equation(s):
// \interface|uREG|REG_mem~848feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~848feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~848feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~848feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N9
dffeas \interface|uREG|REG_mem~848 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~848feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~848 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N25
dffeas \interface|uREG|REG_mem~592 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~592 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~592 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1024 (
// Equation(s):
// \interface|uREG|REG_mem~1024_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~848_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~592_q )))))

	.dataa(\interface|uREG|REG_mem~848_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~592_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1024_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1024 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1024 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1025 (
// Equation(s):
// \interface|uREG|REG_mem~1025_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1024_combout  & (\interface|uREG|REG_mem~976_q )) # (!\interface|uREG|REG_mem~1024_combout  & 
// ((\interface|uREG|REG_mem~720_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1024_combout ))))

	.dataa(\interface|uREG|REG_mem~976_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~720_q ),
	.datad(\interface|uREG|REG_mem~1024_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1025_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1025 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1025 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y16_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~880feeder (
// Equation(s):
// \interface|uREG|REG_mem~880feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux15~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~880feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~880feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~880feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y16_N5
dffeas \interface|uREG|REG_mem~880 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~880feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~880 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~880 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~752feeder (
// Equation(s):
// \interface|uREG|REG_mem~752feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~752feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~752feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~752feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y13_N29
dffeas \interface|uREG|REG_mem~752 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~752 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y13_N27
dffeas \interface|uREG|REG_mem~624 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~624 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~624 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1031 (
// Equation(s):
// \interface|uREG|REG_mem~1031_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~752_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~624_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~752_q ),
	.datac(\interface|uREG|REG_mem~624_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1031_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1031 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1031 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y16_N9
dffeas \interface|uREG|REG_mem~1008 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1008 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1008 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1032 (
// Equation(s):
// \interface|uREG|REG_mem~1032_combout  = (\interface|uREG|REG_mem~1031_combout  & (((\interface|uREG|REG_mem~1008_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1031_combout  & 
// (\interface|uREG|REG_mem~880_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~880_q ),
	.datab(\interface|uREG|REG_mem~1031_combout ),
	.datac(\interface|uREG|REG_mem~1008_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1032_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1032 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1032 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N11
dffeas \interface|uREG|REG_mem~560 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~560 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~560 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~688feeder (
// Equation(s):
// \interface|uREG|REG_mem~688feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux15~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~688feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~688feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~688feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y11_N21
dffeas \interface|uREG|REG_mem~688 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~688 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~688 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1026 (
// Equation(s):
// \interface|uREG|REG_mem~1026_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~688_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~560_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~560_q ),
	.datad(\interface|uREG|REG_mem~688_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1026_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1026 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1026 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N15
dffeas \interface|uREG|REG_mem~944 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~944 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y11_N21
dffeas \interface|uREG|REG_mem~816 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~816 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~816 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1027 (
// Equation(s):
// \interface|uREG|REG_mem~1027_combout  = (\interface|uREG|REG_mem~1026_combout  & (((\interface|uREG|REG_mem~944_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\interface|uREG|REG_mem~1026_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~816_q ))))

	.dataa(\interface|uREG|REG_mem~1026_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~944_q ),
	.datad(\interface|uREG|REG_mem~816_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1027_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1027 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1027 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~656feeder (
// Equation(s):
// \interface|uREG|REG_mem~656feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~656feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~656feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~656feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y12_N5
dffeas \interface|uREG|REG_mem~656 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~656feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~656 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~656 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y12_N3
dffeas \interface|uREG|REG_mem~912 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~912 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~912 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y12_N7
dffeas \interface|uREG|REG_mem~528 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~528 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~528 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~784feeder (
// Equation(s):
// \interface|uREG|REG_mem~784feeder_combout  = \interface|uALU|Mux15~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~784feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~784feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~784feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y12_N5
dffeas \interface|uREG|REG_mem~784 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~784feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~784 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~784 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y12_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1028 (
// Equation(s):
// \interface|uREG|REG_mem~1028_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~784_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~528_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~528_q ),
	.datad(\interface|uREG|REG_mem~784_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1028_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1028 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1028 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1029 (
// Equation(s):
// \interface|uREG|REG_mem~1029_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1028_combout  & ((\interface|uREG|REG_mem~912_q ))) # (!\interface|uREG|REG_mem~1028_combout  & 
// (\interface|uREG|REG_mem~656_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1028_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~656_q ),
	.datac(\interface|uREG|REG_mem~912_q ),
	.datad(\interface|uREG|REG_mem~1028_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1029_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1029 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1029 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y12_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1030 (
// Equation(s):
// \interface|uREG|REG_mem~1030_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1027_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1029_combout )))))

	.dataa(\interface|uREG|REG_mem~1027_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\interface|uREG|REG_mem~1029_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1030_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1030 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1030 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1033 (
// Equation(s):
// \interface|uREG|REG_mem~1033_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1030_combout  & ((\interface|uREG|REG_mem~1032_combout ))) # (!\interface|uREG|REG_mem~1030_combout  & 
// (\interface|uREG|REG_mem~1025_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1030_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1025_combout ),
	.datac(\interface|uREG|REG_mem~1032_combout ),
	.datad(\interface|uREG|REG_mem~1030_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1033_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1033 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1033 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1044 (
// Equation(s):
// \interface|uREG|REG_mem~1044_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1033_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1043_combout 
// ))

	.dataa(gnd),
	.datab(\interface|uREG|REG_mem~1043_combout ),
	.datac(\interface|uREG|REG_mem~1033_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1044_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1044 .lut_mask = 16'hF0CC;
defparam \interface|uREG|REG_mem~1044 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y19_N27
dffeas \interface|uREG|REG_data_out2[16] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1044_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[16] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N6
cycloneiv_lcell_comb \interface|ALU_operand_2[16]~0 (
// Equation(s):
// \interface|ALU_operand_2[16]~0_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [16]))

	.dataa(\interface|uREG|REG_data_out2 [16]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[16]~0 .lut_mask = 16'hF0AA;
defparam \interface|ALU_operand_2[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N2
cycloneiv_lcell_comb \interface|uALU|Add1~34 (
// Equation(s):
// \interface|uALU|Add1~34_combout  = (\interface|ALU_operand_2[17]~17_combout  & ((\interface|uALU|Add1~33 ) # (GND))) # (!\interface|ALU_operand_2[17]~17_combout  & (!\interface|uALU|Add1~33 ))
// \interface|uALU|Add1~35  = CARRY((\interface|ALU_operand_2[17]~17_combout ) # (!\interface|uALU|Add1~33 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[17]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~33 ),
	.combout(\interface|uALU|Add1~34_combout ),
	.cout(\interface|uALU|Add1~35 ));
// synopsys translate_off
defparam \interface|uALU|Add1~34 .lut_mask = 16'hC3CF;
defparam \interface|uALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N4
cycloneiv_lcell_comb \interface|uALU|Mux14~0 (
// Equation(s):
// \interface|uALU|Mux14~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~34_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[17]~17_combout ))))

	.dataa(\interface|ALU_operand_2[17]~17_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux14~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~657feeder (
// Equation(s):
// \interface|uREG|REG_mem~657feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~657feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~657feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~657feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N29
dffeas \interface|uREG|REG_mem~657 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~657feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~657 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~657 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N23
dffeas \interface|uREG|REG_mem~529 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~529 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~529 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1385 (
// Equation(s):
// \interface|uREG|REG_mem~1385_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~657_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~529_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~657_q ),
	.datac(\interface|uREG|REG_mem~529_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1385_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1385 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~785feeder (
// Equation(s):
// \interface|uREG|REG_mem~785feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~785feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~785feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~785feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N11
dffeas \interface|uREG|REG_mem~785 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~785feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~785 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~785 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y13_N13
dffeas \interface|uREG|REG_mem~913 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~913 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~913 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1386 (
// Equation(s):
// \interface|uREG|REG_mem~1386_combout  = (\interface|uREG|REG_mem~1385_combout  & (((\interface|uREG|REG_mem~913_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1385_combout  & 
// (\interface|uREG|REG_mem~785_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1385_combout ),
	.datab(\interface|uREG|REG_mem~785_q ),
	.datac(\interface|uREG|REG_mem~913_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1386_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1386 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y14_N17
dffeas \interface|uREG|REG_mem~593 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~593 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~593 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~721feeder (
// Equation(s):
// \interface|uREG|REG_mem~721feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~721feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~721feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~721feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N7
dffeas \interface|uREG|REG_mem~721 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~721feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~721 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~721 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1383 (
// Equation(s):
// \interface|uREG|REG_mem~1383_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~721_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~593_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~593_q ),
	.datad(\interface|uREG|REG_mem~721_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1383_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1383 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y17_N19
dffeas \interface|uREG|REG_mem~977 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~977 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~977 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~849feeder (
// Equation(s):
// \interface|uREG|REG_mem~849feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~849feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~849feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~849feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N5
dffeas \interface|uREG|REG_mem~849 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~849feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~849 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~849 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1384 (
// Equation(s):
// \interface|uREG|REG_mem~1384_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1383_combout  & (\interface|uREG|REG_mem~977_q )) # (!\interface|uREG|REG_mem~1383_combout  & 
// ((\interface|uREG|REG_mem~849_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1383_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~1383_combout ),
	.datac(\interface|uREG|REG_mem~977_q ),
	.datad(\interface|uREG|REG_mem~849_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1384_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1384 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1387 (
// Equation(s):
// \interface|uREG|REG_mem~1387_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1384_combout ) # (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1386_combout  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1386_combout ),
	.datac(\interface|uREG|REG_mem~1384_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1387_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1387 .lut_mask = 16'hAAE4;
defparam \interface|uREG|REG_mem~1387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~881feeder (
// Equation(s):
// \interface|uREG|REG_mem~881feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~881feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~881feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~881feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N3
dffeas \interface|uREG|REG_mem~881 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~881feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~881 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N13
dffeas \interface|uREG|REG_mem~625 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~625 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~625 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1388 (
// Equation(s):
// \interface|uREG|REG_mem~1388_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~881_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~625_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~881_q ),
	.datac(\interface|uREG|REG_mem~625_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1388_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1388 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y13_N19
dffeas \interface|uREG|REG_mem~1009 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1009 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1009 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~753feeder (
// Equation(s):
// \interface|uREG|REG_mem~753feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~753feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~753feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~753feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N13
dffeas \interface|uREG|REG_mem~753 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~753feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~753 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~753 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1389 (
// Equation(s):
// \interface|uREG|REG_mem~1389_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1388_combout  & (\interface|uREG|REG_mem~1009_q )) # (!\interface|uREG|REG_mem~1388_combout  & 
// ((\interface|uREG|REG_mem~753_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1388_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1388_combout ),
	.datac(\interface|uREG|REG_mem~1009_q ),
	.datad(\interface|uREG|REG_mem~753_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1389_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1389 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~945feeder (
// Equation(s):
// \interface|uREG|REG_mem~945feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~945feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~945feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~945feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N13
dffeas \interface|uREG|REG_mem~945 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~945 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~945 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y11_N9
dffeas \interface|uREG|REG_mem~689 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~689 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~689 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~817feeder (
// Equation(s):
// \interface|uREG|REG_mem~817feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~817feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~817feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~817feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y14_N31
dffeas \interface|uREG|REG_mem~817 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~817feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~817 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N11
dffeas \interface|uREG|REG_mem~561 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~561 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~561 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1381 (
// Equation(s):
// \interface|uREG|REG_mem~1381_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~817_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~561_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~817_q ),
	.datac(\interface|uREG|REG_mem~561_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1381_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1381 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1382 (
// Equation(s):
// \interface|uREG|REG_mem~1382_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1381_combout  & (\interface|uREG|REG_mem~945_q )) # (!\interface|uREG|REG_mem~1381_combout  & 
// ((\interface|uREG|REG_mem~689_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1381_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~945_q ),
	.datac(\interface|uREG|REG_mem~689_q ),
	.datad(\interface|uREG|REG_mem~1381_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1382_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1382 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1390 (
// Equation(s):
// \interface|uREG|REG_mem~1390_combout  = (\interface|uREG|REG_mem~1387_combout  & ((\interface|uREG|REG_mem~1389_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1387_combout  & 
// (((\interface|uREG|REG_mem~1382_combout  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1387_combout ),
	.datab(\interface|uREG|REG_mem~1389_combout ),
	.datac(\interface|uREG|REG_mem~1382_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1390_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1390 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~49feeder (
// Equation(s):
// \interface|uREG|REG_mem~49feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~49feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N31
dffeas \interface|uREG|REG_mem~49 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~49 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N27
dffeas \interface|uREG|REG_mem~17 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~17 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~17 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~81feeder (
// Equation(s):
// \interface|uREG|REG_mem~81feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~81feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~81feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~81feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N25
dffeas \interface|uREG|REG_mem~81 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~81 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1395 (
// Equation(s):
// \interface|uREG|REG_mem~1395_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~81_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~17_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~17_q ),
	.datad(\interface|uREG|REG_mem~81_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1395_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1395 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N17
dffeas \interface|uREG|REG_mem~113 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~113 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~113 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1396 (
// Equation(s):
// \interface|uREG|REG_mem~1396_combout  = (\interface|uREG|REG_mem~1395_combout  & (((\interface|uREG|REG_mem~113_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1395_combout  & 
// (\interface|uREG|REG_mem~49_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~49_q ),
	.datab(\interface|uREG|REG_mem~1395_combout ),
	.datac(\interface|uREG|REG_mem~113_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1396_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1396 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~337feeder (
// Equation(s):
// \interface|uREG|REG_mem~337feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~337feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~337feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~337feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N27
dffeas \interface|uREG|REG_mem~337 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~337feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~337 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N7
dffeas \interface|uREG|REG_mem~273 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~273 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~273 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1393 (
// Equation(s):
// \interface|uREG|REG_mem~1393_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~337_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~273_q )))))

	.dataa(\interface|uREG|REG_mem~337_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~273_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1393_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1393 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y18_N31
dffeas \interface|uREG|REG_mem~369 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~369 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y18_N13
dffeas \interface|uREG|REG_mem~305 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~305 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~305 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1394 (
// Equation(s):
// \interface|uREG|REG_mem~1394_combout  = (\interface|uREG|REG_mem~1393_combout  & (((\interface|uREG|REG_mem~369_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1393_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~305_q ))))

	.dataa(\interface|uREG|REG_mem~1393_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~369_q ),
	.datad(\interface|uREG|REG_mem~305_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1394_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1394 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1397 (
// Equation(s):
// \interface|uREG|REG_mem~1397_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # (\interface|uREG|REG_mem~1394_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1396_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uREG|REG_mem~1396_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1394_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1397_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1397 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~241feeder (
// Equation(s):
// \interface|uREG|REG_mem~241feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux14~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~241feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~241feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~241feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y15_N5
dffeas \interface|uREG|REG_mem~241 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~241feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~241 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N17
dffeas \interface|uREG|REG_mem~209 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~209 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~209 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~177feeder (
// Equation(s):
// \interface|uREG|REG_mem~177feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(\interface|uALU|Mux14~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~177feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N31
dffeas \interface|uREG|REG_mem~177 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~177 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N3
dffeas \interface|uREG|REG_mem~145 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~145 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~145 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1391 (
// Equation(s):
// \interface|uREG|REG_mem~1391_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~177_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~145_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~177_q ),
	.datac(\interface|uREG|REG_mem~145_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1391_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1391 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1392 (
// Equation(s):
// \interface|uREG|REG_mem~1392_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1391_combout  & (\interface|uREG|REG_mem~241_q )) # (!\interface|uREG|REG_mem~1391_combout  & 
// ((\interface|uREG|REG_mem~209_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1391_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~241_q ),
	.datac(\interface|uREG|REG_mem~209_q ),
	.datad(\interface|uREG|REG_mem~1391_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1392_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1392 .lut_mask = 16'hDDA0;
defparam \interface|uREG|REG_mem~1392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N5
dffeas \interface|uREG|REG_mem~497 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~497 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N5
dffeas \interface|uREG|REG_mem~465 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~465 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~465 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N19
dffeas \interface|uREG|REG_mem~401 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~401 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~401 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~433feeder (
// Equation(s):
// \interface|uREG|REG_mem~433feeder_combout  = \interface|uALU|Mux14~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux14~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~433feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~433feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~433feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N31
dffeas \interface|uREG|REG_mem~433 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~433 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~433 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1398 (
// Equation(s):
// \interface|uREG|REG_mem~1398_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~433_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~401_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~401_q ),
	.datad(\interface|uREG|REG_mem~433_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1398_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1398 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1399 (
// Equation(s):
// \interface|uREG|REG_mem~1399_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1398_combout  & (\interface|uREG|REG_mem~497_q )) # (!\interface|uREG|REG_mem~1398_combout  & 
// ((\interface|uREG|REG_mem~465_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1398_combout ))))

	.dataa(\interface|uREG|REG_mem~497_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~465_q ),
	.datad(\interface|uREG|REG_mem~1398_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1399_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1399 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y15_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1400 (
// Equation(s):
// \interface|uREG|REG_mem~1400_combout  = (\interface|uREG|REG_mem~1397_combout  & (((\interface|uREG|REG_mem~1399_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1397_combout  & 
// (\interface|uREG|REG_mem~1392_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))

	.dataa(\interface|uREG|REG_mem~1397_combout ),
	.datab(\interface|uREG|REG_mem~1392_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1399_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1400_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1400 .lut_mask = 16'hEA4A;
defparam \interface|uREG|REG_mem~1400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1401 (
// Equation(s):
// \interface|uREG|REG_mem~1401_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1390_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1400_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1390_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1400_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1401_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1401 .lut_mask = 16'hBB88;
defparam \interface|uREG|REG_mem~1401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N17
dffeas \interface|uREG|REG_data_out2[17] (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uREG|REG_mem~1401_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[17] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N12
cycloneiv_lcell_comb \interface|ALU_operand_2[17]~17 (
// Equation(s):
// \interface|ALU_operand_2[17]~17_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [17])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [17]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[17]~17 .lut_mask = 16'hAAF0;
defparam \interface|ALU_operand_2[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N4
cycloneiv_lcell_comb \interface|uALU|Add1~36 (
// Equation(s):
// \interface|uALU|Add1~36_combout  = (\interface|ALU_operand_2[18]~18_combout  & (!\interface|uALU|Add1~35  & VCC)) # (!\interface|ALU_operand_2[18]~18_combout  & (\interface|uALU|Add1~35  $ (GND)))
// \interface|uALU|Add1~37  = CARRY((!\interface|ALU_operand_2[18]~18_combout  & !\interface|uALU|Add1~35 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[18]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~35 ),
	.combout(\interface|uALU|Add1~36_combout ),
	.cout(\interface|uALU|Add1~37 ));
// synopsys translate_off
defparam \interface|uALU|Add1~36 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N18
cycloneiv_lcell_comb \interface|uALU|Mux13~0 (
// Equation(s):
// \interface|uALU|Mux13~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~36_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[18]~18_combout ))))

	.dataa(\interface|ALU_operand_2[18]~18_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~36_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux13~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~850feeder (
// Equation(s):
// \interface|uREG|REG_mem~850feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~850feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~850feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~850feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N27
dffeas \interface|uREG|REG_mem~850 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~850feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~850 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~850 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N19
dffeas \interface|uREG|REG_mem~594 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~594 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~594 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1402 (
// Equation(s):
// \interface|uREG|REG_mem~1402_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~850_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~594_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~850_q ),
	.datac(\interface|uREG|REG_mem~594_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1402_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1402 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N21
dffeas \interface|uREG|REG_mem~722 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~722 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~722 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y18_N13
dffeas \interface|uREG|REG_mem~978 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~978 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~978 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1403 (
// Equation(s):
// \interface|uREG|REG_mem~1403_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1402_combout  & ((\interface|uREG|REG_mem~978_q ))) # (!\interface|uREG|REG_mem~1402_combout  & 
// (\interface|uREG|REG_mem~722_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1402_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1402_combout ),
	.datac(\interface|uREG|REG_mem~722_q ),
	.datad(\interface|uREG|REG_mem~978_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1403_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1403 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~882feeder (
// Equation(s):
// \interface|uREG|REG_mem~882feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~882feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~882feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~882feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N17
dffeas \interface|uREG|REG_mem~882 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~882 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N25
dffeas \interface|uREG|REG_mem~1010 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1010 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N19
dffeas \interface|uREG|REG_mem~626 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~626 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~626 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~754feeder (
// Equation(s):
// \interface|uREG|REG_mem~754feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~754feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~754feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~754feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N15
dffeas \interface|uREG|REG_mem~754 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~754 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~754 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1409 (
// Equation(s):
// \interface|uREG|REG_mem~1409_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~754_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~626_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~626_q ),
	.datad(\interface|uREG|REG_mem~754_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1409_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1409 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1410 (
// Equation(s):
// \interface|uREG|REG_mem~1410_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1409_combout  & ((\interface|uREG|REG_mem~1010_q ))) # (!\interface|uREG|REG_mem~1409_combout  & 
// (\interface|uREG|REG_mem~882_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1409_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~882_q ),
	.datac(\interface|uREG|REG_mem~1010_q ),
	.datad(\interface|uREG|REG_mem~1409_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1410_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1410 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~786feeder (
// Equation(s):
// \interface|uREG|REG_mem~786feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~786feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~786feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~786feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N15
dffeas \interface|uREG|REG_mem~786 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~786feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~786 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~786 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y13_N7
dffeas \interface|uREG|REG_mem~530 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~530 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~530 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y13_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1406 (
// Equation(s):
// \interface|uREG|REG_mem~1406_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~786_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~530_q )))))

	.dataa(\interface|uREG|REG_mem~786_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~530_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1406_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1406 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N31
dffeas \interface|uREG|REG_mem~914 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~914 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~914 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~658feeder (
// Equation(s):
// \interface|uREG|REG_mem~658feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~658feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~658feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~658feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y13_N11
dffeas \interface|uREG|REG_mem~658 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~658feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~658 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~658 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1407 (
// Equation(s):
// \interface|uREG|REG_mem~1407_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1406_combout  & (\interface|uREG|REG_mem~914_q )) # (!\interface|uREG|REG_mem~1406_combout  & 
// ((\interface|uREG|REG_mem~658_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1406_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1406_combout ),
	.datac(\interface|uREG|REG_mem~914_q ),
	.datad(\interface|uREG|REG_mem~658_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1407_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1407 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~690feeder (
// Equation(s):
// \interface|uREG|REG_mem~690feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~690feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~690feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~690feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N23
dffeas \interface|uREG|REG_mem~690 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~690 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y11_N5
dffeas \interface|uREG|REG_mem~562 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~562 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~562 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1404 (
// Equation(s):
// \interface|uREG|REG_mem~1404_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~690_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~562_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~690_q ),
	.datac(\interface|uREG|REG_mem~562_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1404_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1404 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N5
dffeas \interface|uREG|REG_mem~946 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~946 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~946 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~818feeder (
// Equation(s):
// \interface|uREG|REG_mem~818feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(\interface|uALU|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~818feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~818feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~818feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y11_N19
dffeas \interface|uREG|REG_mem~818 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~818 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~818 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1405 (
// Equation(s):
// \interface|uREG|REG_mem~1405_combout  = (\interface|uREG|REG_mem~1404_combout  & (((\interface|uREG|REG_mem~946_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))) # (!\interface|uREG|REG_mem~1404_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~818_q ))))

	.dataa(\interface|uREG|REG_mem~1404_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~946_q ),
	.datad(\interface|uREG|REG_mem~818_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1405_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1405 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1408 (
// Equation(s):
// \interface|uREG|REG_mem~1408_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # (\interface|uREG|REG_mem~1405_combout )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1407_combout  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1407_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1405_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1408_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1408 .lut_mask = 16'hCEC2;
defparam \interface|uREG|REG_mem~1408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1411 (
// Equation(s):
// \interface|uREG|REG_mem~1411_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1408_combout  & ((\interface|uREG|REG_mem~1410_combout ))) # (!\interface|uREG|REG_mem~1408_combout  & 
// (\interface|uREG|REG_mem~1403_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1408_combout ))))

	.dataa(\interface|uREG|REG_mem~1403_combout ),
	.datab(\interface|uREG|REG_mem~1410_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1408_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1411_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1411 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~466feeder (
// Equation(s):
// \interface|uREG|REG_mem~466feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~466feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~466feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~466feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y17_N21
dffeas \interface|uREG|REG_mem~466 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~466feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~466 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N5
dffeas \interface|uREG|REG_mem~402 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~402 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~402 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1419 (
// Equation(s):
// \interface|uREG|REG_mem~1419_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~466_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~402_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~466_q ),
	.datac(\interface|uREG|REG_mem~402_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1419_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1419 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N19
dffeas \interface|uREG|REG_mem~498 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~498 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y17_N29
dffeas \interface|uREG|REG_mem~434 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~434 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~434 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1420 (
// Equation(s):
// \interface|uREG|REG_mem~1420_combout  = (\interface|uREG|REG_mem~1419_combout  & ((\interface|uREG|REG_mem~498_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1419_combout  & 
// (((\interface|uREG|REG_mem~434_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1419_combout ),
	.datab(\interface|uREG|REG_mem~498_q ),
	.datac(\interface|uREG|REG_mem~434_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1420_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1420 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~306feeder (
// Equation(s):
// \interface|uREG|REG_mem~306feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(\interface|uALU|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~306feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~306feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~306feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N7
dffeas \interface|uREG|REG_mem~306 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~306 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N13
dffeas \interface|uREG|REG_mem~274 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~274 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1412 (
// Equation(s):
// \interface|uREG|REG_mem~1412_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~306_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~274_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~306_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~274_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1412_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1412 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~370feeder (
// Equation(s):
// \interface|uREG|REG_mem~370feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux13~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~370feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~370feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~370feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y16_N23
dffeas \interface|uREG|REG_mem~370 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~370 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y16_N29
dffeas \interface|uREG|REG_mem~338 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~338 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~338 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1413 (
// Equation(s):
// \interface|uREG|REG_mem~1413_combout  = (\interface|uREG|REG_mem~1412_combout  & ((\interface|uREG|REG_mem~370_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1412_combout  & 
// (((\interface|uREG|REG_mem~338_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~1412_combout ),
	.datab(\interface|uREG|REG_mem~370_q ),
	.datac(\interface|uREG|REG_mem~338_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1413_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1413 .lut_mask = 16'hD8AA;
defparam \interface|uREG|REG_mem~1413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~210feeder (
// Equation(s):
// \interface|uREG|REG_mem~210feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux13~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~210feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N15
dffeas \interface|uREG|REG_mem~210 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~210 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N29
dffeas \interface|uREG|REG_mem~146 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~146 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~146 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1414 (
// Equation(s):
// \interface|uREG|REG_mem~1414_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~210_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~146_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~210_q ),
	.datac(\interface|uREG|REG_mem~146_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1414_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1414 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~178feeder (
// Equation(s):
// \interface|uREG|REG_mem~178feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(\interface|uALU|Mux13~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~178feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N17
dffeas \interface|uREG|REG_mem~178 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~178 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y14_N15
dffeas \interface|uREG|REG_mem~242 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~242 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1415 (
// Equation(s):
// \interface|uREG|REG_mem~1415_combout  = (\interface|uREG|REG_mem~1414_combout  & (((\interface|uREG|REG_mem~242_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1414_combout  & 
// (\interface|uREG|REG_mem~178_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1414_combout ),
	.datab(\interface|uREG|REG_mem~178_q ),
	.datac(\interface|uREG|REG_mem~242_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1415_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1415 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~82feeder (
// Equation(s):
// \interface|uREG|REG_mem~82feeder_combout  = \interface|uALU|Mux13~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~82feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~82feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~82feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N5
dffeas \interface|uREG|REG_mem~82 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~82 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y15_N25
dffeas \interface|uREG|REG_mem~114 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~114 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N27
dffeas \interface|uREG|REG_mem~50 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~50 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y13_N1
dffeas \interface|uREG|REG_mem~18 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~18 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~18 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1416 (
// Equation(s):
// \interface|uREG|REG_mem~1416_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~50_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~18_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~50_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~18_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1416_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1416 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1417 (
// Equation(s):
// \interface|uREG|REG_mem~1417_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1416_combout  & ((\interface|uREG|REG_mem~114_q ))) # (!\interface|uREG|REG_mem~1416_combout  & 
// (\interface|uREG|REG_mem~82_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1416_combout ))))

	.dataa(\interface|uREG|REG_mem~82_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~114_q ),
	.datad(\interface|uREG|REG_mem~1416_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1417_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1417 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1418 (
// Equation(s):
// \interface|uREG|REG_mem~1418_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1415_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1417_combout )))))

	.dataa(\interface|uREG|REG_mem~1415_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1417_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1418_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1418 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1421 (
// Equation(s):
// \interface|uREG|REG_mem~1421_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1418_combout  & (\interface|uREG|REG_mem~1420_combout )) # (!\interface|uREG|REG_mem~1418_combout  & 
// ((\interface|uREG|REG_mem~1413_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1418_combout ))))

	.dataa(\interface|uREG|REG_mem~1420_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~1413_combout ),
	.datad(\interface|uREG|REG_mem~1418_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1421_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1421 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1422 (
// Equation(s):
// \interface|uREG|REG_mem~1422_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1411_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1421_combout 
// )))

	.dataa(\interface|uREG|REG_mem~1411_combout ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datad(\interface|uREG|REG_mem~1421_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1422_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1422 .lut_mask = 16'hAFA0;
defparam \interface|uREG|REG_mem~1422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N7
dffeas \interface|uREG|REG_data_out2[18] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1422_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[18] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N24
cycloneiv_lcell_comb \interface|ALU_operand_2[18]~18 (
// Equation(s):
// \interface|ALU_operand_2[18]~18_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [18])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [18]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[18]~18 .lut_mask = 16'hAAF0;
defparam \interface|ALU_operand_2[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N6
cycloneiv_lcell_comb \interface|uALU|Add1~38 (
// Equation(s):
// \interface|uALU|Add1~38_combout  = (\interface|ALU_operand_2[19]~19_combout  & ((\interface|uALU|Add1~37 ) # (GND))) # (!\interface|ALU_operand_2[19]~19_combout  & (!\interface|uALU|Add1~37 ))
// \interface|uALU|Add1~39  = CARRY((\interface|ALU_operand_2[19]~19_combout ) # (!\interface|uALU|Add1~37 ))

	.dataa(\interface|ALU_operand_2[19]~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~37 ),
	.combout(\interface|uALU|Add1~38_combout ),
	.cout(\interface|uALU|Add1~39 ));
// synopsys translate_off
defparam \interface|uALU|Add1~38 .lut_mask = 16'hA5AF;
defparam \interface|uALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N8
cycloneiv_lcell_comb \interface|uALU|Mux12~0 (
// Equation(s):
// \interface|uALU|Mux12~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~38_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[19]~19_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|ALU_operand_2[19]~19_combout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux12~0 .lut_mask = 16'hE040;
defparam \interface|uALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~723feeder (
// Equation(s):
// \interface|uREG|REG_mem~723feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(\interface|uALU|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~723feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~723feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~723feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N13
dffeas \interface|uREG|REG_mem~723 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~723feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~723 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N7
dffeas \interface|uREG|REG_mem~595 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~595 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~595 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~1425 (
// Equation(s):
// \interface|uREG|REG_mem~1425_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~723_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~595_q )))))

	.dataa(\interface|uREG|REG_mem~723_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~595_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1425_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1425 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y10_N17
dffeas \interface|uREG|REG_mem~851 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~851 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y14_N9
dffeas \interface|uREG|REG_mem~979 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~979 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~979 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y14_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1426 (
// Equation(s):
// \interface|uREG|REG_mem~1426_combout  = (\interface|uREG|REG_mem~1425_combout  & (((\interface|uREG|REG_mem~979_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1425_combout  & 
// (\interface|uREG|REG_mem~851_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1425_combout ),
	.datab(\interface|uREG|REG_mem~851_q ),
	.datac(\interface|uREG|REG_mem~979_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1426_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1426 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~659feeder (
// Equation(s):
// \interface|uREG|REG_mem~659feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~659feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~659feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~659feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N17
dffeas \interface|uREG|REG_mem~659 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~659feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~659 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~659 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N31
dffeas \interface|uREG|REG_mem~531 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~531 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~531 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1427 (
// Equation(s):
// \interface|uREG|REG_mem~1427_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~659_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~531_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~659_q ),
	.datac(\interface|uREG|REG_mem~531_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1427_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1427 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~787feeder (
// Equation(s):
// \interface|uREG|REG_mem~787feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~787feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~787feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~787feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y13_N1
dffeas \interface|uREG|REG_mem~787 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~787feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~787 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~787 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y13_N23
dffeas \interface|uREG|REG_mem~915 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~915 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~915 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1428 (
// Equation(s):
// \interface|uREG|REG_mem~1428_combout  = (\interface|uREG|REG_mem~1427_combout  & (((\interface|uREG|REG_mem~915_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1427_combout  & 
// (\interface|uREG|REG_mem~787_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1427_combout ),
	.datab(\interface|uREG|REG_mem~787_q ),
	.datac(\interface|uREG|REG_mem~915_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1428_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1428 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1429 (
// Equation(s):
// \interface|uREG|REG_mem~1429_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1426_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1428_combout )))))

	.dataa(\interface|uREG|REG_mem~1426_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1428_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1429_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1429 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y16_N11
dffeas \interface|uREG|REG_mem~627 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~627 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~627 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~883feeder (
// Equation(s):
// \interface|uREG|REG_mem~883feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~883feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~883feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~883feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y16_N15
dffeas \interface|uREG|REG_mem~883 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~883feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~883 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~883 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1430 (
// Equation(s):
// \interface|uREG|REG_mem~1430_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~883_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~627_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~627_q ),
	.datad(\interface|uREG|REG_mem~883_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1430_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1430 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~755feeder (
// Equation(s):
// \interface|uREG|REG_mem~755feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~755feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~755feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~755feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N1
dffeas \interface|uREG|REG_mem~755 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~755 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y16_N17
dffeas \interface|uREG|REG_mem~1011 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1011 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1431 (
// Equation(s):
// \interface|uREG|REG_mem~1431_combout  = (\interface|uREG|REG_mem~1430_combout  & (((\interface|uREG|REG_mem~1011_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1430_combout  & 
// (\interface|uREG|REG_mem~755_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~1430_combout ),
	.datab(\interface|uREG|REG_mem~755_q ),
	.datac(\interface|uREG|REG_mem~1011_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1431_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1431 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y11_N27
dffeas \interface|uREG|REG_mem~563 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~563 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y14_N25
dffeas \interface|uREG|REG_mem~819 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~819 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~819 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1423 (
// Equation(s):
// \interface|uREG|REG_mem~1423_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ) # ((\interface|uREG|REG_mem~819_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~563_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~563_q ),
	.datad(\interface|uREG|REG_mem~819_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1423_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1423 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y11_N5
dffeas \interface|uREG|REG_mem~691 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~691 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~691 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~947feeder (
// Equation(s):
// \interface|uREG|REG_mem~947feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(\interface|uALU|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~947feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~947feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~947feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y11_N19
dffeas \interface|uREG|REG_mem~947 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~947 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~947 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y11_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1424 (
// Equation(s):
// \interface|uREG|REG_mem~1424_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1423_combout  & ((\interface|uREG|REG_mem~947_q ))) # (!\interface|uREG|REG_mem~1423_combout  & 
// (\interface|uREG|REG_mem~691_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1423_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1423_combout ),
	.datac(\interface|uREG|REG_mem~691_q ),
	.datad(\interface|uREG|REG_mem~947_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1424_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1424 .lut_mask = 16'hEC64;
defparam \interface|uREG|REG_mem~1424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y16_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1432 (
// Equation(s):
// \interface|uREG|REG_mem~1432_combout  = (\interface|uREG|REG_mem~1429_combout  & (((\interface|uREG|REG_mem~1431_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1429_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1424_combout ))))

	.dataa(\interface|uREG|REG_mem~1429_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1431_combout ),
	.datad(\interface|uREG|REG_mem~1424_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1432_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1432 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~307feeder (
// Equation(s):
// \interface|uREG|REG_mem~307feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~307feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~307feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~307feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N3
dffeas \interface|uREG|REG_mem~307 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~307 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y16_N13
dffeas \interface|uREG|REG_mem~371 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~371 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~371 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~339feeder (
// Equation(s):
// \interface|uREG|REG_mem~339feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux12~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~339feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~339feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~339feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N15
dffeas \interface|uREG|REG_mem~339 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~339feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~339 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~339 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N25
dffeas \interface|uREG|REG_mem~275 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~275 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1435 (
// Equation(s):
// \interface|uREG|REG_mem~1435_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~339_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~275_q )))))

	.dataa(\interface|uREG|REG_mem~339_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~275_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1435_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1435 .lut_mask = 16'hEE30;
defparam \interface|uREG|REG_mem~1435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y16_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1436 (
// Equation(s):
// \interface|uREG|REG_mem~1436_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1435_combout  & ((\interface|uREG|REG_mem~371_q ))) # (!\interface|uREG|REG_mem~1435_combout  & 
// (\interface|uREG|REG_mem~307_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~1435_combout ))))

	.dataa(\interface|uREG|REG_mem~307_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~371_q ),
	.datad(\interface|uREG|REG_mem~1435_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1436_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1436 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y11_N6
cycloneiv_lcell_comb \interface|uREG|REG_mem~51feeder (
// Equation(s):
// \interface|uREG|REG_mem~51feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(\interface|uALU|Mux12~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~51feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y11_N7
dffeas \interface|uREG|REG_mem~51 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~51 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~51 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y10_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~83feeder (
// Equation(s):
// \interface|uREG|REG_mem~83feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~83feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~83feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~83feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y10_N15
dffeas \interface|uREG|REG_mem~83 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~83 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y13_N17
dffeas \interface|uREG|REG_mem~19 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~19 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~19 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1437 (
// Equation(s):
// \interface|uREG|REG_mem~1437_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~83_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~19_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~83_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~19_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1437_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1437 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y12_N11
dffeas \interface|uREG|REG_mem~115 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~115 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1438 (
// Equation(s):
// \interface|uREG|REG_mem~1438_combout  = (\interface|uREG|REG_mem~1437_combout  & (((\interface|uREG|REG_mem~115_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1437_combout  & 
// (\interface|uREG|REG_mem~51_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~51_q ),
	.datab(\interface|uREG|REG_mem~1437_combout ),
	.datac(\interface|uREG|REG_mem~115_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1438_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1438 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1439 (
// Equation(s):
// \interface|uREG|REG_mem~1439_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1436_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1438_combout )))))

	.dataa(\interface|uREG|REG_mem~1436_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1438_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1439_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1439 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y17_N15
dffeas \interface|uREG|REG_mem~403 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~403 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~403 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~435feeder (
// Equation(s):
// \interface|uREG|REG_mem~435feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~435feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~435feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~435feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N23
dffeas \interface|uREG|REG_mem~435 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~435 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~435 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y17_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1440 (
// Equation(s):
// \interface|uREG|REG_mem~1440_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~435_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~403_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~403_q ),
	.datad(\interface|uREG|REG_mem~435_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1440_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1440 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y17_N11
dffeas \interface|uREG|REG_mem~467 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~467 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~467 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y18_N9
dffeas \interface|uREG|REG_mem~499 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~499 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~499 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1441 (
// Equation(s):
// \interface|uREG|REG_mem~1441_combout  = (\interface|uREG|REG_mem~1440_combout  & (((\interface|uREG|REG_mem~499_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1440_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~467_q )))

	.dataa(\interface|uREG|REG_mem~1440_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~467_q ),
	.datad(\interface|uREG|REG_mem~499_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1441_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1441 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~243feeder (
// Equation(s):
// \interface|uREG|REG_mem~243feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux12~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~243feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y12_N17
dffeas \interface|uREG|REG_mem~243 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~243 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~243 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y12_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~179feeder (
// Equation(s):
// \interface|uREG|REG_mem~179feeder_combout  = \interface|uALU|Mux12~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~179feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y12_N3
dffeas \interface|uREG|REG_mem~179 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~179 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y15_N25
dffeas \interface|uREG|REG_mem~147 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~147 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~147 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1433 (
// Equation(s):
// \interface|uREG|REG_mem~1433_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~179_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~147_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~179_q ),
	.datac(\interface|uREG|REG_mem~147_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1433_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1433 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N31
dffeas \interface|uREG|REG_mem~211 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~211 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~211 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y15_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1434 (
// Equation(s):
// \interface|uREG|REG_mem~1434_combout  = (\interface|uREG|REG_mem~1433_combout  & ((\interface|uREG|REG_mem~243_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1433_combout  & 
// (((\interface|uREG|REG_mem~211_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~243_q ),
	.datab(\interface|uREG|REG_mem~1433_combout ),
	.datac(\interface|uREG|REG_mem~211_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1434_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1434 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1442 (
// Equation(s):
// \interface|uREG|REG_mem~1442_combout  = (\interface|uREG|REG_mem~1439_combout  & (((\interface|uREG|REG_mem~1441_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))) # (!\interface|uREG|REG_mem~1439_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1434_combout ))))

	.dataa(\interface|uREG|REG_mem~1439_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1441_combout ),
	.datad(\interface|uREG|REG_mem~1434_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1442_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1442 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1443 (
// Equation(s):
// \interface|uREG|REG_mem~1443_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1432_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1442_combout 
// )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1432_combout ),
	.datad(\interface|uREG|REG_mem~1442_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1443_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1443 .lut_mask = 16'hF5A0;
defparam \interface|uREG|REG_mem~1443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N21
dffeas \interface|uREG|REG_data_out2[19] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1443_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[19] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N2
cycloneiv_lcell_comb \interface|ALU_operand_2[19]~19 (
// Equation(s):
// \interface|ALU_operand_2[19]~19_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [19])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [19]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[19]~19 .lut_mask = 16'hAAF0;
defparam \interface|ALU_operand_2[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N8
cycloneiv_lcell_comb \interface|uALU|Add1~40 (
// Equation(s):
// \interface|uALU|Add1~40_combout  = (\interface|ALU_operand_2[20]~25_combout  & (!\interface|uALU|Add1~39  & VCC)) # (!\interface|ALU_operand_2[20]~25_combout  & (\interface|uALU|Add1~39  $ (GND)))
// \interface|uALU|Add1~41  = CARRY((!\interface|ALU_operand_2[20]~25_combout  & !\interface|uALU|Add1~39 ))

	.dataa(gnd),
	.datab(\interface|ALU_operand_2[20]~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uALU|Add1~39 ),
	.combout(\interface|uALU|Add1~40_combout ),
	.cout(\interface|uALU|Add1~41 ));
// synopsys translate_off
defparam \interface|uALU|Add1~40 .lut_mask = 16'h3C03;
defparam \interface|uALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N2
cycloneiv_lcell_comb \interface|uALU|Mux11~0 (
// Equation(s):
// \interface|uALU|Mux11~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~40_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[20]~25_combout )))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU|Add1~40_combout ),
	.datac(\interface|ALU_operand_2[20]~25_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux11~0 .lut_mask = 16'h88A0;
defparam \interface|uALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y15_N23
dffeas \interface|uREG|REG_mem~212 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~212 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y15_N5
dffeas \interface|uREG|REG_mem~148 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~148 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~148 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1456 (
// Equation(s):
// \interface|uREG|REG_mem~1456_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~212_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~148_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~212_q ),
	.datac(\interface|uREG|REG_mem~148_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1456_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1456 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N17
dffeas \interface|uREG|REG_mem~244 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~244 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y12_N21
dffeas \interface|uREG|REG_mem~180 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~180 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~180 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1457 (
// Equation(s):
// \interface|uREG|REG_mem~1457_combout  = (\interface|uREG|REG_mem~1456_combout  & (((\interface|uREG|REG_mem~244_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))) # (!\interface|uREG|REG_mem~1456_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~180_q ))))

	.dataa(\interface|uREG|REG_mem~1456_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~244_q ),
	.datad(\interface|uREG|REG_mem~180_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1457_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1457 .lut_mask = 16'hE6A2;
defparam \interface|uREG|REG_mem~1457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y13_N25
dffeas \interface|uREG|REG_mem~20 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~20 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~20 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~52feeder (
// Equation(s):
// \interface|uREG|REG_mem~52feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(\interface|uALU|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~52feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~52feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~52feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N23
dffeas \interface|uREG|REG_mem~52 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~52 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y13_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1458 (
// Equation(s):
// \interface|uREG|REG_mem~1458_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ) # ((\interface|uREG|REG_mem~52_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~20_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~20_q ),
	.datad(\interface|uREG|REG_mem~52_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1458_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1458 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y13_N13
dffeas \interface|uREG|REG_mem~116 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~116 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~116 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y15_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~84feeder (
// Equation(s):
// \interface|uREG|REG_mem~84feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~84feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~84feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~84feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y15_N23
dffeas \interface|uREG|REG_mem~84 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~84feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~84 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~1459 (
// Equation(s):
// \interface|uREG|REG_mem~1459_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1458_combout  & (\interface|uREG|REG_mem~116_q )) # (!\interface|uREG|REG_mem~1458_combout  & ((\interface|uREG|REG_mem~84_q 
// ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1458_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uREG|REG_mem~1458_combout ),
	.datac(\interface|uREG|REG_mem~116_q ),
	.datad(\interface|uREG|REG_mem~84_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1459_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1459 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1460 (
// Equation(s):
// \interface|uREG|REG_mem~1460_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~1457_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1459_combout )))))

	.dataa(\interface|uREG|REG_mem~1457_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1459_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1460_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1460 .lut_mask = 16'hE3E0;
defparam \interface|uREG|REG_mem~1460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y18_N3
dffeas \interface|uREG|REG_mem~500 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~500 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y17_N1
dffeas \interface|uREG|REG_mem~404 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~404 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~404 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y17_N25
dffeas \interface|uREG|REG_mem~468 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~468 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~468 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1461 (
// Equation(s):
// \interface|uREG|REG_mem~1461_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~468_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~404_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~404_q ),
	.datad(\interface|uREG|REG_mem~468_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1461_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1461 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y17_N3
dffeas \interface|uREG|REG_mem~436 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~436 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~436 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1462 (
// Equation(s):
// \interface|uREG|REG_mem~1462_combout  = (\interface|uREG|REG_mem~1461_combout  & ((\interface|uREG|REG_mem~500_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1461_combout  & 
// (((\interface|uREG|REG_mem~436_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~500_q ),
	.datab(\interface|uREG|REG_mem~1461_combout ),
	.datac(\interface|uREG|REG_mem~436_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1462_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1462 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~308feeder (
// Equation(s):
// \interface|uREG|REG_mem~308feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~308feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~308feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~308feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y14_N11
dffeas \interface|uREG|REG_mem~308 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~308feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~308 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y14_N29
dffeas \interface|uREG|REG_mem~276 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~276 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y14_N28
cycloneiv_lcell_comb \interface|uREG|REG_mem~1454 (
// Equation(s):
// \interface|uREG|REG_mem~1454_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~308_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~276_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uREG|REG_mem~308_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~276_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1454_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1454 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N1
dffeas \interface|uREG|REG_mem~340 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~340 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~340 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y16_N7
dffeas \interface|uREG|REG_mem~372 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~372 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~372 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y16_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1455 (
// Equation(s):
// \interface|uREG|REG_mem~1455_combout  = (\interface|uREG|REG_mem~1454_combout  & (((\interface|uREG|REG_mem~372_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1454_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~340_q )))

	.dataa(\interface|uREG|REG_mem~1454_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~340_q ),
	.datad(\interface|uREG|REG_mem~372_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1455_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1455 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y17_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1463 (
// Equation(s):
// \interface|uREG|REG_mem~1463_combout  = (\interface|uREG|REG_mem~1460_combout  & ((\interface|uREG|REG_mem~1462_combout ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1460_combout  & 
// (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & \interface|uREG|REG_mem~1455_combout ))))

	.dataa(\interface|uREG|REG_mem~1460_combout ),
	.datab(\interface|uREG|REG_mem~1462_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datad(\interface|uREG|REG_mem~1455_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1463_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1463 .lut_mask = 16'hDA8A;
defparam \interface|uREG|REG_mem~1463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~660feeder (
// Equation(s):
// \interface|uREG|REG_mem~660feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~660feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~660feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~660feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N5
dffeas \interface|uREG|REG_mem~660 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~660feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~660 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~660 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N11
dffeas \interface|uREG|REG_mem~532 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~532 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~532 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~788feeder (
// Equation(s):
// \interface|uREG|REG_mem~788feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(\interface|uALU|Mux11~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~788feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~788feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~788feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y13_N21
dffeas \interface|uREG|REG_mem~788 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~788feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~788 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~788 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1448 (
// Equation(s):
// \interface|uREG|REG_mem~1448_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~788_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~532_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~532_q ),
	.datad(\interface|uREG|REG_mem~788_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1448_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1448 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y11_N11
dffeas \interface|uREG|REG_mem~916 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~916 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~916 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1449 (
// Equation(s):
// \interface|uREG|REG_mem~1449_combout  = (\interface|uREG|REG_mem~1448_combout  & (((\interface|uREG|REG_mem~916_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1448_combout  & 
// (\interface|uREG|REG_mem~660_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~660_q ),
	.datab(\interface|uREG|REG_mem~1448_combout ),
	.datac(\interface|uREG|REG_mem~916_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1449_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1449 .lut_mask = 16'hE2CC;
defparam \interface|uREG|REG_mem~1449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y11_N15
dffeas \interface|uREG|REG_mem~564 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~564 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N17
dffeas \interface|uREG|REG_mem~692 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~692 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~692 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1446 (
// Equation(s):
// \interface|uREG|REG_mem~1446_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~692_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~564_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~564_q ),
	.datad(\interface|uREG|REG_mem~692_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1446_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1446 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~820feeder (
// Equation(s):
// \interface|uREG|REG_mem~820feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~820feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~820feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~820feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y14_N27
dffeas \interface|uREG|REG_mem~820 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~820 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y11_N21
dffeas \interface|uREG|REG_mem~948 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~948 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~948 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1447 (
// Equation(s):
// \interface|uREG|REG_mem~1447_combout  = (\interface|uREG|REG_mem~1446_combout  & (((\interface|uREG|REG_mem~948_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1446_combout  & 
// (\interface|uREG|REG_mem~820_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1446_combout ),
	.datab(\interface|uREG|REG_mem~820_q ),
	.datac(\interface|uREG|REG_mem~948_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1447_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1447 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y11_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1450 (
// Equation(s):
// \interface|uREG|REG_mem~1450_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1447_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1449_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~1449_combout ),
	.datad(\interface|uREG|REG_mem~1447_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1450_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1450 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y13_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~980feeder (
// Equation(s):
// \interface|uREG|REG_mem~980feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~980feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~980feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~980feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y13_N5
dffeas \interface|uREG|REG_mem~980 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~980feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~980 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~980 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y17_N12
cycloneiv_lcell_comb \interface|uREG|REG_mem~852feeder (
// Equation(s):
// \interface|uREG|REG_mem~852feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(\interface|uALU|Mux11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~852feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~852feeder .lut_mask = 16'hCCCC;
defparam \interface|uREG|REG_mem~852feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y17_N13
dffeas \interface|uREG|REG_mem~852 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~852feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~852 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X107_Y14_N25
dffeas \interface|uREG|REG_mem~596 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~596 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~596 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1444 (
// Equation(s):
// \interface|uREG|REG_mem~1444_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~852_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~596_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~852_q ),
	.datac(\interface|uREG|REG_mem~596_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1444_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1444 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y14_N11
dffeas \interface|uREG|REG_mem~724 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~724 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~724 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1445 (
// Equation(s):
// \interface|uREG|REG_mem~1445_combout  = (\interface|uREG|REG_mem~1444_combout  & ((\interface|uREG|REG_mem~980_q ) # ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # (!\interface|uREG|REG_mem~1444_combout  & 
// (((\interface|uREG|REG_mem~724_q  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~980_q ),
	.datab(\interface|uREG|REG_mem~1444_combout ),
	.datac(\interface|uREG|REG_mem~724_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1445_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1445 .lut_mask = 16'hB8CC;
defparam \interface|uREG|REG_mem~1445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~884feeder (
// Equation(s):
// \interface|uREG|REG_mem~884feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~884feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~884feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~884feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X108_Y15_N19
dffeas \interface|uREG|REG_mem~884 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~884feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~884 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~884 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y15_N21
dffeas \interface|uREG|REG_mem~1012 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1012 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y14_N1
dffeas \interface|uREG|REG_mem~628 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~628 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~628 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~756feeder (
// Equation(s):
// \interface|uREG|REG_mem~756feeder_combout  = \interface|uALU|Mux11~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux11~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~756feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~756feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~756feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N31
dffeas \interface|uREG|REG_mem~756 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~756 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~756 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y14_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~1451 (
// Equation(s):
// \interface|uREG|REG_mem~1451_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ) # ((\interface|uREG|REG_mem~756_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~628_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~628_q ),
	.datad(\interface|uREG|REG_mem~756_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1451_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1451 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1452 (
// Equation(s):
// \interface|uREG|REG_mem~1452_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1451_combout  & ((\interface|uREG|REG_mem~1012_q ))) # (!\interface|uREG|REG_mem~1451_combout  & 
// (\interface|uREG|REG_mem~884_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1451_combout ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~884_q ),
	.datac(\interface|uREG|REG_mem~1012_q ),
	.datad(\interface|uREG|REG_mem~1451_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1452_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1452 .lut_mask = 16'hF588;
defparam \interface|uREG|REG_mem~1452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y15_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1453 (
// Equation(s):
// \interface|uREG|REG_mem~1453_combout  = (\interface|uREG|REG_mem~1450_combout  & (((\interface|uREG|REG_mem~1452_combout ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uREG|REG_mem~1450_combout  & 
// (\interface|uREG|REG_mem~1445_combout  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\interface|uREG|REG_mem~1450_combout ),
	.datab(\interface|uREG|REG_mem~1445_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1452_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1453_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1453 .lut_mask = 16'hEA4A;
defparam \interface|uREG|REG_mem~1453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N14
cycloneiv_lcell_comb \interface|uREG|REG_mem~1464 (
// Equation(s):
// \interface|uREG|REG_mem~1464_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1453_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1463_combout 
// ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(\interface|uREG|REG_mem~1463_combout ),
	.datac(gnd),
	.datad(\interface|uREG|REG_mem~1453_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1464_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1464 .lut_mask = 16'hEE44;
defparam \interface|uREG|REG_mem~1464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N15
dffeas \interface|uREG|REG_data_out2[20] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1464_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[20] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N30
cycloneiv_lcell_comb \interface|ALU_operand_2[20]~25 (
// Equation(s):
// \interface|ALU_operand_2[20]~25_combout  = (\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & ((\interface|uREG|REG_data_out2 [20])))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\interface|uREG|REG_data_out2 [20]),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[20]~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[20]~25 .lut_mask = 16'hAACC;
defparam \interface|ALU_operand_2[20]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y18_N24
cycloneiv_lcell_comb \interface|uALU|Mux10~0 (
// Equation(s):
// \interface|uALU|Mux10~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~42_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[21]~24_combout )))))

	.dataa(\interface|uALU|Mux30~0_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Add1~42_combout ),
	.datad(\interface|ALU_operand_2[21]~24_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux10~0 .lut_mask = 16'hA280;
defparam \interface|uALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N12
cycloneiv_lcell_comb \interface|uALU|Equal0~8 (
// Equation(s):
// \interface|uALU|Equal0~8_combout  = (!\interface|uALU|Mux3~0_combout  & (!\interface|uALU|Mux8~0_combout  & (!\interface|uALU|Mux2~0_combout  & !\interface|uALU|Mux1~0_combout )))

	.dataa(\interface|uALU|Mux3~0_combout ),
	.datab(\interface|uALU|Mux8~0_combout ),
	.datac(\interface|uALU|Mux2~0_combout ),
	.datad(\interface|uALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~8 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N18
cycloneiv_lcell_comb \interface|uALU|Equal0~9 (
// Equation(s):
// \interface|uALU|Equal0~9_combout  = (!\interface|uALU|Mux10~0_combout  & (!\interface|uALU|Mux9~0_combout  & (!\interface|uALU|Mux11~0_combout  & \interface|uALU|Equal0~8_combout )))

	.dataa(\interface|uALU|Mux10~0_combout ),
	.datab(\interface|uALU|Mux9~0_combout ),
	.datac(\interface|uALU|Mux11~0_combout ),
	.datad(\interface|uALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~9 .lut_mask = 16'h0100;
defparam \interface|uALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N16
cycloneiv_lcell_comb \interface|uALU|Equal0~1 (
// Equation(s):
// \interface|uALU|Equal0~1_combout  = (!\interface|uALU|Mux27~0_combout  & (!\interface|uALU|Mux25~0_combout  & (!\interface|uALU|Mux26~0_combout  & !\interface|uALU|Mux24~0_combout )))

	.dataa(\interface|uALU|Mux27~0_combout ),
	.datab(\interface|uALU|Mux25~0_combout ),
	.datac(\interface|uALU|Mux26~0_combout ),
	.datad(\interface|uALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~1 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y16_N6
cycloneiv_lcell_comb \interface|uALU|Equal0~2 (
// Equation(s):
// \interface|uALU|Equal0~2_combout  = (!\interface|uALU|Mux23~0_combout  & (!\interface|uALU|Mux20~0_combout  & (!\interface|uALU|Mux21~0_combout  & !\interface|uALU|Mux22~0_combout )))

	.dataa(\interface|uALU|Mux23~0_combout ),
	.datab(\interface|uALU|Mux20~0_combout ),
	.datac(\interface|uALU|Mux21~0_combout ),
	.datad(\interface|uALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~2 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N4
cycloneiv_lcell_comb \interface|uALU|Equal0~3 (
// Equation(s):
// \interface|uALU|Equal0~3_combout  = (!\interface|uALU|Mux17~0_combout  & (!\interface|uALU|Mux19~0_combout  & (!\interface|uALU|Mux16~0_combout  & !\interface|uALU|Mux18~0_combout )))

	.dataa(\interface|uALU|Mux17~0_combout ),
	.datab(\interface|uALU|Mux19~0_combout ),
	.datac(\interface|uALU|Mux16~0_combout ),
	.datad(\interface|uALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~3 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N10
cycloneiv_lcell_comb \interface|uALU|Mux0~0 (
// Equation(s):
// \interface|uALU|Mux0~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~62_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[31]~30_combout ))))

	.dataa(\interface|ALU_operand_2[31]~30_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|uALU|Add1~62_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux0~0 .lut_mask = 16'hE020;
defparam \interface|uALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N4
cycloneiv_lcell_comb \interface|uALU|Equal0~0 (
// Equation(s):
// \interface|uALU|Equal0~0_combout  = (!\interface|uALU|Mux29~0_combout  & (!\interface|uALU|Mux30~1_combout  & (!\interface|uALU|Mux28~0_combout  & !\interface|uALU|Mux0~0_combout )))

	.dataa(\interface|uALU|Mux29~0_combout ),
	.datab(\interface|uALU|Mux30~1_combout ),
	.datac(\interface|uALU|Mux28~0_combout ),
	.datad(\interface|uALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~0 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N30
cycloneiv_lcell_comb \interface|uALU|Equal0~4 (
// Equation(s):
// \interface|uALU|Equal0~4_combout  = (\interface|uALU|Equal0~1_combout  & (\interface|uALU|Equal0~2_combout  & (\interface|uALU|Equal0~3_combout  & \interface|uALU|Equal0~0_combout )))

	.dataa(\interface|uALU|Equal0~1_combout ),
	.datab(\interface|uALU|Equal0~2_combout ),
	.datac(\interface|uALU|Equal0~3_combout ),
	.datad(\interface|uALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~4 .lut_mask = 16'h8000;
defparam \interface|uALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N12
cycloneiv_lcell_comb \interface|uALU|Equal0~5 (
// Equation(s):
// \interface|uALU|Equal0~5_combout  = (!\interface|uALU|Mux12~0_combout  & (!\interface|uALU|Mux15~0_combout  & (!\interface|uALU|Mux13~0_combout  & !\interface|uALU|Mux14~0_combout )))

	.dataa(\interface|uALU|Mux12~0_combout ),
	.datab(\interface|uALU|Mux15~0_combout ),
	.datac(\interface|uALU|Mux13~0_combout ),
	.datad(\interface|uALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~5 .lut_mask = 16'h0001;
defparam \interface|uALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N30
cycloneiv_lcell_comb \interface|uALU|Equal0~6 (
// Equation(s):
// \interface|uALU|Equal0~6_combout  = (!\interface|uALU|Mux4~0_combout  & !\interface|uALU|Mux5~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux4~0_combout ),
	.datad(\interface|uALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~6 .lut_mask = 16'h000F;
defparam \interface|uALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N0
cycloneiv_lcell_comb \interface|uALU|Equal0~7 (
// Equation(s):
// \interface|uALU|Equal0~7_combout  = (\interface|uALU|Equal0~5_combout  & (!\interface|uALU|Mux6~0_combout  & (\interface|uALU|Equal0~6_combout  & !\interface|uALU|Mux7~0_combout )))

	.dataa(\interface|uALU|Equal0~5_combout ),
	.datab(\interface|uALU|Mux6~0_combout ),
	.datac(\interface|uALU|Equal0~6_combout ),
	.datad(\interface|uALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~7 .lut_mask = 16'h0020;
defparam \interface|uALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y16_N8
cycloneiv_lcell_comb \interface|uALU|Equal0~10 (
// Equation(s):
// \interface|uALU|Equal0~10_combout  = (\interface|uALU|Equal0~9_combout  & (!\interface|uALU|Mux31~2_combout  & (\interface|uALU|Equal0~4_combout  & \interface|uALU|Equal0~7_combout )))

	.dataa(\interface|uALU|Equal0~9_combout ),
	.datab(\interface|uALU|Mux31~2_combout ),
	.datac(\interface|uALU|Equal0~4_combout ),
	.datad(\interface|uALU|Equal0~7_combout ),
	.cin(gnd),
	.combout(\interface|uALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Equal0~10 .lut_mask = 16'h2000;
defparam \interface|uALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N8
cycloneiv_lcell_comb \interface|uALU|always1~0 (
// Equation(s):
// \interface|uALU|always1~0_combout  = (\interface|uALU_control|ALU_control_out [1] & ((\interface|ucontrol|control_signal [2] & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 )) # (!\interface|ucontrol|control_signal [2] & 
// ((\interface|uREG|REG_data_out2 [31])))))

	.dataa(\interface|uALU_control|ALU_control_out [1]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\interface|uREG|REG_data_out2 [31]),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|uALU|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|always1~0 .lut_mask = 16'h88A0;
defparam \interface|uALU|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N14
cycloneiv_lcell_comb \interface|uALU|always1~1 (
// Equation(s):
// \interface|uALU|always1~1_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~62_combout  & (\interface|uALU|always1~0_combout  & !\interface|uALU_control|ALU_control_out [0])))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~62_combout ),
	.datac(\interface|uALU|always1~0_combout ),
	.datad(\interface|uALU_control|ALU_control_out [0]),
	.cin(gnd),
	.combout(\interface|uALU|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|always1~1 .lut_mask = 16'h0080;
defparam \interface|uALU|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N30
cycloneiv_lcell_comb \interface|uALU|ALU_status[7]~0 (
// Equation(s):
// \interface|uALU|ALU_status[7]~0_combout  = (\interface|uALU|always1~1_combout ) # (\interface|uALU|Mux0~0_combout )

	.dataa(gnd),
	.datab(\interface|uALU|always1~1_combout ),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uALU|ALU_status[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|ALU_status[7]~0 .lut_mask = 16'hFCFC;
defparam \interface|uALU|ALU_status[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N18
cycloneiv_lcell_comb \interface|uALU|ALU_status[7] (
// Equation(s):
// \interface|uALU|ALU_status [7] = (\interface|uALU|Equal0~10_combout ) # ((\interface|uALU|ALU_status[7]~0_combout  & \interface|uALU|ALU_status [7]))

	.dataa(\interface|uALU|Equal0~10_combout ),
	.datab(\interface|uALU|ALU_status[7]~0_combout ),
	.datac(gnd),
	.datad(\interface|uALU|ALU_status [7]),
	.cin(gnd),
	.combout(\interface|uALU|ALU_status [7]),
	.cout());
// synopsys translate_off
defparam \interface|uALU|ALU_status[7] .lut_mask = 16'hEEAA;
defparam \interface|uALU|ALU_status[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N16
cycloneiv_lcell_comb \interface|ucontrol|control_signal~0 (
// Equation(s):
// \interface|ucontrol|control_signal~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal~0 .lut_mask = 16'h0101;
defparam \interface|ucontrol|control_signal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N4
cycloneiv_lcell_comb \interface|ucontrol|control_signal~1 (
// Equation(s):
// \interface|ucontrol|control_signal~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & \interface|ucontrol|control_signal~0_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|ucontrol|control_signal~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal~1 .lut_mask = 16'h2020;
defparam \interface|ucontrol|control_signal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N30
cycloneiv_lcell_comb \interface|ucontrol|control_signal[9] (
// Equation(s):
// \interface|ucontrol|control_signal [9] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|control_signal [9]))) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|control_signal~1_combout ))

	.dataa(\interface|ucontrol|control_signal~1_combout ),
	.datab(gnd),
	.datac(\interface|ucontrol|control_signal [9]),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [9]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[9] .lut_mask = 16'hF0AA;
defparam \interface|ucontrol|control_signal[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N14
cycloneiv_lcell_comb \interface|ucontrol|Decoder0~0 (
// Equation(s):
// \interface|ucontrol|Decoder0~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & 
// \interface|ucontrol|control_signal~0_combout )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\interface|ucontrol|control_signal~0_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|Decoder0~0 .lut_mask = 16'h0400;
defparam \interface|ucontrol|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N20
cycloneiv_lcell_comb \interface|ucontrol|control_signal[10] (
// Equation(s):
// \interface|ucontrol|control_signal [10] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|control_signal [10])) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|Decoder0~0_combout )))

	.dataa(gnd),
	.datab(\interface|ucontrol|control_signal [10]),
	.datac(\interface|ucontrol|Decoder0~0_combout ),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [10]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[10] .lut_mask = 16'hCCF0;
defparam \interface|ucontrol|control_signal[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N24
cycloneiv_lcell_comb \interface|PC[0]~1 (
// Equation(s):
// \interface|PC[0]~1_combout  = (\interface|ucontrol|control_signal [10]) # ((\interface|uALU|ALU_status [7] & \interface|ucontrol|control_signal [9]))

	.dataa(gnd),
	.datab(\interface|uALU|ALU_status [7]),
	.datac(\interface|ucontrol|control_signal [9]),
	.datad(\interface|ucontrol|control_signal [10]),
	.cin(gnd),
	.combout(\interface|PC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|PC[0]~1 .lut_mask = 16'hFFC0;
defparam \interface|PC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N28
cycloneiv_lcell_comb \interface|Add0~8 (
// Equation(s):
// \interface|Add0~8_combout  = (\interface|PC[0]~1_combout  & (\interface|Add0~6_combout )) # (!\interface|PC[0]~1_combout  & ((\interface|Add1~2_combout )))

	.dataa(gnd),
	.datab(\interface|PC[0]~1_combout ),
	.datac(\interface|Add0~6_combout ),
	.datad(\interface|Add1~2_combout ),
	.cin(gnd),
	.combout(\interface|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~8 .lut_mask = 16'hF3C0;
defparam \interface|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N22
cycloneiv_lcell_comb \interface|Add0~5 (
// Equation(s):
// \interface|Add0~5_combout  = (\interface|PC[0]~1_combout  & ((\interface|Add0~3_combout ))) # (!\interface|PC[0]~1_combout  & (\interface|Add1~0_combout ))

	.dataa(gnd),
	.datab(\interface|Add1~0_combout ),
	.datac(\interface|Add0~3_combout ),
	.datad(\interface|PC[0]~1_combout ),
	.cin(gnd),
	.combout(\interface|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~5 .lut_mask = 16'hF0CC;
defparam \interface|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N18
cycloneiv_lcell_comb \interface|Add0~2 (
// Equation(s):
// \interface|Add0~2_combout  = (\interface|PC[0]~1_combout  & ((!\interface|Add0~0_combout ))) # (!\interface|PC[0]~1_combout  & (!\interface|Add0~2_combout ))

	.dataa(gnd),
	.datab(\interface|Add0~2_combout ),
	.datac(\interface|Add0~0_combout ),
	.datad(\interface|PC[0]~1_combout ),
	.cin(gnd),
	.combout(\interface|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~2 .lut_mask = 16'h0F33;
defparam \interface|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y23_N26
cycloneiv_lcell_comb \interface|Add0~2_wirecell (
// Equation(s):
// \interface|Add0~2_wirecell_combout  = !\interface|Add0~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|Add0~2_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \interface|Add0~2_wirecell .lut_mask = 16'h00FF;
defparam \interface|Add0~2_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N17
dffeas \interface|uREG|REG_mem~159 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1736_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~159 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~191feeder (
// Equation(s):
// \interface|uREG|REG_mem~191feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~191feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y15_N3
dffeas \interface|uREG|REG_mem~191 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1734_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~191 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~191 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y15_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1685 (
// Equation(s):
// \interface|uREG|REG_mem~1685_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~191_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~159_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~159_q ),
	.datad(\interface|uREG|REG_mem~191_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1685_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1685 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N19
dffeas \interface|uREG|REG_mem~223 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1735_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~223 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y14_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~255feeder (
// Equation(s):
// \interface|uREG|REG_mem~255feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~255feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~255feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~255feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y14_N23
dffeas \interface|uREG|REG_mem~255 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1737_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~255 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~255 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1686 (
// Equation(s):
// \interface|uREG|REG_mem~1686_combout  = (\interface|uREG|REG_mem~1685_combout  & (((\interface|uREG|REG_mem~255_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))) # (!\interface|uREG|REG_mem~1685_combout  & 
// (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~223_q )))

	.dataa(\interface|uREG|REG_mem~1685_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~223_q ),
	.datad(\interface|uREG|REG_mem~255_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1686_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1686 .lut_mask = 16'hEA62;
defparam \interface|uREG|REG_mem~1686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y18_N11
dffeas \interface|uREG|REG_mem~511 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uALU|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1745_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~511 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N27
dffeas \interface|uREG|REG_mem~479 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1743_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~479 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~479 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y17_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~447feeder (
// Equation(s):
// \interface|uREG|REG_mem~447feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(\interface|uALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~447feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~447feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~447feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y17_N11
dffeas \interface|uREG|REG_mem~447 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~447feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1742_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~447 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y18_N21
dffeas \interface|uREG|REG_mem~415 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1744_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~415 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~415 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~1692 (
// Equation(s):
// \interface|uREG|REG_mem~1692_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~447_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uREG|REG_mem~415_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~447_q ),
	.datac(\interface|uREG|REG_mem~415_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1692_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1692 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1693 (
// Equation(s):
// \interface|uREG|REG_mem~1693_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1692_combout  & (\interface|uREG|REG_mem~511_q )) # (!\interface|uREG|REG_mem~1692_combout  & 
// ((\interface|uREG|REG_mem~479_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (((\interface|uREG|REG_mem~1692_combout ))))

	.dataa(\interface|uREG|REG_mem~511_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\interface|uREG|REG_mem~479_q ),
	.datad(\interface|uREG|REG_mem~1692_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1693_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1693 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y16_N7
dffeas \interface|uREG|REG_mem~351 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1730_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~351 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y18_N31
dffeas \interface|uREG|REG_mem~287 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1732_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~287 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~287 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y18_N30
cycloneiv_lcell_comb \interface|uREG|REG_mem~1687 (
// Equation(s):
// \interface|uREG|REG_mem~1687_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~351_q )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~287_q )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~351_q ),
	.datac(\interface|uREG|REG_mem~287_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1687_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1687 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N5
dffeas \interface|uREG|REG_mem~383 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1733_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~383 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~383 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~319feeder (
// Equation(s):
// \interface|uREG|REG_mem~319feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~319feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~319feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~319feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y17_N19
dffeas \interface|uREG|REG_mem~319 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~319feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1731_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~319 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~319 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~1688 (
// Equation(s):
// \interface|uREG|REG_mem~1688_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1687_combout  & (\interface|uREG|REG_mem~383_q )) # (!\interface|uREG|REG_mem~1687_combout  & 
// ((\interface|uREG|REG_mem~319_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1687_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1687_combout ),
	.datac(\interface|uREG|REG_mem~383_q ),
	.datad(\interface|uREG|REG_mem~319_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1688_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1688 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y13_N19
dffeas \interface|uREG|REG_mem~31 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1740_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~31 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y12_N15
dffeas \interface|uREG|REG_mem~95 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1738_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~95 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~95 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y13_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~1689 (
// Equation(s):
// \interface|uREG|REG_mem~1689_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ) # ((\interface|uREG|REG_mem~95_q )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~31_q )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\interface|uREG|REG_mem~31_q ),
	.datad(\interface|uREG|REG_mem~95_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1689_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1689 .lut_mask = 16'hBA98;
defparam \interface|uREG|REG_mem~1689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N4
cycloneiv_lcell_comb \interface|uREG|REG_mem~63feeder (
// Equation(s):
// \interface|uREG|REG_mem~63feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~63feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y15_N5
dffeas \interface|uREG|REG_mem~63 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1739_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~63 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y15_N27
dffeas \interface|uREG|REG_mem~127 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1741_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~127 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~127 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y15_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1690 (
// Equation(s):
// \interface|uREG|REG_mem~1690_combout  = (\interface|uREG|REG_mem~1689_combout  & (((\interface|uREG|REG_mem~127_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))) # (!\interface|uREG|REG_mem~1689_combout  & 
// (\interface|uREG|REG_mem~63_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ))))

	.dataa(\interface|uREG|REG_mem~1689_combout ),
	.datab(\interface|uREG|REG_mem~63_q ),
	.datac(\interface|uREG|REG_mem~127_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1690_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1690 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y17_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1691 (
// Equation(s):
// \interface|uREG|REG_mem~1691_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uREG|REG_mem~1688_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1690_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~1688_combout ),
	.datac(\interface|uREG|REG_mem~1690_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1691_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1691 .lut_mask = 16'hEE50;
defparam \interface|uREG|REG_mem~1691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y18_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1694 (
// Equation(s):
// \interface|uREG|REG_mem~1694_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1691_combout  & ((\interface|uREG|REG_mem~1693_combout ))) # (!\interface|uREG|REG_mem~1691_combout  & 
// (\interface|uREG|REG_mem~1686_combout )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1691_combout ))))

	.dataa(\interface|uREG|REG_mem~1686_combout ),
	.datab(\interface|uREG|REG_mem~1693_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_mem~1691_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1694_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1694 .lut_mask = 16'hCFA0;
defparam \interface|uREG|REG_mem~1694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y15_N0
cycloneiv_lcell_comb \interface|uREG|REG_mem~863feeder (
// Equation(s):
// \interface|uREG|REG_mem~863feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(\interface|uALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~863feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~863feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~863feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y15_N1
dffeas \interface|uREG|REG_mem~863 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~863feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1700_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~863 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y16_N3
dffeas \interface|uREG|REG_mem~991 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1704_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~991 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N11
dffeas \interface|uREG|REG_mem~607 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1702_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~607 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X106_Y14_N29
dffeas \interface|uREG|REG_mem~735 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1698_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~735 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~735 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y14_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1677 (
// Equation(s):
// \interface|uREG|REG_mem~1677_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~735_q ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (\interface|uREG|REG_mem~607_q ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~607_q ),
	.datad(\interface|uREG|REG_mem~735_q ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1677_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1677 .lut_mask = 16'hDC98;
defparam \interface|uREG|REG_mem~1677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N2
cycloneiv_lcell_comb \interface|uREG|REG_mem~1678 (
// Equation(s):
// \interface|uREG|REG_mem~1678_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~1677_combout  & ((\interface|uREG|REG_mem~991_q ))) # (!\interface|uREG|REG_mem~1677_combout  & 
// (\interface|uREG|REG_mem~863_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~1677_combout ))))

	.dataa(\interface|uREG|REG_mem~863_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~991_q ),
	.datad(\interface|uREG|REG_mem~1677_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1678_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1678 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N20
cycloneiv_lcell_comb \interface|uREG|REG_mem~671feeder (
// Equation(s):
// \interface|uREG|REG_mem~671feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(\interface|uALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~671feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~671feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~671feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y13_N21
dffeas \interface|uREG|REG_mem~671 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~671feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1714_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~671 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~671 .power_up = "low";
// synopsys translate_on

// Location: FF_X116_Y13_N27
dffeas \interface|uREG|REG_mem~543 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1718_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~543 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~543 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y13_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~1679 (
// Equation(s):
// \interface|uREG|REG_mem~1679_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~671_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~543_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datab(\interface|uREG|REG_mem~671_q ),
	.datac(\interface|uREG|REG_mem~543_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1679_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1679 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y10_N18
cycloneiv_lcell_comb \interface|uREG|REG_mem~799feeder (
// Equation(s):
// \interface|uREG|REG_mem~799feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~799feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~799feeder .lut_mask = 16'hFF00;
defparam \interface|uREG|REG_mem~799feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y10_N19
dffeas \interface|uREG|REG_mem~799 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~799feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1716_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~799 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~799 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y10_N9
dffeas \interface|uREG|REG_mem~927 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1720_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~927 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~927 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y10_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1680 (
// Equation(s):
// \interface|uREG|REG_mem~1680_combout  = (\interface|uREG|REG_mem~1679_combout  & (((\interface|uREG|REG_mem~927_q ) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 )))) # (!\interface|uREG|REG_mem~1679_combout  & 
// (\interface|uREG|REG_mem~799_q  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uREG|REG_mem~1679_combout ),
	.datab(\interface|uREG|REG_mem~799_q ),
	.datac(\interface|uREG|REG_mem~927_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1680_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1680 .lut_mask = 16'hE4AA;
defparam \interface|uREG|REG_mem~1680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1681 (
// Equation(s):
// \interface|uREG|REG_mem~1681_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & 
// ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & (\interface|uREG|REG_mem~1678_combout )) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17  & ((\interface|uREG|REG_mem~1680_combout )))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1678_combout ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.datad(\interface|uREG|REG_mem~1680_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1681_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1681 .lut_mask = 16'hE5E0;
defparam \interface|uREG|REG_mem~1681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y14_N26
cycloneiv_lcell_comb \interface|uREG|REG_mem~767feeder (
// Equation(s):
// \interface|uREG|REG_mem~767feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(\interface|uALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~767feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~767feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~767feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X109_Y14_N27
dffeas \interface|uREG|REG_mem~767 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~767feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1724_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~767 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X109_Y16_N23
dffeas \interface|uREG|REG_mem~1023 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1728_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~1023 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~1023 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~895feeder (
// Equation(s):
// \interface|uREG|REG_mem~895feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~895feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~895feeder .lut_mask = 16'hF0F0;
defparam \interface|uREG|REG_mem~895feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y18_N11
dffeas \interface|uREG|REG_mem~895 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~895feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1722_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~895 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~895 .power_up = "low";
// synopsys translate_on

// Location: FF_X105_Y18_N9
dffeas \interface|uREG|REG_mem~639 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1726_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~639 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~639 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y18_N8
cycloneiv_lcell_comb \interface|uREG|REG_mem~1682 (
// Equation(s):
// \interface|uREG|REG_mem~1682_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~895_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~639_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_mem~895_q ),
	.datac(\interface|uREG|REG_mem~639_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1682_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1682 .lut_mask = 16'hAAD8;
defparam \interface|uREG|REG_mem~1682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1683 (
// Equation(s):
// \interface|uREG|REG_mem~1683_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1682_combout  & ((\interface|uREG|REG_mem~1023_q ))) # (!\interface|uREG|REG_mem~1682_combout  & 
// (\interface|uREG|REG_mem~767_q )))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1682_combout ))))

	.dataa(\interface|uREG|REG_mem~767_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~1023_q ),
	.datad(\interface|uREG|REG_mem~1682_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1683_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1683 .lut_mask = 16'hF388;
defparam \interface|uREG|REG_mem~1683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~959feeder (
// Equation(s):
// \interface|uREG|REG_mem~959feeder_combout  = \interface|uALU|Mux0~0_combout 

	.dataa(\interface|uALU|Mux0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~959feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~959feeder .lut_mask = 16'hAAAA;
defparam \interface|uREG|REG_mem~959feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y12_N11
dffeas \interface|uREG|REG_mem~959 (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~959feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uREG|REG_mem~1712_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~959 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y12_N17
dffeas \interface|uREG|REG_mem~703 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1708_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~703 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X108_Y14_N31
dffeas \interface|uREG|REG_mem~831 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1706_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~831 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X112_Y11_N11
dffeas \interface|uREG|REG_mem~575 (
	.clk(\KEY[0]~input_o ),
	.d(gnd),
	.asdata(\interface|uALU|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\interface|uREG|REG_mem~1710_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_mem~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_mem~575 .is_wysiwyg = "true";
defparam \interface|uREG|REG_mem~575 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y11_N10
cycloneiv_lcell_comb \interface|uREG|REG_mem~1675 (
// Equation(s):
// \interface|uREG|REG_mem~1675_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & ((\interface|uREG|REG_mem~831_q ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 )))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19  & (((\interface|uREG|REG_mem~575_q  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))))

	.dataa(\interface|uREG|REG_mem~831_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datac(\interface|uREG|REG_mem~575_q ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1675_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1675 .lut_mask = 16'hCCB8;
defparam \interface|uREG|REG_mem~1675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y12_N16
cycloneiv_lcell_comb \interface|uREG|REG_mem~1676 (
// Equation(s):
// \interface|uREG|REG_mem~1676_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & ((\interface|uREG|REG_mem~1675_combout  & (\interface|uREG|REG_mem~959_q )) # (!\interface|uREG|REG_mem~1675_combout  & 
// ((\interface|uREG|REG_mem~703_q ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18  & (((\interface|uREG|REG_mem~1675_combout ))))

	.dataa(\interface|uREG|REG_mem~959_q ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datac(\interface|uREG|REG_mem~703_q ),
	.datad(\interface|uREG|REG_mem~1675_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1676_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1676 .lut_mask = 16'hBBC0;
defparam \interface|uREG|REG_mem~1676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y16_N24
cycloneiv_lcell_comb \interface|uREG|REG_mem~1684 (
// Equation(s):
// \interface|uREG|REG_mem~1684_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & ((\interface|uREG|REG_mem~1681_combout  & (\interface|uREG|REG_mem~1683_combout )) # (!\interface|uREG|REG_mem~1681_combout  & 
// ((\interface|uREG|REG_mem~1676_combout ))))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16  & (\interface|uREG|REG_mem~1681_combout ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datab(\interface|uREG|REG_mem~1681_combout ),
	.datac(\interface|uREG|REG_mem~1683_combout ),
	.datad(\interface|uREG|REG_mem~1676_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1684_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1684 .lut_mask = 16'hE6C4;
defparam \interface|uREG|REG_mem~1684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N22
cycloneiv_lcell_comb \interface|uREG|REG_mem~1695 (
// Equation(s):
// \interface|uREG|REG_mem~1695_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & ((\interface|uREG|REG_mem~1684_combout ))) # (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20  & (\interface|uREG|REG_mem~1694_combout 
// ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a20 ),
	.datab(gnd),
	.datac(\interface|uREG|REG_mem~1694_combout ),
	.datad(\interface|uREG|REG_mem~1684_combout ),
	.cin(gnd),
	.combout(\interface|uREG|REG_mem~1695_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uREG|REG_mem~1695 .lut_mask = 16'hFA50;
defparam \interface|uREG|REG_mem~1695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y20_N23
dffeas \interface|uREG|REG_data_out2[31] (
	.clk(\KEY[0]~input_o ),
	.d(\interface|uREG|REG_mem~1695_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\interface|ucontrol|control_signal [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uREG|REG_data_out2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uREG|REG_data_out2[31] .is_wysiwyg = "true";
defparam \interface|uREG|REG_data_out2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y20_N24
cycloneiv_lcell_comb \interface|ALU_operand_2[31]~30 (
// Equation(s):
// \interface|ALU_operand_2[31]~30_combout  = (\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))) # (!\interface|ucontrol|control_signal [2] & (\interface|uREG|REG_data_out2 [31]))

	.dataa(\interface|uREG|REG_data_out2 [31]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|ALU_operand_2[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ALU_operand_2[31]~30 .lut_mask = 16'hCCAA;
defparam \interface|ALU_operand_2[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y18_N30
cycloneiv_lcell_comb \interface|uALU|Add1~62 (
// Equation(s):
// \interface|uALU|Add1~62_combout  = \interface|uALU|Add1~61  $ (!\interface|ALU_operand_2[31]~30_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|ALU_operand_2[31]~30_combout ),
	.cin(\interface|uALU|Add1~61 ),
	.combout(\interface|uALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Add1~62 .lut_mask = 16'hF00F;
defparam \interface|uALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X117_Y42_N1
cycloneiv_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y39_N1
cycloneiv_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y28_N8
cycloneiv_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~0 (
// Equation(s):
// \interface|uLCD_selector|Selector0~0_combout  = (!\SW[2]~input_o  & (\SW[1]~input_o  $ (\SW[0]~input_o )))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~0 .lut_mask = 16'h003C;
defparam \interface|uLCD_selector|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~0 (
// Equation(s):
// \interface|uLCD_selector|Selector28~0_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [31])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 )))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uREG|REG_data_out2 [31]),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~0 .lut_mask = 16'h8A80;
defparam \interface|uLCD_selector|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~6 (
// Equation(s):
// \interface|uLCD_selector|Selector19~6_combout  = (!\SW[1]~input_o  & (\SW[2]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Mux30~0_combout )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~6 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~1 (
// Equation(s):
// \interface|uLCD_selector|Selector28~1_combout  = (\interface|uLCD_selector|Selector28~0_combout ) # ((\interface|ALU_operand_2[31]~30_combout  & (!\interface|uALU_control|ALU_control_out [2] & \interface|uLCD_selector|Selector19~6_combout )))

	.dataa(\interface|uLCD_selector|Selector28~0_combout ),
	.datab(\interface|ALU_operand_2[31]~30_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uLCD_selector|Selector19~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~1 .lut_mask = 16'hAEAA;
defparam \interface|uLCD_selector|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N1
cycloneiv_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y33_N8
cycloneiv_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N1
cycloneiv_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y27_N8
cycloneiv_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y91_N15
cycloneiv_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~2 (
// Equation(s):
// \interface|uLCD_selector|Selector3~2_combout  = (!\SW[4]~input_o  & !\SW[3]~input_o )

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~2 .lut_mask = 16'h0055;
defparam \interface|uLCD_selector|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~0 (
// Equation(s):
// \interface|uLCD_selector|Selector31~0_combout  = (\SW[7]~input_o ) # ((\SW[5]~input_o ) # ((\SW[6]~input_o ) # (!\interface|uLCD_selector|Selector3~2_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\interface|uLCD_selector|Selector3~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~0 .lut_mask = 16'hFEFF;
defparam \interface|uLCD_selector|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~3 (
// Equation(s):
// \interface|uLCD_selector|Selector2~3_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|uALU|Mux30~0_combout ))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~3 .lut_mask = 16'h1100;
defparam \interface|uLCD_selector|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~2 (
// Equation(s):
// \interface|uLCD_selector|Selector28~2_combout  = (\interface|uALU_control|ALU_control_out [2] & (\SW[2]~input_o  & \interface|uLCD_selector|Selector2~3_combout ))

	.dataa(gnd),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uLCD_selector|Selector2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~2 .lut_mask = 16'hC000;
defparam \interface|uLCD_selector|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector28~3 (
// Equation(s):
// \interface|uLCD_selector|Selector28~3_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector28~1_combout ) # ((\interface|uALU|Add1~62_combout  & \interface|uLCD_selector|Selector28~2_combout ))))

	.dataa(\interface|uALU|Add1~62_combout ),
	.datab(\interface|uLCD_selector|Selector28~1_combout ),
	.datac(\interface|uLCD_selector|Selector31~0_combout ),
	.datad(\interface|uLCD_selector|Selector28~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector28~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector28~3 .lut_mask = 16'h0E0C;
defparam \interface|uLCD_selector|Selector28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~0 (
// Equation(s):
// \interface|uLCD_TEST|Add1~0_combout  = \interface|uLCD_TEST|LUT_INDEX [0] $ (VCC)
// \interface|uLCD_TEST|Add1~1  = CARRY(\interface|uLCD_TEST|LUT_INDEX [0])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Add1~0_combout ),
	.cout(\interface|uLCD_TEST|Add1~1 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~0 .lut_mask = 16'h33CC;
defparam \interface|uLCD_TEST|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~2 (
// Equation(s):
// \interface|uLCD_TEST|Add1~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (!\interface|uLCD_TEST|Add1~1 )) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Add1~1 ) # (GND)))
// \interface|uLCD_TEST|Add1~3  = CARRY((!\interface|uLCD_TEST|Add1~1 ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~1 ),
	.combout(\interface|uLCD_TEST|Add1~2_combout ),
	.cout(\interface|uLCD_TEST|Add1~3 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~2 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[1]~1 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[1]~1_combout  = (\interface|uLCD_TEST|LessThan0~1_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~2_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [1]))))

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|Add1~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[1]~1 .lut_mask = 16'hA820;
defparam \interface|uLCD_TEST|LUT_INDEX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N27
dffeas \interface|uLCD_TEST|LUT_INDEX[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~4 (
// Equation(s):
// \interface|uLCD_TEST|Add1~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Add1~3  $ (GND))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (!\interface|uLCD_TEST|Add1~3  & VCC))
// \interface|uLCD_TEST|Add1~5  = CARRY((\interface|uLCD_TEST|LUT_INDEX [2] & !\interface|uLCD_TEST|Add1~3 ))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~3 ),
	.combout(\interface|uLCD_TEST|Add1~4_combout ),
	.cout(\interface|uLCD_TEST|Add1~5 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~4 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[2]~5 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[2]~5_combout  = ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~4_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX [2]))) # 
// (!\interface|uLCD_TEST|LessThan0~1_combout )

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datad(\interface|uLCD_TEST|Add1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[2]~5 .lut_mask = 16'hFD75;
defparam \interface|uLCD_TEST|LUT_INDEX[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N25
dffeas \interface|uLCD_TEST|LUT_INDEX[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~6 (
// Equation(s):
// \interface|uLCD_TEST|Add1~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (!\interface|uLCD_TEST|Add1~5 )) # (!\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|Add1~5 ) # (GND)))
// \interface|uLCD_TEST|Add1~7  = CARRY((!\interface|uLCD_TEST|Add1~5 ) # (!\interface|uLCD_TEST|LUT_INDEX [3]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~5 ),
	.combout(\interface|uLCD_TEST|Add1~6_combout ),
	.cout(\interface|uLCD_TEST|Add1~7 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~6 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[3]~4 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[3]~4_combout  = (\interface|uLCD_TEST|LessThan0~1_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~6_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [3]))))

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Add1~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[3]~4 .lut_mask = 16'hA820;
defparam \interface|uLCD_TEST|LUT_INDEX[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N1
dffeas \interface|uLCD_TEST|LUT_INDEX[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[3]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~8 (
// Equation(s):
// \interface|uLCD_TEST|Add1~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Add1~7  $ (GND))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|Add1~7  & VCC))
// \interface|uLCD_TEST|Add1~9  = CARRY((\interface|uLCD_TEST|LUT_INDEX [4] & !\interface|uLCD_TEST|Add1~7 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|Add1~7 ),
	.combout(\interface|uLCD_TEST|Add1~8_combout ),
	.cout(\interface|uLCD_TEST|Add1~9 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~8 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[4]~3 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[4]~3_combout  = (\interface|uLCD_TEST|LessThan0~1_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~8_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [4]))))

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datad(\interface|uLCD_TEST|Add1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[4]~3 .lut_mask = 16'hA820;
defparam \interface|uLCD_TEST|LUT_INDEX[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N7
dffeas \interface|uLCD_TEST|LUT_INDEX[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Add1~10 (
// Equation(s):
// \interface|uLCD_TEST|Add1~10_combout  = \interface|uLCD_TEST|Add1~9  $ (\interface|uLCD_TEST|LUT_INDEX [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(\interface|uLCD_TEST|Add1~9 ),
	.combout(\interface|uLCD_TEST|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Add1~10 .lut_mask = 16'h0FF0;
defparam \interface|uLCD_TEST|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[5]~2 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[5]~2_combout  = (\interface|uLCD_TEST|LessThan0~1_combout  & ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~10_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX 
// [5]))))

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datad(\interface|uLCD_TEST|Add1~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[5]~2 .lut_mask = 16'hA820;
defparam \interface|uLCD_TEST|LUT_INDEX[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N29
dffeas \interface|uLCD_TEST|LUT_INDEX[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[5]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan0~0 (
// Equation(s):
// \interface|uLCD_TEST|LessThan0~0_combout  = (!\interface|uLCD_TEST|LUT_INDEX [3] & !\interface|uLCD_TEST|LUT_INDEX [4])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan0~0 .lut_mask = 16'h0033;
defparam \interface|uLCD_TEST|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan0~1 (
// Equation(s):
// \interface|uLCD_TEST|LessThan0~1_combout  = ((\interface|uLCD_TEST|LessThan0~0_combout  & ((!\interface|uLCD_TEST|LUT_INDEX [2]) # (!\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [5])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan0~1 .lut_mask = 16'h73F3;
defparam \interface|uLCD_TEST|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST~18 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST~18_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~q  & !\interface|uLCD_TEST|u0|oDone~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datad(\interface|uLCD_TEST|u0|oDone~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST~18 .lut_mask = 16'h00F0;
defparam \interface|uLCD_TEST|mLCD_ST~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[0]~18 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[0]~18_combout  = \interface|uLCD_TEST|mDLY [0] $ (VCC)
// \interface|uLCD_TEST|mDLY[0]~19  = CARRY(\interface|uLCD_TEST|mDLY [0])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mDLY[0]~18_combout ),
	.cout(\interface|uLCD_TEST|mDLY[0]~19 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[0]~18 .lut_mask = 16'h33CC;
defparam \interface|uLCD_TEST|mDLY[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[17]~22 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[17]~22_combout  = (\interface|uLCD_TEST|LessThan0~1_combout  & \interface|uLCD_TEST|mLCD_ST.000010~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17]~22 .lut_mask = 16'hF000;
defparam \interface|uLCD_TEST|mDLY[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X104_Y22_N15
dffeas \interface|uLCD_TEST|mDLY[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[0]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[1]~20 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[1]~20_combout  = (\interface|uLCD_TEST|mDLY [1] & (!\interface|uLCD_TEST|mDLY[0]~19 )) # (!\interface|uLCD_TEST|mDLY [1] & ((\interface|uLCD_TEST|mDLY[0]~19 ) # (GND)))
// \interface|uLCD_TEST|mDLY[1]~21  = CARRY((!\interface|uLCD_TEST|mDLY[0]~19 ) # (!\interface|uLCD_TEST|mDLY [1]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[0]~19 ),
	.combout(\interface|uLCD_TEST|mDLY[1]~20_combout ),
	.cout(\interface|uLCD_TEST|mDLY[1]~21 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[1]~20 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N17
dffeas \interface|uLCD_TEST|mDLY[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[1]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[2]~23 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[2]~23_combout  = (\interface|uLCD_TEST|mDLY [2] & (\interface|uLCD_TEST|mDLY[1]~21  $ (GND))) # (!\interface|uLCD_TEST|mDLY [2] & (!\interface|uLCD_TEST|mDLY[1]~21  & VCC))
// \interface|uLCD_TEST|mDLY[2]~24  = CARRY((\interface|uLCD_TEST|mDLY [2] & !\interface|uLCD_TEST|mDLY[1]~21 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[1]~21 ),
	.combout(\interface|uLCD_TEST|mDLY[2]~23_combout ),
	.cout(\interface|uLCD_TEST|mDLY[2]~24 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[2]~23 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N19
dffeas \interface|uLCD_TEST|mDLY[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[3]~25 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[3]~25_combout  = (\interface|uLCD_TEST|mDLY [3] & (!\interface|uLCD_TEST|mDLY[2]~24 )) # (!\interface|uLCD_TEST|mDLY [3] & ((\interface|uLCD_TEST|mDLY[2]~24 ) # (GND)))
// \interface|uLCD_TEST|mDLY[3]~26  = CARRY((!\interface|uLCD_TEST|mDLY[2]~24 ) # (!\interface|uLCD_TEST|mDLY [3]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[2]~24 ),
	.combout(\interface|uLCD_TEST|mDLY[3]~25_combout ),
	.cout(\interface|uLCD_TEST|mDLY[3]~26 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[3]~25 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N21
dffeas \interface|uLCD_TEST|mDLY[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[4]~27 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[4]~27_combout  = (\interface|uLCD_TEST|mDLY [4] & (\interface|uLCD_TEST|mDLY[3]~26  $ (GND))) # (!\interface|uLCD_TEST|mDLY [4] & (!\interface|uLCD_TEST|mDLY[3]~26  & VCC))
// \interface|uLCD_TEST|mDLY[4]~28  = CARRY((\interface|uLCD_TEST|mDLY [4] & !\interface|uLCD_TEST|mDLY[3]~26 ))

	.dataa(\interface|uLCD_TEST|mDLY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[3]~26 ),
	.combout(\interface|uLCD_TEST|mDLY[4]~27_combout ),
	.cout(\interface|uLCD_TEST|mDLY[4]~28 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[4]~27 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N23
dffeas \interface|uLCD_TEST|mDLY[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[5]~29 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[5]~29_combout  = (\interface|uLCD_TEST|mDLY [5] & (!\interface|uLCD_TEST|mDLY[4]~28 )) # (!\interface|uLCD_TEST|mDLY [5] & ((\interface|uLCD_TEST|mDLY[4]~28 ) # (GND)))
// \interface|uLCD_TEST|mDLY[5]~30  = CARRY((!\interface|uLCD_TEST|mDLY[4]~28 ) # (!\interface|uLCD_TEST|mDLY [5]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[4]~28 ),
	.combout(\interface|uLCD_TEST|mDLY[5]~29_combout ),
	.cout(\interface|uLCD_TEST|mDLY[5]~30 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[5]~29 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N25
dffeas \interface|uLCD_TEST|mDLY[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[6]~31 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[6]~31_combout  = (\interface|uLCD_TEST|mDLY [6] & (\interface|uLCD_TEST|mDLY[5]~30  $ (GND))) # (!\interface|uLCD_TEST|mDLY [6] & (!\interface|uLCD_TEST|mDLY[5]~30  & VCC))
// \interface|uLCD_TEST|mDLY[6]~32  = CARRY((\interface|uLCD_TEST|mDLY [6] & !\interface|uLCD_TEST|mDLY[5]~30 ))

	.dataa(\interface|uLCD_TEST|mDLY [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[5]~30 ),
	.combout(\interface|uLCD_TEST|mDLY[6]~31_combout ),
	.cout(\interface|uLCD_TEST|mDLY[6]~32 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[6]~31 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N27
dffeas \interface|uLCD_TEST|mDLY[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[6] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[7]~33 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[7]~33_combout  = (\interface|uLCD_TEST|mDLY [7] & (!\interface|uLCD_TEST|mDLY[6]~32 )) # (!\interface|uLCD_TEST|mDLY [7] & ((\interface|uLCD_TEST|mDLY[6]~32 ) # (GND)))
// \interface|uLCD_TEST|mDLY[7]~34  = CARRY((!\interface|uLCD_TEST|mDLY[6]~32 ) # (!\interface|uLCD_TEST|mDLY [7]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[6]~32 ),
	.combout(\interface|uLCD_TEST|mDLY[7]~33_combout ),
	.cout(\interface|uLCD_TEST|mDLY[7]~34 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[7]~33 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N29
dffeas \interface|uLCD_TEST|mDLY[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[7] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[8]~35 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[8]~35_combout  = (\interface|uLCD_TEST|mDLY [8] & (\interface|uLCD_TEST|mDLY[7]~34  $ (GND))) # (!\interface|uLCD_TEST|mDLY [8] & (!\interface|uLCD_TEST|mDLY[7]~34  & VCC))
// \interface|uLCD_TEST|mDLY[8]~36  = CARRY((\interface|uLCD_TEST|mDLY [8] & !\interface|uLCD_TEST|mDLY[7]~34 ))

	.dataa(\interface|uLCD_TEST|mDLY [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[7]~34 ),
	.combout(\interface|uLCD_TEST|mDLY[8]~35_combout ),
	.cout(\interface|uLCD_TEST|mDLY[8]~36 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[8]~35 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y22_N31
dffeas \interface|uLCD_TEST|mDLY[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [8]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[8] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[9]~37 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[9]~37_combout  = (\interface|uLCD_TEST|mDLY [9] & (!\interface|uLCD_TEST|mDLY[8]~36 )) # (!\interface|uLCD_TEST|mDLY [9] & ((\interface|uLCD_TEST|mDLY[8]~36 ) # (GND)))
// \interface|uLCD_TEST|mDLY[9]~38  = CARRY((!\interface|uLCD_TEST|mDLY[8]~36 ) # (!\interface|uLCD_TEST|mDLY [9]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[8]~36 ),
	.combout(\interface|uLCD_TEST|mDLY[9]~37_combout ),
	.cout(\interface|uLCD_TEST|mDLY[9]~38 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[9]~37 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N1
dffeas \interface|uLCD_TEST|mDLY[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [9]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[9] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[10]~39 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[10]~39_combout  = (\interface|uLCD_TEST|mDLY [10] & (\interface|uLCD_TEST|mDLY[9]~38  $ (GND))) # (!\interface|uLCD_TEST|mDLY [10] & (!\interface|uLCD_TEST|mDLY[9]~38  & VCC))
// \interface|uLCD_TEST|mDLY[10]~40  = CARRY((\interface|uLCD_TEST|mDLY [10] & !\interface|uLCD_TEST|mDLY[9]~38 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[9]~38 ),
	.combout(\interface|uLCD_TEST|mDLY[10]~39_combout ),
	.cout(\interface|uLCD_TEST|mDLY[10]~40 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[10]~39 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N3
dffeas \interface|uLCD_TEST|mDLY[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [10]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[10] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[11]~41 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[11]~41_combout  = (\interface|uLCD_TEST|mDLY [11] & (!\interface|uLCD_TEST|mDLY[10]~40 )) # (!\interface|uLCD_TEST|mDLY [11] & ((\interface|uLCD_TEST|mDLY[10]~40 ) # (GND)))
// \interface|uLCD_TEST|mDLY[11]~42  = CARRY((!\interface|uLCD_TEST|mDLY[10]~40 ) # (!\interface|uLCD_TEST|mDLY [11]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[10]~40 ),
	.combout(\interface|uLCD_TEST|mDLY[11]~41_combout ),
	.cout(\interface|uLCD_TEST|mDLY[11]~42 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[11]~41 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N5
dffeas \interface|uLCD_TEST|mDLY[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [11]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[11] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[12]~43 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[12]~43_combout  = (\interface|uLCD_TEST|mDLY [12] & (\interface|uLCD_TEST|mDLY[11]~42  $ (GND))) # (!\interface|uLCD_TEST|mDLY [12] & (!\interface|uLCD_TEST|mDLY[11]~42  & VCC))
// \interface|uLCD_TEST|mDLY[12]~44  = CARRY((\interface|uLCD_TEST|mDLY [12] & !\interface|uLCD_TEST|mDLY[11]~42 ))

	.dataa(\interface|uLCD_TEST|mDLY [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[11]~42 ),
	.combout(\interface|uLCD_TEST|mDLY[12]~43_combout ),
	.cout(\interface|uLCD_TEST|mDLY[12]~44 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[12]~43 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N7
dffeas \interface|uLCD_TEST|mDLY[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [12]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[12] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~3 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~3_combout  = (((!\interface|uLCD_TEST|mDLY [9]) # (!\interface|uLCD_TEST|mDLY [11])) # (!\interface|uLCD_TEST|mDLY [10])) # (!\interface|uLCD_TEST|mDLY [12])

	.dataa(\interface|uLCD_TEST|mDLY [12]),
	.datab(\interface|uLCD_TEST|mDLY [10]),
	.datac(\interface|uLCD_TEST|mDLY [11]),
	.datad(\interface|uLCD_TEST|mDLY [9]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~3 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[13]~45 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[13]~45_combout  = (\interface|uLCD_TEST|mDLY [13] & (!\interface|uLCD_TEST|mDLY[12]~44 )) # (!\interface|uLCD_TEST|mDLY [13] & ((\interface|uLCD_TEST|mDLY[12]~44 ) # (GND)))
// \interface|uLCD_TEST|mDLY[13]~46  = CARRY((!\interface|uLCD_TEST|mDLY[12]~44 ) # (!\interface|uLCD_TEST|mDLY [13]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[12]~44 ),
	.combout(\interface|uLCD_TEST|mDLY[13]~45_combout ),
	.cout(\interface|uLCD_TEST|mDLY[13]~46 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[13]~45 .lut_mask = 16'h3C3F;
defparam \interface|uLCD_TEST|mDLY[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N9
dffeas \interface|uLCD_TEST|mDLY[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [13]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[13] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[14]~47 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[14]~47_combout  = (\interface|uLCD_TEST|mDLY [14] & (\interface|uLCD_TEST|mDLY[13]~46  $ (GND))) # (!\interface|uLCD_TEST|mDLY [14] & (!\interface|uLCD_TEST|mDLY[13]~46  & VCC))
// \interface|uLCD_TEST|mDLY[14]~48  = CARRY((\interface|uLCD_TEST|mDLY [14] & !\interface|uLCD_TEST|mDLY[13]~46 ))

	.dataa(\interface|uLCD_TEST|mDLY [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[13]~46 ),
	.combout(\interface|uLCD_TEST|mDLY[14]~47_combout ),
	.cout(\interface|uLCD_TEST|mDLY[14]~48 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[14]~47 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|mDLY[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N11
dffeas \interface|uLCD_TEST|mDLY[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [14]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[14] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[15]~49 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[15]~49_combout  = (\interface|uLCD_TEST|mDLY [15] & (!\interface|uLCD_TEST|mDLY[14]~48 )) # (!\interface|uLCD_TEST|mDLY [15] & ((\interface|uLCD_TEST|mDLY[14]~48 ) # (GND)))
// \interface|uLCD_TEST|mDLY[15]~50  = CARRY((!\interface|uLCD_TEST|mDLY[14]~48 ) # (!\interface|uLCD_TEST|mDLY [15]))

	.dataa(\interface|uLCD_TEST|mDLY [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[14]~48 ),
	.combout(\interface|uLCD_TEST|mDLY[15]~49_combout ),
	.cout(\interface|uLCD_TEST|mDLY[15]~50 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[15]~49 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|mDLY[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N13
dffeas \interface|uLCD_TEST|mDLY[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [15]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[15] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[16]~51 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[16]~51_combout  = (\interface|uLCD_TEST|mDLY [16] & (\interface|uLCD_TEST|mDLY[15]~50  $ (GND))) # (!\interface|uLCD_TEST|mDLY [16] & (!\interface|uLCD_TEST|mDLY[15]~50  & VCC))
// \interface|uLCD_TEST|mDLY[16]~52  = CARRY((\interface|uLCD_TEST|mDLY [16] & !\interface|uLCD_TEST|mDLY[15]~50 ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mDLY [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|mDLY[15]~50 ),
	.combout(\interface|uLCD_TEST|mDLY[16]~51_combout ),
	.cout(\interface|uLCD_TEST|mDLY[16]~52 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[16]~51 .lut_mask = 16'hC30C;
defparam \interface|uLCD_TEST|mDLY[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N15
dffeas \interface|uLCD_TEST|mDLY[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [16]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[16] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|mDLY[17]~53 (
// Equation(s):
// \interface|uLCD_TEST|mDLY[17]~53_combout  = \interface|uLCD_TEST|mDLY[16]~52  $ (\interface|uLCD_TEST|mDLY [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|mDLY [17]),
	.cin(\interface|uLCD_TEST|mDLY[16]~52 ),
	.combout(\interface|uLCD_TEST|mDLY[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17]~53 .lut_mask = 16'h0FF0;
defparam \interface|uLCD_TEST|mDLY[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X104_Y21_N17
dffeas \interface|uLCD_TEST|mDLY[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mDLY[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\interface|uLCD_TEST|LessThan1~5_combout ),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mDLY[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mDLY [17]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mDLY[17] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mDLY[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~0 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~0_combout  = (((!\interface|uLCD_TEST|mDLY [2]) # (!\interface|uLCD_TEST|mDLY [3])) # (!\interface|uLCD_TEST|mDLY [1])) # (!\interface|uLCD_TEST|mDLY [4])

	.dataa(\interface|uLCD_TEST|mDLY [4]),
	.datab(\interface|uLCD_TEST|mDLY [1]),
	.datac(\interface|uLCD_TEST|mDLY [3]),
	.datad(\interface|uLCD_TEST|mDLY [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~1 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~1_combout  = (!\interface|uLCD_TEST|mDLY [7]) # (!\interface|uLCD_TEST|mDLY [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|mDLY [8]),
	.datad(\interface|uLCD_TEST|mDLY [7]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~1 .lut_mask = 16'h0FFF;
defparam \interface|uLCD_TEST|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~2 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~2_combout  = (((\interface|uLCD_TEST|LessThan1~0_combout ) # (\interface|uLCD_TEST|LessThan1~1_combout )) # (!\interface|uLCD_TEST|mDLY [5])) # (!\interface|uLCD_TEST|mDLY [6])

	.dataa(\interface|uLCD_TEST|mDLY [6]),
	.datab(\interface|uLCD_TEST|mDLY [5]),
	.datac(\interface|uLCD_TEST|LessThan1~0_combout ),
	.datad(\interface|uLCD_TEST|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~2 .lut_mask = 16'hFFF7;
defparam \interface|uLCD_TEST|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~4 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~4_combout  = (((!\interface|uLCD_TEST|mDLY [15]) # (!\interface|uLCD_TEST|mDLY [16])) # (!\interface|uLCD_TEST|mDLY [13])) # (!\interface|uLCD_TEST|mDLY [14])

	.dataa(\interface|uLCD_TEST|mDLY [14]),
	.datab(\interface|uLCD_TEST|mDLY [13]),
	.datac(\interface|uLCD_TEST|mDLY [16]),
	.datad(\interface|uLCD_TEST|mDLY [15]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~4 .lut_mask = 16'h7FFF;
defparam \interface|uLCD_TEST|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|LessThan1~5 (
// Equation(s):
// \interface|uLCD_TEST|LessThan1~5_combout  = (!\interface|uLCD_TEST|LessThan1~3_combout  & (\interface|uLCD_TEST|mDLY [17] & (!\interface|uLCD_TEST|LessThan1~2_combout  & !\interface|uLCD_TEST|LessThan1~4_combout )))

	.dataa(\interface|uLCD_TEST|LessThan1~3_combout ),
	.datab(\interface|uLCD_TEST|mDLY [17]),
	.datac(\interface|uLCD_TEST|LessThan1~2_combout ),
	.datad(\interface|uLCD_TEST|LessThan1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LessThan1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LessThan1~5 .lut_mask = 16'h0004;
defparam \interface|uLCD_TEST|LessThan1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST~19 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST~19_combout  = ((\interface|uLCD_TEST|mLCD_ST~18_combout ) # ((\interface|uLCD_TEST|mLCD_ST.000010~q  & !\interface|uLCD_TEST|LessThan1~5_combout ))) # (!\interface|uLCD_TEST|LessThan0~1_combout )

	.dataa(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST~18_combout ),
	.datad(\interface|uLCD_TEST|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST~19 .lut_mask = 16'hF5FD;
defparam \interface|uLCD_TEST|mLCD_ST~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000001~3 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000001~3_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~q  & (((\interface|uLCD_TEST|mLCD_ST~19_combout )))) # (!\interface|uLCD_TEST|mLCD_ST.000001~q  & (!\interface|uLCD_TEST|mLCD_ST.000010~q  & 
// (!\interface|uLCD_TEST|mLCD_ST.000011~q  & !\interface|uLCD_TEST|mLCD_ST~19_combout )))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000001~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001~3 .lut_mask = 16'hF001;
defparam \interface|uLCD_TEST|mLCD_ST.000001~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y20_N15
dffeas \interface|uLCD_TEST|mLCD_ST.000001 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mLCD_ST.000001~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000001~2 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000001~2_combout  = (!\interface|uLCD_TEST|mLCD_ST.000010~q  & (!\interface|uLCD_TEST|mLCD_ST.000001~q  & !\interface|uLCD_TEST|mLCD_ST.000011~q ))

	.dataa(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000001~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000001~2 .lut_mask = 16'h0005;
defparam \interface|uLCD_TEST|mLCD_ST.000001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector0~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector0~0_combout  = (\interface|uLCD_TEST|mLCD_ST.000001~2_combout ) # ((\interface|uLCD_TEST|mLCD_Start~q  & ((!\interface|uLCD_TEST|mLCD_ST.000001~q ) # (!\interface|uLCD_TEST|u0|oDone~q ))))

	.dataa(\interface|uLCD_TEST|u0|oDone~q ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datac(\interface|uLCD_TEST|mLCD_Start~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST.000001~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector0~0 .lut_mask = 16'hFF70;
defparam \interface|uLCD_TEST|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y20_N23
dffeas \interface|uLCD_TEST|mLCD_Start (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_Start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_Start .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_Start .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|preStart~feeder (
// Equation(s):
// \interface|uLCD_TEST|u0|preStart~feeder_combout  = \interface|uLCD_TEST|mLCD_Start~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|mLCD_Start~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|preStart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|preStart~feeder .lut_mask = 16'hFF00;
defparam \interface|uLCD_TEST|u0|preStart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N29
dffeas \interface|uLCD_TEST|u0|preStart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|preStart~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|preStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|preStart .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|preStart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X93_Y11_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST.00~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST.00~0_combout  = !\interface|uLCD_TEST|u0|ST.11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|ST.11~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.00~0 .lut_mask = 16'h00FF;
defparam \interface|uLCD_TEST|u0|ST.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|mStart~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|mStart~0_combout  = (\interface|uLCD_TEST|u0|mStart~q  & (((!\interface|uLCD_TEST|u0|ST.11~q )))) # (!\interface|uLCD_TEST|u0|mStart~q  & (\interface|uLCD_TEST|mLCD_Start~q  & ((!\interface|uLCD_TEST|u0|preStart~q ))))

	.dataa(\interface|uLCD_TEST|mLCD_Start~q ),
	.datab(\interface|uLCD_TEST|u0|ST.11~q ),
	.datac(\interface|uLCD_TEST|u0|mStart~q ),
	.datad(\interface|uLCD_TEST|u0|preStart~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|mStart~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart~0 .lut_mask = 16'h303A;
defparam \interface|uLCD_TEST|u0|mStart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N13
dffeas \interface|uLCD_TEST|u0|mStart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|mStart~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|mStart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|mStart .power_up = "low";
// synopsys translate_on

// Location: FF_X93_Y11_N1
dffeas \interface|uLCD_TEST|u0|ST.00 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST.00~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.00 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST.01~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST.01~0_combout  = !\interface|uLCD_TEST|u0|ST.00~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|ST.00~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.01~0 .lut_mask = 16'h00FF;
defparam \interface|uLCD_TEST|u0|ST.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N3
dffeas \interface|uLCD_TEST|u0|ST.01 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST.01~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.01~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.01 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.01 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector2~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector2~0_combout  = (\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|ST.10~q  & !\interface|uLCD_TEST|u0|Cont [4]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.01~q ),
	.datac(\interface|uLCD_TEST|u0|ST.10~q ),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector2~0 .lut_mask = 16'hCCFC;
defparam \interface|uLCD_TEST|u0|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N9
dffeas \interface|uLCD_TEST|u0|ST.10 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.10 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.10 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector4~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector4~0_combout  = (\interface|uLCD_TEST|u0|Cont [4] & ((\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|ST.10~q ) # (!\interface|uLCD_TEST|u0|ST.00~q ))))

	.dataa(\interface|uLCD_TEST|u0|Cont [4]),
	.datab(\interface|uLCD_TEST|u0|ST.01~q ),
	.datac(\interface|uLCD_TEST|u0|ST.10~q ),
	.datad(\interface|uLCD_TEST|u0|ST.00~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector4~0 .lut_mask = 16'hA8AA;
defparam \interface|uLCD_TEST|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector2~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector2~1_combout  = (\interface|uLCD_TEST|u0|ST.10~q  & !\interface|uLCD_TEST|u0|Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|u0|ST.10~q ),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector2~1 .lut_mask = 16'h00F0;
defparam \interface|uLCD_TEST|u0|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector5~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector5~0_combout  = (\interface|uLCD_TEST|u0|ST.01~q ) # (((\interface|uLCD_TEST|u0|Cont [4] & \interface|uLCD_TEST|u0|ST.10~q )) # (!\interface|uLCD_TEST|u0|ST.00~q ))

	.dataa(\interface|uLCD_TEST|u0|Cont [4]),
	.datab(\interface|uLCD_TEST|u0|ST.01~q ),
	.datac(\interface|uLCD_TEST|u0|ST.10~q ),
	.datad(\interface|uLCD_TEST|u0|ST.00~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector5~0 .lut_mask = 16'hECFF;
defparam \interface|uLCD_TEST|u0|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~0_combout  = \interface|uLCD_TEST|u0|Cont [0] $ (VCC)
// \interface|uLCD_TEST|u0|Add0~1  = CARRY(\interface|uLCD_TEST|u0|Cont [0])

	.dataa(\interface|uLCD_TEST|u0|Cont [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Add0~0_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~1 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~0 .lut_mask = 16'h55AA;
defparam \interface|uLCD_TEST|u0|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector8~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector8~0_combout  = (\interface|uLCD_TEST|u0|Add0~0_combout  & ((\interface|uLCD_TEST|u0|Selector2~1_combout ) # ((\interface|uLCD_TEST|u0|Selector5~0_combout  & \interface|uLCD_TEST|u0|Cont [0])))) # 
// (!\interface|uLCD_TEST|u0|Add0~0_combout  & (\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Cont [0])))

	.dataa(\interface|uLCD_TEST|u0|Add0~0_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [0]),
	.datad(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector8~0 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_TEST|u0|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N11
dffeas \interface|uLCD_TEST|u0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~2 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~2_combout  = (\interface|uLCD_TEST|u0|Cont [1] & (!\interface|uLCD_TEST|u0|Add0~1 )) # (!\interface|uLCD_TEST|u0|Cont [1] & ((\interface|uLCD_TEST|u0|Add0~1 ) # (GND)))
// \interface|uLCD_TEST|u0|Add0~3  = CARRY((!\interface|uLCD_TEST|u0|Add0~1 ) # (!\interface|uLCD_TEST|u0|Cont [1]))

	.dataa(\interface|uLCD_TEST|u0|Cont [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~1 ),
	.combout(\interface|uLCD_TEST|u0|Add0~2_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~3 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~2 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|u0|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector7~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector7~0_combout  = (\interface|uLCD_TEST|u0|Selector2~1_combout  & ((\interface|uLCD_TEST|u0|Add0~2_combout ) # ((\interface|uLCD_TEST|u0|Selector5~0_combout  & \interface|uLCD_TEST|u0|Cont [1])))) # 
// (!\interface|uLCD_TEST|u0|Selector2~1_combout  & (\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Cont [1])))

	.dataa(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [1]),
	.datad(\interface|uLCD_TEST|u0|Add0~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector7~0 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_TEST|u0|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N27
dffeas \interface|uLCD_TEST|u0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~4 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~4_combout  = (\interface|uLCD_TEST|u0|Cont [2] & (\interface|uLCD_TEST|u0|Add0~3  $ (GND))) # (!\interface|uLCD_TEST|u0|Cont [2] & (!\interface|uLCD_TEST|u0|Add0~3  & VCC))
// \interface|uLCD_TEST|u0|Add0~5  = CARRY((\interface|uLCD_TEST|u0|Cont [2] & !\interface|uLCD_TEST|u0|Add0~3 ))

	.dataa(\interface|uLCD_TEST|u0|Cont [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~3 ),
	.combout(\interface|uLCD_TEST|u0|Add0~4_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~5 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~4 .lut_mask = 16'hA50A;
defparam \interface|uLCD_TEST|u0|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector6~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector6~0_combout  = (\interface|uLCD_TEST|u0|Add0~4_combout  & ((\interface|uLCD_TEST|u0|Selector2~1_combout ) # ((\interface|uLCD_TEST|u0|Selector5~0_combout  & \interface|uLCD_TEST|u0|Cont [2])))) # 
// (!\interface|uLCD_TEST|u0|Add0~4_combout  & (\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Cont [2])))

	.dataa(\interface|uLCD_TEST|u0|Add0~4_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [2]),
	.datad(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector6~0 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_TEST|u0|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N13
dffeas \interface|uLCD_TEST|u0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~6 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~6_combout  = (\interface|uLCD_TEST|u0|Cont [3] & (!\interface|uLCD_TEST|u0|Add0~5 )) # (!\interface|uLCD_TEST|u0|Cont [3] & ((\interface|uLCD_TEST|u0|Add0~5 ) # (GND)))
// \interface|uLCD_TEST|u0|Add0~7  = CARRY((!\interface|uLCD_TEST|u0|Add0~5 ) # (!\interface|uLCD_TEST|u0|Cont [3]))

	.dataa(\interface|uLCD_TEST|u0|Cont [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uLCD_TEST|u0|Add0~5 ),
	.combout(\interface|uLCD_TEST|u0|Add0~6_combout ),
	.cout(\interface|uLCD_TEST|u0|Add0~7 ));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~6 .lut_mask = 16'h5A5F;
defparam \interface|uLCD_TEST|u0|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector5~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector5~1_combout  = (\interface|uLCD_TEST|u0|Add0~6_combout  & ((\interface|uLCD_TEST|u0|Selector2~1_combout ) # ((\interface|uLCD_TEST|u0|Selector5~0_combout  & \interface|uLCD_TEST|u0|Cont [3])))) # 
// (!\interface|uLCD_TEST|u0|Add0~6_combout  & (\interface|uLCD_TEST|u0|Selector5~0_combout  & (\interface|uLCD_TEST|u0|Cont [3])))

	.dataa(\interface|uLCD_TEST|u0|Add0~6_combout ),
	.datab(\interface|uLCD_TEST|u0|Selector5~0_combout ),
	.datac(\interface|uLCD_TEST|u0|Cont [3]),
	.datad(\interface|uLCD_TEST|u0|Selector2~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector5~1 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_TEST|u0|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N31
dffeas \interface|uLCD_TEST|u0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Add0~8 (
// Equation(s):
// \interface|uLCD_TEST|u0|Add0~8_combout  = \interface|uLCD_TEST|u0|Add0~7  $ (!\interface|uLCD_TEST|u0|Cont [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|Cont [4]),
	.cin(\interface|uLCD_TEST|u0|Add0~7 ),
	.combout(\interface|uLCD_TEST|u0|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Add0~8 .lut_mask = 16'hF00F;
defparam \interface|uLCD_TEST|u0|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector4~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector4~1_combout  = (\interface|uLCD_TEST|u0|Selector4~0_combout ) # ((\interface|uLCD_TEST|u0|ST.10~q  & \interface|uLCD_TEST|u0|Add0~8_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(\interface|uLCD_TEST|u0|Selector4~0_combout ),
	.datad(\interface|uLCD_TEST|u0|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector4~1 .lut_mask = 16'hFCF0;
defparam \interface|uLCD_TEST|u0|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N7
dffeas \interface|uLCD_TEST|u0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Cont[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X92_Y11_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST~14 (
// Equation(s):
// \interface|uLCD_TEST|u0|ST~14_combout  = (\interface|uLCD_TEST|u0|Cont [4] & \interface|uLCD_TEST|u0|ST.10~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|u0|Cont [4]),
	.datad(\interface|uLCD_TEST|u0|ST.10~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST~14 .lut_mask = 16'hF000;
defparam \interface|uLCD_TEST|u0|ST~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X93_Y11_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|ST.11~feeder (
// Equation(s):
// \interface|uLCD_TEST|u0|ST.11~feeder_combout  = \interface|uLCD_TEST|u0|ST~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|u0|ST~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|ST.11~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.11~feeder .lut_mask = 16'hFF00;
defparam \interface|uLCD_TEST|u0|ST.11~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X93_Y11_N7
dffeas \interface|uLCD_TEST|u0|ST.11 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|ST.11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|ST.11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|ST.11 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|ST.11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|mStart~1 (
// Equation(s):
// \interface|uLCD_TEST|u0|mStart~1_combout  = (\interface|uLCD_TEST|u0|ST.11~q  & \interface|uLCD_TEST|u0|mStart~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|u0|ST.11~q ),
	.datad(\interface|uLCD_TEST|u0|mStart~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|mStart~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|mStart~1 .lut_mask = 16'hF000;
defparam \interface|uLCD_TEST|u0|mStart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X97_Y15_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|oDone~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|oDone~0_combout  = (\interface|uLCD_TEST|u0|mStart~1_combout ) # ((\interface|uLCD_TEST|u0|oDone~q  & ((\interface|uLCD_TEST|u0|preStart~q ) # (!\interface|uLCD_TEST|mLCD_Start~q ))))

	.dataa(\interface|uLCD_TEST|mLCD_Start~q ),
	.datab(\interface|uLCD_TEST|u0|preStart~q ),
	.datac(\interface|uLCD_TEST|u0|oDone~q ),
	.datad(\interface|uLCD_TEST|u0|mStart~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|oDone~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|oDone~0 .lut_mask = 16'hFFD0;
defparam \interface|uLCD_TEST|u0|oDone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X97_Y15_N11
dffeas \interface|uLCD_TEST|u0|oDone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|oDone~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|oDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|oDone .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|oDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector3~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector3~0_combout  = (\interface|uLCD_TEST|u0|oDone~q  & ((\interface|uLCD_TEST|mLCD_ST.000001~q ) # ((\interface|uLCD_TEST|mLCD_ST.000010~q  & !\interface|uLCD_TEST|LessThan1~5_combout )))) # (!\interface|uLCD_TEST|u0|oDone~q  & 
// (((\interface|uLCD_TEST|mLCD_ST.000010~q  & !\interface|uLCD_TEST|LessThan1~5_combout ))))

	.dataa(\interface|uLCD_TEST|u0|oDone~q ),
	.datab(\interface|uLCD_TEST|mLCD_ST.000001~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datad(\interface|uLCD_TEST|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector3~0 .lut_mask = 16'h88F8;
defparam \interface|uLCD_TEST|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y20_N11
dffeas \interface|uLCD_TEST|mLCD_ST.000010 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000010 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Selector4~0 (
// Equation(s):
// \interface|uLCD_TEST|Selector4~0_combout  = (\interface|uLCD_TEST|mLCD_ST.000010~q  & \interface|uLCD_TEST|LessThan1~5_combout )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000010~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LessThan1~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Selector4~0 .lut_mask = 16'hAA00;
defparam \interface|uLCD_TEST|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y20_N29
dffeas \interface|uLCD_TEST|mLCD_ST.000011 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000011 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_INDEX[0]~0 (
// Equation(s):
// \interface|uLCD_TEST|LUT_INDEX[0]~0_combout  = ((\interface|uLCD_TEST|mLCD_ST.000011~q  & ((\interface|uLCD_TEST|Add1~0_combout ))) # (!\interface|uLCD_TEST|mLCD_ST.000011~q  & (\interface|uLCD_TEST|LUT_INDEX [0]))) # 
// (!\interface|uLCD_TEST|LessThan0~1_combout )

	.dataa(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datab(\interface|uLCD_TEST|LessThan0~1_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Add1~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_INDEX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[0]~0 .lut_mask = 16'hFB73;
defparam \interface|uLCD_TEST|LUT_INDEX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y21_N13
dffeas \interface|uLCD_TEST|LUT_INDEX[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_INDEX[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|LUT_INDEX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_INDEX[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|LUT_INDEX[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~2 (
// Equation(s):
// \interface|uLCD_selector|Selector31~2_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~56_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[28]~29_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|ALU_operand_2[28]~29_combout ),
	.datac(\interface|uALU|Add1~56_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~2 .lut_mask = 16'hA088;
defparam \interface|uLCD_selector|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~1 (
// Equation(s):
// \interface|uLCD_selector|Selector31~1_combout  = (\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [28]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uREG|REG_data_out2 [28]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~1 .lut_mask = 16'hFA0A;
defparam \interface|uLCD_selector|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector31~3 (
// Equation(s):
// \interface|uLCD_selector|Selector31~3_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector31~2_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector31~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uLCD_selector|Selector31~2_combout ),
	.datac(\interface|uLCD_selector|Selector31~1_combout ),
	.datad(\interface|uLCD_selector|Selector31~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector31~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector31~3 .lut_mask = 16'h00EC;
defparam \interface|uLCD_selector|Selector31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & !\interface|uLCD_TEST|LUT_INDEX [1])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~3 .lut_mask = 16'h0C0C;
defparam \interface|uLCD_TEST|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~14_combout  = (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux2~3_combout  & !\interface|uLCD_TEST|LUT_INDEX [3])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux2~3_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~14 .lut_mask = 16'h0040;
defparam \interface|uLCD_TEST|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~16_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|Mux6~14_combout  & ((\interface|uLCD_selector|Selector28~3_combout ) # (\interface|uLCD_selector|Selector31~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|Selector31~3_combout ),
	.datad(\interface|uLCD_TEST|Mux6~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~16 .lut_mask = 16'hC800;
defparam \interface|uLCD_TEST|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~0 (
// Equation(s):
// \interface|uLCD_selector|Selector30~0_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [29])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 )))

	.dataa(gnd),
	.datab(\interface|uREG|REG_data_out2 [29]),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~0 .lut_mask = 16'hCFC0;
defparam \interface|uLCD_selector|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~1 (
// Equation(s):
// \interface|uLCD_selector|Selector30~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~58_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[29]~32_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~58_combout ),
	.datac(\interface|ALU_operand_2[29]~32_combout ),
	.datad(\interface|uLCD_selector|Selector19~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~1 .lut_mask = 16'hD800;
defparam \interface|uLCD_selector|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~2 (
// Equation(s):
// \interface|uLCD_selector|Selector30~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector30~1_combout ) # ((\interface|uLCD_selector|Selector30~0_combout  & \interface|uLCD_selector|Selector0~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector30~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector30~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~2 .lut_mask = 16'h5540;
defparam \interface|uLCD_selector|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~1 (
// Equation(s):
// \interface|uLCD_selector|Selector29~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~60_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[30]~31_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uALU|Add1~60_combout ),
	.datac(\interface|ALU_operand_2[30]~31_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~1 .lut_mask = 16'h88A0;
defparam \interface|uLCD_selector|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~0 (
// Equation(s):
// \interface|uLCD_selector|Selector29~0_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [30])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 )))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uREG|REG_data_out2 [30]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~0 .lut_mask = 16'hF3C0;
defparam \interface|uLCD_selector|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~2 (
// Equation(s):
// \interface|uLCD_selector|Selector29~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector29~1_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector29~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector29~1_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector29~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~2 .lut_mask = 16'h3222;
defparam \interface|uLCD_selector|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~17 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~17_combout  = (\interface|uLCD_selector|Selector31~3_combout  $ (((\interface|uLCD_selector|Selector30~2_combout ) # (\interface|uLCD_selector|Selector29~2_combout )))) # (!\interface|uLCD_selector|Selector28~3_combout )

	.dataa(\interface|uLCD_selector|Selector30~2_combout ),
	.datab(\interface|uLCD_selector|Selector29~2_combout ),
	.datac(\interface|uLCD_selector|Selector31~3_combout ),
	.datad(\interface|uLCD_selector|Selector28~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~17 .lut_mask = 16'h1EFF;
defparam \interface|uLCD_TEST|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~2 (
// Equation(s):
// \interface|uLCD_selector|Selector19~2_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [16])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 )))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uREG|REG_data_out2 [16]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a16 ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~2 .lut_mask = 16'h88A0;
defparam \interface|uLCD_selector|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~3 (
// Equation(s):
// \interface|uLCD_selector|Selector19~3_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~32_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[16]~0_combout )))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~32_combout ),
	.datac(gnd),
	.datad(\interface|ALU_operand_2[16]~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~3 .lut_mask = 16'hDD88;
defparam \interface|uLCD_selector|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~4 (
// Equation(s):
// \interface|uLCD_selector|Selector19~4_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector19~2_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector19~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector19~2_combout ),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|uLCD_selector|Selector19~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~4 .lut_mask = 16'h5444;
defparam \interface|uLCD_selector|Selector19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~1 (
// Equation(s):
// \interface|uLCD_selector|Selector17~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~36_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[18]~18_combout )))))

	.dataa(\interface|uALU|Add1~36_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|ALU_operand_2[18]~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~1 .lut_mask = 16'hB080;
defparam \interface|uLCD_selector|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~0 (
// Equation(s):
// \interface|uLCD_selector|Selector17~0_combout  = (\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [18]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a18 ),
	.datad(\interface|uREG|REG_data_out2 [18]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~0 .lut_mask = 16'hFC30;
defparam \interface|uLCD_selector|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~2 (
// Equation(s):
// \interface|uLCD_selector|Selector17~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector17~1_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector17~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector0~0_combout ),
	.datac(\interface|uLCD_selector|Selector17~1_combout ),
	.datad(\interface|uLCD_selector|Selector17~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~2 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~1 (
// Equation(s):
// \interface|uLCD_selector|Selector18~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~34_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[17]~17_combout ))))

	.dataa(\interface|ALU_operand_2[17]~17_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|uALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~1 .lut_mask = 16'hE020;
defparam \interface|uLCD_selector|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~0 (
// Equation(s):
// \interface|uLCD_selector|Selector18~0_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [17])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 )))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [17]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~0 .lut_mask = 16'hF5A0;
defparam \interface|uLCD_selector|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~2 (
// Equation(s):
// \interface|uLCD_selector|Selector18~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector18~1_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector18~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector0~0_combout ),
	.datac(\interface|uLCD_selector|Selector18~1_combout ),
	.datad(\interface|uLCD_selector|Selector18~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~2 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~0 (
// Equation(s):
// \interface|uLCD_selector|Selector16~0_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [19]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a19 ),
	.datab(\interface|uREG|REG_data_out2 [19]),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~0 .lut_mask = 16'hC0A0;
defparam \interface|uLCD_selector|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~1 (
// Equation(s):
// \interface|uLCD_selector|Selector16~1_combout  = (\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~38_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[19]~19_combout ))

	.dataa(gnd),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[19]~19_combout ),
	.datad(\interface|uALU|Add1~38_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~1 .lut_mask = 16'hFC30;
defparam \interface|uLCD_selector|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector16~2 (
// Equation(s):
// \interface|uLCD_selector|Selector16~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector16~0_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector16~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector16~0_combout ),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|uLCD_selector|Selector16~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector16~2 .lut_mask = 16'h5444;
defparam \interface|uLCD_selector|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~2 (
// Equation(s):
// \interface|uLCD_TEST|decoder~2_combout  = \interface|uLCD_selector|Selector19~4_combout  $ (((\interface|uLCD_selector|Selector16~2_combout  & ((\interface|uLCD_selector|Selector17~2_combout ) # (\interface|uLCD_selector|Selector18~2_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~4_combout ),
	.datab(\interface|uLCD_selector|Selector17~2_combout ),
	.datac(\interface|uLCD_selector|Selector18~2_combout ),
	.datad(\interface|uLCD_selector|Selector16~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~2 .lut_mask = 16'h56AA;
defparam \interface|uLCD_TEST|decoder~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~13 (
// Equation(s):
// \interface|uLCD_selector|Selector11~13_combout  = (\SW[4]~input_o ) # ((\SW[3]~input_o ) # ((\SW[6]~input_o ) # (\SW[7]~input_o )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[3]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~13 .lut_mask = 16'hFFFE;
defparam \interface|uLCD_selector|Selector11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~0 (
// Equation(s):
// \interface|uLCD_selector|Selector1~0_combout  = (!\SW[5]~input_o  & (!\SW[2]~input_o  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~0 .lut_mask = 16'h0007;
defparam \interface|uLCD_selector|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~8 (
// Equation(s):
// \interface|uLCD_selector|Selector11~8_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8 )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a8 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~8 .lut_mask = 16'hA0A0;
defparam \interface|uLCD_selector|Selector11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N2
cycloneiv_lcell_comb \interface|ucontrol|WideOr4~0 (
// Equation(s):
// \interface|ucontrol|WideOr4~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr4~0 .lut_mask = 16'h002C;
defparam \interface|ucontrol|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N0
cycloneiv_lcell_comb \interface|ucontrol|WideOr4~1 (
// Equation(s):
// \interface|ucontrol|WideOr4~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & (\interface|ucontrol|WideOr4~0_combout  & !\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ))

	.dataa(gnd),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|ucontrol|WideOr4~0_combout ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr4~1 .lut_mask = 16'h00C0;
defparam \interface|ucontrol|WideOr4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N8
cycloneiv_lcell_comb \interface|ucontrol|control_signal[8] (
// Equation(s):
// \interface|ucontrol|control_signal [8] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|control_signal [8]))) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|WideOr4~1_combout ))

	.dataa(gnd),
	.datab(\interface|ucontrol|WideOr4~1_combout ),
	.datac(\interface|ucontrol|control_signal [8]),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [8]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[8] .lut_mask = 16'hF0CC;
defparam \interface|ucontrol|control_signal[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~9 (
// Equation(s):
// \interface|uLCD_selector|Selector11~9_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|ucontrol|control_signal [8])))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|ucontrol|control_signal [8]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~9 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~1 (
// Equation(s):
// \interface|uLCD_selector|Selector1~1_combout  = (\SW[2]~input_o ) # (\SW[5]~input_o )

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~1 .lut_mask = 16'hFCFC;
defparam \interface|uLCD_selector|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~2 (
// Equation(s):
// \interface|uLCD_selector|Selector1~2_combout  = (\SW[5]~input_o ) # ((\SW[1]~input_o  & !\SW[2]~input_o ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~2 .lut_mask = 16'hF0FC;
defparam \interface|uLCD_selector|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~16 (
// Equation(s):
// \interface|uLCD_selector|Selector11~16_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & (!\interface|uALU_control|ALU_control_out [2] & \interface|uALU|Mux30~0_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~16 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~15 (
// Equation(s):
// \interface|uLCD_selector|Selector11~15_combout  = (!\SW[0]~input_o  & (!\SW[1]~input_o  & (\interface|uALU_control|ALU_control_out [2] & \interface|uALU|Mux30~0_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~15 .lut_mask = 16'h1000;
defparam \interface|uLCD_selector|Selector11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~10 (
// Equation(s):
// \interface|uLCD_selector|Selector11~10_combout  = (\interface|ALU_operand_2[8]~8_combout  & ((\interface|uLCD_selector|Selector11~16_combout ) # ((\interface|uALU|Add1~16_combout  & \interface|uLCD_selector|Selector11~15_combout )))) # 
// (!\interface|ALU_operand_2[8]~8_combout  & (\interface|uALU|Add1~16_combout  & ((\interface|uLCD_selector|Selector11~15_combout ))))

	.dataa(\interface|ALU_operand_2[8]~8_combout ),
	.datab(\interface|uALU|Add1~16_combout ),
	.datac(\interface|uLCD_selector|Selector11~16_combout ),
	.datad(\interface|uLCD_selector|Selector11~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~10 .lut_mask = 16'hECA0;
defparam \interface|uLCD_selector|Selector11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~11 (
// Equation(s):
// \interface|uLCD_selector|Selector11~11_combout  = (\interface|uLCD_selector|Selector1~1_combout  & ((\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector11~9_combout )) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// ((\interface|uLCD_selector|Selector11~10_combout ))))) # (!\interface|uLCD_selector|Selector1~1_combout  & (((!\interface|uLCD_selector|Selector1~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector11~9_combout ),
	.datab(\interface|uLCD_selector|Selector1~1_combout ),
	.datac(\interface|uLCD_selector|Selector1~2_combout ),
	.datad(\interface|uLCD_selector|Selector11~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~11 .lut_mask = 16'h8F83;
defparam \interface|uLCD_selector|Selector11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~12 (
// Equation(s):
// \interface|uLCD_selector|Selector11~12_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector11~11_combout  & ((\interface|uLCD_selector|Selector11~8_combout ))) # (!\interface|uLCD_selector|Selector11~11_combout  
// & (\interface|uREG|REG_data_out2 [8])))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector11~11_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uREG|REG_data_out2 [8]),
	.datac(\interface|uLCD_selector|Selector11~8_combout ),
	.datad(\interface|uLCD_selector|Selector11~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~12 .lut_mask = 16'hF588;
defparam \interface|uLCD_selector|Selector11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector11~14 (
// Equation(s):
// \interface|uLCD_selector|Selector11~14_combout  = (!\interface|uLCD_selector|Selector11~13_combout  & \interface|uLCD_selector|Selector11~12_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector11~13_combout ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector11~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector11~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector11~14 .lut_mask = 16'h3300;
defparam \interface|uLCD_selector|Selector11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~0 (
// Equation(s):
// \interface|uLCD_selector|Selector8~0_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~22_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[11]~5_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~22_combout ),
	.datac(\interface|ALU_operand_2[11]~5_combout ),
	.datad(\interface|uLCD_selector|Selector31~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~0 .lut_mask = 16'h00D8;
defparam \interface|uLCD_selector|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~1 (
// Equation(s):
// \interface|uLCD_selector|Selector8~1_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [11])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\interface|uREG|REG_data_out2 [11]),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~1 .lut_mask = 16'hB800;
defparam \interface|uLCD_selector|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector8~2 (
// Equation(s):
// \interface|uLCD_selector|Selector8~2_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uLCD_selector|Selector8~0_combout ) # ((!\interface|uLCD_selector|Selector31~0_combout  & \interface|uLCD_selector|Selector8~1_combout )))) # 
// (!\interface|uLCD_selector|Selector19~6_combout  & (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector8~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector8~0_combout ),
	.datad(\interface|uLCD_selector|Selector8~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector8~2 .lut_mask = 16'hB3A0;
defparam \interface|uLCD_selector|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~0 (
// Equation(s):
// \interface|uLCD_selector|Selector10~0_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~0 .lut_mask = 16'hF000;
defparam \interface|uLCD_selector|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~1 (
// Equation(s):
// \interface|uLCD_selector|Selector10~1_combout  = (!\SW[0]~input_o  & (\interface|ucontrol|control_signal [9] & (!\SW[1]~input_o  & !\SW[2]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\interface|ucontrol|control_signal [9]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~1 .lut_mask = 16'h0004;
defparam \interface|uLCD_selector|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~2 (
// Equation(s):
// \interface|uLCD_selector|Selector10~2_combout  = (\interface|ALU_operand_2[9]~7_combout  & ((\interface|uLCD_selector|Selector11~16_combout ) # ((\interface|uALU|Add1~18_combout  & \interface|uLCD_selector|Selector11~15_combout )))) # 
// (!\interface|ALU_operand_2[9]~7_combout  & (\interface|uALU|Add1~18_combout  & ((\interface|uLCD_selector|Selector11~15_combout ))))

	.dataa(\interface|ALU_operand_2[9]~7_combout ),
	.datab(\interface|uALU|Add1~18_combout ),
	.datac(\interface|uLCD_selector|Selector11~16_combout ),
	.datad(\interface|uLCD_selector|Selector11~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~2 .lut_mask = 16'hECA0;
defparam \interface|uLCD_selector|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~3 (
// Equation(s):
// \interface|uLCD_selector|Selector10~3_combout  = (\interface|uLCD_selector|Selector1~1_combout  & ((\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector10~1_combout )) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// ((\interface|uLCD_selector|Selector10~2_combout ))))) # (!\interface|uLCD_selector|Selector1~1_combout  & (((!\interface|uLCD_selector|Selector1~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~1_combout ),
	.datab(\interface|uLCD_selector|Selector10~1_combout ),
	.datac(\interface|uLCD_selector|Selector1~2_combout ),
	.datad(\interface|uLCD_selector|Selector10~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~3 .lut_mask = 16'h8F85;
defparam \interface|uLCD_selector|Selector10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~4 (
// Equation(s):
// \interface|uLCD_selector|Selector10~4_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector10~3_combout  & (\interface|uLCD_selector|Selector10~0_combout )) # (!\interface|uLCD_selector|Selector10~3_combout  & 
// ((\interface|uREG|REG_data_out2 [9]))))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector10~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uLCD_selector|Selector10~0_combout ),
	.datac(\interface|uREG|REG_data_out2 [9]),
	.datad(\interface|uLCD_selector|Selector10~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~4 .lut_mask = 16'hDDA0;
defparam \interface|uLCD_selector|Selector10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector10~5 (
// Equation(s):
// \interface|uLCD_selector|Selector10~5_combout  = (!\interface|uLCD_selector|Selector11~13_combout  & \interface|uLCD_selector|Selector10~4_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector11~13_combout ),
	.datac(\interface|uLCD_selector|Selector10~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector10~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector10~5 .lut_mask = 16'h3030;
defparam \interface|uLCD_selector|Selector10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~0 (
// Equation(s):
// \interface|uLCD_selector|Selector9~0_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10 )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~0 .lut_mask = 16'hAA00;
defparam \interface|uLCD_selector|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~1 (
// Equation(s):
// \interface|uLCD_selector|Selector9~1_combout  = (\interface|ucontrol|control_signal [10] & (!\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o )))

	.dataa(\interface|ucontrol|control_signal [10]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~1 .lut_mask = 16'h0002;
defparam \interface|uLCD_selector|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~2 (
// Equation(s):
// \interface|uLCD_selector|Selector9~2_combout  = (\interface|ALU_operand_2[10]~6_combout  & ((\interface|uLCD_selector|Selector11~16_combout ) # ((\interface|uALU|Add1~20_combout  & \interface|uLCD_selector|Selector11~15_combout )))) # 
// (!\interface|ALU_operand_2[10]~6_combout  & (\interface|uALU|Add1~20_combout  & ((\interface|uLCD_selector|Selector11~15_combout ))))

	.dataa(\interface|ALU_operand_2[10]~6_combout ),
	.datab(\interface|uALU|Add1~20_combout ),
	.datac(\interface|uLCD_selector|Selector11~16_combout ),
	.datad(\interface|uLCD_selector|Selector11~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~2 .lut_mask = 16'hECA0;
defparam \interface|uLCD_selector|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~3 (
// Equation(s):
// \interface|uLCD_selector|Selector9~3_combout  = (\interface|uLCD_selector|Selector1~1_combout  & ((\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector9~1_combout )) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// ((\interface|uLCD_selector|Selector9~2_combout ))))) # (!\interface|uLCD_selector|Selector1~1_combout  & (((!\interface|uLCD_selector|Selector1~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector9~1_combout ),
	.datab(\interface|uLCD_selector|Selector1~1_combout ),
	.datac(\interface|uLCD_selector|Selector1~2_combout ),
	.datad(\interface|uLCD_selector|Selector9~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~3 .lut_mask = 16'h8F83;
defparam \interface|uLCD_selector|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~4 (
// Equation(s):
// \interface|uLCD_selector|Selector9~4_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector9~3_combout  & (\interface|uLCD_selector|Selector9~0_combout )) # (!\interface|uLCD_selector|Selector9~3_combout  & 
// ((\interface|uREG|REG_data_out2 [10]))))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector9~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uLCD_selector|Selector9~0_combout ),
	.datac(\interface|uREG|REG_data_out2 [10]),
	.datad(\interface|uLCD_selector|Selector9~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~4 .lut_mask = 16'hDDA0;
defparam \interface|uLCD_selector|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector9~5 (
// Equation(s):
// \interface|uLCD_selector|Selector9~5_combout  = (!\interface|uLCD_selector|Selector11~13_combout  & \interface|uLCD_selector|Selector9~4_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector11~13_combout ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector9~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector9~5 .lut_mask = 16'h3300;
defparam \interface|uLCD_selector|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~3 (
// Equation(s):
// \interface|uLCD_TEST|decoder~3_combout  = \interface|uLCD_selector|Selector11~14_combout  $ (((\interface|uLCD_selector|Selector8~2_combout  & ((\interface|uLCD_selector|Selector10~5_combout ) # (\interface|uLCD_selector|Selector9~5_combout )))))

	.dataa(\interface|uLCD_selector|Selector11~14_combout ),
	.datab(\interface|uLCD_selector|Selector8~2_combout ),
	.datac(\interface|uLCD_selector|Selector10~5_combout ),
	.datad(\interface|uLCD_selector|Selector9~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~3 .lut_mask = 16'h666A;
defparam \interface|uLCD_TEST|decoder~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~2_combout ) # ((\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|decoder~3_combout  & 
// !\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|decoder~2_combout ),
	.datac(\interface|uLCD_TEST|decoder~3_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~4 .lut_mask = 16'hAAD8;
defparam \interface|uLCD_TEST|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~1 (
// Equation(s):
// \interface|uLCD_selector|Selector15~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~24_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[12]~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|ALU_operand_2[12]~4_combout ),
	.datac(\interface|uALU|Add1~24_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~1 .lut_mask = 16'hA088;
defparam \interface|uLCD_selector|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~0 (
// Equation(s):
// \interface|uLCD_selector|Selector15~0_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [12]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\interface|uREG|REG_data_out2 [12]),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~0 .lut_mask = 16'hA088;
defparam \interface|uLCD_selector|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector15~2 (
// Equation(s):
// \interface|uLCD_selector|Selector15~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector15~1_combout ) # (\interface|uLCD_selector|Selector15~0_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector15~1_combout ),
	.datac(\interface|uLCD_selector|Selector15~0_combout ),
	.datad(\interface|uLCD_selector|Selector31~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector15~2 .lut_mask = 16'h00FC;
defparam \interface|uLCD_selector|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~0 (
// Equation(s):
// \interface|uLCD_selector|Selector14~0_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~26_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[13]~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|ALU_operand_2[13]~3_combout ),
	.datac(\interface|uALU|Add1~26_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~0 .lut_mask = 16'hA088;
defparam \interface|uLCD_selector|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~1 (
// Equation(s):
// \interface|uLCD_selector|Selector14~1_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [13])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 )))

	.dataa(gnd),
	.datab(\interface|uREG|REG_data_out2 [13]),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~1 .lut_mask = 16'hCCF0;
defparam \interface|uLCD_selector|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~2 (
// Equation(s):
// \interface|uLCD_selector|Selector14~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector14~0_combout ) # ((\interface|uLCD_selector|Selector14~1_combout  & \interface|uLCD_selector|Selector0~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~0_combout ),
	.datab(\interface|uLCD_selector|Selector14~1_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector31~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~2 .lut_mask = 16'h00EA;
defparam \interface|uLCD_selector|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~0 (
// Equation(s):
// \interface|uLCD_selector|Selector12~0_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~30_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[15]~1_combout ))))

	.dataa(\interface|ALU_operand_2[15]~1_combout ),
	.datab(\interface|uALU|Add1~30_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uLCD_selector|Selector19~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~0 .lut_mask = 16'hCA00;
defparam \interface|uLCD_selector|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y19_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~1 (
// Equation(s):
// \interface|uLCD_selector|Selector12~1_combout  = (\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [15]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\interface|uREG|REG_data_out2 [15]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~1 .lut_mask = 16'hEE44;
defparam \interface|uLCD_selector|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector12~2 (
// Equation(s):
// \interface|uLCD_selector|Selector12~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector12~0_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector12~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector0~0_combout ),
	.datac(\interface|uLCD_selector|Selector12~0_combout ),
	.datad(\interface|uLCD_selector|Selector12~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector12~2 .lut_mask = 16'h5450;
defparam \interface|uLCD_selector|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~1 (
// Equation(s):
// \interface|uLCD_selector|Selector13~1_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [14])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 )))

	.dataa(\interface|uREG|REG_data_out2 [14]),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a14 ),
	.datad(\SW[1]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~1 .lut_mask = 16'hAAF0;
defparam \interface|uLCD_selector|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~0 (
// Equation(s):
// \interface|uLCD_selector|Selector13~0_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~28_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[14]~2_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uALU|Add1~28_combout ),
	.datac(\interface|ALU_operand_2[14]~2_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~0 .lut_mask = 16'h88A0;
defparam \interface|uLCD_selector|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~2 (
// Equation(s):
// \interface|uLCD_selector|Selector13~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector13~0_combout ) # ((\interface|uLCD_selector|Selector13~1_combout  & \interface|uLCD_selector|Selector0~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector13~1_combout ),
	.datab(\interface|uLCD_selector|Selector13~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector31~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~2 .lut_mask = 16'h00EC;
defparam \interface|uLCD_selector|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~4 (
// Equation(s):
// \interface|uLCD_TEST|decoder~4_combout  = \interface|uLCD_selector|Selector15~2_combout  $ (((\interface|uLCD_selector|Selector12~2_combout  & ((\interface|uLCD_selector|Selector14~2_combout ) # (\interface|uLCD_selector|Selector13~2_combout )))))

	.dataa(\interface|uLCD_selector|Selector15~2_combout ),
	.datab(\interface|uLCD_selector|Selector14~2_combout ),
	.datac(\interface|uLCD_selector|Selector12~2_combout ),
	.datad(\interface|uLCD_selector|Selector13~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~4 .lut_mask = 16'h5A6A;
defparam \interface|uLCD_TEST|decoder~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~6_combout  = (!\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|LUT_INDEX [3] & \interface|uLCD_TEST|LUT_INDEX [5]))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~6 .lut_mask = 16'h1100;
defparam \interface|uLCD_TEST|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~5_combout  = (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Mux0~6_combout  & ((\interface|uLCD_TEST|decoder~4_combout ) # (\interface|uLCD_TEST|Mux6~4_combout ))))

	.dataa(\interface|uLCD_TEST|decoder~4_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|Mux0~6_combout ),
	.datad(\interface|uLCD_TEST|Mux6~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~5 .lut_mask = 16'h3020;
defparam \interface|uLCD_TEST|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~0_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & \interface|uLCD_TEST|LUT_INDEX [3])

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~0 .lut_mask = 16'hC0C0;
defparam \interface|uLCD_TEST|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~1 (
// Equation(s):
// \interface|uLCD_selector|Selector0~1_combout  = (!\SW[7]~input_o  & ((\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [3]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uREG|REG_data_out2 [3]),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~1 .lut_mask = 16'h00E2;
defparam \interface|uLCD_selector|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~0 (
// Equation(s):
// \interface|uLCD_selector|Selector2~0_combout  = (!\SW[1]~input_o  & !\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~0 .lut_mask = 16'h000F;
defparam \interface|uLCD_selector|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N8
cycloneiv_lcell_comb \interface|uEPC|Add0~0 (
// Equation(s):
// \interface|uEPC|Add0~0_combout  = \interface|Add0~2_wirecell_combout  $ (VCC)
// \interface|uEPC|Add0~1  = CARRY(\interface|Add0~2_wirecell_combout )

	.dataa(gnd),
	.datab(\interface|Add0~2_wirecell_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\interface|uEPC|Add0~0_combout ),
	.cout(\interface|uEPC|Add0~1 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~0 .lut_mask = 16'h33CC;
defparam \interface|uEPC|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N10
cycloneiv_lcell_comb \interface|uEPC|Add0~2 (
// Equation(s):
// \interface|uEPC|Add0~2_combout  = (\interface|Add0~5_combout  & (\interface|uEPC|Add0~1  & VCC)) # (!\interface|Add0~5_combout  & (!\interface|uEPC|Add0~1 ))
// \interface|uEPC|Add0~3  = CARRY((!\interface|Add0~5_combout  & !\interface|uEPC|Add0~1 ))

	.dataa(gnd),
	.datab(\interface|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~1 ),
	.combout(\interface|uEPC|Add0~2_combout ),
	.cout(\interface|uEPC|Add0~3 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~2 .lut_mask = 16'hC303;
defparam \interface|uEPC|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N12
cycloneiv_lcell_comb \interface|uEPC|Add0~4 (
// Equation(s):
// \interface|uEPC|Add0~4_combout  = (\interface|Add0~8_combout  & ((GND) # (!\interface|uEPC|Add0~3 ))) # (!\interface|Add0~8_combout  & (\interface|uEPC|Add0~3  $ (GND)))
// \interface|uEPC|Add0~5  = CARRY((\interface|Add0~8_combout ) # (!\interface|uEPC|Add0~3 ))

	.dataa(gnd),
	.datab(\interface|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~3 ),
	.combout(\interface|uEPC|Add0~4_combout ),
	.cout(\interface|uEPC|Add0~5 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~4 .lut_mask = 16'h3CCF;
defparam \interface|uEPC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N14
cycloneiv_lcell_comb \interface|uEPC|Add0~6 (
// Equation(s):
// \interface|uEPC|Add0~6_combout  = (\interface|Add0~11_combout  & (\interface|uEPC|Add0~5  & VCC)) # (!\interface|Add0~11_combout  & (!\interface|uEPC|Add0~5 ))
// \interface|uEPC|Add0~7  = CARRY((!\interface|Add0~11_combout  & !\interface|uEPC|Add0~5 ))

	.dataa(\interface|Add0~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~5 ),
	.combout(\interface|uEPC|Add0~6_combout ),
	.cout(\interface|uEPC|Add0~7 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~6 .lut_mask = 16'hA505;
defparam \interface|uEPC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~2 (
// Equation(s):
// \interface|uLCD_selector|Selector0~2_combout  = (\SW[7]~input_o  & (!\SW[2]~input_o  & (\interface|uEPC|Add0~6_combout ))) # (!\SW[7]~input_o  & (\SW[2]~input_o  & ((\interface|uALU|Mux28~0_combout ))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\interface|uEPC|Add0~6_combout ),
	.datad(\interface|uALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~2 .lut_mask = 16'h6420;
defparam \interface|uLCD_selector|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~3 (
// Equation(s):
// \interface|uLCD_selector|Selector0~3_combout  = (\interface|uLCD_selector|Selector0~1_combout  & ((\interface|uLCD_selector|Selector0~0_combout ) # ((\interface|uLCD_selector|Selector2~0_combout  & \interface|uLCD_selector|Selector0~2_combout )))) # 
// (!\interface|uLCD_selector|Selector0~1_combout  & (\interface|uLCD_selector|Selector2~0_combout  & (\interface|uLCD_selector|Selector0~2_combout )))

	.dataa(\interface|uLCD_selector|Selector0~1_combout ),
	.datab(\interface|uLCD_selector|Selector2~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~2_combout ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~3 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~4 (
// Equation(s):
// \interface|uLCD_selector|Selector0~4_combout  = (!\SW[4]~input_o  & (!\SW[5]~input_o  & (!\SW[6]~input_o  & !\SW[3]~input_o )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[6]~input_o ),
	.datad(\SW[3]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~4 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector0~5 (
// Equation(s):
// \interface|uLCD_selector|Selector0~5_combout  = (\interface|uLCD_selector|Selector0~3_combout  & \interface|uLCD_selector|Selector0~4_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector0~3_combout ),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector0~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector0~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector0~5 .lut_mask = 16'hCC00;
defparam \interface|uLCD_selector|Selector0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~2 (
// Equation(s):
// \interface|uLCD_selector|Selector7~2_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\SW[2]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~2 .lut_mask = 16'h0003;
defparam \interface|uLCD_selector|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~3 (
// Equation(s):
// \interface|uLCD_selector|Selector3~3_combout  = (\SW[6]~input_o  & (!\SW[5]~input_o  & (\interface|uLCD_selector|Selector7~2_combout  & !\SW[7]~input_o )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|uLCD_selector|Selector7~2_combout ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~3 .lut_mask = 16'h0020;
defparam \interface|uLCD_selector|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~4 (
// Equation(s):
// \interface|uLCD_selector|Selector3~4_combout  = (!\SW[6]~input_o  & !\SW[7]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~4 .lut_mask = 16'h000F;
defparam \interface|uLCD_selector|Selector3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~3 (
// Equation(s):
// \interface|uLCD_selector|Selector1~3_combout  = (!\SW[6]~input_o  & (\SW[7]~input_o  & (!\SW[5]~input_o  & \interface|uLCD_selector|Selector7~2_combout )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[7]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector7~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~3 .lut_mask = 16'h0400;
defparam \interface|uLCD_selector|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~4 (
// Equation(s):
// \interface|uLCD_selector|Selector1~4_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~4 .lut_mask = 16'hF000;
defparam \interface|uLCD_selector|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~5 (
// Equation(s):
// \interface|uLCD_selector|Selector1~5_combout  = (\interface|ucontrol|control_signal [2] & (!\SW[0]~input_o  & (!\SW[1]~input_o  & !\SW[2]~input_o )))

	.dataa(\interface|ucontrol|control_signal [2]),
	.datab(\SW[0]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~5 .lut_mask = 16'h0002;
defparam \interface|uLCD_selector|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~6 (
// Equation(s):
// \interface|uLCD_selector|Selector1~6_combout  = (\interface|uLCD_selector|Selector2~3_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~4_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[2]~14_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~4_combout ),
	.datac(\interface|ALU_operand_2[2]~14_combout ),
	.datad(\interface|uLCD_selector|Selector2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~6 .lut_mask = 16'hD800;
defparam \interface|uLCD_selector|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~7 (
// Equation(s):
// \interface|uLCD_selector|Selector1~7_combout  = (\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector1~1_combout  & (\interface|uLCD_selector|Selector1~5_combout ))) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// (((\interface|uLCD_selector|Selector1~6_combout )) # (!\interface|uLCD_selector|Selector1~1_combout )))

	.dataa(\interface|uLCD_selector|Selector1~2_combout ),
	.datab(\interface|uLCD_selector|Selector1~1_combout ),
	.datac(\interface|uLCD_selector|Selector1~5_combout ),
	.datad(\interface|uLCD_selector|Selector1~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~7 .lut_mask = 16'hD591;
defparam \interface|uLCD_selector|Selector1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~8 (
// Equation(s):
// \interface|uLCD_selector|Selector1~8_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector1~7_combout  & ((\interface|uLCD_selector|Selector1~4_combout ))) # (!\interface|uLCD_selector|Selector1~7_combout  & 
// (\interface|uREG|REG_data_out2 [2])))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector1~7_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uREG|REG_data_out2 [2]),
	.datac(\interface|uLCD_selector|Selector1~4_combout ),
	.datad(\interface|uLCD_selector|Selector1~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~8 .lut_mask = 16'hF588;
defparam \interface|uLCD_selector|Selector1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N22
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~9 (
// Equation(s):
// \interface|uLCD_selector|Selector1~9_combout  = (\interface|uLCD_selector|Selector3~4_combout  & ((\interface|uLCD_selector|Selector1~8_combout ) # ((\interface|uEPC|Add0~4_combout  & \interface|uLCD_selector|Selector1~3_combout )))) # 
// (!\interface|uLCD_selector|Selector3~4_combout  & (\interface|uEPC|Add0~4_combout  & (\interface|uLCD_selector|Selector1~3_combout )))

	.dataa(\interface|uLCD_selector|Selector3~4_combout ),
	.datab(\interface|uEPC|Add0~4_combout ),
	.datac(\interface|uLCD_selector|Selector1~3_combout ),
	.datad(\interface|uLCD_selector|Selector1~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~9 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~10 (
// Equation(s):
// \interface|uLCD_selector|Selector1~10_combout  = (\interface|uLCD_selector|Selector3~2_combout  & ((\interface|uLCD_selector|Selector1~9_combout ) # ((\interface|uLCD_selector|Selector3~3_combout  & \interface|uALU_control|ALU_control_out [2]))))

	.dataa(\interface|uLCD_selector|Selector3~3_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uLCD_selector|Selector1~9_combout ),
	.datad(\interface|uLCD_selector|Selector3~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~10 .lut_mask = 16'hF800;
defparam \interface|uLCD_selector|Selector1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~4 (
// Equation(s):
// \interface|uLCD_selector|Selector2~4_combout  = (\interface|uLCD_selector|Selector2~3_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~2_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[1]~15_combout )))))

	.dataa(\interface|uALU|Add1~2_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[1]~15_combout ),
	.datad(\interface|uLCD_selector|Selector2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~4 .lut_mask = 16'hB800;
defparam \interface|uLCD_selector|Selector2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~2 (
// Equation(s):
// \interface|uLCD_selector|Selector2~2_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & (\interface|ucontrol|control_signal [1] & !\SW[2]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\interface|ucontrol|control_signal [1]),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~2 .lut_mask = 16'h0010;
defparam \interface|uLCD_selector|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~5 (
// Equation(s):
// \interface|uLCD_selector|Selector2~5_combout  = (\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector1~1_combout  & ((\interface|uLCD_selector|Selector2~2_combout )))) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// (((\interface|uLCD_selector|Selector2~4_combout )) # (!\interface|uLCD_selector|Selector1~1_combout )))

	.dataa(\interface|uLCD_selector|Selector1~2_combout ),
	.datab(\interface|uLCD_selector|Selector1~1_combout ),
	.datac(\interface|uLCD_selector|Selector2~4_combout ),
	.datad(\interface|uLCD_selector|Selector2~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~5 .lut_mask = 16'hD951;
defparam \interface|uLCD_selector|Selector2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~1 (
// Equation(s):
// \interface|uLCD_selector|Selector2~1_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[0]~input_o ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~1 .lut_mask = 16'hF000;
defparam \interface|uLCD_selector|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~6 (
// Equation(s):
// \interface|uLCD_selector|Selector2~6_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector2~5_combout  & ((\interface|uLCD_selector|Selector2~1_combout ))) # (!\interface|uLCD_selector|Selector2~5_combout  & 
// (\interface|uREG|REG_data_out2 [1])))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector2~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~0_combout ),
	.datab(\interface|uREG|REG_data_out2 [1]),
	.datac(\interface|uLCD_selector|Selector2~5_combout ),
	.datad(\interface|uLCD_selector|Selector2~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~6 .lut_mask = 16'hF858;
defparam \interface|uLCD_selector|Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~7 (
// Equation(s):
// \interface|uLCD_selector|Selector2~7_combout  = (\interface|uLCD_selector|Selector3~4_combout  & ((\interface|uLCD_selector|Selector2~6_combout ) # ((\interface|uEPC|Add0~2_combout  & \interface|uLCD_selector|Selector1~3_combout )))) # 
// (!\interface|uLCD_selector|Selector3~4_combout  & (\interface|uEPC|Add0~2_combout  & (\interface|uLCD_selector|Selector1~3_combout )))

	.dataa(\interface|uLCD_selector|Selector3~4_combout ),
	.datab(\interface|uEPC|Add0~2_combout ),
	.datac(\interface|uLCD_selector|Selector1~3_combout ),
	.datad(\interface|uLCD_selector|Selector2~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~7 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~8 (
// Equation(s):
// \interface|uLCD_selector|Selector2~8_combout  = (\interface|uLCD_selector|Selector3~2_combout  & ((\interface|uLCD_selector|Selector2~7_combout ) # ((\interface|uALU_control|ALU_control_out [1] & \interface|uLCD_selector|Selector3~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~2_combout ),
	.datab(\interface|uALU_control|ALU_control_out [1]),
	.datac(\interface|uLCD_selector|Selector3~3_combout ),
	.datad(\interface|uLCD_selector|Selector2~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~8 .lut_mask = 16'hAA80;
defparam \interface|uLCD_selector|Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~5 (
// Equation(s):
// \interface|uLCD_selector|Selector3~5_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~5 .lut_mask = 16'hF000;
defparam \interface|uLCD_selector|Selector3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~6 (
// Equation(s):
// \interface|uLCD_selector|Selector3~6_combout  = (!\SW[0]~input_o  & (\interface|ucontrol|control_signal [0] & (!\SW[1]~input_o  & !\SW[2]~input_o )))

	.dataa(\SW[0]~input_o ),
	.datab(\interface|ucontrol|control_signal [0]),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~6 .lut_mask = 16'h0004;
defparam \interface|uLCD_selector|Selector3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N4
cycloneiv_lcell_comb \interface|uALU|Mux31~0 (
// Equation(s):
// \interface|uALU|Mux31~0_combout  = (\interface|uALU|Mux30~0_combout  & ((\interface|ucontrol|control_signal [2] & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (!\interface|ucontrol|control_signal [2] & 
// (\interface|uREG|REG_data_out2 [0]))))

	.dataa(\interface|uREG|REG_data_out2 [0]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(\interface|uALU|Mux30~0_combout ),
	.datad(\interface|ucontrol|control_signal [2]),
	.cin(gnd),
	.combout(\interface|uALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|Mux31~0 .lut_mask = 16'hC0A0;
defparam \interface|uALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~7 (
// Equation(s):
// \interface|uLCD_selector|Selector3~7_combout  = (\interface|uLCD_selector|Selector2~0_combout  & ((\interface|uALU|Mux31~0_combout ) # ((\interface|uALU|LessThan0~10_combout  & \interface|uALU|Mux31~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector2~0_combout ),
	.datab(\interface|uALU|LessThan0~10_combout ),
	.datac(\interface|uALU|Mux31~0_combout ),
	.datad(\interface|uALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~7 .lut_mask = 16'hA8A0;
defparam \interface|uLCD_selector|Selector3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~8 (
// Equation(s):
// \interface|uLCD_selector|Selector3~8_combout  = (\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector3~6_combout  & (\interface|uLCD_selector|Selector1~1_combout ))) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// (((\interface|uLCD_selector|Selector3~7_combout ) # (!\interface|uLCD_selector|Selector1~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~6_combout ),
	.datab(\interface|uLCD_selector|Selector1~2_combout ),
	.datac(\interface|uLCD_selector|Selector1~1_combout ),
	.datad(\interface|uLCD_selector|Selector3~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~8 .lut_mask = 16'hB383;
defparam \interface|uLCD_selector|Selector3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~9 (
// Equation(s):
// \interface|uLCD_selector|Selector3~9_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector3~8_combout  & ((\interface|uLCD_selector|Selector3~5_combout ))) # (!\interface|uLCD_selector|Selector3~8_combout  & 
// (\interface|uREG|REG_data_out2 [0])))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector3~8_combout ))))

	.dataa(\interface|uREG|REG_data_out2 [0]),
	.datab(\interface|uLCD_selector|Selector3~5_combout ),
	.datac(\interface|uLCD_selector|Selector1~0_combout ),
	.datad(\interface|uLCD_selector|Selector3~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~9 .lut_mask = 16'hCFA0;
defparam \interface|uLCD_selector|Selector3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~11 (
// Equation(s):
// \interface|uLCD_selector|Selector3~11_combout  = (\interface|uLCD_selector|Selector1~3_combout  & ((\interface|uEPC|Add0~0_combout ) # ((\interface|uLCD_selector|Selector3~4_combout  & \interface|uLCD_selector|Selector3~9_combout )))) # 
// (!\interface|uLCD_selector|Selector1~3_combout  & (((\interface|uLCD_selector|Selector3~4_combout  & \interface|uLCD_selector|Selector3~9_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~3_combout ),
	.datab(\interface|uEPC|Add0~0_combout ),
	.datac(\interface|uLCD_selector|Selector3~4_combout ),
	.datad(\interface|uLCD_selector|Selector3~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~11 .lut_mask = 16'hF888;
defparam \interface|uLCD_selector|Selector3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~12 (
// Equation(s):
// \interface|uLCD_selector|Selector3~12_combout  = (\interface|uLCD_selector|Selector3~11_combout ) # ((\interface|uALU_control|ALU_control_out [0] & \interface|uLCD_selector|Selector3~3_combout ))

	.dataa(\interface|uALU_control|ALU_control_out [0]),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector3~3_combout ),
	.datad(\interface|uLCD_selector|Selector3~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~12 .lut_mask = 16'hFFA0;
defparam \interface|uLCD_selector|Selector3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector3~10 (
// Equation(s):
// \interface|uLCD_selector|Selector3~10_combout  = (!\SW[4]~input_o  & (!\SW[3]~input_o  & \interface|uLCD_selector|Selector3~12_combout ))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\interface|uLCD_selector|Selector3~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector3~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector3~10 .lut_mask = 16'h0500;
defparam \interface|uLCD_selector|Selector3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~5 (
// Equation(s):
// \interface|uLCD_TEST|decoder~5_combout  = \interface|uLCD_selector|Selector3~10_combout  $ (((\interface|uLCD_selector|Selector0~5_combout  & ((\interface|uLCD_selector|Selector1~10_combout ) # (\interface|uLCD_selector|Selector2~8_combout )))))

	.dataa(\interface|uLCD_selector|Selector0~5_combout ),
	.datab(\interface|uLCD_selector|Selector1~10_combout ),
	.datac(\interface|uLCD_selector|Selector2~8_combout ),
	.datad(\interface|uLCD_selector|Selector3~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~5 .lut_mask = 16'h57A8;
defparam \interface|uLCD_TEST|decoder~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~19 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~19_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Mux3~0_combout  & (\interface|uLCD_TEST|decoder~5_combout  & !\interface|uLCD_TEST|LUT_INDEX [0])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|Mux3~0_combout ),
	.datac(\interface|uLCD_TEST|decoder~5_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~19 .lut_mask = 16'h0080;
defparam \interface|uLCD_TEST|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~10_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (((\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & ((\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|LUT_INDEX [2])) # 
// (!\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|LUT_INDEX [0])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~10 .lut_mask = 16'hBF04;
defparam \interface|uLCD_TEST|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~7 (
// Equation(s):
// \interface|uLCD_TEST|decoder~7_combout  = \interface|Add0~2_combout  $ ((((!\interface|Add0~5_combout  & !\interface|Add0~8_combout )) # (!\interface|Add0~11_combout )))

	.dataa(\interface|Add0~5_combout ),
	.datab(\interface|Add0~2_combout ),
	.datac(\interface|Add0~11_combout ),
	.datad(\interface|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~7 .lut_mask = 16'hC393;
defparam \interface|uLCD_TEST|decoder~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~6_combout  = (!\SW[6]~input_o  & !\SW[4]~input_o )

	.dataa(\SW[6]~input_o ),
	.datab(gnd),
	.datac(\SW[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~6 .lut_mask = 16'h0505;
defparam \interface|uLCD_TEST|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N8
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr2~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr2~0_combout  = (\SW[3]~input_o  & (!\SW[5]~input_o  & (!\SW[1]~input_o  & !\SW[7]~input_o ))) # (!\SW[3]~input_o  & ((\SW[5]~input_o  & (!\SW[1]~input_o  & !\SW[7]~input_o )) # (!\SW[5]~input_o  & (\SW[1]~input_o  $ 
// (\SW[7]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr2~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~7_combout  = (\interface|uLCD_TEST|Mux6~6_combout  & (!\SW[0]~input_o  & (!\SW[2]~input_o  & \interface|uLCD_selector|WideOr2~0_combout )))

	.dataa(\interface|uLCD_TEST|Mux6~6_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uLCD_selector|WideOr2~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~7 .lut_mask = 16'h0200;
defparam \interface|uLCD_TEST|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux6~7_combout ))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|decoder~7_combout ))))

	.dataa(\interface|uLCD_TEST|decoder~7_combout ),
	.datab(\interface|uLCD_TEST|Mux6~7_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~8 .lut_mask = 16'hFC0A;
defparam \interface|uLCD_TEST|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~2 (
// Equation(s):
// \interface|uLCD_selector|Selector5~2_combout  = (\SW[7]~input_o  & (!\SW[5]~input_o  & \interface|uLCD_selector|Selector7~2_combout ))

	.dataa(gnd),
	.datab(\SW[7]~input_o ),
	.datac(\SW[5]~input_o ),
	.datad(\interface|uLCD_selector|Selector7~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~2 .lut_mask = 16'h0C00;
defparam \interface|uLCD_selector|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N16
cycloneiv_lcell_comb \interface|uEPC|Add0~8 (
// Equation(s):
// \interface|uEPC|Add0~8_combout  = (\interface|Add0~14_combout  & ((GND) # (!\interface|uEPC|Add0~7 ))) # (!\interface|Add0~14_combout  & (\interface|uEPC|Add0~7  $ (GND)))
// \interface|uEPC|Add0~9  = CARRY((\interface|Add0~14_combout ) # (!\interface|uEPC|Add0~7 ))

	.dataa(gnd),
	.datab(\interface|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~7 ),
	.combout(\interface|uEPC|Add0~8_combout ),
	.cout(\interface|uEPC|Add0~9 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~8 .lut_mask = 16'h3CCF;
defparam \interface|uEPC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N18
cycloneiv_lcell_comb \interface|uEPC|Add0~10 (
// Equation(s):
// \interface|uEPC|Add0~10_combout  = (\interface|Add0~17_combout  & (\interface|uEPC|Add0~9  & VCC)) # (!\interface|Add0~17_combout  & (!\interface|uEPC|Add0~9 ))
// \interface|uEPC|Add0~11  = CARRY((!\interface|Add0~17_combout  & !\interface|uEPC|Add0~9 ))

	.dataa(gnd),
	.datab(\interface|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~9 ),
	.combout(\interface|uEPC|Add0~10_combout ),
	.cout(\interface|uEPC|Add0~11 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~10 .lut_mask = 16'hC303;
defparam \interface|uEPC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N20
cycloneiv_lcell_comb \interface|uEPC|Add0~12 (
// Equation(s):
// \interface|uEPC|Add0~12_combout  = (\interface|Add0~20_combout  & ((GND) # (!\interface|uEPC|Add0~11 ))) # (!\interface|Add0~20_combout  & (\interface|uEPC|Add0~11  $ (GND)))
// \interface|uEPC|Add0~13  = CARRY((\interface|Add0~20_combout ) # (!\interface|uEPC|Add0~11 ))

	.dataa(gnd),
	.datab(\interface|Add0~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\interface|uEPC|Add0~11 ),
	.combout(\interface|uEPC|Add0~12_combout ),
	.cout(\interface|uEPC|Add0~13 ));
// synopsys translate_off
defparam \interface|uEPC|Add0~12 .lut_mask = 16'h3CCF;
defparam \interface|uEPC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~3 (
// Equation(s):
// \interface|uLCD_selector|Selector5~3_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a6 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~3 .lut_mask = 16'hA0A0;
defparam \interface|uLCD_selector|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~4 (
// Equation(s):
// \interface|uLCD_selector|Selector5~4_combout  = (\interface|uALU|Add1~12_combout  & ((\interface|uLCD_selector|Selector11~15_combout ) # ((\interface|ALU_operand_2[6]~10_combout  & \interface|uLCD_selector|Selector11~16_combout )))) # 
// (!\interface|uALU|Add1~12_combout  & (\interface|ALU_operand_2[6]~10_combout  & (\interface|uLCD_selector|Selector11~16_combout )))

	.dataa(\interface|uALU|Add1~12_combout ),
	.datab(\interface|ALU_operand_2[6]~10_combout ),
	.datac(\interface|uLCD_selector|Selector11~16_combout ),
	.datad(\interface|uLCD_selector|Selector11~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~4 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~5 (
// Equation(s):
// \interface|uLCD_selector|Selector5~5_combout  = (\interface|uLCD_selector|Selector1~1_combout  & ((\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector11~9_combout )) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// ((\interface|uLCD_selector|Selector5~4_combout ))))) # (!\interface|uLCD_selector|Selector1~1_combout  & (((!\interface|uLCD_selector|Selector1~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector11~9_combout ),
	.datab(\interface|uLCD_selector|Selector1~1_combout ),
	.datac(\interface|uLCD_selector|Selector1~2_combout ),
	.datad(\interface|uLCD_selector|Selector5~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~5 .lut_mask = 16'h8F83;
defparam \interface|uLCD_selector|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~6 (
// Equation(s):
// \interface|uLCD_selector|Selector5~6_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector5~5_combout  & ((\interface|uLCD_selector|Selector5~3_combout ))) # (!\interface|uLCD_selector|Selector5~5_combout  & 
// (\interface|uREG|REG_data_out2 [6])))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector5~5_combout ))))

	.dataa(\interface|uREG|REG_data_out2 [6]),
	.datab(\interface|uLCD_selector|Selector1~0_combout ),
	.datac(\interface|uLCD_selector|Selector5~3_combout ),
	.datad(\interface|uLCD_selector|Selector5~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~6 .lut_mask = 16'hF388;
defparam \interface|uLCD_selector|Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~7 (
// Equation(s):
// \interface|uLCD_selector|Selector5~7_combout  = (\interface|uLCD_selector|Selector5~2_combout  & ((\interface|uEPC|Add0~12_combout ) # ((!\SW[7]~input_o  & \interface|uLCD_selector|Selector5~6_combout )))) # (!\interface|uLCD_selector|Selector5~2_combout  
// & (!\SW[7]~input_o  & ((\interface|uLCD_selector|Selector5~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~2_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uEPC|Add0~12_combout ),
	.datad(\interface|uLCD_selector|Selector5~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~7 .lut_mask = 16'hB3A0;
defparam \interface|uLCD_selector|Selector5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector5~8 (
// Equation(s):
// \interface|uLCD_selector|Selector5~8_combout  = (!\SW[6]~input_o  & (!\SW[4]~input_o  & (!\SW[3]~input_o  & \interface|uLCD_selector|Selector5~7_combout )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\interface|uLCD_selector|Selector5~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector5~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector5~8 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~2 (
// Equation(s):
// \interface|uLCD_selector|Selector6~2_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5  & \SW[0]~input_o )

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a5 ),
	.datab(gnd),
	.datac(gnd),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~2 .lut_mask = 16'hAA00;
defparam \interface|uLCD_selector|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~3 (
// Equation(s):
// \interface|uLCD_selector|Selector6~3_combout  = (!\SW[2]~input_o  & (!\SW[1]~input_o  & (!\SW[0]~input_o  & \interface|ucontrol|control_signal [5])))

	.dataa(\SW[2]~input_o ),
	.datab(\SW[1]~input_o ),
	.datac(\SW[0]~input_o ),
	.datad(\interface|ucontrol|control_signal [5]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~3 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~4 (
// Equation(s):
// \interface|uLCD_selector|Selector6~4_combout  = (\interface|uALU|Add1~10_combout  & ((\interface|uLCD_selector|Selector11~15_combout ) # ((\interface|ALU_operand_2[5]~11_combout  & \interface|uLCD_selector|Selector11~16_combout )))) # 
// (!\interface|uALU|Add1~10_combout  & (\interface|ALU_operand_2[5]~11_combout  & (\interface|uLCD_selector|Selector11~16_combout )))

	.dataa(\interface|uALU|Add1~10_combout ),
	.datab(\interface|ALU_operand_2[5]~11_combout ),
	.datac(\interface|uLCD_selector|Selector11~16_combout ),
	.datad(\interface|uLCD_selector|Selector11~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~4 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~5 (
// Equation(s):
// \interface|uLCD_selector|Selector6~5_combout  = (\interface|uLCD_selector|Selector1~2_combout  & (\interface|uLCD_selector|Selector6~3_combout  & ((\interface|uLCD_selector|Selector1~1_combout )))) # (!\interface|uLCD_selector|Selector1~2_combout  & 
// (((\interface|uLCD_selector|Selector6~4_combout ) # (!\interface|uLCD_selector|Selector1~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~2_combout ),
	.datab(\interface|uLCD_selector|Selector6~3_combout ),
	.datac(\interface|uLCD_selector|Selector6~4_combout ),
	.datad(\interface|uLCD_selector|Selector1~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~5 .lut_mask = 16'hD855;
defparam \interface|uLCD_selector|Selector6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~6 (
// Equation(s):
// \interface|uLCD_selector|Selector6~6_combout  = (\interface|uLCD_selector|Selector1~0_combout  & ((\interface|uLCD_selector|Selector6~5_combout  & (\interface|uLCD_selector|Selector6~2_combout )) # (!\interface|uLCD_selector|Selector6~5_combout  & 
// ((\interface|uREG|REG_data_out2 [5]))))) # (!\interface|uLCD_selector|Selector1~0_combout  & (((\interface|uLCD_selector|Selector6~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector6~2_combout ),
	.datab(\interface|uLCD_selector|Selector1~0_combout ),
	.datac(\interface|uLCD_selector|Selector6~5_combout ),
	.datad(\interface|uREG|REG_data_out2 [5]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~6 .lut_mask = 16'hBCB0;
defparam \interface|uLCD_selector|Selector6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y21_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~7 (
// Equation(s):
// \interface|uLCD_selector|Selector6~7_combout  = (\interface|uLCD_selector|Selector5~2_combout  & ((\interface|uEPC|Add0~10_combout ) # ((!\SW[7]~input_o  & \interface|uLCD_selector|Selector6~6_combout )))) # (!\interface|uLCD_selector|Selector5~2_combout  
// & (!\SW[7]~input_o  & (\interface|uLCD_selector|Selector6~6_combout )))

	.dataa(\interface|uLCD_selector|Selector5~2_combout ),
	.datab(\SW[7]~input_o ),
	.datac(\interface|uLCD_selector|Selector6~6_combout ),
	.datad(\interface|uEPC|Add0~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~7 .lut_mask = 16'hBA30;
defparam \interface|uLCD_selector|Selector6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector6~8 (
// Equation(s):
// \interface|uLCD_selector|Selector6~8_combout  = (!\SW[6]~input_o  & (!\SW[4]~input_o  & (!\SW[3]~input_o  & \interface|uLCD_selector|Selector6~7_combout )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[4]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\interface|uLCD_selector|Selector6~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector6~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector6~8 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~8 (
// Equation(s):
// \interface|uLCD_selector|Selector7~8_combout  = (\SW[7]~input_o  & (!\SW[5]~input_o  & ((\interface|uEPC|Add0~8_combout )))) # (!\SW[7]~input_o  & (\SW[5]~input_o  & (\interface|ucontrol|control_signal [4])))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|ucontrol|control_signal [4]),
	.datad(\interface|uEPC|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~8 .lut_mask = 16'h6240;
defparam \interface|uLCD_selector|Selector7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~11 (
// Equation(s):
// \interface|uLCD_selector|Selector7~11_combout  = (!\SW[6]~input_o  & (\interface|uLCD_selector|Selector7~2_combout  & (!\SW[3]~input_o  & !\SW[4]~input_o )))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector7~2_combout ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[4]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~11 .lut_mask = 16'h0004;
defparam \interface|uLCD_selector|Selector7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~9 (
// Equation(s):
// \interface|uLCD_selector|Selector7~9_combout  = (!\SW[6]~input_o  & (!\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[7]~input_o )))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~9 .lut_mask = 16'h0001;
defparam \interface|uLCD_selector|Selector7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~3 (
// Equation(s):
// \interface|uLCD_selector|Selector7~3_combout  = (\SW[0]~input_o  & \interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 )

	.dataa(gnd),
	.datab(\SW[0]~input_o ),
	.datac(gnd),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~3 .lut_mask = 16'hCC00;
defparam \interface|uLCD_selector|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~0 (
// Equation(s):
// \interface|uLCD_selector|Selector4~0_combout  = (!\SW[3]~input_o  & (!\SW[2]~input_o  & ((!\SW[0]~input_o ) # (!\SW[1]~input_o ))))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~0 .lut_mask = 16'h0007;
defparam \interface|uLCD_selector|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~1 (
// Equation(s):
// \interface|uLCD_selector|Selector4~1_combout  = (\SW[3]~input_o ) # (\SW[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SW[3]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~1 .lut_mask = 16'hFFF0;
defparam \interface|uLCD_selector|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X102_Y22_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~2 (
// Equation(s):
// \interface|uLCD_selector|Selector4~2_combout  = (\SW[3]~input_o ) # ((\SW[1]~input_o  & !\SW[2]~input_o ))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\SW[1]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~2 .lut_mask = 16'hAAFA;
defparam \interface|uLCD_selector|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~5 (
// Equation(s):
// \interface|uLCD_selector|Selector7~5_combout  = (\interface|ALU_operand_2[4]~12_combout  & ((\interface|uLCD_selector|Selector11~16_combout ) # ((\interface|uALU|Add1~8_combout  & \interface|uLCD_selector|Selector11~15_combout )))) # 
// (!\interface|ALU_operand_2[4]~12_combout  & (\interface|uALU|Add1~8_combout  & (\interface|uLCD_selector|Selector11~15_combout )))

	.dataa(\interface|ALU_operand_2[4]~12_combout ),
	.datab(\interface|uALU|Add1~8_combout ),
	.datac(\interface|uLCD_selector|Selector11~15_combout ),
	.datad(\interface|uLCD_selector|Selector11~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~5 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N28
cycloneiv_lcell_comb \interface|uALU|ALU_status[4]~1 (
// Equation(s):
// \interface|uALU|ALU_status[4]~1_combout  = (\interface|uALU|always1~1_combout ) # (\interface|uALU|Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uALU|always1~1_combout ),
	.datad(\interface|uALU|Equal0~10_combout ),
	.cin(gnd),
	.combout(\interface|uALU|ALU_status[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uALU|ALU_status[4]~1 .lut_mask = 16'hFFF0;
defparam \interface|uALU|ALU_status[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N0
cycloneiv_lcell_comb \interface|uALU|ALU_status[4] (
// Equation(s):
// \interface|uALU|ALU_status [4] = (\interface|uALU|ALU_status[4]~1_combout  & (\interface|uALU|ALU_status [4])) # (!\interface|uALU|ALU_status[4]~1_combout  & ((\interface|uALU|Mux0~0_combout )))

	.dataa(gnd),
	.datab(\interface|uALU|ALU_status [4]),
	.datac(\interface|uALU|Mux0~0_combout ),
	.datad(\interface|uALU|ALU_status[4]~1_combout ),
	.cin(gnd),
	.combout(\interface|uALU|ALU_status [4]),
	.cout());
// synopsys translate_off
defparam \interface|uALU|ALU_status[4] .lut_mask = 16'hCCF0;
defparam \interface|uALU|ALU_status[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y18_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~4 (
// Equation(s):
// \interface|uLCD_selector|Selector7~4_combout  = (!\SW[1]~input_o  & (!\SW[0]~input_o  & (!\SW[2]~input_o  & \interface|uALU|ALU_status [4])))

	.dataa(\SW[1]~input_o ),
	.datab(\SW[0]~input_o ),
	.datac(\SW[2]~input_o ),
	.datad(\interface|uALU|ALU_status [4]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~4 .lut_mask = 16'h0100;
defparam \interface|uLCD_selector|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~6 (
// Equation(s):
// \interface|uLCD_selector|Selector7~6_combout  = (\interface|uLCD_selector|Selector4~1_combout  & ((\interface|uLCD_selector|Selector4~2_combout  & ((\interface|uLCD_selector|Selector7~4_combout ))) # (!\interface|uLCD_selector|Selector4~2_combout  & 
// (\interface|uLCD_selector|Selector7~5_combout )))) # (!\interface|uLCD_selector|Selector4~1_combout  & (!\interface|uLCD_selector|Selector4~2_combout ))

	.dataa(\interface|uLCD_selector|Selector4~1_combout ),
	.datab(\interface|uLCD_selector|Selector4~2_combout ),
	.datac(\interface|uLCD_selector|Selector7~5_combout ),
	.datad(\interface|uLCD_selector|Selector7~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~6 .lut_mask = 16'hB931;
defparam \interface|uLCD_selector|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~7 (
// Equation(s):
// \interface|uLCD_selector|Selector7~7_combout  = (\interface|uLCD_selector|Selector4~0_combout  & ((\interface|uLCD_selector|Selector7~6_combout  & (\interface|uLCD_selector|Selector7~3_combout )) # (!\interface|uLCD_selector|Selector7~6_combout  & 
// ((\interface|uREG|REG_data_out2 [4]))))) # (!\interface|uLCD_selector|Selector4~0_combout  & (((\interface|uLCD_selector|Selector7~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector7~3_combout ),
	.datab(\interface|uREG|REG_data_out2 [4]),
	.datac(\interface|uLCD_selector|Selector4~0_combout ),
	.datad(\interface|uLCD_selector|Selector7~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~7 .lut_mask = 16'hAFC0;
defparam \interface|uLCD_selector|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N14
cycloneiv_lcell_comb \interface|uLCD_selector|Selector7~10 (
// Equation(s):
// \interface|uLCD_selector|Selector7~10_combout  = (\interface|uLCD_selector|Selector7~8_combout  & ((\interface|uLCD_selector|Selector7~11_combout ) # ((\interface|uLCD_selector|Selector7~9_combout  & \interface|uLCD_selector|Selector7~7_combout )))) # 
// (!\interface|uLCD_selector|Selector7~8_combout  & (((\interface|uLCD_selector|Selector7~9_combout  & \interface|uLCD_selector|Selector7~7_combout ))))

	.dataa(\interface|uLCD_selector|Selector7~8_combout ),
	.datab(\interface|uLCD_selector|Selector7~11_combout ),
	.datac(\interface|uLCD_selector|Selector7~9_combout ),
	.datad(\interface|uLCD_selector|Selector7~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector7~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector7~10 .lut_mask = 16'hF888;
defparam \interface|uLCD_selector|Selector7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~5 (
// Equation(s):
// \interface|uLCD_selector|Selector4~5_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7  & \SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a7 ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~5 .lut_mask = 16'hF000;
defparam \interface|uLCD_selector|Selector4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~6 (
// Equation(s):
// \interface|uLCD_selector|Selector4~6_combout  = (!\SW[1]~input_o  & (\interface|uALU|ALU_status [7] & (!\SW[0]~input_o  & !\SW[2]~input_o )))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uALU|ALU_status [7]),
	.datac(\SW[0]~input_o ),
	.datad(\SW[2]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~6 .lut_mask = 16'h0004;
defparam \interface|uLCD_selector|Selector4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~7 (
// Equation(s):
// \interface|uLCD_selector|Selector4~7_combout  = (\interface|uALU|Add1~14_combout  & ((\interface|uLCD_selector|Selector11~15_combout ) # ((\interface|ALU_operand_2[7]~9_combout  & \interface|uLCD_selector|Selector11~16_combout )))) # 
// (!\interface|uALU|Add1~14_combout  & (\interface|ALU_operand_2[7]~9_combout  & ((\interface|uLCD_selector|Selector11~16_combout ))))

	.dataa(\interface|uALU|Add1~14_combout ),
	.datab(\interface|ALU_operand_2[7]~9_combout ),
	.datac(\interface|uLCD_selector|Selector11~15_combout ),
	.datad(\interface|uLCD_selector|Selector11~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~7 .lut_mask = 16'hECA0;
defparam \interface|uLCD_selector|Selector4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~8 (
// Equation(s):
// \interface|uLCD_selector|Selector4~8_combout  = (\interface|uLCD_selector|Selector4~1_combout  & ((\interface|uLCD_selector|Selector4~2_combout  & (\interface|uLCD_selector|Selector4~6_combout )) # (!\interface|uLCD_selector|Selector4~2_combout  & 
// ((\interface|uLCD_selector|Selector4~7_combout ))))) # (!\interface|uLCD_selector|Selector4~1_combout  & (!\interface|uLCD_selector|Selector4~2_combout ))

	.dataa(\interface|uLCD_selector|Selector4~1_combout ),
	.datab(\interface|uLCD_selector|Selector4~2_combout ),
	.datac(\interface|uLCD_selector|Selector4~6_combout ),
	.datad(\interface|uLCD_selector|Selector4~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~8 .lut_mask = 16'hB391;
defparam \interface|uLCD_selector|Selector4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~9 (
// Equation(s):
// \interface|uLCD_selector|Selector4~9_combout  = (\interface|uLCD_selector|Selector4~0_combout  & ((\interface|uLCD_selector|Selector4~8_combout  & (\interface|uLCD_selector|Selector4~5_combout )) # (!\interface|uLCD_selector|Selector4~8_combout  & 
// ((\interface|uREG|REG_data_out2 [7]))))) # (!\interface|uLCD_selector|Selector4~0_combout  & (((\interface|uLCD_selector|Selector4~8_combout ))))

	.dataa(\interface|uLCD_selector|Selector4~5_combout ),
	.datab(\interface|uLCD_selector|Selector4~0_combout ),
	.datac(\interface|uLCD_selector|Selector4~8_combout ),
	.datad(\interface|uREG|REG_data_out2 [7]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~9 .lut_mask = 16'hBCB0;
defparam \interface|uLCD_selector|Selector4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N22
cycloneiv_lcell_comb \interface|uEPC|Add0~14 (
// Equation(s):
// \interface|uEPC|Add0~14_combout  = \interface|uEPC|Add0~13  $ (!\interface|Add0~23_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|Add0~23_combout ),
	.cin(\interface|uEPC|Add0~13 ),
	.combout(\interface|uEPC|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uEPC|Add0~14 .lut_mask = 16'hF00F;
defparam \interface|uEPC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N28
cycloneiv_lcell_comb \interface|ucontrol|WideOr6~0 (
// Equation(s):
// \interface|ucontrol|WideOr6~0_combout  = (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ))) # 
// (!\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ))))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a28 ),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr6~0 .lut_mask = 16'h00CA;
defparam \interface|ucontrol|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N30
cycloneiv_lcell_comb \interface|ucontrol|WideOr6~1 (
// Equation(s):
// \interface|ucontrol|WideOr6~1_combout  = (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ) # ((\interface|ucontrol|WideOr6~0_combout ) # ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31  & !\interface|ucontrol|WideOr4~0_combout 
// )))

	.dataa(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a30 ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a31 ),
	.datac(\interface|ucontrol|WideOr4~0_combout ),
	.datad(\interface|ucontrol|WideOr6~0_combout ),
	.cin(gnd),
	.combout(\interface|ucontrol|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|WideOr6~1 .lut_mask = 16'hFFAE;
defparam \interface|ucontrol|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y20_N22
cycloneiv_lcell_comb \interface|ucontrol|control_signal[7] (
// Equation(s):
// \interface|ucontrol|control_signal [7] = (GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & (\interface|ucontrol|control_signal [7])) # (!GLOBAL(\interface|ucontrol|WideOr0~2clkctrl_outclk ) & ((\interface|ucontrol|WideOr6~1_combout )))

	.dataa(\interface|ucontrol|control_signal [7]),
	.datab(gnd),
	.datac(\interface|ucontrol|WideOr6~1_combout ),
	.datad(\interface|ucontrol|WideOr0~2clkctrl_outclk ),
	.cin(gnd),
	.combout(\interface|ucontrol|control_signal [7]),
	.cout());
// synopsys translate_off
defparam \interface|ucontrol|control_signal[7] .lut_mask = 16'hAAF0;
defparam \interface|ucontrol|control_signal[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~3 (
// Equation(s):
// \interface|uLCD_selector|Selector4~3_combout  = (\SW[7]~input_o  & (!\SW[5]~input_o  & (\interface|uEPC|Add0~14_combout ))) # (!\SW[7]~input_o  & (\SW[5]~input_o  & ((\interface|ucontrol|control_signal [7]))))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|uEPC|Add0~14_combout ),
	.datad(\interface|ucontrol|control_signal [7]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~3 .lut_mask = 16'h6420;
defparam \interface|uLCD_selector|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~4 (
// Equation(s):
// \interface|uLCD_selector|Selector4~4_combout  = (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector7~2_combout  & \interface|uLCD_selector|Selector4~3_combout ))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector7~2_combout ),
	.datad(\interface|uLCD_selector|Selector4~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~4 .lut_mask = 16'h5000;
defparam \interface|uLCD_selector|Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~10 (
// Equation(s):
// \interface|uLCD_selector|Selector4~10_combout  = (\interface|uLCD_selector|Selector4~4_combout ) # ((!\SW[7]~input_o  & (!\SW[5]~input_o  & \interface|uLCD_selector|Selector4~9_combout )))

	.dataa(\SW[7]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\interface|uLCD_selector|Selector4~9_combout ),
	.datad(\interface|uLCD_selector|Selector4~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~10 .lut_mask = 16'hFF10;
defparam \interface|uLCD_selector|Selector4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector4~11 (
// Equation(s):
// \interface|uLCD_selector|Selector4~11_combout  = (!\SW[4]~input_o  & (!\SW[6]~input_o  & \interface|uLCD_selector|Selector4~10_combout ))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(\SW[6]~input_o ),
	.datad(\interface|uLCD_selector|Selector4~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector4~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector4~11 .lut_mask = 16'h0500;
defparam \interface|uLCD_selector|Selector4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~6 (
// Equation(s):
// \interface|uLCD_TEST|decoder~6_combout  = \interface|uLCD_selector|Selector7~10_combout  $ (((\interface|uLCD_selector|Selector4~11_combout  & ((\interface|uLCD_selector|Selector5~8_combout ) # (\interface|uLCD_selector|Selector6~8_combout )))))

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\interface|uLCD_selector|Selector6~8_combout ),
	.datac(\interface|uLCD_selector|Selector7~10_combout ),
	.datad(\interface|uLCD_selector|Selector4~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~6 .lut_mask = 16'h1EF0;
defparam \interface|uLCD_TEST|decoder~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~9_combout  = (\interface|uLCD_TEST|Mux6~8_combout  & (((\interface|uLCD_TEST|LUT_INDEX [1] & \interface|uLCD_TEST|decoder~6_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [2])))

	.dataa(\interface|uLCD_TEST|Mux6~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~9 .lut_mask = 16'hA222;
defparam \interface|uLCD_TEST|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~11_combout  = (\interface|uLCD_TEST|Mux6~10_combout  & (\interface|uLCD_TEST|LUT_INDEX [1] $ (((\interface|uLCD_TEST|LUT_INDEX [3] & \interface|uLCD_TEST|Mux6~9_combout ))))) # (!\interface|uLCD_TEST|Mux6~10_combout  & 
// (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [3])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|Mux6~10_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux6~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~11 .lut_mask = 16'h68A8;
defparam \interface|uLCD_TEST|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~12_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux6~19_combout ) # (!\interface|uLCD_TEST|Mux6~11_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & 
// ((\interface|uLCD_TEST|Mux6~11_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux6~19_combout ),
	.datad(\interface|uLCD_TEST|Mux6~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~12 .lut_mask = 16'h3122;
defparam \interface|uLCD_TEST|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~13_combout  = (\interface|uLCD_TEST|Mux6~12_combout ) # ((\interface|uLCD_TEST|Mux6~5_combout  & (\interface|uLCD_TEST|Mux6~4_combout  $ (\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|Mux6~4_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux6~5_combout ),
	.datad(\interface|uLCD_TEST|Mux6~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~13 .lut_mask = 16'hFF60;
defparam \interface|uLCD_TEST|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~1 (
// Equation(s):
// \interface|uLCD_selector|Selector26~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~50_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[25]~26_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|ALU_operand_2[25]~26_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uALU|Add1~50_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~1 .lut_mask = 16'hA808;
defparam \interface|uLCD_selector|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~0 (
// Equation(s):
// \interface|uLCD_selector|Selector26~0_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [25])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a25 )))

	.dataa(\SW[1]~input_o ),
	.datab(gnd),
	.datac(\interface|uREG|REG_data_out2 [25]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~0 .lut_mask = 16'hF5A0;
defparam \interface|uLCD_selector|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~2 (
// Equation(s):
// \interface|uLCD_selector|Selector26~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector26~1_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector26~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector26~1_combout ),
	.datad(\interface|uLCD_selector|Selector26~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~2 .lut_mask = 16'h3230;
defparam \interface|uLCD_selector|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~1 (
// Equation(s):
// \interface|uLCD_selector|Selector27~1_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~48_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[24]~21_combout )))

	.dataa(gnd),
	.datab(\interface|uALU|Add1~48_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|ALU_operand_2[24]~21_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~1 .lut_mask = 16'hCFC0;
defparam \interface|uLCD_selector|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y19_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~0 (
// Equation(s):
// \interface|uLCD_selector|Selector27~0_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [24])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a24 )))))

	.dataa(\interface|uREG|REG_data_out2 [24]),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a24 ),
	.datac(\SW[1]~input_o ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~0 .lut_mask = 16'hAC00;
defparam \interface|uLCD_selector|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~2 (
// Equation(s):
// \interface|uLCD_selector|Selector27~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector27~0_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector27~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector27~1_combout ),
	.datad(\interface|uLCD_selector|Selector27~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~2 .lut_mask = 16'h3320;
defparam \interface|uLCD_selector|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~0 (
// Equation(s):
// \interface|uLCD_selector|Selector24~0_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\SW[1]~input_o  & ((\interface|uREG|REG_data_out2 [27]))) # (!\SW[1]~input_o  & (\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ))))

	.dataa(\SW[1]~input_o ),
	.datab(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uREG|REG_data_out2 [27]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~0 .lut_mask = 16'hE040;
defparam \interface|uLCD_selector|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y18_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~1 (
// Equation(s):
// \interface|uLCD_selector|Selector24~1_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~54_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[27]~28_combout )))

	.dataa(\interface|uALU|Add1~54_combout ),
	.datab(gnd),
	.datac(\interface|ALU_operand_2[27]~28_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~1 .lut_mask = 16'hAAF0;
defparam \interface|uLCD_selector|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector24~2 (
// Equation(s):
// \interface|uLCD_selector|Selector24~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector24~0_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector24~1_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector24~0_combout ),
	.datad(\interface|uLCD_selector|Selector24~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector24~2 .lut_mask = 16'h3230;
defparam \interface|uLCD_selector|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~1 (
// Equation(s):
// \interface|uLCD_selector|Selector25~1_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~52_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[26]~27_combout )))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~52_combout ),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|ALU_operand_2[26]~27_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~1 .lut_mask = 16'hD080;
defparam \interface|uLCD_selector|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~0 (
// Equation(s):
// \interface|uLCD_selector|Selector25~0_combout  = (\SW[1]~input_o  & (\interface|uREG|REG_data_out2 [26])) # (!\SW[1]~input_o  & ((\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 )))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(\interface|uREG|REG_data_out2 [26]),
	.datad(\interface|uIMEM|IMEM_mem_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~0 .lut_mask = 16'hF3C0;
defparam \interface|uLCD_selector|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~2 (
// Equation(s):
// \interface|uLCD_selector|Selector25~2_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector25~1_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector25~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector25~1_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector25~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~2 .lut_mask = 16'h3222;
defparam \interface|uLCD_selector|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~8 (
// Equation(s):
// \interface|uLCD_TEST|decoder~8_combout  = \interface|uLCD_selector|Selector27~2_combout  $ (((\interface|uLCD_selector|Selector24~2_combout  & ((\interface|uLCD_selector|Selector26~2_combout ) # (\interface|uLCD_selector|Selector25~2_combout )))))

	.dataa(\interface|uLCD_selector|Selector26~2_combout ),
	.datab(\interface|uLCD_selector|Selector27~2_combout ),
	.datac(\interface|uLCD_selector|Selector24~2_combout ),
	.datad(\interface|uLCD_selector|Selector25~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~8 .lut_mask = 16'h3C6C;
defparam \interface|uLCD_TEST|decoder~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~15_combout  = (\interface|uLCD_TEST|decoder~8_combout  & ((\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux6~5_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|Mux6~14_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|Mux6~14_combout ),
	.datac(\interface|uLCD_TEST|Mux6~5_combout ),
	.datad(\interface|uLCD_TEST|decoder~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~15 .lut_mask = 16'hE400;
defparam \interface|uLCD_TEST|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux6~18 (
// Equation(s):
// \interface|uLCD_TEST|Mux6~18_combout  = (\interface|uLCD_TEST|Mux6~13_combout ) # ((\interface|uLCD_TEST|Mux6~15_combout ) # ((\interface|uLCD_TEST|Mux6~16_combout  & \interface|uLCD_TEST|Mux6~17_combout )))

	.dataa(\interface|uLCD_TEST|Mux6~16_combout ),
	.datab(\interface|uLCD_TEST|Mux6~17_combout ),
	.datac(\interface|uLCD_TEST|Mux6~13_combout ),
	.datad(\interface|uLCD_TEST|Mux6~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux6~18 .lut_mask = 16'hFFF8;
defparam \interface|uLCD_TEST|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_ST.000000~0 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_ST.000000~0_combout  = (\interface|uLCD_TEST|mLCD_ST~19_combout  & ((\interface|uLCD_TEST|mLCD_ST.000000~q ))) # (!\interface|uLCD_TEST|mLCD_ST~19_combout  & (!\interface|uLCD_TEST|mLCD_ST.000011~q ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|mLCD_ST.000011~q ),
	.datac(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.datad(\interface|uLCD_TEST|mLCD_ST~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_ST.000000~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000000~0 .lut_mask = 16'hF033;
defparam \interface|uLCD_TEST|mLCD_ST.000000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y20_N27
dffeas \interface|uLCD_TEST|mLCD_ST.000000 (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|mLCD_ST.000000~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_ST.000000 .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_ST.000000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|mLCD_DATA[0]~0 (
// Equation(s):
// \interface|uLCD_TEST|mLCD_DATA[0]~0_combout  = (!\interface|uLCD_TEST|mLCD_ST.000000~q  & \interface|uLCD_TEST|LessThan0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|mLCD_ST.000000~q ),
	.datad(\interface|uLCD_TEST|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[0]~0 .lut_mask = 16'h0F00;
defparam \interface|uLCD_TEST|mLCD_DATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y22_N13
dffeas \interface|uLCD_TEST|mLCD_DATA[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux6~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[0] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~0_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_TEST|LUT_INDEX [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~0 .lut_mask = 16'h00F0;
defparam \interface|uLCD_TEST|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~1_combout  = (!\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [2]) # (\interface|uLCD_TEST|Mux5~0_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|Mux5~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~1 .lut_mask = 16'h3020;
defparam \interface|uLCD_TEST|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~13 (
// Equation(s):
// \interface|uLCD_TEST|decoder~13_combout  = (\interface|uLCD_selector|Selector18~2_combout  & (((\interface|uLCD_selector|Selector19~4_combout ) # (!\interface|uLCD_selector|Selector16~2_combout )))) # (!\interface|uLCD_selector|Selector18~2_combout  & 
// (\interface|uLCD_selector|Selector17~2_combout  & (!\interface|uLCD_selector|Selector19~4_combout  & \interface|uLCD_selector|Selector16~2_combout )))

	.dataa(\interface|uLCD_selector|Selector17~2_combout ),
	.datab(\interface|uLCD_selector|Selector18~2_combout ),
	.datac(\interface|uLCD_selector|Selector19~4_combout ),
	.datad(\interface|uLCD_selector|Selector16~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~13 .lut_mask = 16'hC2CC;
defparam \interface|uLCD_TEST|decoder~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~14 (
// Equation(s):
// \interface|uLCD_TEST|decoder~14_combout  = (\interface|uLCD_selector|Selector11~14_combout  & (((\interface|uLCD_selector|Selector10~5_combout )))) # (!\interface|uLCD_selector|Selector11~14_combout  & ((\interface|uLCD_selector|Selector8~2_combout  & 
// (!\interface|uLCD_selector|Selector10~5_combout  & \interface|uLCD_selector|Selector9~5_combout )) # (!\interface|uLCD_selector|Selector8~2_combout  & (\interface|uLCD_selector|Selector10~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector11~14_combout ),
	.datab(\interface|uLCD_selector|Selector8~2_combout ),
	.datac(\interface|uLCD_selector|Selector10~5_combout ),
	.datad(\interface|uLCD_selector|Selector9~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~14 .lut_mask = 16'hB4B0;
defparam \interface|uLCD_TEST|decoder~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|decoder~13_combout )) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~14_combout )))))

	.dataa(\interface|uLCD_TEST|decoder~13_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~8 .lut_mask = 16'hE3E0;
defparam \interface|uLCD_TEST|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~12 (
// Equation(s):
// \interface|uLCD_TEST|decoder~12_combout  = (\interface|uLCD_selector|Selector14~2_combout  & (((\interface|uLCD_selector|Selector15~2_combout ) # (!\interface|uLCD_selector|Selector12~2_combout )))) # (!\interface|uLCD_selector|Selector14~2_combout  & 
// (\interface|uLCD_selector|Selector13~2_combout  & (!\interface|uLCD_selector|Selector15~2_combout  & \interface|uLCD_selector|Selector12~2_combout )))

	.dataa(\interface|uLCD_selector|Selector14~2_combout ),
	.datab(\interface|uLCD_selector|Selector13~2_combout ),
	.datac(\interface|uLCD_selector|Selector15~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~12 .lut_mask = 16'hA4AA;
defparam \interface|uLCD_TEST|decoder~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~9_combout  = (!\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux5~8_combout  & ((!\interface|uLCD_TEST|LUT_INDEX [0]))) # (!\interface|uLCD_TEST|Mux5~8_combout  & (\interface|uLCD_TEST|decoder~12_combout  & 
// \interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|Mux5~8_combout ),
	.datab(\interface|uLCD_TEST|decoder~12_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~9 .lut_mask = 16'h040A;
defparam \interface|uLCD_TEST|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~15 (
// Equation(s):
// \interface|uLCD_TEST|decoder~15_combout  = (\interface|uLCD_selector|Selector26~2_combout  & ((\interface|uLCD_selector|Selector27~2_combout ) # ((!\interface|uLCD_selector|Selector24~2_combout )))) # (!\interface|uLCD_selector|Selector26~2_combout  & 
// (!\interface|uLCD_selector|Selector27~2_combout  & (\interface|uLCD_selector|Selector24~2_combout  & \interface|uLCD_selector|Selector25~2_combout )))

	.dataa(\interface|uLCD_selector|Selector26~2_combout ),
	.datab(\interface|uLCD_selector|Selector27~2_combout ),
	.datac(\interface|uLCD_selector|Selector24~2_combout ),
	.datad(\interface|uLCD_selector|Selector25~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~15 .lut_mask = 16'h9A8A;
defparam \interface|uLCD_TEST|decoder~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~10_combout  = (!\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux5~8_combout ) # ((\interface|uLCD_TEST|decoder~12_combout  & \interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|decoder~12_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Mux5~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~10 .lut_mask = 16'h5540;
defparam \interface|uLCD_TEST|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~11_combout  = (\interface|uLCD_TEST|decoder~15_combout  & ((\interface|uLCD_TEST|Mux5~10_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [0] & \interface|uLCD_TEST|Mux2~3_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|Mux2~3_combout ),
	.datac(\interface|uLCD_TEST|decoder~15_combout ),
	.datad(\interface|uLCD_TEST|Mux5~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~11 .lut_mask = 16'hF040;
defparam \interface|uLCD_TEST|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~12_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector30~2_combout  $ (((!\interface|uLCD_selector|Selector31~3_combout  & \interface|uLCD_selector|Selector28~3_combout )))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector31~3_combout ),
	.datac(\interface|uLCD_selector|Selector30~2_combout ),
	.datad(\interface|uLCD_selector|Selector28~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~12 .lut_mask = 16'h82A0;
defparam \interface|uLCD_TEST|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~13_combout  = (\interface|uLCD_TEST|Mux5~12_combout  & (\interface|uLCD_TEST|Mux2~3_combout  & ((\interface|uLCD_selector|Selector29~2_combout ) # (\interface|uLCD_selector|Selector30~2_combout ))))

	.dataa(\interface|uLCD_TEST|Mux5~12_combout ),
	.datab(\interface|uLCD_selector|Selector29~2_combout ),
	.datac(\interface|uLCD_selector|Selector30~2_combout ),
	.datad(\interface|uLCD_TEST|Mux2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~13 .lut_mask = 16'hA800;
defparam \interface|uLCD_TEST|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~14_combout  = (\interface|uLCD_TEST|Mux0~6_combout  & ((\interface|uLCD_TEST|Mux5~9_combout ) # ((\interface|uLCD_TEST|Mux5~11_combout ) # (\interface|uLCD_TEST|Mux5~13_combout ))))

	.dataa(\interface|uLCD_TEST|Mux0~6_combout ),
	.datab(\interface|uLCD_TEST|Mux5~9_combout ),
	.datac(\interface|uLCD_TEST|Mux5~11_combout ),
	.datad(\interface|uLCD_TEST|Mux5~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~14 .lut_mask = 16'hAAA8;
defparam \interface|uLCD_TEST|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~9 (
// Equation(s):
// \interface|uLCD_TEST|decoder~9_combout  = (\interface|Add0~5_combout  & (((!\interface|Add0~11_combout )) # (!\interface|Add0~2_combout ))) # (!\interface|Add0~5_combout  & (\interface|Add0~2_combout  & (\interface|Add0~11_combout  & 
// \interface|Add0~8_combout )))

	.dataa(\interface|Add0~5_combout ),
	.datab(\interface|Add0~2_combout ),
	.datac(\interface|Add0~11_combout ),
	.datad(\interface|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~9 .lut_mask = 16'h6A2A;
defparam \interface|uLCD_TEST|decoder~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr1~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr1~0_combout  = (\SW[3]~input_o  & (!\SW[2]~input_o  & (!\SW[7]~input_o  & !\SW[6]~input_o ))) # (!\SW[3]~input_o  & ((\SW[2]~input_o  & (!\SW[7]~input_o  & !\SW[6]~input_o )) # (!\SW[2]~input_o  & (\SW[7]~input_o  $ 
// (\SW[6]~input_o )))))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[2]~input_o ),
	.datac(\SW[7]~input_o ),
	.datad(\SW[6]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr1~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~3_combout  = (!\SW[4]~input_o  & (!\SW[5]~input_o  & (!\SW[1]~input_o  & !\SW[0]~input_o )))

	.dataa(\SW[4]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[1]~input_o ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~3 .lut_mask = 16'h0001;
defparam \interface|uLCD_TEST|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~4 .lut_mask = 16'h00AA;
defparam \interface|uLCD_TEST|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~4_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_selector|WideOr1~0_combout  & \interface|uLCD_TEST|Mux5~3_combout )) # (!\interface|uLCD_TEST|Mux2~4_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_selector|WideOr1~0_combout ),
	.datac(\interface|uLCD_TEST|Mux5~3_combout ),
	.datad(\interface|uLCD_TEST|Mux2~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~4 .lut_mask = 16'h4055;
defparam \interface|uLCD_TEST|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~2_combout  = (!\interface|uLCD_TEST|LUT_INDEX [0] & \interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~2 .lut_mask = 16'h5500;
defparam \interface|uLCD_TEST|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~10 (
// Equation(s):
// \interface|uLCD_TEST|decoder~10_combout  = (\interface|uLCD_selector|Selector6~8_combout  & (((\interface|uLCD_selector|Selector7~10_combout ) # (!\interface|uLCD_selector|Selector4~11_combout )))) # (!\interface|uLCD_selector|Selector6~8_combout  & 
// (\interface|uLCD_selector|Selector5~8_combout  & (!\interface|uLCD_selector|Selector7~10_combout  & \interface|uLCD_selector|Selector4~11_combout )))

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\interface|uLCD_selector|Selector6~8_combout ),
	.datac(\interface|uLCD_selector|Selector7~10_combout ),
	.datad(\interface|uLCD_selector|Selector4~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~10 .lut_mask = 16'hC2CC;
defparam \interface|uLCD_TEST|decoder~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|decoder~10_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|decoder~10_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~5 .lut_mask = 16'hA088;
defparam \interface|uLCD_TEST|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~11 (
// Equation(s):
// \interface|uLCD_TEST|decoder~11_combout  = (\interface|uLCD_selector|Selector0~5_combout  & ((\interface|uLCD_selector|Selector3~10_combout  & ((\interface|uLCD_selector|Selector2~8_combout ))) # (!\interface|uLCD_selector|Selector3~10_combout  & 
// (\interface|uLCD_selector|Selector1~10_combout  & !\interface|uLCD_selector|Selector2~8_combout )))) # (!\interface|uLCD_selector|Selector0~5_combout  & (((\interface|uLCD_selector|Selector2~8_combout ))))

	.dataa(\interface|uLCD_selector|Selector1~10_combout ),
	.datab(\interface|uLCD_selector|Selector0~5_combout ),
	.datac(\interface|uLCD_selector|Selector3~10_combout ),
	.datad(\interface|uLCD_selector|Selector2~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~11 .lut_mask = 16'hF308;
defparam \interface|uLCD_TEST|decoder~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~6_combout  = (\interface|uLCD_TEST|Mux5~4_combout ) # ((\interface|uLCD_TEST|Mux5~5_combout ) # ((\interface|uLCD_TEST|Mux2~2_combout  & \interface|uLCD_TEST|decoder~11_combout )))

	.dataa(\interface|uLCD_TEST|Mux5~4_combout ),
	.datab(\interface|uLCD_TEST|Mux2~2_combout ),
	.datac(\interface|uLCD_TEST|Mux5~5_combout ),
	.datad(\interface|uLCD_TEST|decoder~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~6 .lut_mask = 16'hFEFA;
defparam \interface|uLCD_TEST|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~2_combout  = (!\interface|uLCD_TEST|LUT_INDEX [4] & (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [3] & \interface|uLCD_TEST|Mux2~4_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux2~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~2 .lut_mask = 16'h1000;
defparam \interface|uLCD_TEST|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~7_combout  = (\interface|uLCD_TEST|decoder~9_combout  & ((\interface|uLCD_TEST|Mux5~2_combout ) # ((\interface|uLCD_TEST|Mux3~0_combout  & \interface|uLCD_TEST|Mux5~6_combout )))) # (!\interface|uLCD_TEST|decoder~9_combout  & 
// (\interface|uLCD_TEST|Mux3~0_combout  & (\interface|uLCD_TEST|Mux5~6_combout )))

	.dataa(\interface|uLCD_TEST|decoder~9_combout ),
	.datab(\interface|uLCD_TEST|Mux3~0_combout ),
	.datac(\interface|uLCD_TEST|Mux5~6_combout ),
	.datad(\interface|uLCD_TEST|Mux5~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~7 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_TEST|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux5~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux5~15_combout  = (\interface|uLCD_TEST|Mux5~14_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|Mux5~1_combout ) # (\interface|uLCD_TEST|Mux5~7_combout ))))

	.dataa(\interface|uLCD_TEST|Mux5~1_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux5~14_combout ),
	.datad(\interface|uLCD_TEST|Mux5~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux5~15 .lut_mask = 16'hF3F2;
defparam \interface|uLCD_TEST|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y20_N29
dffeas \interface|uLCD_TEST|mLCD_DATA[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux5~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[1] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~14_combout  = ((\interface|uLCD_selector|Selector0~0_combout  & ((\interface|uLCD_selector|Selector31~1_combout ) # (\interface|uLCD_selector|Selector30~0_combout )))) # (!\interface|uALU_control|ALU_control_out [2])

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uLCD_selector|Selector0~0_combout ),
	.datac(\interface|uLCD_selector|Selector31~1_combout ),
	.datad(\interface|uLCD_selector|Selector30~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~14 .lut_mask = 16'hDDD5;
defparam \interface|uLCD_TEST|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector30~3 (
// Equation(s):
// \interface|uLCD_selector|Selector30~3_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~58_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[29]~32_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uALU|Add1~58_combout ),
	.datac(\interface|ALU_operand_2[29]~32_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector30~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector30~3 .lut_mask = 16'h88A0;
defparam \interface|uLCD_selector|Selector30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~12_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\interface|uLCD_selector|Selector31~1_combout ) # (\interface|uLCD_selector|Selector30~0_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector31~1_combout ),
	.datac(\interface|uLCD_selector|Selector30~0_combout ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~12 .lut_mask = 16'hFC00;
defparam \interface|uLCD_TEST|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~13_combout  = (\interface|uLCD_TEST|Mux4~12_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & ((\interface|ALU_operand_2[28]~29_combout ) # (\interface|uALU_control|ALU_control_out [2]))))

	.dataa(\interface|ALU_operand_2[28]~29_combout ),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|uLCD_TEST|Mux4~12_combout ),
	.datad(\interface|uLCD_selector|Selector19~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~13 .lut_mask = 16'hFEF0;
defparam \interface|uLCD_TEST|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~15_combout  = (\interface|uLCD_selector|Selector30~3_combout ) # ((\interface|uLCD_TEST|Mux4~13_combout  & ((\interface|uLCD_TEST|Mux4~14_combout ) # (\interface|uALU|Add1~56_combout ))))

	.dataa(\interface|uLCD_TEST|Mux4~14_combout ),
	.datab(\interface|uALU|Add1~56_combout ),
	.datac(\interface|uLCD_selector|Selector30~3_combout ),
	.datad(\interface|uLCD_TEST|Mux4~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~15 .lut_mask = 16'hFEF0;
defparam \interface|uLCD_TEST|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~16_combout  = (\interface|uLCD_TEST|Mux4~15_combout  & ((\interface|uLCD_selector|Selector30~2_combout ) # (\interface|uLCD_selector|Selector31~3_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|Mux4~15_combout ),
	.datac(\interface|uLCD_selector|Selector30~2_combout ),
	.datad(\interface|uLCD_selector|Selector31~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~16 .lut_mask = 16'hCCC0;
defparam \interface|uLCD_TEST|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~19 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~19_combout  = (\interface|uLCD_selector|Selector29~2_combout  & (\interface|uLCD_TEST|Mux2~3_combout  & ((!\interface|uLCD_TEST|LUT_INDEX [0]) # (!\interface|uLCD_selector|Selector31~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(\interface|uLCD_selector|Selector29~2_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Mux2~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~19 .lut_mask = 16'h4C00;
defparam \interface|uLCD_TEST|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N8
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~3 (
// Equation(s):
// \interface|uLCD_selector|Selector29~3_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~60_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[30]~31_combout )))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uALU|Add1~60_combout ),
	.datac(gnd),
	.datad(\interface|ALU_operand_2[30]~31_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~3 .lut_mask = 16'hDD88;
defparam \interface|uLCD_selector|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N6
cycloneiv_lcell_comb \interface|uLCD_selector|Selector29~4 (
// Equation(s):
// \interface|uLCD_selector|Selector29~4_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uLCD_selector|Selector29~3_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector29~0_combout )))) # 
// (!\interface|uLCD_selector|Selector19~6_combout  & (((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector29~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector29~3_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector29~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector29~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector29~4 .lut_mask = 16'hF888;
defparam \interface|uLCD_selector|Selector29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~28 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~28_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] & ((!\interface|uLCD_selector|Selector31~0_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~28_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~28 .lut_mask = 16'h0700;
defparam \interface|uLCD_TEST|Mux4~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~3 (
// Equation(s):
// \interface|uLCD_selector|Selector18~3_combout  = (\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~34_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[17]~17_combout ))

	.dataa(gnd),
	.datab(\interface|uALU_control|ALU_control_out [2]),
	.datac(\interface|ALU_operand_2[17]~17_combout ),
	.datad(\interface|uALU|Add1~34_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~3 .lut_mask = 16'hFC30;
defparam \interface|uLCD_selector|Selector18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N26
cycloneiv_lcell_comb \interface|uLCD_selector|Selector18~4 (
// Equation(s):
// \interface|uLCD_selector|Selector18~4_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\interface|uLCD_selector|Selector18~0_combout ) # ((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector18~3_combout )))) # 
// (!\interface|uLCD_selector|Selector0~0_combout  & (((\interface|uLCD_selector|Selector19~6_combout  & \interface|uLCD_selector|Selector18~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uLCD_selector|Selector18~0_combout ),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|uLCD_selector|Selector18~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector18~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector18~4 .lut_mask = 16'hF888;
defparam \interface|uLCD_selector|Selector18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N12
cycloneiv_lcell_comb \interface|uLCD_selector|Selector19~5 (
// Equation(s):
// \interface|uLCD_selector|Selector19~5_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~32_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[16]~0_combout ))))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(\interface|uLCD_selector|Selector19~6_combout ),
	.datac(\interface|ALU_operand_2[16]~0_combout ),
	.datad(\interface|uALU|Add1~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector19~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector19~5 .lut_mask = 16'hC840;
defparam \interface|uLCD_selector|Selector19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~18 (
// Equation(s):
// \interface|uLCD_TEST|decoder~18_combout  = (\interface|uLCD_selector|Selector17~2_combout  & ((\interface|uLCD_selector|Selector18~4_combout ) # ((\interface|uLCD_selector|Selector19~2_combout ) # (\interface|uLCD_selector|Selector19~5_combout ))))

	.dataa(\interface|uLCD_selector|Selector18~4_combout ),
	.datab(\interface|uLCD_selector|Selector19~2_combout ),
	.datac(\interface|uLCD_selector|Selector19~5_combout ),
	.datad(\interface|uLCD_selector|Selector17~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~18 .lut_mask = 16'hFE00;
defparam \interface|uLCD_TEST|decoder~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N28
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~3 (
// Equation(s):
// \interface|uLCD_selector|Selector17~3_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~36_combout )) # (!\interface|uALU_control|ALU_control_out [2] & 
// ((\interface|ALU_operand_2[18]~18_combout )))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uALU|Add1~36_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|ALU_operand_2[18]~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~3 .lut_mask = 16'h8A80;
defparam \interface|uLCD_selector|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N18
cycloneiv_lcell_comb \interface|uLCD_selector|Selector17~4 (
// Equation(s):
// \interface|uLCD_selector|Selector17~4_combout  = (\interface|uLCD_selector|Selector17~3_combout ) # ((\interface|uLCD_selector|Selector17~0_combout  & \interface|uLCD_selector|Selector0~0_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector17~0_combout ),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector17~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector17~4 .lut_mask = 16'hFFC0;
defparam \interface|uLCD_selector|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~17 (
// Equation(s):
// \interface|uLCD_TEST|decoder~17_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_selector|Selector19~4_combout ) # (\interface|uLCD_selector|Selector18~2_combout )))

	.dataa(\interface|uLCD_selector|Selector31~0_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector19~4_combout ),
	.datad(\interface|uLCD_selector|Selector18~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~17 .lut_mask = 16'h5550;
defparam \interface|uLCD_TEST|decoder~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~40 (
// Equation(s):
// \interface|uLCD_TEST|decoder~40_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & (!\interface|uLCD_selector|Selector16~0_combout  & ((!\interface|uLCD_selector|Selector16~1_combout ) # (!\interface|uLCD_selector|Selector19~6_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector16~1_combout ),
	.datad(\interface|uLCD_selector|Selector16~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~40_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~40 .lut_mask = 16'h0013;
defparam \interface|uLCD_TEST|decoder~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~19 (
// Equation(s):
// \interface|uLCD_TEST|decoder~19_combout  = (\interface|uLCD_TEST|decoder~40_combout  & (((\interface|uLCD_selector|Selector17~4_combout )))) # (!\interface|uLCD_TEST|decoder~40_combout  & (\interface|uLCD_TEST|decoder~18_combout  & 
// ((\interface|uLCD_TEST|decoder~17_combout ))))

	.dataa(\interface|uLCD_TEST|decoder~18_combout ),
	.datab(\interface|uLCD_selector|Selector17~4_combout ),
	.datac(\interface|uLCD_TEST|decoder~17_combout ),
	.datad(\interface|uLCD_TEST|decoder~40_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~19 .lut_mask = 16'hCCA0;
defparam \interface|uLCD_TEST|decoder~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~20 (
// Equation(s):
// \interface|uLCD_TEST|decoder~20_combout  = (\interface|uLCD_selector|Selector10~4_combout ) # (\interface|uLCD_selector|Selector11~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector10~4_combout ),
	.datad(\interface|uLCD_selector|Selector11~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~20 .lut_mask = 16'hFFF0;
defparam \interface|uLCD_TEST|decoder~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~21 (
// Equation(s):
// \interface|uLCD_TEST|decoder~21_combout  = (\interface|uLCD_selector|Selector9~4_combout  & (!\interface|uLCD_selector|Selector11~13_combout  & ((\interface|uLCD_TEST|decoder~20_combout ) # (!\interface|uLCD_selector|Selector8~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector8~2_combout ),
	.datab(\interface|uLCD_selector|Selector9~4_combout ),
	.datac(\interface|uLCD_selector|Selector11~13_combout ),
	.datad(\interface|uLCD_TEST|decoder~20_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~21 .lut_mask = 16'h0C04;
defparam \interface|uLCD_TEST|decoder~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~17 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~17_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [0]) # ((\interface|uLCD_TEST|decoder~19_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (!\interface|uLCD_TEST|LUT_INDEX [0] & 
// ((\interface|uLCD_TEST|decoder~21_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~19_combout ),
	.datad(\interface|uLCD_TEST|decoder~21_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~17 .lut_mask = 16'hB9A8;
defparam \interface|uLCD_TEST|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~18 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~18_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector29~4_combout  & (\interface|uLCD_TEST|Mux4~28_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|Mux4~28_combout ) # 
// (\interface|uLCD_TEST|Mux4~17_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector29~4_combout ),
	.datac(\interface|uLCD_TEST|Mux4~28_combout ),
	.datad(\interface|uLCD_TEST|Mux4~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~18 .lut_mask = 16'hD5D0;
defparam \interface|uLCD_TEST|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~20 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~20_combout  = (\interface|uLCD_selector|Selector28~3_combout  & (\interface|uLCD_TEST|Mux4~16_combout  & (\interface|uLCD_TEST|Mux4~19_combout ))) # (!\interface|uLCD_selector|Selector28~3_combout  & 
// (((\interface|uLCD_TEST|Mux4~18_combout ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_TEST|Mux4~16_combout ),
	.datac(\interface|uLCD_TEST|Mux4~19_combout ),
	.datad(\interface|uLCD_TEST|Mux4~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~20 .lut_mask = 16'hD580;
defparam \interface|uLCD_TEST|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector1~11 (
// Equation(s):
// \interface|uLCD_selector|Selector1~11_combout  = (\interface|uLCD_selector|Selector1~9_combout ) # ((\interface|uLCD_selector|Selector3~3_combout  & \interface|uALU_control|ALU_control_out [2]))

	.dataa(\interface|uLCD_selector|Selector3~3_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector1~9_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector1~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector1~11 .lut_mask = 16'hFAF0;
defparam \interface|uLCD_selector|Selector1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y19_N0
cycloneiv_lcell_comb \interface|uLCD_selector|Selector2~9 (
// Equation(s):
// \interface|uLCD_selector|Selector2~9_combout  = (\interface|uLCD_selector|Selector2~7_combout ) # ((\interface|uLCD_selector|Selector3~3_combout  & \interface|uALU_control|ALU_control_out [1]))

	.dataa(\interface|uLCD_selector|Selector3~3_combout ),
	.datab(\interface|uALU_control|ALU_control_out [1]),
	.datac(gnd),
	.datad(\interface|uLCD_selector|Selector2~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector2~9 .lut_mask = 16'hFF88;
defparam \interface|uLCD_selector|Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~8_combout  = (\interface|uLCD_selector|Selector0~4_combout  & (\interface|uLCD_selector|Selector0~3_combout  & !\interface|uLCD_selector|Selector2~9_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector0~4_combout ),
	.datac(\interface|uLCD_selector|Selector0~3_combout ),
	.datad(\interface|uLCD_selector|Selector2~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~8 .lut_mask = 16'h00C0;
defparam \interface|uLCD_TEST|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~9_combout  = (\interface|uLCD_selector|Selector3~2_combout  & (\interface|uLCD_selector|Selector1~11_combout  & ((\interface|uLCD_selector|Selector3~12_combout ) # (!\interface|uLCD_TEST|Mux4~8_combout ))))

	.dataa(\interface|uLCD_selector|Selector3~12_combout ),
	.datab(\interface|uLCD_selector|Selector3~2_combout ),
	.datac(\interface|uLCD_selector|Selector1~11_combout ),
	.datad(\interface|uLCD_TEST|Mux4~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~9 .lut_mask = 16'h80C0;
defparam \interface|uLCD_TEST|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_selector|WideOr0~0 (
// Equation(s):
// \interface|uLCD_selector|WideOr0~0_combout  = (\SW[6]~input_o  & (!\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[7]~input_o ))) # (!\SW[6]~input_o  & ((\SW[5]~input_o  & (!\SW[4]~input_o  & !\SW[7]~input_o )) # (!\SW[5]~input_o  & (\SW[4]~input_o  $ 
// (\SW[7]~input_o )))))

	.dataa(\SW[6]~input_o ),
	.datab(\SW[5]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\SW[7]~input_o ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|WideOr0~0 .lut_mask = 16'h0116;
defparam \interface|uLCD_selector|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~5_combout  = (\interface|uLCD_selector|WideOr0~0_combout  & (!\SW[3]~input_o  & (\interface|uLCD_selector|Selector7~2_combout  & !\interface|uLCD_TEST|LUT_INDEX [2])))

	.dataa(\interface|uLCD_selector|WideOr0~0_combout ),
	.datab(\SW[3]~input_o ),
	.datac(\interface|uLCD_selector|Selector7~2_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~5 .lut_mask = 16'h0020;
defparam \interface|uLCD_TEST|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~16 (
// Equation(s):
// \interface|uLCD_TEST|decoder~16_combout  = (!\interface|uLCD_selector|Selector7~10_combout  & ((\SW[6]~input_o ) # ((!\interface|uLCD_selector|Selector6~7_combout ) # (!\interface|uLCD_selector|Selector3~2_combout ))))

	.dataa(\SW[6]~input_o ),
	.datab(\interface|uLCD_selector|Selector3~2_combout ),
	.datac(\interface|uLCD_selector|Selector7~10_combout ),
	.datad(\interface|uLCD_selector|Selector6~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~16 .lut_mask = 16'h0B0F;
defparam \interface|uLCD_TEST|decoder~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~6_combout  = ((\interface|uLCD_selector|Selector5~8_combout  & ((!\interface|uLCD_TEST|decoder~16_combout ) # (!\interface|uLCD_selector|Selector4~11_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_selector|Selector4~11_combout ),
	.datad(\interface|uLCD_TEST|decoder~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~6 .lut_mask = 16'h3BBB;
defparam \interface|uLCD_TEST|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~7_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux4~5_combout ) # ((\interface|uLCD_TEST|LUT_INDEX [1] & \interface|uLCD_TEST|Mux4~6_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux4~5_combout ),
	.datad(\interface|uLCD_TEST|Mux4~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~7 .lut_mask = 16'hC8C0;
defparam \interface|uLCD_TEST|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~10_combout  = (\interface|uLCD_TEST|Mux4~7_combout ) # ((\interface|uLCD_TEST|Mux2~2_combout  & ((\interface|uLCD_TEST|Mux4~9_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|Mux2~2_combout ),
	.datac(\interface|uLCD_TEST|Mux4~9_combout ),
	.datad(\interface|uLCD_TEST|Mux4~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~10 .lut_mask = 16'hFFC4;
defparam \interface|uLCD_TEST|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~2_combout  = (\interface|Add0~8_combout  & ((\interface|Add0~5_combout ) # ((!\interface|Add0~11_combout ) # (!\interface|Add0~2_combout ))))

	.dataa(\interface|Add0~5_combout ),
	.datab(\interface|Add0~2_combout ),
	.datac(\interface|Add0~11_combout ),
	.datad(\interface|Add0~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~2 .lut_mask = 16'hBF00;
defparam \interface|uLCD_TEST|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & (((\interface|uLCD_TEST|Mux2~2_combout  & \interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux2~4_combout ))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|Mux2~4_combout ),
	.datac(\interface|uLCD_TEST|Mux2~2_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~3 .lut_mask = 16'hE444;
defparam \interface|uLCD_TEST|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~4_combout  = (\interface|uLCD_TEST|Mux4~3_combout  & (((!\interface|uLCD_TEST|LUT_INDEX [1] & \interface|uLCD_TEST|Mux4~2_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [3])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|Mux4~2_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux4~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~4 .lut_mask = 16'h4F00;
defparam \interface|uLCD_TEST|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~11_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|Mux4~4_combout ) # ((\interface|uLCD_TEST|Mux3~0_combout  & \interface|uLCD_TEST|Mux4~10_combout ))))

	.dataa(\interface|uLCD_TEST|Mux3~0_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux4~10_combout ),
	.datad(\interface|uLCD_TEST|Mux4~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~11 .lut_mask = 16'h3320;
defparam \interface|uLCD_TEST|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector14~3 (
// Equation(s):
// \interface|uLCD_selector|Selector14~3_combout  = (\interface|uLCD_selector|Selector14~0_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector14~1_combout ))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector14~0_combout ),
	.datad(\interface|uLCD_selector|Selector14~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector14~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector14~3 .lut_mask = 16'hFAF0;
defparam \interface|uLCD_selector|Selector14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~25 (
// Equation(s):
// \interface|uLCD_TEST|decoder~25_combout  = (\interface|uLCD_selector|Selector13~2_combout  & (\interface|uLCD_selector|Selector12~2_combout  & ((\interface|uLCD_selector|Selector14~2_combout ) # (\interface|uLCD_selector|Selector15~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector14~2_combout ),
	.datab(\interface|uLCD_selector|Selector15~2_combout ),
	.datac(\interface|uLCD_selector|Selector13~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~25 .lut_mask = 16'hE000;
defparam \interface|uLCD_TEST|decoder~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~26 (
// Equation(s):
// \interface|uLCD_TEST|decoder~26_combout  = (\interface|uLCD_TEST|decoder~25_combout  & ((\interface|uLCD_selector|Selector15~0_combout ) # ((\interface|uLCD_selector|Selector15~1_combout ) # (\interface|uLCD_selector|Selector14~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector15~0_combout ),
	.datab(\interface|uLCD_selector|Selector15~1_combout ),
	.datac(\interface|uLCD_selector|Selector14~3_combout ),
	.datad(\interface|uLCD_TEST|decoder~25_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~26 .lut_mask = 16'hFE00;
defparam \interface|uLCD_TEST|decoder~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_selector|Selector13~3 (
// Equation(s):
// \interface|uLCD_selector|Selector13~3_combout  = (\interface|uLCD_selector|Selector13~0_combout ) # ((\interface|uLCD_selector|Selector13~1_combout  & \interface|uLCD_selector|Selector0~0_combout ))

	.dataa(\interface|uLCD_selector|Selector13~0_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector13~1_combout ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector13~3 .lut_mask = 16'hFAAA;
defparam \interface|uLCD_selector|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~27 (
// Equation(s):
// \interface|uLCD_TEST|decoder~27_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_TEST|decoder~26_combout ) # ((!\interface|uLCD_selector|Selector12~2_combout  & \interface|uLCD_selector|Selector13~3_combout ))))

	.dataa(\interface|uLCD_selector|Selector12~2_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_TEST|decoder~26_combout ),
	.datad(\interface|uLCD_selector|Selector13~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~27 .lut_mask = 16'h3130;
defparam \interface|uLCD_TEST|decoder~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y18_N10
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~3 (
// Equation(s):
// \interface|uLCD_selector|Selector25~3_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~52_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[26]~27_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|ALU_operand_2[26]~27_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(\interface|uALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~3 .lut_mask = 16'hA808;
defparam \interface|uLCD_selector|Selector25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_selector|Selector25~4 (
// Equation(s):
// \interface|uLCD_selector|Selector25~4_combout  = (\interface|uLCD_selector|Selector25~3_combout ) # ((\interface|uLCD_selector|Selector0~0_combout  & \interface|uLCD_selector|Selector25~0_combout ))

	.dataa(\interface|uLCD_selector|Selector25~3_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector0~0_combout ),
	.datad(\interface|uLCD_selector|Selector25~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector25~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector25~4 .lut_mask = 16'hFAAA;
defparam \interface|uLCD_selector|Selector25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y18_N30
cycloneiv_lcell_comb \interface|uLCD_selector|Selector27~3 (
// Equation(s):
// \interface|uLCD_selector|Selector27~3_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~48_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & 
// (\interface|ALU_operand_2[24]~21_combout ))))

	.dataa(\interface|ALU_operand_2[24]~21_combout ),
	.datab(\interface|uLCD_selector|Selector19~6_combout ),
	.datac(\interface|uALU|Add1~48_combout ),
	.datad(\interface|uALU_control|ALU_control_out [2]),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector27~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector27~3 .lut_mask = 16'hC088;
defparam \interface|uLCD_selector|Selector27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~22 (
// Equation(s):
// \interface|uLCD_TEST|decoder~22_combout  = (\interface|uLCD_selector|Selector24~2_combout  & (\interface|uLCD_selector|Selector25~2_combout  & ((\interface|uLCD_selector|Selector27~2_combout ) # (\interface|uLCD_selector|Selector26~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector24~2_combout ),
	.datab(\interface|uLCD_selector|Selector27~2_combout ),
	.datac(\interface|uLCD_selector|Selector26~2_combout ),
	.datad(\interface|uLCD_selector|Selector25~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~22 .lut_mask = 16'hA800;
defparam \interface|uLCD_TEST|decoder~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N24
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~3 (
// Equation(s):
// \interface|uLCD_selector|Selector26~3_combout  = (\interface|uALU_control|ALU_control_out [2] & (\interface|uALU|Add1~50_combout )) # (!\interface|uALU_control|ALU_control_out [2] & ((\interface|ALU_operand_2[25]~26_combout )))

	.dataa(\interface|uALU|Add1~50_combout ),
	.datab(\interface|ALU_operand_2[25]~26_combout ),
	.datac(\interface|uALU_control|ALU_control_out [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~3 .lut_mask = 16'hACAC;
defparam \interface|uLCD_selector|Selector26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y17_N20
cycloneiv_lcell_comb \interface|uLCD_selector|Selector26~4 (
// Equation(s):
// \interface|uLCD_selector|Selector26~4_combout  = (\interface|uLCD_selector|Selector0~0_combout  & ((\interface|uLCD_selector|Selector26~0_combout ) # ((\interface|uLCD_selector|Selector26~3_combout  & \interface|uLCD_selector|Selector19~6_combout )))) # 
// (!\interface|uLCD_selector|Selector0~0_combout  & (\interface|uLCD_selector|Selector26~3_combout  & (\interface|uLCD_selector|Selector19~6_combout )))

	.dataa(\interface|uLCD_selector|Selector0~0_combout ),
	.datab(\interface|uLCD_selector|Selector26~3_combout ),
	.datac(\interface|uLCD_selector|Selector19~6_combout ),
	.datad(\interface|uLCD_selector|Selector26~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_selector|Selector26~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_selector|Selector26~4 .lut_mask = 16'hEAC0;
defparam \interface|uLCD_selector|Selector26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~23 (
// Equation(s):
// \interface|uLCD_TEST|decoder~23_combout  = (\interface|uLCD_TEST|decoder~22_combout  & ((\interface|uLCD_selector|Selector27~3_combout ) # ((\interface|uLCD_selector|Selector27~0_combout ) # (\interface|uLCD_selector|Selector26~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector27~3_combout ),
	.datab(\interface|uLCD_selector|Selector27~0_combout ),
	.datac(\interface|uLCD_TEST|decoder~22_combout ),
	.datad(\interface|uLCD_selector|Selector26~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~23 .lut_mask = 16'hF0E0;
defparam \interface|uLCD_TEST|decoder~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~24 (
// Equation(s):
// \interface|uLCD_TEST|decoder~24_combout  = (!\interface|uLCD_selector|Selector31~0_combout  & ((\interface|uLCD_TEST|decoder~23_combout ) # ((\interface|uLCD_selector|Selector25~4_combout  & !\interface|uLCD_selector|Selector24~2_combout ))))

	.dataa(\interface|uLCD_selector|Selector25~4_combout ),
	.datab(\interface|uLCD_selector|Selector31~0_combout ),
	.datac(\interface|uLCD_selector|Selector24~2_combout ),
	.datad(\interface|uLCD_TEST|decoder~23_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~24 .lut_mask = 16'h3302;
defparam \interface|uLCD_TEST|decoder~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~21 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~21_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux4~17_combout  & ((\interface|uLCD_TEST|decoder~24_combout ))) # (!\interface|uLCD_TEST|Mux4~17_combout  & (\interface|uLCD_TEST|decoder~27_combout )))) 
// # (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|Mux4~17_combout ) # (\interface|uLCD_TEST|decoder~24_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|decoder~27_combout ),
	.datac(\interface|uLCD_TEST|Mux4~17_combout ),
	.datad(\interface|uLCD_TEST|decoder~24_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~21 .lut_mask = 16'hFD58;
defparam \interface|uLCD_TEST|Mux4~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~22 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~22_combout  = ((!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|Mux4~28_combout  & \interface|uLCD_TEST|decoder~24_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux4~28_combout ),
	.datad(\interface|uLCD_TEST|decoder~24_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~22 .lut_mask = 16'h7555;
defparam \interface|uLCD_TEST|Mux4~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~23 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~23_combout  = (\interface|uLCD_TEST|Mux4~21_combout  & \interface|uLCD_TEST|Mux4~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|Mux4~21_combout ),
	.datad(\interface|uLCD_TEST|Mux4~22_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~23 .lut_mask = 16'hF000;
defparam \interface|uLCD_TEST|Mux4~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~25 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~25_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~19_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|decoder~21_combout ))

	.dataa(\interface|uLCD_TEST|decoder~21_combout ),
	.datab(\interface|uLCD_TEST|decoder~19_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~25 .lut_mask = 16'hCACA;
defparam \interface|uLCD_TEST|Mux4~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~24 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~24_combout  = (\interface|uLCD_TEST|LUT_INDEX [0]) # ((\interface|uLCD_TEST|Mux4~28_combout  & \interface|uLCD_TEST|decoder~24_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux4~28_combout ),
	.datad(\interface|uLCD_TEST|decoder~24_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~24 .lut_mask = 16'hFCCC;
defparam \interface|uLCD_TEST|Mux4~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~26 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~26_combout  = (\interface|uLCD_TEST|Mux0~6_combout  & ((\interface|uLCD_TEST|Mux4~24_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [2] & \interface|uLCD_TEST|Mux4~25_combout ))))

	.dataa(\interface|uLCD_TEST|Mux0~6_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|Mux4~25_combout ),
	.datad(\interface|uLCD_TEST|Mux4~24_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~26_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~26 .lut_mask = 16'hAA20;
defparam \interface|uLCD_TEST|Mux4~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux4~27 (
// Equation(s):
// \interface|uLCD_TEST|Mux4~27_combout  = (\interface|uLCD_TEST|Mux4~11_combout ) # ((\interface|uLCD_TEST|Mux4~26_combout  & ((\interface|uLCD_TEST|Mux4~20_combout ) # (\interface|uLCD_TEST|Mux4~23_combout ))))

	.dataa(\interface|uLCD_TEST|Mux4~20_combout ),
	.datab(\interface|uLCD_TEST|Mux4~11_combout ),
	.datac(\interface|uLCD_TEST|Mux4~23_combout ),
	.datad(\interface|uLCD_TEST|Mux4~26_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux4~27_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux4~27 .lut_mask = 16'hFECC;
defparam \interface|uLCD_TEST|Mux4~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y21_N5
dffeas \interface|uLCD_TEST|mLCD_DATA[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux4~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [2]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[2] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~10_combout  = ((!\interface|uLCD_selector|Selector1~10_combout  & (!\interface|uLCD_selector|Selector2~8_combout  & \interface|uLCD_selector|Selector0~5_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [3])

	.dataa(\interface|uLCD_selector|Selector1~10_combout ),
	.datab(\interface|uLCD_selector|Selector2~8_combout ),
	.datac(\interface|uLCD_selector|Selector0~5_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~10 .lut_mask = 16'h10FF;
defparam \interface|uLCD_TEST|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~8_combout  = (!\interface|uLCD_selector|Selector5~8_combout  & (\interface|uLCD_TEST|Mux6~6_combout  & (\interface|uLCD_selector|Selector4~10_combout  & !\interface|uLCD_selector|Selector6~8_combout )))

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\interface|uLCD_TEST|Mux6~6_combout ),
	.datac(\interface|uLCD_selector|Selector4~10_combout ),
	.datad(\interface|uLCD_selector|Selector6~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~8 .lut_mask = 16'h0040;
defparam \interface|uLCD_TEST|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux3~8_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Mux3~8_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~9 .lut_mask = 16'hA020;
defparam \interface|uLCD_TEST|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~11_combout  = (\interface|uLCD_TEST|Mux3~9_combout ) # ((\interface|uLCD_TEST|Mux3~10_combout  & (\interface|uLCD_TEST|LUT_INDEX [1] & !\interface|uLCD_TEST|LUT_INDEX [0])))

	.dataa(\interface|uLCD_TEST|Mux3~10_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|Mux3~9_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~11 .lut_mask = 16'hFF08;
defparam \interface|uLCD_TEST|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~12_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|LUT_INDEX [0] $ (!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~12 .lut_mask = 16'h8008;
defparam \interface|uLCD_TEST|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~13_combout  = (\interface|Add0~11_combout  & (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_TEST|LUT_INDEX [4])))

	.dataa(\interface|Add0~11_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~13 .lut_mask = 16'h0020;
defparam \interface|uLCD_TEST|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y20_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~14_combout  = (\interface|uLCD_TEST|Mux3~12_combout ) # ((!\interface|Add0~5_combout  & (!\interface|Add0~8_combout  & \interface|uLCD_TEST|Mux3~13_combout )))

	.dataa(\interface|Add0~5_combout ),
	.datab(\interface|Add0~8_combout ),
	.datac(\interface|uLCD_TEST|Mux3~12_combout ),
	.datad(\interface|uLCD_TEST|Mux3~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~14 .lut_mask = 16'hF1F0;
defparam \interface|uLCD_TEST|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~15_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux3~11_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (((\interface|uLCD_TEST|Mux3~14_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|Mux3~11_combout ),
	.datad(\interface|uLCD_TEST|Mux3~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~15 .lut_mask = 16'hD580;
defparam \interface|uLCD_TEST|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~5_combout  = (!\interface|uLCD_selector|Selector30~2_combout  & !\interface|uLCD_selector|Selector29~2_combout )

	.dataa(\interface|uLCD_selector|Selector30~2_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector29~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~5 .lut_mask = 16'h0505;
defparam \interface|uLCD_TEST|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~31 (
// Equation(s):
// \interface|uLCD_TEST|decoder~31_combout  = (\interface|uLCD_selector|Selector24~2_combout  & (!\interface|uLCD_selector|Selector26~2_combout  & !\interface|uLCD_selector|Selector25~2_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector24~2_combout ),
	.datac(\interface|uLCD_selector|Selector26~2_combout ),
	.datad(\interface|uLCD_selector|Selector25~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~31_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~31 .lut_mask = 16'h000C;
defparam \interface|uLCD_TEST|decoder~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~6_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_selector|Selector28~3_combout  & (\interface|uLCD_TEST|Mux3~5_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|decoder~31_combout 
// ))))

	.dataa(\interface|uLCD_selector|Selector28~3_combout ),
	.datab(\interface|uLCD_TEST|Mux3~5_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|decoder~31_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~6 .lut_mask = 16'h8F80;
defparam \interface|uLCD_TEST|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~1_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0] & \interface|uLCD_TEST|LUT_INDEX [2])) # (!\interface|uLCD_TEST|LUT_INDEX [1] & ((!\interface|uLCD_TEST|LUT_INDEX [2])))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~1 .lut_mask = 16'hC033;
defparam \interface|uLCD_TEST|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~28 (
// Equation(s):
// \interface|uLCD_TEST|decoder~28_combout  = (!\interface|uLCD_selector|Selector17~2_combout  & (\interface|uLCD_selector|Selector16~2_combout  & !\interface|uLCD_selector|Selector18~2_combout ))

	.dataa(\interface|uLCD_selector|Selector17~2_combout ),
	.datab(\interface|uLCD_selector|Selector16~2_combout ),
	.datac(\interface|uLCD_selector|Selector18~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~28_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~28 .lut_mask = 16'h0404;
defparam \interface|uLCD_TEST|decoder~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~30 (
// Equation(s):
// \interface|uLCD_TEST|decoder~30_combout  = (\interface|uLCD_selector|Selector8~2_combout  & ((\interface|uLCD_selector|Selector11~13_combout ) # ((!\interface|uLCD_selector|Selector9~4_combout  & !\interface|uLCD_selector|Selector10~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector11~13_combout ),
	.datab(\interface|uLCD_selector|Selector9~4_combout ),
	.datac(\interface|uLCD_selector|Selector8~2_combout ),
	.datad(\interface|uLCD_selector|Selector10~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~30_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~30 .lut_mask = 16'hA0B0;
defparam \interface|uLCD_TEST|decoder~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X109_Y20_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~29 (
// Equation(s):
// \interface|uLCD_TEST|decoder~29_combout  = (!\interface|uLCD_selector|Selector13~2_combout  & (\interface|uLCD_selector|Selector12~2_combout  & !\interface|uLCD_selector|Selector14~2_combout ))

	.dataa(\interface|uLCD_selector|Selector13~2_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector12~2_combout ),
	.datad(\interface|uLCD_selector|Selector14~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~29_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~29 .lut_mask = 16'h0050;
defparam \interface|uLCD_TEST|decoder~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|decoder~29_combout ) # (\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|decoder~30_combout  & 
// ((!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|decoder~30_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~29_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~2 .lut_mask = 16'hCCE2;
defparam \interface|uLCD_TEST|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~3_combout  = (\interface|uLCD_TEST|Mux3~2_combout  & (((\interface|uLCD_TEST|decoder~31_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|Mux3~2_combout  & (\interface|uLCD_TEST|decoder~28_combout  & 
// (\interface|uLCD_TEST|LUT_INDEX [1])))

	.dataa(\interface|uLCD_TEST|decoder~28_combout ),
	.datab(\interface|uLCD_TEST|Mux3~2_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~31_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~3 .lut_mask = 16'hEC2C;
defparam \interface|uLCD_TEST|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & (!\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux3~3_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [5] & (((\interface|uLCD_TEST|Mux3~1_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux3~1_combout ),
	.datad(\interface|uLCD_TEST|Mux3~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~4 .lut_mask = 16'h7430;
defparam \interface|uLCD_TEST|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~7_combout  = (\interface|uLCD_TEST|Mux3~4_combout ) # ((\interface|uLCD_TEST|Mux2~3_combout  & (\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux3~6_combout )))

	.dataa(\interface|uLCD_TEST|Mux2~3_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux3~6_combout ),
	.datad(\interface|uLCD_TEST|Mux3~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~7 .lut_mask = 16'hFF80;
defparam \interface|uLCD_TEST|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux3~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux3~16_combout  = (\interface|uLCD_TEST|LessThan0~0_combout  & ((\interface|uLCD_TEST|Mux3~7_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|Mux3~15_combout )))) # (!\interface|uLCD_TEST|LessThan0~0_combout  
// & (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux3~15_combout )))

	.dataa(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux3~15_combout ),
	.datad(\interface|uLCD_TEST|Mux3~7_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux3~16 .lut_mask = 16'hBA30;
defparam \interface|uLCD_TEST|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y19_N29
dffeas \interface|uLCD_TEST|mLCD_DATA[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux3~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [3]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[3] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~5_combout  = (\interface|uALU_control|ALU_control_out [2] & ((\interface|uALU|Add1~58_combout ))) # (!\interface|uALU_control|ALU_control_out [2] & (\interface|ALU_operand_2[29]~32_combout ))

	.dataa(\interface|uALU_control|ALU_control_out [2]),
	.datab(gnd),
	.datac(\interface|ALU_operand_2[29]~32_combout ),
	.datad(\interface|uALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~5 .lut_mask = 16'hFA50;
defparam \interface|uLCD_TEST|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X111_Y15_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~6 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~6_combout  = (\interface|uLCD_selector|Selector19~6_combout  & ((\interface|uLCD_TEST|Mux2~5_combout ) # ((\interface|uLCD_selector|Selector30~0_combout  & \interface|uLCD_selector|Selector0~0_combout )))) # 
// (!\interface|uLCD_selector|Selector19~6_combout  & (\interface|uLCD_selector|Selector30~0_combout  & ((\interface|uLCD_selector|Selector0~0_combout ))))

	.dataa(\interface|uLCD_selector|Selector19~6_combout ),
	.datab(\interface|uLCD_selector|Selector30~0_combout ),
	.datac(\interface|uLCD_TEST|Mux2~5_combout ),
	.datad(\interface|uLCD_selector|Selector0~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~6 .lut_mask = 16'hECA0;
defparam \interface|uLCD_TEST|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~7_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((!\interface|uLCD_selector|Selector29~4_combout  & !\interface|uLCD_TEST|Mux2~6_combout )) # (!\interface|uLCD_selector|Selector28~3_combout )))

	.dataa(\interface|uLCD_selector|Selector29~4_combout ),
	.datab(\interface|uLCD_selector|Selector28~3_combout ),
	.datac(\interface|uLCD_TEST|Mux2~6_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~7 .lut_mask = 16'h3700;
defparam \interface|uLCD_TEST|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N14
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~22 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~22_combout  = (\interface|uLCD_TEST|Mux2~3_combout  & (\interface|uLCD_TEST|Mux0~6_combout  & ((\interface|uLCD_TEST|Mux2~7_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|Mux2~7_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|Mux2~3_combout ),
	.datad(\interface|uLCD_TEST|Mux0~6_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~22_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~22 .lut_mask = 16'hB000;
defparam \interface|uLCD_TEST|Mux2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~32 (
// Equation(s):
// \interface|uLCD_TEST|decoder~32_combout  = ((!\interface|uLCD_selector|Selector26~4_combout  & !\interface|uLCD_selector|Selector25~4_combout )) # (!\interface|uLCD_selector|Selector24~2_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector24~2_combout ),
	.datac(\interface|uLCD_selector|Selector26~4_combout ),
	.datad(\interface|uLCD_selector|Selector25~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~32_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~32 .lut_mask = 16'h333F;
defparam \interface|uLCD_TEST|decoder~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~33 (
// Equation(s):
// \interface|uLCD_TEST|decoder~33_combout  = ((!\interface|uLCD_selector|Selector13~3_combout  & !\interface|uLCD_selector|Selector14~3_combout )) # (!\interface|uLCD_selector|Selector12~2_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector13~3_combout ),
	.datac(\interface|uLCD_selector|Selector14~3_combout ),
	.datad(\interface|uLCD_selector|Selector12~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~33_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~33 .lut_mask = 16'h03FF;
defparam \interface|uLCD_TEST|decoder~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~35 (
// Equation(s):
// \interface|uLCD_TEST|decoder~35_combout  = (\interface|uLCD_selector|Selector11~13_combout ) # (((!\interface|uLCD_selector|Selector9~4_combout  & !\interface|uLCD_selector|Selector10~4_combout )) # (!\interface|uLCD_selector|Selector8~2_combout ))

	.dataa(\interface|uLCD_selector|Selector11~13_combout ),
	.datab(\interface|uLCD_selector|Selector9~4_combout ),
	.datac(\interface|uLCD_selector|Selector8~2_combout ),
	.datad(\interface|uLCD_selector|Selector10~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~35_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~35 .lut_mask = 16'hAFBF;
defparam \interface|uLCD_TEST|decoder~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N12
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~34 (
// Equation(s):
// \interface|uLCD_TEST|decoder~34_combout  = ((!\interface|uLCD_selector|Selector18~4_combout  & !\interface|uLCD_selector|Selector17~4_combout )) # (!\interface|uLCD_selector|Selector16~2_combout )

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector16~2_combout ),
	.datac(\interface|uLCD_selector|Selector18~4_combout ),
	.datad(\interface|uLCD_selector|Selector17~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~34_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~34 .lut_mask = 16'h333F;
defparam \interface|uLCD_TEST|decoder~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|LUT_INDEX [1])))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~34_combout ))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|decoder~35_combout ))))

	.dataa(\interface|uLCD_TEST|decoder~35_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~34_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~8 .lut_mask = 16'hFC22;
defparam \interface|uLCD_TEST|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~9_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & ((\interface|uLCD_TEST|Mux2~8_combout  & ((\interface|uLCD_TEST|decoder~32_combout ))) # (!\interface|uLCD_TEST|Mux2~8_combout  & (\interface|uLCD_TEST|decoder~33_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [0] & (((\interface|uLCD_TEST|Mux2~8_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|decoder~33_combout ),
	.datac(\interface|uLCD_TEST|Mux2~8_combout ),
	.datad(\interface|uLCD_TEST|decoder~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~9 .lut_mask = 16'hF858;
defparam \interface|uLCD_TEST|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~10_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (!\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_TEST|LUT_INDEX [1]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~10 .lut_mask = 16'hC0C3;
defparam \interface|uLCD_TEST|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y19_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~11_combout  = (\interface|uLCD_TEST|LUT_INDEX [3]) # ((\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux3~1_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux2~10_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|Mux3~1_combout ),
	.datad(\interface|uLCD_TEST|Mux2~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~11 .lut_mask = 16'hFBEA;
defparam \interface|uLCD_TEST|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~12_combout  = (\interface|Add0~11_combout  & ((\interface|Add0~8_combout ) # (\interface|Add0~5_combout )))

	.dataa(\interface|Add0~8_combout ),
	.datab(\interface|Add0~11_combout ),
	.datac(\interface|Add0~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~12 .lut_mask = 16'hC8C8;
defparam \interface|uLCD_TEST|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~13_combout  = (\interface|uLCD_TEST|LUT_INDEX [1]) # ((\interface|uLCD_TEST|Mux2~2_combout ) # ((!\interface|uLCD_TEST|Mux2~12_combout  & \interface|uLCD_TEST|Mux2~4_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|Mux2~12_combout ),
	.datac(\interface|uLCD_TEST|Mux2~2_combout ),
	.datad(\interface|uLCD_TEST|Mux2~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~13 .lut_mask = 16'hFBFA;
defparam \interface|uLCD_TEST|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~16_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (((!\interface|uLCD_selector|Selector4~11_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0] & (!\interface|uLCD_selector|Selector2~9_combout  & 
// ((!\interface|uLCD_selector|Selector1~11_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector2~9_combout ),
	.datac(\interface|uLCD_selector|Selector4~11_combout ),
	.datad(\interface|uLCD_selector|Selector1~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~16 .lut_mask = 16'h0A1B;
defparam \interface|uLCD_TEST|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~14_combout  = (\SW[3]~input_o ) # ((\SW[4]~input_o ) # ((\SW[6]~input_o  & \interface|uLCD_TEST|LUT_INDEX [0])))

	.dataa(\SW[3]~input_o ),
	.datab(\SW[6]~input_o ),
	.datac(\SW[4]~input_o ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~14 .lut_mask = 16'hFEFA;
defparam \interface|uLCD_TEST|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~15_combout  = (\interface|uLCD_TEST|Mux2~14_combout ) # ((!\interface|uLCD_selector|Selector5~7_combout  & (\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_selector|Selector6~7_combout )))

	.dataa(\interface|uLCD_selector|Selector5~7_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|Selector6~7_combout ),
	.datad(\interface|uLCD_TEST|Mux2~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~15 .lut_mask = 16'hFF04;
defparam \interface|uLCD_TEST|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~17 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~17_combout  = (\interface|uLCD_TEST|Mux2~16_combout ) # ((\interface|uLCD_TEST|Mux2~15_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [0] & !\interface|uLCD_selector|Selector0~5_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_selector|Selector0~5_combout ),
	.datac(\interface|uLCD_TEST|Mux2~16_combout ),
	.datad(\interface|uLCD_TEST|Mux2~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~17 .lut_mask = 16'hFFF1;
defparam \interface|uLCD_TEST|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~18 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~18_combout  = ((\interface|uLCD_TEST|LUT_INDEX [2] & \interface|uLCD_TEST|Mux2~17_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [1])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|Mux2~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~18 .lut_mask = 16'hB3B3;
defparam \interface|uLCD_TEST|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N0
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~19 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~19_combout  = ((\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux2~18_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & (\interface|uLCD_TEST|Mux2~13_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [3])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|Mux2~13_combout ),
	.datad(\interface|uLCD_TEST|Mux2~18_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~19 .lut_mask = 16'hFD75;
defparam \interface|uLCD_TEST|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~20 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~20_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux2~11_combout  & \interface|uLCD_TEST|Mux2~19_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux2~11_combout ),
	.datad(\interface|uLCD_TEST|Mux2~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~20 .lut_mask = 16'h3000;
defparam \interface|uLCD_TEST|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~21 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~21_combout  = (\interface|uLCD_TEST|Mux2~20_combout ) # ((!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Mux0~6_combout  & \interface|uLCD_TEST|Mux2~9_combout )))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|Mux0~6_combout ),
	.datac(\interface|uLCD_TEST|Mux2~9_combout ),
	.datad(\interface|uLCD_TEST|Mux2~20_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~21_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~21 .lut_mask = 16'hFF40;
defparam \interface|uLCD_TEST|Mux2~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~23 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~23_combout  = (\interface|uLCD_TEST|Mux2~21_combout ) # ((\interface|uLCD_TEST|Mux2~22_combout  & ((\interface|uLCD_TEST|Mux2~7_combout ) # (\interface|uLCD_TEST|decoder~32_combout ))))

	.dataa(\interface|uLCD_TEST|Mux2~7_combout ),
	.datab(\interface|uLCD_TEST|Mux2~22_combout ),
	.datac(\interface|uLCD_TEST|decoder~32_combout ),
	.datad(\interface|uLCD_TEST|Mux2~21_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~23_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~23 .lut_mask = 16'hFFC8;
defparam \interface|uLCD_TEST|Mux2~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y20_N25
dffeas \interface|uLCD_TEST|mLCD_DATA[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux2~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [4]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[4] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X106_Y20_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~24 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~24_combout  = ((!\interface|uLCD_TEST|LUT_INDEX [1] & !\interface|uLCD_TEST|LUT_INDEX [0])) # (!\interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(gnd),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~24_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~24 .lut_mask = 16'h555F;
defparam \interface|uLCD_TEST|Mux2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux2~25 (
// Equation(s):
// \interface|uLCD_TEST|Mux2~25_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux2~17_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [0])))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [2] & (((!\interface|uLCD_TEST|LUT_INDEX [1])) # (!\interface|uLCD_TEST|LUT_INDEX [0])))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|Mux2~17_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux2~25_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux2~25 .lut_mask = 16'hBD1D;
defparam \interface|uLCD_TEST|Mux2~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~4 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~4_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [3]) # ((\interface|uLCD_TEST|LUT_INDEX [0] & \interface|uLCD_TEST|LUT_INDEX [2])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & 
// ((\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [3]))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~4 .lut_mask = 16'hF8B1;
defparam \interface|uLCD_TEST|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~5 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~5_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & (((\interface|uLCD_TEST|LUT_INDEX [3])))) # (!\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux1~4_combout ) # ((!\interface|uLCD_TEST|Mux2~12_combout  & 
// \interface|uLCD_TEST|LUT_INDEX [3]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|Mux2~12_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datad(\interface|uLCD_TEST|Mux1~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~5 .lut_mask = 16'hF5B0;
defparam \interface|uLCD_TEST|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~2 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux1~5_combout  & ((\interface|uLCD_TEST|Mux2~25_combout ))) # (!\interface|uLCD_TEST|Mux1~5_combout  & (\interface|uLCD_TEST|Mux2~24_combout )))) # 
// (!\interface|uLCD_TEST|LUT_INDEX [4] & (((\interface|uLCD_TEST|Mux1~5_combout ))))

	.dataa(\interface|uLCD_TEST|Mux2~24_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datac(\interface|uLCD_TEST|Mux2~25_combout ),
	.datad(\interface|uLCD_TEST|Mux1~5_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~2 .lut_mask = 16'hF388;
defparam \interface|uLCD_TEST|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~0 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~0_combout  = (\interface|uLCD_TEST|Mux2~7_combout ) # ((\interface|uLCD_TEST|LUT_INDEX [1]) # ((!\interface|uLCD_TEST|LUT_INDEX [0] & \interface|uLCD_TEST|decoder~32_combout )))

	.dataa(\interface|uLCD_TEST|Mux2~7_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|decoder~32_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~0 .lut_mask = 16'hFBFA;
defparam \interface|uLCD_TEST|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N6
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~1 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~1_combout  = ((\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|Mux1~0_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|Mux2~9_combout ))) # (!\interface|uLCD_TEST|LessThan0~0_combout )

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|LessThan0~0_combout ),
	.datac(\interface|uLCD_TEST|Mux2~9_combout ),
	.datad(\interface|uLCD_TEST|Mux1~0_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~1 .lut_mask = 16'hFB73;
defparam \interface|uLCD_TEST|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y20_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux1~3 (
// Equation(s):
// \interface|uLCD_TEST|Mux1~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|Mux1~1_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [5] & (\interface|uLCD_TEST|Mux1~2_combout ))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|Mux1~2_combout ),
	.datad(\interface|uLCD_TEST|Mux1~1_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux1~3 .lut_mask = 16'hFC30;
defparam \interface|uLCD_TEST|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X107_Y20_N23
dffeas \interface|uLCD_TEST|mLCD_DATA[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [5]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[5] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X107_Y19_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~7 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~7_combout  = ((\interface|uLCD_selector|Selector28~3_combout  & ((\interface|uLCD_selector|Selector30~2_combout ) # (\interface|uLCD_selector|Selector29~2_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [0])

	.dataa(\interface|uLCD_selector|Selector30~2_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_selector|Selector29~2_combout ),
	.datad(\interface|uLCD_selector|Selector28~3_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~7 .lut_mask = 16'hFB33;
defparam \interface|uLCD_TEST|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~36 (
// Equation(s):
// \interface|uLCD_TEST|decoder~36_combout  = (\interface|uLCD_selector|Selector24~2_combout  & ((\interface|uLCD_selector|Selector26~2_combout ) # (\interface|uLCD_selector|Selector25~2_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector24~2_combout ),
	.datac(\interface|uLCD_selector|Selector26~2_combout ),
	.datad(\interface|uLCD_selector|Selector25~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~36_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~36 .lut_mask = 16'hCCC0;
defparam \interface|uLCD_TEST|decoder~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~17 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~17_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & (!\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~36_combout ) # (\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datab(\interface|uLCD_TEST|decoder~36_combout ),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [1]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~17 .lut_mask = 16'h00A8;
defparam \interface|uLCD_TEST|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y18_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~38 (
// Equation(s):
// \interface|uLCD_TEST|decoder~38_combout  = (\interface|uLCD_selector|Selector16~2_combout  & ((\interface|uLCD_selector|Selector18~2_combout ) # (\interface|uLCD_selector|Selector17~2_combout )))

	.dataa(gnd),
	.datab(\interface|uLCD_selector|Selector16~2_combout ),
	.datac(\interface|uLCD_selector|Selector18~2_combout ),
	.datad(\interface|uLCD_selector|Selector17~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~38_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~38 .lut_mask = 16'hCCC0;
defparam \interface|uLCD_TEST|decoder~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~39 (
// Equation(s):
// \interface|uLCD_TEST|decoder~39_combout  = (!\interface|uLCD_selector|Selector11~13_combout  & (\interface|uLCD_selector|Selector8~2_combout  & ((\interface|uLCD_selector|Selector9~4_combout ) # (\interface|uLCD_selector|Selector10~4_combout ))))

	.dataa(\interface|uLCD_selector|Selector11~13_combout ),
	.datab(\interface|uLCD_selector|Selector9~4_combout ),
	.datac(\interface|uLCD_selector|Selector8~2_combout ),
	.datad(\interface|uLCD_selector|Selector10~4_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~39_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~39 .lut_mask = 16'h5040;
defparam \interface|uLCD_TEST|decoder~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X107_Y22_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~8 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~8_combout  = (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|decoder~38_combout ) # ((\interface|uLCD_TEST|LUT_INDEX [0])))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & (((\interface|uLCD_TEST|decoder~39_combout  & 
// !\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|decoder~38_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|decoder~39_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~8 .lut_mask = 16'hCCB8;
defparam \interface|uLCD_TEST|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y20_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|decoder~37 (
// Equation(s):
// \interface|uLCD_TEST|decoder~37_combout  = (\interface|uLCD_selector|Selector12~2_combout  & ((\interface|uLCD_selector|Selector14~2_combout ) # (\interface|uLCD_selector|Selector13~2_combout )))

	.dataa(\interface|uLCD_selector|Selector14~2_combout ),
	.datab(gnd),
	.datac(\interface|uLCD_selector|Selector13~2_combout ),
	.datad(\interface|uLCD_selector|Selector12~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|decoder~37_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|decoder~37 .lut_mask = 16'hFA00;
defparam \interface|uLCD_TEST|decoder~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X104_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~9 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~9_combout  = (\interface|uLCD_TEST|Mux0~8_combout  & (((\interface|uLCD_TEST|decoder~36_combout )) # (!\interface|uLCD_TEST|LUT_INDEX [0]))) # (!\interface|uLCD_TEST|Mux0~8_combout  & (\interface|uLCD_TEST|LUT_INDEX [0] & 
// (\interface|uLCD_TEST|decoder~37_combout )))

	.dataa(\interface|uLCD_TEST|Mux0~8_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datac(\interface|uLCD_TEST|decoder~37_combout ),
	.datad(\interface|uLCD_TEST|decoder~36_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~9 .lut_mask = 16'hEA62;
defparam \interface|uLCD_TEST|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~10 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~10_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|LUT_INDEX [4]) # (!\interface|uLCD_TEST|LUT_INDEX [0]))) # (!\interface|uLCD_TEST|LUT_INDEX [1] & 
// ((\interface|uLCD_TEST|LUT_INDEX [0])))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~10 .lut_mask = 16'hBC00;
defparam \interface|uLCD_TEST|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X108_Y21_N30
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~18 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~18_combout  = (\interface|uLCD_selector|Selector0~3_combout  & (\interface|uLCD_selector|Selector0~4_combout  & ((\interface|uLCD_selector|Selector2~8_combout ) # (\interface|uLCD_selector|Selector1~10_combout ))))

	.dataa(\interface|uLCD_selector|Selector0~3_combout ),
	.datab(\interface|uLCD_selector|Selector0~4_combout ),
	.datac(\interface|uLCD_selector|Selector2~8_combout ),
	.datad(\interface|uLCD_selector|Selector1~10_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~18 .lut_mask = 16'h8880;
defparam \interface|uLCD_TEST|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N22
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~11 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~11_combout  = (\interface|uLCD_selector|Selector4~11_combout  & ((\interface|uLCD_selector|Selector6~8_combout ) # ((\interface|uLCD_selector|Selector5~8_combout  & \interface|uLCD_selector|Selector7~10_combout ))))

	.dataa(\interface|uLCD_selector|Selector5~8_combout ),
	.datab(\interface|uLCD_selector|Selector6~8_combout ),
	.datac(\interface|uLCD_selector|Selector7~10_combout ),
	.datad(\interface|uLCD_selector|Selector4~11_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~11 .lut_mask = 16'hEC00;
defparam \interface|uLCD_TEST|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N20
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~12 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~12_combout  = ((\interface|uLCD_selector|Selector4~10_combout  & (\interface|uLCD_selector|Selector5~8_combout  & \interface|uLCD_TEST|decoder~16_combout ))) # (!\interface|uLCD_TEST|LUT_INDEX [2])

	.dataa(\interface|uLCD_selector|Selector4~10_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_selector|Selector5~8_combout ),
	.datad(\interface|uLCD_TEST|decoder~16_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~12 .lut_mask = 16'hB333;
defparam \interface|uLCD_TEST|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N18
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~13 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~13_combout  = (\interface|uLCD_TEST|LUT_INDEX [0] & (\interface|uLCD_TEST|LUT_INDEX [1] & ((\interface|uLCD_TEST|Mux0~11_combout ) # (\interface|uLCD_TEST|Mux0~12_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|Mux0~11_combout ),
	.datad(\interface|uLCD_TEST|Mux0~12_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~13 .lut_mask = 16'h8880;
defparam \interface|uLCD_TEST|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~14 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~14_combout  = (\interface|uLCD_TEST|Mux0~13_combout ) # ((\interface|uLCD_TEST|Mux2~2_combout  & ((\interface|uLCD_TEST|Mux0~18_combout ) # (!\interface|uLCD_TEST|LUT_INDEX [1]))))

	.dataa(\interface|uLCD_TEST|Mux2~2_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|Mux0~18_combout ),
	.datad(\interface|uLCD_TEST|Mux0~13_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~14 .lut_mask = 16'hFFA2;
defparam \interface|uLCD_TEST|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N24
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~19 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~19_combout  = (\interface|uLCD_TEST|LUT_INDEX [3] & (\interface|uLCD_TEST|LUT_INDEX [4] & ((\interface|uLCD_TEST|Mux0~14_combout )))) # (!\interface|uLCD_TEST|LUT_INDEX [3] & (((\interface|uLCD_TEST|Mux0~10_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datac(\interface|uLCD_TEST|Mux0~10_combout ),
	.datad(\interface|uLCD_TEST|Mux0~14_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~19 .lut_mask = 16'hB830;
defparam \interface|uLCD_TEST|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~20 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~20_combout  = (!\interface|uLCD_TEST|LUT_INDEX [5] & ((\interface|uLCD_TEST|Mux0~19_combout ) # ((\interface|uLCD_TEST|Mux2~12_combout  & \interface|uLCD_TEST|Mux5~2_combout ))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datab(\interface|uLCD_TEST|Mux2~12_combout ),
	.datac(\interface|uLCD_TEST|Mux5~2_combout ),
	.datad(\interface|uLCD_TEST|Mux0~19_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~20 .lut_mask = 16'h5540;
defparam \interface|uLCD_TEST|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N2
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~15 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~15_combout  = (\interface|uLCD_TEST|Mux0~20_combout ) # ((\interface|uLCD_TEST|Mux0~6_combout  & (!\interface|uLCD_TEST|LUT_INDEX [2] & \interface|uLCD_TEST|Mux0~9_combout )))

	.dataa(\interface|uLCD_TEST|Mux0~6_combout ),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|Mux0~9_combout ),
	.datad(\interface|uLCD_TEST|Mux0~20_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~15 .lut_mask = 16'hFF20;
defparam \interface|uLCD_TEST|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y21_N4
cycloneiv_lcell_comb \interface|uLCD_TEST|Mux0~16 (
// Equation(s):
// \interface|uLCD_TEST|Mux0~16_combout  = (\interface|uLCD_TEST|Mux0~15_combout ) # ((\interface|uLCD_TEST|Mux0~7_combout  & (\interface|uLCD_TEST|Mux0~17_combout  & \interface|uLCD_TEST|Mux0~6_combout )))

	.dataa(\interface|uLCD_TEST|Mux0~7_combout ),
	.datab(\interface|uLCD_TEST|Mux0~17_combout ),
	.datac(\interface|uLCD_TEST|Mux0~6_combout ),
	.datad(\interface|uLCD_TEST|Mux0~15_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|Mux0~16 .lut_mask = 16'hFF80;
defparam \interface|uLCD_TEST|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y21_N5
dffeas \interface|uLCD_TEST|mLCD_DATA[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|Mux0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [6]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[6] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N10
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_DATA~2 (
// Equation(s):
// \interface|uLCD_TEST|LUT_DATA~2_combout  = (!\interface|uLCD_TEST|LUT_INDEX [1] & (\interface|uLCD_TEST|LUT_INDEX [2] & (\interface|uLCD_TEST|LUT_INDEX [4] $ (!\interface|uLCD_TEST|LUT_INDEX [0]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [4]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [2]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_DATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_DATA~2 .lut_mask = 16'h2100;
defparam \interface|uLCD_TEST|LUT_DATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X106_Y22_N26
cycloneiv_lcell_comb \interface|uLCD_TEST|LUT_DATA~3 (
// Equation(s):
// \interface|uLCD_TEST|LUT_DATA~3_combout  = (!\interface|uLCD_TEST|LUT_INDEX [3] & (!\interface|uLCD_TEST|LUT_INDEX [5] & \interface|uLCD_TEST|LUT_DATA~2_combout ))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [3]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(gnd),
	.datad(\interface|uLCD_TEST|LUT_DATA~2_combout ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|LUT_DATA~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|LUT_DATA~3 .lut_mask = 16'h1100;
defparam \interface|uLCD_TEST|LUT_DATA~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X106_Y22_N27
dffeas \interface|uLCD_TEST|mLCD_DATA[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|LUT_DATA~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_DATA [7]),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_DATA[7] .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_DATA[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y11_N28
cycloneiv_lcell_comb \interface|uLCD_TEST|u0|Selector3~0 (
// Equation(s):
// \interface|uLCD_TEST|u0|Selector3~0_combout  = (\interface|uLCD_TEST|u0|ST.01~q ) # ((\interface|uLCD_TEST|u0|LCD_EN~q  & ((\interface|uLCD_TEST|u0|ST.10~q ) # (!\interface|uLCD_TEST|u0|ST.00~q ))))

	.dataa(\interface|uLCD_TEST|u0|ST.00~q ),
	.datab(\interface|uLCD_TEST|u0|ST.10~q ),
	.datac(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.datad(\interface|uLCD_TEST|u0|ST.01~q ),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|u0|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|Selector3~0 .lut_mask = 16'hFFD0;
defparam \interface|uLCD_TEST|u0|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y11_N29
dffeas \interface|uLCD_TEST|u0|LCD_EN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|u0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|u0|mStart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|u0|LCD_EN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|u0|LCD_EN .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|u0|LCD_EN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N16
cycloneiv_lcell_comb \interface|uLCD_TEST|WideOr0~2 (
// Equation(s):
// \interface|uLCD_TEST|WideOr0~2_combout  = (\interface|uLCD_TEST|LUT_INDEX [2] & ((\interface|uLCD_TEST|LUT_INDEX [1]) # (\interface|uLCD_TEST|LUT_INDEX [0] $ (\interface|uLCD_TEST|LUT_INDEX [4])))) # (!\interface|uLCD_TEST|LUT_INDEX [2] & 
// (((\interface|uLCD_TEST|LUT_INDEX [4]))))

	.dataa(\interface|uLCD_TEST|LUT_INDEX [0]),
	.datab(\interface|uLCD_TEST|LUT_INDEX [2]),
	.datac(\interface|uLCD_TEST|LUT_INDEX [1]),
	.datad(\interface|uLCD_TEST|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|WideOr0~2 .lut_mask = 16'hF7C8;
defparam \interface|uLCD_TEST|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X105_Y22_N8
cycloneiv_lcell_comb \interface|uLCD_TEST|WideOr0~3 (
// Equation(s):
// \interface|uLCD_TEST|WideOr0~3_combout  = (\interface|uLCD_TEST|LUT_INDEX [5]) # ((\interface|uLCD_TEST|WideOr0~2_combout ) # (\interface|uLCD_TEST|LUT_INDEX [3]))

	.dataa(gnd),
	.datab(\interface|uLCD_TEST|LUT_INDEX [5]),
	.datac(\interface|uLCD_TEST|WideOr0~2_combout ),
	.datad(\interface|uLCD_TEST|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\interface|uLCD_TEST|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \interface|uLCD_TEST|WideOr0~3 .lut_mask = 16'hFFFC;
defparam \interface|uLCD_TEST|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X105_Y22_N9
dffeas \interface|uLCD_TEST|mLCD_RS (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\interface|uLCD_TEST|WideOr0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\interface|uLCD_TEST|mLCD_DATA[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\interface|uLCD_TEST|mLCD_RS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \interface|uLCD_TEST|mLCD_RS .is_wysiwyg = "true";
defparam \interface|uLCD_TEST|mLCD_RS .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y49_N8
cycloneiv_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y56_N1
cycloneiv_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y57_N8
cycloneiv_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y51_N8
cycloneiv_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y48_N8
cycloneiv_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y10_N8
cycloneiv_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y17_N8
cycloneiv_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y8_N1
cycloneiv_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

assign LCD_DATA[0] = \LCD_DATA[0]~output_o ;

assign LCD_DATA[1] = \LCD_DATA[1]~output_o ;

assign LCD_DATA[2] = \LCD_DATA[2]~output_o ;

assign LCD_DATA[3] = \LCD_DATA[3]~output_o ;

assign LCD_DATA[4] = \LCD_DATA[4]~output_o ;

assign LCD_DATA[5] = \LCD_DATA[5]~output_o ;

assign LCD_DATA[6] = \LCD_DATA[6]~output_o ;

assign LCD_DATA[7] = \LCD_DATA[7]~output_o ;

assign LCD_EN = \LCD_EN~output_o ;

assign LCD_ON = \LCD_ON~output_o ;

assign LCD_RS = \LCD_RS~output_o ;

assign LCD_RW = \LCD_RW~output_o ;

assign LEDG[0] = \LEDG[0]~output_o ;

assign LEDG[1] = \LEDG[1]~output_o ;

assign LEDG[2] = \LEDG[2]~output_o ;

assign LEDG[3] = \LEDG[3]~output_o ;

assign LEDG[4] = \LEDG[4]~output_o ;

assign LEDG[5] = \LEDG[5]~output_o ;

assign LEDG[6] = \LEDG[6]~output_o ;

assign LEDG[7] = \LEDG[7]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_NCEO~	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ~ALTERA_DATA0~	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_NCSO~	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_NCSO~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_NCSO~~ibuf_o ;


endmodule
