

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Mon Aug 10 15:47:25 2015

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  13.33|     10.42|        1.67|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   14|   14|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   11|   11|         4|          1|          1|     9|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|       0|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	6  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 
* FSM state operations: 

 <State 1>: 1.09ns
ST_1: a_row_0 [1/1] 0.00ns
:0  %a_row_0 = alloca i8

ST_1: a_row_1_1 [1/1] 0.00ns
:1  %a_row_1_1 = alloca i8

ST_1: a_row_2_1 [1/1] 0.00ns
:2  %a_row_2_1 = alloca i8

ST_1: b_copy_0_2_3 [1/1] 0.00ns
:3  %b_copy_0_2_3 = alloca i8

ST_1: b_copy_0_2_6 [1/1] 0.00ns
:4  %b_copy_0_2_6 = alloca i8

ST_1: b_copy_0_2_1 [1/1] 0.00ns
:5  %b_copy_0_2_1 = alloca i8

ST_1: b_copy_1_2_3 [1/1] 0.00ns
:6  %b_copy_1_2_3 = alloca i8

ST_1: b_copy_1_2_6 [1/1] 0.00ns
:7  %b_copy_1_2_6 = alloca i8

ST_1: b_copy_1_2_1 [1/1] 0.00ns
:8  %b_copy_1_2_1 = alloca i8

ST_1: b_copy_2_2_3 [1/1] 0.00ns
:9  %b_copy_2_2_3 = alloca i8

ST_1: b_copy_2_2_6 [1/1] 0.00ns
:10  %b_copy_2_2_6 = alloca i8

ST_1: b_copy_2_2_1 [1/1] 0.00ns
:11  %b_copy_2_2_1 = alloca i8

ST_1: stg_19 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i24* %a), !map !0

ST_1: stg_20 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i24* %b), !map !17

ST_1: stg_21 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16* %res), !map !30

ST_1: stg_22 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind

ST_1: stg_23 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecInterface(i24* %a, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_24 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface(i24* %b, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_25 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i16* %res, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_26 [1/1] 1.09ns
:19  br label %1


 <State 2>: 2.54ns
ST_2: indvar_flatten [1/1] 0.00ns
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.loopexit ]

ST_2: i [1/1] 0.00ns
:1  %i = phi i2 [ 0, %0 ], [ %i_mid2, %.loopexit ]

ST_2: j [1/1] 0.00ns
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.loopexit ]

ST_2: exitcond_flatten [1/1] 1.24ns
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

ST_2: indvar_flatten_next [1/1] 0.48ns
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

ST_2: stg_32 [1/1] 0.00ns
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_2: exitcond [1/1] 0.85ns
.reset:2  %exitcond = icmp eq i2 %j, -1

ST_2: j_mid2 [1/1] 0.84ns
.reset:3  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

ST_2: i_s [1/1] 0.48ns
.reset:4  %i_s = add i2 %i, 1

ST_2: i_mid2 [1/1] 0.84ns
.reset:5  %i_mid2 = select i1 %exitcond, i2 %i_s, i2 %i

ST_2: tmp [1/1] 0.85ns
.reset:6  %tmp = icmp eq i2 %i_mid2, 0

ST_2: tmp_3 [1/1] 0.85ns
.reset:10  %tmp_3 = icmp eq i2 %j_mid2, 0

ST_2: stg_39 [1/1] 0.00ns
.loopexit6:0  br i1 %tmp, label %.preheader.preheader_ifconv, label %.loopexit

ST_2: j_1 [1/1] 0.48ns
.loopexit:28  %j_1 = add i2 %j_mid2, 1


 <State 3>: 6.31ns
ST_3: stg_41 [1/1] 0.00ns
.reset:11  br i1 %tmp_3, label %.preheader5.0, label %.loopexit6

ST_3: a_read [1/1] 4.63ns
.preheader5.0:0  %a_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %a)

ST_3: a_row_0_1 [1/1] 0.00ns
.preheader5.0:1  %a_row_0_1 = trunc i24 %a_read to i8

ST_3: a_row_1 [1/1] 0.00ns
.preheader5.0:2  %a_row_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 8, i32 15)

ST_3: a_row_2 [1/1] 0.00ns
.preheader5.0:3  %a_row_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_read, i32 16, i32 23)

ST_3: stg_46 [1/1] 0.00ns
.preheader5.0:4  store i8 %a_row_2, i8* %a_row_2_1

ST_3: stg_47 [1/1] 0.00ns
.preheader5.0:5  store i8 %a_row_1, i8* %a_row_1_1

ST_3: b_copy_0_2_3_load [1/1] 0.00ns
.preheader.preheader_ifconv:0  %b_copy_0_2_3_load = load i8* %b_copy_0_2_3

ST_3: b_copy_0_2_6_load [1/1] 0.00ns
.preheader.preheader_ifconv:1  %b_copy_0_2_6_load = load i8* %b_copy_0_2_6

ST_3: b_copy_0_2_1_load [1/1] 0.00ns
.preheader.preheader_ifconv:2  %b_copy_0_2_1_load = load i8* %b_copy_0_2_1

ST_3: b_copy_1_2_3_load [1/1] 0.00ns
.preheader.preheader_ifconv:3  %b_copy_1_2_3_load = load i8* %b_copy_1_2_3

ST_3: b_copy_1_2_6_load [1/1] 0.00ns
.preheader.preheader_ifconv:4  %b_copy_1_2_6_load = load i8* %b_copy_1_2_6

ST_3: b_copy_1_2_1_load [1/1] 0.00ns
.preheader.preheader_ifconv:5  %b_copy_1_2_1_load = load i8* %b_copy_1_2_1

ST_3: b_copy_2_2_3_load [1/1] 0.00ns
.preheader.preheader_ifconv:6  %b_copy_2_2_3_load = load i8* %b_copy_2_2_3

ST_3: b_copy_2_2_6_load [1/1] 0.00ns
.preheader.preheader_ifconv:7  %b_copy_2_2_6_load = load i8* %b_copy_2_2_6

ST_3: b_copy_2_2_1_load [1/1] 0.00ns
.preheader.preheader_ifconv:8  %b_copy_2_2_1_load = load i8* %b_copy_2_2_1

ST_3: b_read [1/1] 4.63ns
.preheader.preheader_ifconv:9  %b_read = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %b)

ST_3: b_copy_0_2_9 [1/1] 0.00ns
.preheader.preheader_ifconv:10  %b_copy_0_2_9 = trunc i24 %b_read to i8

ST_3: sel_tmp [1/1] 0.85ns
.preheader.preheader_ifconv:11  %sel_tmp = icmp eq i2 %j_mid2, 1

ST_3: b_copy_0_2 [1/1] 0.84ns
.preheader.preheader_ifconv:12  %b_copy_0_2 = select i1 %sel_tmp, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2_9

ST_3: b_copy_0_2_2 [1/1] 0.84ns
.preheader.preheader_ifconv:13  %b_copy_0_2_2 = select i1 %tmp_3, i8 %b_copy_0_2_1_load, i8 %b_copy_0_2

ST_3: b_copy_0_2_4 [1/1] 0.84ns
.preheader.preheader_ifconv:14  %b_copy_0_2_4 = select i1 %sel_tmp, i8 %b_copy_0_2_9, i8 %b_copy_0_2_6_load

ST_3: b_copy_0_2_5 [1/1] 0.84ns
.preheader.preheader_ifconv:15  %b_copy_0_2_5 = select i1 %tmp_3, i8 %b_copy_0_2_6_load, i8 %b_copy_0_2_4

ST_3: b_copy_0_2_7 [1/1] 0.84ns
.preheader.preheader_ifconv:16  %b_copy_0_2_7 = select i1 %tmp_3, i8 %b_copy_0_2_9, i8 %b_copy_0_2_3_load

ST_3: b_copy_1_2_9 [1/1] 0.00ns
.preheader.preheader_ifconv:17  %b_copy_1_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 8, i32 15)

ST_3: b_copy_1_2 [1/1] 0.84ns
.preheader.preheader_ifconv:18  %b_copy_1_2 = select i1 %sel_tmp, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2_9

ST_3: b_copy_1_2_2 [1/1] 0.84ns
.preheader.preheader_ifconv:19  %b_copy_1_2_2 = select i1 %tmp_3, i8 %b_copy_1_2_1_load, i8 %b_copy_1_2

ST_3: b_copy_1_2_4 [1/1] 0.84ns
.preheader.preheader_ifconv:20  %b_copy_1_2_4 = select i1 %sel_tmp, i8 %b_copy_1_2_9, i8 %b_copy_1_2_6_load

ST_3: b_copy_1_2_5 [1/1] 0.84ns
.preheader.preheader_ifconv:21  %b_copy_1_2_5 = select i1 %tmp_3, i8 %b_copy_1_2_6_load, i8 %b_copy_1_2_4

ST_3: b_copy_1_2_7 [1/1] 0.84ns
.preheader.preheader_ifconv:22  %b_copy_1_2_7 = select i1 %tmp_3, i8 %b_copy_1_2_9, i8 %b_copy_1_2_3_load

ST_3: b_copy_2_2_9 [1/1] 0.00ns
.preheader.preheader_ifconv:23  %b_copy_2_2_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_read, i32 16, i32 23)

ST_3: b_copy_2_2 [1/1] 0.84ns
.preheader.preheader_ifconv:24  %b_copy_2_2 = select i1 %sel_tmp, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2_9

ST_3: b_copy_2_2_2 [1/1] 0.84ns
.preheader.preheader_ifconv:25  %b_copy_2_2_2 = select i1 %tmp_3, i8 %b_copy_2_2_1_load, i8 %b_copy_2_2

ST_3: b_copy_2_2_4 [1/1] 0.84ns
.preheader.preheader_ifconv:26  %b_copy_2_2_4 = select i1 %sel_tmp, i8 %b_copy_2_2_9, i8 %b_copy_2_2_6_load

ST_3: b_copy_2_2_5 [1/1] 0.84ns
.preheader.preheader_ifconv:27  %b_copy_2_2_5 = select i1 %tmp_3, i8 %b_copy_2_2_6_load, i8 %b_copy_2_2_4

ST_3: b_copy_2_2_7 [1/1] 0.84ns
.preheader.preheader_ifconv:28  %b_copy_2_2_7 = select i1 %tmp_3, i8 %b_copy_2_2_9, i8 %b_copy_2_2_3_load

ST_3: stg_77 [1/1] 0.00ns
.preheader.preheader_ifconv:29  store i8 %b_copy_2_2_2, i8* %b_copy_2_2_1

ST_3: stg_78 [1/1] 0.00ns
.preheader.preheader_ifconv:30  store i8 %b_copy_2_2_5, i8* %b_copy_2_2_6

ST_3: stg_79 [1/1] 0.00ns
.preheader.preheader_ifconv:31  store i8 %b_copy_2_2_7, i8* %b_copy_2_2_3

ST_3: stg_80 [1/1] 0.00ns
.preheader.preheader_ifconv:32  store i8 %b_copy_1_2_2, i8* %b_copy_1_2_1

ST_3: stg_81 [1/1] 0.00ns
.preheader.preheader_ifconv:33  store i8 %b_copy_1_2_5, i8* %b_copy_1_2_6

ST_3: stg_82 [1/1] 0.00ns
.preheader.preheader_ifconv:34  store i8 %b_copy_1_2_7, i8* %b_copy_1_2_3

ST_3: stg_83 [1/1] 0.00ns
.preheader.preheader_ifconv:35  store i8 %b_copy_0_2_2, i8* %b_copy_0_2_1

ST_3: stg_84 [1/1] 0.00ns
.preheader.preheader_ifconv:36  store i8 %b_copy_0_2_5, i8* %b_copy_0_2_6

ST_3: stg_85 [1/1] 0.00ns
.preheader.preheader_ifconv:37  store i8 %b_copy_0_2_7, i8* %b_copy_0_2_3

ST_3: stg_86 [1/1] 0.00ns
.preheader.preheader_ifconv:38  br label %.loopexit


 <State 4>: 9.82ns
ST_4: stg_87 [1/1] 0.00ns
.preheader5.0:6  store i8 %a_row_0_1, i8* %a_row_0

ST_4: stg_88 [1/1] 0.00ns
.preheader5.0:7  br label %.loopexit6

ST_4: a_row_1_1_load [1/1] 0.00ns
.loopexit:1  %a_row_1_1_load = load i8* %a_row_1_1

ST_4: a_row_2_1_load [1/1] 0.00ns
.loopexit:2  %a_row_2_1_load = load i8* %a_row_2_1

ST_4: b_copy_0_2_3_load_1 [1/1] 0.00ns
.loopexit:3  %b_copy_0_2_3_load_1 = load i8* %b_copy_0_2_3

ST_4: b_copy_0_2_6_load_1 [1/1] 0.00ns
.loopexit:4  %b_copy_0_2_6_load_1 = load i8* %b_copy_0_2_6

ST_4: b_copy_0_2_1_load_1 [1/1] 0.00ns
.loopexit:5  %b_copy_0_2_1_load_1 = load i8* %b_copy_0_2_1

ST_4: b_copy_1_2_3_load_1 [1/1] 0.00ns
.loopexit:6  %b_copy_1_2_3_load_1 = load i8* %b_copy_1_2_3

ST_4: b_copy_1_2_6_load_1 [1/1] 0.00ns
.loopexit:7  %b_copy_1_2_6_load_1 = load i8* %b_copy_1_2_6

ST_4: b_copy_1_2_1_load_1 [1/1] 0.00ns
.loopexit:8  %b_copy_1_2_1_load_1 = load i8* %b_copy_1_2_1

ST_4: b_copy_2_2_3_load_1 [1/1] 0.00ns
.loopexit:9  %b_copy_2_2_3_load_1 = load i8* %b_copy_2_2_3

ST_4: b_copy_2_2_6_load_1 [1/1] 0.00ns
.loopexit:10  %b_copy_2_2_6_load_1 = load i8* %b_copy_2_2_6

ST_4: b_copy_2_2_1_load_1 [1/1] 0.00ns
.loopexit:11  %b_copy_2_2_1_load_1 = load i8* %b_copy_2_2_1

ST_4: tmp_1 [1/1] 1.09ns
.loopexit:13  %tmp_1 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_0_2_3_load_1, i8 %b_copy_0_2_6_load_1, i8 %b_copy_0_2_1_load_1, i2 %j_mid2)

ST_4: tmp_5_1 [1/1] 0.00ns
.loopexit:16  %tmp_5_1 = sext i8 %a_row_1_1_load to i16

ST_4: tmp_7 [1/1] 1.09ns
.loopexit:17  %tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_1_2_3_load_1, i8 %b_copy_1_2_6_load_1, i8 %b_copy_1_2_1_load_1, i2 %j_mid2)

ST_4: tmp_8_1 [1/1] 0.00ns
.loopexit:18  %tmp_8_1 = sext i8 %tmp_7 to i16

ST_4: tmp_10_1 [1/1] 5.79ns
.loopexit:19  %tmp_10_1 = mul i16 %tmp_5_1, %tmp_8_1

ST_4: tmp_5_2 [1/1] 0.00ns
.loopexit:20  %tmp_5_2 = sext i8 %a_row_2_1_load to i16

ST_4: tmp_8 [1/1] 1.09ns
.loopexit:21  %tmp_8 = call i8 @_ssdm_op_Mux.ap_auto.3i8.i2(i8 %b_copy_2_2_3_load_1, i8 %b_copy_2_2_6_load_1, i8 %b_copy_2_2_1_load_1, i2 %j_mid2)

ST_4: tmp_8_2 [1/1] 0.00ns
.loopexit:22  %tmp_8_2 = sext i8 %tmp_8 to i16

ST_4: tmp_10_2 [1/1] 2.84ns
.loopexit:23  %tmp_10_2 = mul i16 %tmp_5_2, %tmp_8_2

ST_4: tmp9 [1/1] 2.95ns
.loopexit:24  %tmp9 = add i16 %tmp_10_1, %tmp_10_2


 <State 5>: 10.42ns
ST_5: stg_110 [1/1] 0.00ns
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @Row_Col_str)

ST_5: empty_7 [1/1] 0.00ns
.reset:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_5: stg_112 [1/1] 0.00ns
.reset:7  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_5: tmp_4 [1/1] 0.00ns
.reset:8  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

ST_5: stg_114 [1/1] 0.00ns
.reset:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: a_row_0_load [1/1] 0.00ns
.loopexit:0  %a_row_0_load = load i8* %a_row_0

ST_5: tmp_s [1/1] 0.00ns
.loopexit:12  %tmp_s = sext i8 %a_row_0_load to i16

ST_5: tmp_5 [1/1] 0.00ns
.loopexit:14  %tmp_5 = sext i8 %tmp_1 to i16

ST_5: tmp_6 [1/1] 2.84ns
.loopexit:15  %tmp_6 = mul i16 %tmp_s, %tmp_5

ST_5: tmp_11_2 [1/1] 2.95ns
.loopexit:25  %tmp_11_2 = add i16 %tmp9, %tmp_6

ST_5: stg_120 [1/1] 4.63ns
.loopexit:26  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res, i16 %tmp_11_2)

ST_5: empty [1/1] 0.00ns
.loopexit:27  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_4) nounwind

ST_5: stg_122 [1/1] 0.00ns
.loopexit:29  br label %1


 <State 6>: 0.00ns
ST_6: stg_123 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa5bd8d9510; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0xa5bd8d9f30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0xa5bd8da4d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_row_0             (alloca           ) [ 0011110]
a_row_1_1           (alloca           ) [ 0011110]
a_row_2_1           (alloca           ) [ 0011110]
b_copy_0_2_3        (alloca           ) [ 0011110]
b_copy_0_2_6        (alloca           ) [ 0011110]
b_copy_0_2_1        (alloca           ) [ 0011110]
b_copy_1_2_3        (alloca           ) [ 0011110]
b_copy_1_2_6        (alloca           ) [ 0011110]
b_copy_1_2_1        (alloca           ) [ 0011110]
b_copy_2_2_3        (alloca           ) [ 0011110]
b_copy_2_2_6        (alloca           ) [ 0011110]
b_copy_2_2_1        (alloca           ) [ 0011110]
stg_19              (specbitsmap      ) [ 0000000]
stg_20              (specbitsmap      ) [ 0000000]
stg_21              (specbitsmap      ) [ 0000000]
stg_22              (spectopmodule    ) [ 0000000]
stg_23              (specinterface    ) [ 0000000]
stg_24              (specinterface    ) [ 0000000]
stg_25              (specinterface    ) [ 0000000]
stg_26              (br               ) [ 0111110]
indvar_flatten      (phi              ) [ 0010000]
i                   (phi              ) [ 0010000]
j                   (phi              ) [ 0010000]
exitcond_flatten    (icmp             ) [ 0011110]
indvar_flatten_next (add              ) [ 0111110]
stg_32              (br               ) [ 0000000]
exitcond            (icmp             ) [ 0000000]
j_mid2              (select           ) [ 0011100]
i_s                 (add              ) [ 0000000]
i_mid2              (select           ) [ 0111110]
tmp                 (icmp             ) [ 0011000]
tmp_3               (icmp             ) [ 0011100]
stg_39              (br               ) [ 0000000]
j_1                 (add              ) [ 0111110]
stg_41              (br               ) [ 0000000]
a_read              (read             ) [ 0000000]
a_row_0_1           (trunc            ) [ 0010100]
a_row_1             (partselect       ) [ 0000000]
a_row_2             (partselect       ) [ 0000000]
stg_46              (store            ) [ 0000000]
stg_47              (store            ) [ 0000000]
b_copy_0_2_3_load   (load             ) [ 0000000]
b_copy_0_2_6_load   (load             ) [ 0000000]
b_copy_0_2_1_load   (load             ) [ 0000000]
b_copy_1_2_3_load   (load             ) [ 0000000]
b_copy_1_2_6_load   (load             ) [ 0000000]
b_copy_1_2_1_load   (load             ) [ 0000000]
b_copy_2_2_3_load   (load             ) [ 0000000]
b_copy_2_2_6_load   (load             ) [ 0000000]
b_copy_2_2_1_load   (load             ) [ 0000000]
b_read              (read             ) [ 0000000]
b_copy_0_2_9        (trunc            ) [ 0000000]
sel_tmp             (icmp             ) [ 0000000]
b_copy_0_2          (select           ) [ 0000000]
b_copy_0_2_2        (select           ) [ 0000000]
b_copy_0_2_4        (select           ) [ 0000000]
b_copy_0_2_5        (select           ) [ 0000000]
b_copy_0_2_7        (select           ) [ 0000000]
b_copy_1_2_9        (partselect       ) [ 0000000]
b_copy_1_2          (select           ) [ 0000000]
b_copy_1_2_2        (select           ) [ 0000000]
b_copy_1_2_4        (select           ) [ 0000000]
b_copy_1_2_5        (select           ) [ 0000000]
b_copy_1_2_7        (select           ) [ 0000000]
b_copy_2_2_9        (partselect       ) [ 0000000]
b_copy_2_2          (select           ) [ 0000000]
b_copy_2_2_2        (select           ) [ 0000000]
b_copy_2_2_4        (select           ) [ 0000000]
b_copy_2_2_5        (select           ) [ 0000000]
b_copy_2_2_7        (select           ) [ 0000000]
stg_77              (store            ) [ 0000000]
stg_78              (store            ) [ 0000000]
stg_79              (store            ) [ 0000000]
stg_80              (store            ) [ 0000000]
stg_81              (store            ) [ 0000000]
stg_82              (store            ) [ 0000000]
stg_83              (store            ) [ 0000000]
stg_84              (store            ) [ 0000000]
stg_85              (store            ) [ 0000000]
stg_86              (br               ) [ 0000000]
stg_87              (store            ) [ 0000000]
stg_88              (br               ) [ 0000000]
a_row_1_1_load      (load             ) [ 0000000]
a_row_2_1_load      (load             ) [ 0000000]
b_copy_0_2_3_load_1 (load             ) [ 0000000]
b_copy_0_2_6_load_1 (load             ) [ 0000000]
b_copy_0_2_1_load_1 (load             ) [ 0000000]
b_copy_1_2_3_load_1 (load             ) [ 0000000]
b_copy_1_2_6_load_1 (load             ) [ 0000000]
b_copy_1_2_1_load_1 (load             ) [ 0000000]
b_copy_2_2_3_load_1 (load             ) [ 0000000]
b_copy_2_2_6_load_1 (load             ) [ 0000000]
b_copy_2_2_1_load_1 (load             ) [ 0000000]
tmp_1               (mux              ) [ 0010010]
tmp_5_1             (sext             ) [ 0000000]
tmp_7               (mux              ) [ 0000000]
tmp_8_1             (sext             ) [ 0000000]
tmp_10_1            (mul              ) [ 0000000]
tmp_5_2             (sext             ) [ 0000000]
tmp_8               (mux              ) [ 0000000]
tmp_8_2             (sext             ) [ 0000000]
tmp_10_2            (mul              ) [ 0000000]
tmp9                (add              ) [ 0010010]
stg_110             (specloopname     ) [ 0000000]
empty_7             (speclooptripcount) [ 0000000]
stg_112             (specloopname     ) [ 0000000]
tmp_4               (specregionbegin  ) [ 0000000]
stg_114             (specpipeline     ) [ 0000000]
a_row_0_load        (load             ) [ 0000000]
tmp_s               (sext             ) [ 0000000]
tmp_5               (sext             ) [ 0000000]
tmp_6               (mul              ) [ 0000000]
tmp_11_2            (add              ) [ 0000000]
stg_120             (write            ) [ 0000000]
empty               (specregionend    ) [ 0000000]
stg_122             (br               ) [ 0111110]
stg_123             (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i8.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="a_row_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_0/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_row_1_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_1_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="a_row_2_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a_row_2_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_copy_0_2_3_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_copy_0_2_6_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="b_copy_0_2_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_0_2_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="b_copy_1_2_3_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="b_copy_1_2_6_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_copy_1_2_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_1_2_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_copy_2_2_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="b_copy_2_2_6_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_6/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="b_copy_2_2_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_copy_2_2_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="a_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="24" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="0"/>
<pin id="117" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="b_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="24" slack="0"/>
<pin id="123" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="stg_120_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="0" index="2" bw="16" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_120/5 "/>
</bind>
</comp>

<comp id="133" class="1005" name="indvar_flatten_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="indvar_flatten_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="1"/>
<pin id="146" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="j_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="2" slack="0"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="exitcond_flatten_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="4" slack="0"/>
<pin id="168" dir="0" index="1" bw="4" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten_next_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="exitcond_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_mid2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="2" slack="0"/>
<pin id="188" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_mid2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="2" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="2" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="j_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="a_row_0_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="24" slack="0"/>
<pin id="226" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="a_row_0_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="a_row_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="0" index="3" bw="5" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_1/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="a_row_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="24" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_row_2/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="stg_46_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="2"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="stg_47_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="2"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="b_copy_0_2_3_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="8" slack="2"/>
<pin id="260" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="b_copy_0_2_6_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="2"/>
<pin id="263" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_6_load/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="b_copy_0_2_1_load_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="2"/>
<pin id="266" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="b_copy_1_2_3_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="2"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="b_copy_1_2_6_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="2"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_6_load/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="b_copy_1_2_1_load_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="b_copy_2_2_3_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2"/>
<pin id="278" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="b_copy_2_2_6_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="2"/>
<pin id="281" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_6_load/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="b_copy_2_2_1_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="2"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="b_copy_0_2_9_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="24" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b_copy_0_2_9/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sel_tmp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="2" slack="1"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="b_copy_0_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="0" index="2" bw="8" slack="0"/>
<pin id="298" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="b_copy_0_2_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="8" slack="0"/>
<pin id="305" dir="0" index="2" bw="8" slack="0"/>
<pin id="306" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_2/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="b_copy_0_2_4_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="8" slack="0"/>
<pin id="312" dir="0" index="2" bw="8" slack="0"/>
<pin id="313" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_4/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="b_copy_0_2_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="8" slack="0"/>
<pin id="320" dir="0" index="2" bw="8" slack="0"/>
<pin id="321" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_5/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="b_copy_0_2_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="0" index="1" bw="8" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="0"/>
<pin id="328" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_0_2_7/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="b_copy_1_2_9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="0"/>
<pin id="333" dir="0" index="1" bw="24" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="0" index="3" bw="5" slack="0"/>
<pin id="336" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_1_2_9/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="b_copy_1_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="b_copy_1_2_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_2/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="b_copy_1_2_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_4/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="b_copy_1_2_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="0" index="2" bw="8" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_5/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="b_copy_1_2_7_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="0" index="2" bw="8" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_1_2_7/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="b_copy_2_2_9_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="0" index="2" bw="6" slack="0"/>
<pin id="382" dir="0" index="3" bw="6" slack="0"/>
<pin id="383" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="b_copy_2_2_9/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="b_copy_2_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="b_copy_2_2_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="1"/>
<pin id="398" dir="0" index="1" bw="8" slack="0"/>
<pin id="399" dir="0" index="2" bw="8" slack="0"/>
<pin id="400" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="b_copy_2_2_4_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_4/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="b_copy_2_2_5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_5/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="b_copy_2_2_7_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="1"/>
<pin id="420" dir="0" index="1" bw="8" slack="0"/>
<pin id="421" dir="0" index="2" bw="8" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="b_copy_2_2_7/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="stg_77_store_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="2"/>
<pin id="428" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="stg_78_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="0" index="1" bw="8" slack="2"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="stg_79_store_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="0"/>
<pin id="437" dir="0" index="1" bw="8" slack="2"/>
<pin id="438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_79/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="stg_80_store_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="2"/>
<pin id="443" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="stg_81_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="2"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_81/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="stg_82_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="8" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="stg_83_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="2"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_83/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="stg_84_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="2"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="stg_85_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="2"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_85/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="stg_87_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="1"/>
<pin id="472" dir="0" index="1" bw="8" slack="3"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_87/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="a_row_1_1_load_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="3"/>
<pin id="476" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_1_1_load/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="a_row_2_1_load_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="3"/>
<pin id="479" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_2_1_load/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="b_copy_0_2_3_load_1_load_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="3"/>
<pin id="482" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="b_copy_0_2_6_load_1_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="3"/>
<pin id="485" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_6_load_1/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="b_copy_0_2_1_load_1_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="3"/>
<pin id="488" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_0_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="b_copy_1_2_3_load_1_load_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="3"/>
<pin id="491" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="b_copy_1_2_6_load_1_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="3"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_6_load_1/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="b_copy_1_2_1_load_1_load_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="3"/>
<pin id="497" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_1_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="b_copy_2_2_3_load_1_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="3"/>
<pin id="500" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_3_load_1/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="b_copy_2_2_6_load_1_load_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="3"/>
<pin id="503" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_6_load_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="b_copy_2_2_1_load_1_load_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="3"/>
<pin id="506" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_copy_2_2_1_load_1/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="8" slack="0"/>
<pin id="509" dir="0" index="1" bw="8" slack="0"/>
<pin id="510" dir="0" index="2" bw="8" slack="0"/>
<pin id="511" dir="0" index="3" bw="8" slack="0"/>
<pin id="512" dir="0" index="4" bw="2" slack="2"/>
<pin id="513" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_5_1_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="0"/>
<pin id="520" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_1/4 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="0"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="0" index="3" bw="8" slack="0"/>
<pin id="527" dir="0" index="4" bw="2" slack="2"/>
<pin id="528" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_8_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="8" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_1/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_10_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="8" slack="0"/>
<pin id="539" dir="0" index="1" bw="8" slack="0"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_10_1/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_5_2_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="0"/>
<pin id="545" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5_2/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="8" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="0" index="2" bw="8" slack="0"/>
<pin id="551" dir="0" index="3" bw="8" slack="0"/>
<pin id="552" dir="0" index="4" bw="2" slack="2"/>
<pin id="553" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_8_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8_2/4 "/>
</bind>
</comp>

<comp id="562" class="1004" name="a_row_0_load_load_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="4"/>
<pin id="564" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_row_0_load/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_s_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="0"/>
<pin id="567" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_5_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="0"/>
<pin id="574" dir="0" index="1" bw="8" slack="0"/>
<pin id="575" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_6/5 tmp_11_2/5 "/>
</bind>
</comp>

<comp id="580" class="1007" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="0"/>
<pin id="583" dir="0" index="2" bw="16" slack="0"/>
<pin id="584" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_10_2/4 tmp9/4 "/>
</bind>
</comp>

<comp id="588" class="1005" name="a_row_0_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="8" slack="3"/>
<pin id="590" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="a_row_0 "/>
</bind>
</comp>

<comp id="594" class="1005" name="a_row_1_1_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="2"/>
<pin id="596" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_1_1 "/>
</bind>
</comp>

<comp id="600" class="1005" name="a_row_2_1_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="2"/>
<pin id="602" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="a_row_2_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="b_copy_0_2_3_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="2"/>
<pin id="608" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_3 "/>
</bind>
</comp>

<comp id="613" class="1005" name="b_copy_0_2_6_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="8" slack="2"/>
<pin id="615" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_6 "/>
</bind>
</comp>

<comp id="620" class="1005" name="b_copy_0_2_1_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="2"/>
<pin id="622" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_0_2_1 "/>
</bind>
</comp>

<comp id="627" class="1005" name="b_copy_1_2_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="2"/>
<pin id="629" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_3 "/>
</bind>
</comp>

<comp id="634" class="1005" name="b_copy_1_2_6_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="2"/>
<pin id="636" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_6 "/>
</bind>
</comp>

<comp id="641" class="1005" name="b_copy_1_2_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="8" slack="2"/>
<pin id="643" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_1_2_1 "/>
</bind>
</comp>

<comp id="648" class="1005" name="b_copy_2_2_3_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="8" slack="2"/>
<pin id="650" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_3 "/>
</bind>
</comp>

<comp id="655" class="1005" name="b_copy_2_2_6_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="2"/>
<pin id="657" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_6 "/>
</bind>
</comp>

<comp id="662" class="1005" name="b_copy_2_2_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="2"/>
<pin id="664" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_copy_2_2_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="exitcond_flatten_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="673" class="1005" name="indvar_flatten_next_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="4" slack="0"/>
<pin id="675" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="678" class="1005" name="j_mid2_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="2" slack="1"/>
<pin id="680" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="686" class="1005" name="i_mid2_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="2" slack="0"/>
<pin id="688" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="691" class="1005" name="tmp_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="1"/>
<pin id="693" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp_3_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="708" class="1005" name="j_1_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="2" slack="0"/>
<pin id="710" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="a_row_0_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_row_0_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="tmp_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="tmp9_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="1"/>
<pin id="725" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="34" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="137" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="26" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="137" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="28" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="159" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="159" pin="4"/><net_sink comp="184" pin=2"/></net>

<net id="196"><net_src comp="148" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="203"><net_src comp="178" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="192" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="148" pin="4"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="184" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="184" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="114" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="114" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="38" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="114" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="252"><net_src comp="238" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="228" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="288"><net_src comp="120" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="264" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="285" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="307"><net_src comp="264" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="294" pin="3"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="285" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="261" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="322"><net_src comp="261" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="317" pin=2"/></net>

<net id="329"><net_src comp="285" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="330"><net_src comp="258" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="337"><net_src comp="36" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="120" pin="2"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="38" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="289" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="273" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="331" pin="4"/><net_sink comp="341" pin=2"/></net>

<net id="354"><net_src comp="273" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="289" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="331" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="270" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="270" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="370"><net_src comp="356" pin="3"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="331" pin="4"/><net_sink comp="371" pin=1"/></net>

<net id="377"><net_src comp="267" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="120" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="393"><net_src comp="289" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="282" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="378" pin="4"/><net_sink comp="388" pin=2"/></net>

<net id="401"><net_src comp="282" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="388" pin="3"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="289" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="378" pin="4"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="279" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="416"><net_src comp="279" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="403" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="378" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="424"><net_src comp="276" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="396" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="434"><net_src comp="411" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="418" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="349" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="364" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="454"><net_src comp="371" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="302" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="317" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="324" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="514"><net_src comp="46" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="480" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="483" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="517"><net_src comp="486" pin="1"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="474" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="529"><net_src comp="46" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="489" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="492" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="532"><net_src comp="495" pin="1"/><net_sink comp="522" pin=3"/></net>

<net id="536"><net_src comp="522" pin="5"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="518" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="477" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="554"><net_src comp="46" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="498" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="501" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="557"><net_src comp="504" pin="1"/><net_sink comp="547" pin=3"/></net>

<net id="561"><net_src comp="547" pin="5"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="577"><net_src comp="565" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="569" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="572" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="585"><net_src comp="543" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="558" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="537" pin="2"/><net_sink comp="580" pin=2"/></net>

<net id="591"><net_src comp="66" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="597"><net_src comp="70" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="603"><net_src comp="74" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="609"><net_src comp="78" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="616"><net_src comp="82" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="623"><net_src comp="86" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="630"><net_src comp="90" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="633"><net_src comp="627" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="637"><net_src comp="94" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="644"><net_src comp="98" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="647"><net_src comp="641" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="651"><net_src comp="102" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="658"><net_src comp="106" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="661"><net_src comp="655" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="665"><net_src comp="110" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="667"><net_src comp="662" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="668"><net_src comp="662" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="672"><net_src comp="166" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="172" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="681"><net_src comp="184" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="507" pin=4"/></net>

<net id="684"><net_src comp="678" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="685"><net_src comp="678" pin="1"/><net_sink comp="547" pin=4"/></net>

<net id="689"><net_src comp="198" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="694"><net_src comp="206" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="212" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="702"><net_src comp="695" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="705"><net_src comp="695" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="706"><net_src comp="695" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="707"><net_src comp="695" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="711"><net_src comp="218" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="716"><net_src comp="224" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="721"><net_src comp="507" pin="5"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="726"><net_src comp="580" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="572" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {5 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_32 : 2
		exitcond : 1
		j_mid2 : 2
		i_s : 1
		i_mid2 : 2
		tmp : 3
		tmp_3 : 3
		stg_39 : 4
		j_1 : 3
	State 3
		stg_46 : 1
		stg_47 : 1
		b_copy_0_2 : 1
		b_copy_0_2_2 : 2
		b_copy_0_2_4 : 1
		b_copy_0_2_5 : 2
		b_copy_0_2_7 : 1
		b_copy_1_2 : 1
		b_copy_1_2_2 : 2
		b_copy_1_2_4 : 1
		b_copy_1_2_5 : 2
		b_copy_1_2_7 : 1
		b_copy_2_2 : 1
		b_copy_2_2_2 : 2
		b_copy_2_2_4 : 1
		b_copy_2_2_5 : 2
		b_copy_2_2_7 : 1
		stg_77 : 3
		stg_78 : 3
		stg_79 : 2
		stg_80 : 3
		stg_81 : 3
		stg_82 : 2
		stg_83 : 3
		stg_84 : 3
		stg_85 : 2
	State 4
		tmp_1 : 1
		tmp_5_1 : 1
		tmp_7 : 1
		tmp_8_1 : 2
		tmp_10_1 : 3
		tmp_5_2 : 1
		tmp_8 : 1
		tmp_8_2 : 2
		tmp_10_2 : 3
		tmp9 : 4
	State 5
		tmp_s : 1
		tmp_6 : 2
		tmp_11_2 : 3
		stg_120 : 4
		empty : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |        j_mid2_fu_184       |    0    |    0    |    2    |
|          |        i_mid2_fu_198       |    0    |    0    |    2    |
|          |      b_copy_0_2_fu_294     |    0    |    0    |    8    |
|          |     b_copy_0_2_2_fu_302    |    0    |    0    |    8    |
|          |     b_copy_0_2_4_fu_309    |    0    |    0    |    8    |
|          |     b_copy_0_2_5_fu_317    |    0    |    0    |    8    |
|          |     b_copy_0_2_7_fu_324    |    0    |    0    |    8    |
|          |      b_copy_1_2_fu_341     |    0    |    0    |    8    |
|  select  |     b_copy_1_2_2_fu_349    |    0    |    0    |    8    |
|          |     b_copy_1_2_4_fu_356    |    0    |    0    |    8    |
|          |     b_copy_1_2_5_fu_364    |    0    |    0    |    8    |
|          |     b_copy_1_2_7_fu_371    |    0    |    0    |    8    |
|          |      b_copy_2_2_fu_388     |    0    |    0    |    8    |
|          |     b_copy_2_2_2_fu_396    |    0    |    0    |    8    |
|          |     b_copy_2_2_4_fu_403    |    0    |    0    |    8    |
|          |     b_copy_2_2_5_fu_411    |    0    |    0    |    8    |
|          |     b_copy_2_2_7_fu_418    |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_172 |    0    |    0    |    4    |
|    add   |         i_s_fu_192         |    0    |    0    |    2    |
|          |         j_1_fu_218         |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_166  |    0    |    0    |    2    |
|          |       exitcond_fu_178      |    0    |    0    |    1    |
|   icmp   |         tmp_fu_206         |    0    |    0    |    1    |
|          |        tmp_3_fu_212        |    0    |    0    |    1    |
|          |       sel_tmp_fu_289       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_572         |    1    |    0    |    0    |
|          |         grp_fu_580         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    mul   |       tmp_10_1_fu_537      |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |     a_read_read_fu_114     |    0    |    0    |    0    |
|          |     b_read_read_fu_120     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |    stg_120_write_fu_126    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      a_row_0_1_fu_224      |    0    |    0    |    0    |
|          |     b_copy_0_2_9_fu_285    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       a_row_1_fu_228       |    0    |    0    |    0    |
|partselect|       a_row_2_fu_238       |    0    |    0    |    0    |
|          |     b_copy_1_2_9_fu_331    |    0    |    0    |    0    |
|          |     b_copy_2_2_9_fu_378    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_1_fu_507        |    0    |    0    |    0    |
|    mux   |        tmp_7_fu_522        |    0    |    0    |    0    |
|          |        tmp_8_fu_547        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_5_1_fu_518       |    0    |    0    |    0    |
|          |       tmp_8_1_fu_533       |    0    |    0    |    0    |
|   sext   |       tmp_5_2_fu_543       |    0    |    0    |    0    |
|          |       tmp_8_2_fu_558       |    0    |    0    |    0    |
|          |        tmp_s_fu_565        |    0    |    0    |    0    |
|          |        tmp_5_fu_569        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    3    |    0    |   138   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     a_row_0_1_reg_713     |    8   |
|      a_row_0_reg_588      |    8   |
|     a_row_1_1_reg_594     |    8   |
|     a_row_2_1_reg_600     |    8   |
|    b_copy_0_2_1_reg_620   |    8   |
|    b_copy_0_2_3_reg_606   |    8   |
|    b_copy_0_2_6_reg_613   |    8   |
|    b_copy_1_2_1_reg_641   |    8   |
|    b_copy_1_2_3_reg_627   |    8   |
|    b_copy_1_2_6_reg_634   |    8   |
|    b_copy_2_2_1_reg_662   |    8   |
|    b_copy_2_2_3_reg_648   |    8   |
|    b_copy_2_2_6_reg_655   |    8   |
|  exitcond_flatten_reg_669 |    1   |
|       i_mid2_reg_686      |    2   |
|         i_reg_144         |    2   |
|indvar_flatten_next_reg_673|    4   |
|   indvar_flatten_reg_133  |    4   |
|        j_1_reg_708        |    2   |
|       j_mid2_reg_678      |    2   |
|         j_reg_155         |    2   |
|        tmp9_reg_723       |   16   |
|       tmp_1_reg_718       |    8   |
|       tmp_3_reg_695       |    1   |
|        tmp_reg_691        |    1   |
+---------------------------+--------+
|           Total           |   149  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_572 |  p0  |   2  |   8  |   16   ||    8    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   16   ||  1.085  ||    8    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   138  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    8   |
|  Register |    -   |    -   |   149  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   149  |   146  |
+-----------+--------+--------+--------+--------+
