TOOL:	xrun	23.03-s007: Started on Oct 11, 2024 at 12:37:26 CEST
xrun
	-elaborate
	-l xrun_elaborate.log
	-F ../tb/tb.f
		-F ../tb/../../common/tinyalu/tinyalu.f
			tinyalu_pkg.sv
			single_cycle.sv
			three_cycle.sv
			tinyalu.sv
		tinyalu_tb.sv
	-v93
	+nowarnDSEM2009
	+nowarnDSEMEL
	+nowarnCGDEFN
	+nowarnCOVUTA
	+nowarnBADPRF
	+nowarnXCLGNOPTM
	+nowarnRNDXCELON
	+nowarnSAWSTP
	-xmlibdirname INCA_libs_gui
	+access+r
	+gui
	+overwrite
	-nocopyright
	-coverage all
	-covoverwrite
	-covfile xrun_covfile.txt
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tinyalu_pkg
		top

	Extracting FSMs for coverage:
		worklib.single_cycle
		worklib.three_cycle
		worklib.tinyalu
		worklib.top
	Total FSMs extracted = 0
	Building instance overlay tables: .................... Done
	Enabling instrumentation for coverage types: block expression FSM toggle functional
	Generating native compiled code:
		worklib.three_cycle:sv <0x2bfede52>
			streams:   3, words:  3966
		worklib.single_cycle:sv <0x79ff5c20>
			streams:   3, words:  2856
		worklib.tinyalu:sv <0x3187dbbf>
			streams:   7, words:  4471
		worklib.top:sv <0x71d11616>
			streams:  15, words: 25853
		worklib.tinyalu_pkg:sv <0x2e3fa570>
			streams:   1, words:   526
	Building instance specific data structures.
	Performing constant object marking (COM) analysis.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              4       4
		Verilog packages:     1       1
		Registers:           35      35
		Scalar wires:        11       -
		Vectored wires:       9       -
		Always blocks:        3       3
		Initial blocks:       4       4
		Final blocks:         1       1
		Cont. assignments:    6       8
		Pseudo assignments:   4       -
		Assertions:           1       1
	Writing initial simulation snapshot: worklib.top:sv
TOOL:	xrun	23.03-s007: Exiting on Oct 11, 2024 at 12:37:30 CEST  (total: 00:00:04)
