{"vcs1":{"timestamp_begin":1731834213.352235877, "rt":3.34, "ut":0.42, "st":0.26}}
{"vcselab":{"timestamp_begin":1731834216.762740008, "rt":2.28, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1731834219.135020156, "rt":0.36, "ut":0.11, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731834212.820540296}
{"VCS_COMP_START_TIME": 1731834212.820540296}
{"VCS_COMP_END_TIME": 1731834221.671739713}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333884}}
{"stitch_vcselab": {"peak_mem": 223440}}
