ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB134:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 56
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 36
  36              		.cfi_offset 4, -36
  37              		.cfi_offset 5, -32
  38              		.cfi_offset 6, -28
  39              		.cfi_offset 7, -24
  40              		.cfi_offset 8, -20
  41              		.cfi_offset 9, -16
  42              		.cfi_offset 10, -12
  43              		.cfi_offset 11, -8
  44              		.cfi_offset 14, -4
  45 0004 8FB0     		sub	sp, sp, #60
  46              	.LCFI1:
  47              		.cfi_def_cfa_offset 96
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  48              		.loc 1 45 3 view .LVU1
  49              		.loc 1 45 20 is_stmt 0 view .LVU2
  50 0006 09AD     		add	r5, sp, #36
  51 0008 0024     		movs	r4, #0
  52 000a 0994     		str	r4, [sp, #36]
  53 000c 0A94     		str	r4, [sp, #40]
  54 000e 0B94     		str	r4, [sp, #44]
  55 0010 0C94     		str	r4, [sp, #48]
  56 0012 0D94     		str	r4, [sp, #52]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  57              		.loc 1 48 3 is_stmt 1 view .LVU3
  58              	.LBB2:
  59              		.loc 1 48 3 view .LVU4
  60 0014 0194     		str	r4, [sp, #4]
  61              		.loc 1 48 3 view .LVU5
  62 0016 5E4B     		ldr	r3, .L3
  63 0018 1A6B     		ldr	r2, [r3, #48]
  64 001a 42F00402 		orr	r2, r2, #4
  65 001e 1A63     		str	r2, [r3, #48]
  66              		.loc 1 48 3 view .LVU6
  67 0020 1A6B     		ldr	r2, [r3, #48]
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 3


  68 0022 02F00402 		and	r2, r2, #4
  69 0026 0192     		str	r2, [sp, #4]
  70              		.loc 1 48 3 view .LVU7
  71 0028 019A     		ldr	r2, [sp, #4]
  72              	.LBE2:
  73              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  74              		.loc 1 49 3 view .LVU9
  75              	.LBB3:
  76              		.loc 1 49 3 view .LVU10
  77 002a 0294     		str	r4, [sp, #8]
  78              		.loc 1 49 3 view .LVU11
  79 002c 1A6B     		ldr	r2, [r3, #48]
  80 002e 42F02002 		orr	r2, r2, #32
  81 0032 1A63     		str	r2, [r3, #48]
  82              		.loc 1 49 3 view .LVU12
  83 0034 1A6B     		ldr	r2, [r3, #48]
  84 0036 02F02002 		and	r2, r2, #32
  85 003a 0292     		str	r2, [sp, #8]
  86              		.loc 1 49 3 view .LVU13
  87 003c 029A     		ldr	r2, [sp, #8]
  88              	.LBE3:
  89              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  90              		.loc 1 50 3 view .LVU15
  91              	.LBB4:
  92              		.loc 1 50 3 view .LVU16
  93 003e 0394     		str	r4, [sp, #12]
  94              		.loc 1 50 3 view .LVU17
  95 0040 1A6B     		ldr	r2, [r3, #48]
  96 0042 42F08002 		orr	r2, r2, #128
  97 0046 1A63     		str	r2, [r3, #48]
  98              		.loc 1 50 3 view .LVU18
  99 0048 1A6B     		ldr	r2, [r3, #48]
 100 004a 02F08002 		and	r2, r2, #128
 101 004e 0392     		str	r2, [sp, #12]
 102              		.loc 1 50 3 view .LVU19
 103 0050 039A     		ldr	r2, [sp, #12]
 104              	.LBE4:
 105              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 106              		.loc 1 51 3 view .LVU21
 107              	.LBB5:
 108              		.loc 1 51 3 view .LVU22
 109 0052 0494     		str	r4, [sp, #16]
 110              		.loc 1 51 3 view .LVU23
 111 0054 1A6B     		ldr	r2, [r3, #48]
 112 0056 42F00102 		orr	r2, r2, #1
 113 005a 1A63     		str	r2, [r3, #48]
 114              		.loc 1 51 3 view .LVU24
 115 005c 1A6B     		ldr	r2, [r3, #48]
 116 005e 02F00102 		and	r2, r2, #1
 117 0062 0492     		str	r2, [sp, #16]
 118              		.loc 1 51 3 view .LVU25
 119 0064 049A     		ldr	r2, [sp, #16]
 120              	.LBE5:
 121              		.loc 1 51 3 view .LVU26
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 4


  52:Core/Src/gpio.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 122              		.loc 1 52 3 view .LVU27
 123              	.LBB6:
 124              		.loc 1 52 3 view .LVU28
 125 0066 0594     		str	r4, [sp, #20]
 126              		.loc 1 52 3 view .LVU29
 127 0068 1A6B     		ldr	r2, [r3, #48]
 128 006a 42F00202 		orr	r2, r2, #2
 129 006e 1A63     		str	r2, [r3, #48]
 130              		.loc 1 52 3 view .LVU30
 131 0070 1A6B     		ldr	r2, [r3, #48]
 132 0072 02F00202 		and	r2, r2, #2
 133 0076 0592     		str	r2, [sp, #20]
 134              		.loc 1 52 3 view .LVU31
 135 0078 059A     		ldr	r2, [sp, #20]
 136              	.LBE6:
 137              		.loc 1 52 3 view .LVU32
  53:Core/Src/gpio.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 138              		.loc 1 53 3 view .LVU33
 139              	.LBB7:
 140              		.loc 1 53 3 view .LVU34
 141 007a 0694     		str	r4, [sp, #24]
 142              		.loc 1 53 3 view .LVU35
 143 007c 1A6B     		ldr	r2, [r3, #48]
 144 007e 42F04002 		orr	r2, r2, #64
 145 0082 1A63     		str	r2, [r3, #48]
 146              		.loc 1 53 3 view .LVU36
 147 0084 1A6B     		ldr	r2, [r3, #48]
 148 0086 02F04002 		and	r2, r2, #64
 149 008a 0692     		str	r2, [sp, #24]
 150              		.loc 1 53 3 view .LVU37
 151 008c 069A     		ldr	r2, [sp, #24]
 152              	.LBE7:
 153              		.loc 1 53 3 view .LVU38
  54:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 154              		.loc 1 54 3 view .LVU39
 155              	.LBB8:
 156              		.loc 1 54 3 view .LVU40
 157 008e 0794     		str	r4, [sp, #28]
 158              		.loc 1 54 3 view .LVU41
 159 0090 1A6B     		ldr	r2, [r3, #48]
 160 0092 42F01002 		orr	r2, r2, #16
 161 0096 1A63     		str	r2, [r3, #48]
 162              		.loc 1 54 3 view .LVU42
 163 0098 1A6B     		ldr	r2, [r3, #48]
 164 009a 02F01002 		and	r2, r2, #16
 165 009e 0792     		str	r2, [sp, #28]
 166              		.loc 1 54 3 view .LVU43
 167 00a0 079A     		ldr	r2, [sp, #28]
 168              	.LBE8:
 169              		.loc 1 54 3 view .LVU44
  55:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 170              		.loc 1 55 3 view .LVU45
 171              	.LBB9:
 172              		.loc 1 55 3 view .LVU46
 173 00a2 0894     		str	r4, [sp, #32]
 174              		.loc 1 55 3 view .LVU47
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 5


 175 00a4 1A6B     		ldr	r2, [r3, #48]
 176 00a6 42F00802 		orr	r2, r2, #8
 177 00aa 1A63     		str	r2, [r3, #48]
 178              		.loc 1 55 3 view .LVU48
 179 00ac 1B6B     		ldr	r3, [r3, #48]
 180 00ae 03F00803 		and	r3, r3, #8
 181 00b2 0893     		str	r3, [sp, #32]
 182              		.loc 1 55 3 view .LVU49
 183 00b4 089B     		ldr	r3, [sp, #32]
 184              	.LBE9:
 185              		.loc 1 55 3 view .LVU50
  56:Core/Src/gpio.c **** 
  57:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  58:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 186              		.loc 1 58 3 view .LVU51
 187 00b6 DFF8E480 		ldr	r8, .L3+12
 188 00ba 2246     		mov	r2, r4
 189 00bc 1621     		movs	r1, #22
 190 00be 4046     		mov	r0, r8
 191 00c0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 192              	.LVL0:
  59:Core/Src/gpio.c **** 
  60:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  61:Core/Src/gpio.c ****   HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 193              		.loc 1 61 3 view .LVU52
 194 00c4 DFF8D890 		ldr	r9, .L3+16
 195 00c8 2246     		mov	r2, r4
 196 00ca 8021     		movs	r1, #128
 197 00cc 4846     		mov	r0, r9
 198 00ce FFF7FEFF 		bl	HAL_GPIO_WritePin
 199              	.LVL1:
  62:Core/Src/gpio.c **** 
  63:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  64:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 200              		.loc 1 64 3 view .LVU53
 201 00d2 304F     		ldr	r7, .L3+4
 202 00d4 2246     		mov	r2, r4
 203 00d6 4FF44051 		mov	r1, #12288
 204 00da 3846     		mov	r0, r7
 205 00dc FFF7FEFF 		bl	HAL_GPIO_WritePin
 206              	.LVL2:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  67:Core/Src/gpio.c ****   HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 207              		.loc 1 67 3 view .LVU54
 208 00e0 DFF8C0A0 		ldr	r10, .L3+20
 209 00e4 2246     		mov	r2, r4
 210 00e6 4FF4C041 		mov	r1, #24576
 211 00ea 5046     		mov	r0, r10
 212 00ec FFF7FEFF 		bl	HAL_GPIO_WritePin
 213              	.LVL3:
  68:Core/Src/gpio.c **** 
  69:Core/Src/gpio.c ****   /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 214              		.loc 1 70 3 view .LVU55
 215              		.loc 1 70 23 is_stmt 0 view .LVU56
 216 00f0 1623     		movs	r3, #22
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 6


 217 00f2 0993     		str	r3, [sp, #36]
  71:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 71 3 is_stmt 1 view .LVU57
 219              		.loc 1 71 24 is_stmt 0 view .LVU58
 220 00f4 0126     		movs	r6, #1
 221 00f6 0A96     		str	r6, [sp, #40]
  72:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 72 3 is_stmt 1 view .LVU59
 223              		.loc 1 72 24 is_stmt 0 view .LVU60
 224 00f8 0B94     		str	r4, [sp, #44]
  73:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225              		.loc 1 73 3 is_stmt 1 view .LVU61
 226              		.loc 1 73 25 is_stmt 0 view .LVU62
 227 00fa 0C94     		str	r4, [sp, #48]
  74:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 228              		.loc 1 74 3 is_stmt 1 view .LVU63
 229 00fc 2946     		mov	r1, r5
 230 00fe 4046     		mov	r0, r8
 231 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL4:
  75:Core/Src/gpio.c **** 
  76:Core/Src/gpio.c ****   /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  77:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 233              		.loc 1 77 3 view .LVU64
 234              		.loc 1 77 23 is_stmt 0 view .LVU65
 235 0104 48F20703 		movw	r3, #32775
 236 0108 0993     		str	r3, [sp, #36]
  78:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 237              		.loc 1 78 3 is_stmt 1 view .LVU66
 238              		.loc 1 78 24 is_stmt 0 view .LVU67
 239 010a 4FF4901B 		mov	fp, #1179648
 240 010e CDF828B0 		str	fp, [sp, #40]
  79:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 241              		.loc 1 79 3 is_stmt 1 view .LVU68
 242              		.loc 1 79 24 is_stmt 0 view .LVU69
 243 0112 0B94     		str	r4, [sp, #44]
  80:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 244              		.loc 1 80 3 is_stmt 1 view .LVU70
 245 0114 2946     		mov	r1, r5
 246 0116 4846     		mov	r0, r9
 247 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 248              	.LVL5:
  81:Core/Src/gpio.c **** 
  82:Core/Src/gpio.c ****   /*Configure GPIO pin : ACP_RST_Pin */
  83:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = ACP_RST_Pin;
 249              		.loc 1 83 3 view .LVU71
 250              		.loc 1 83 23 is_stmt 0 view .LVU72
 251 011c 8023     		movs	r3, #128
 252 011e 0993     		str	r3, [sp, #36]
  84:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 253              		.loc 1 84 3 is_stmt 1 view .LVU73
 254              		.loc 1 84 24 is_stmt 0 view .LVU74
 255 0120 0A96     		str	r6, [sp, #40]
  85:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 256              		.loc 1 85 3 is_stmt 1 view .LVU75
 257              		.loc 1 85 24 is_stmt 0 view .LVU76
 258 0122 0B94     		str	r4, [sp, #44]
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 7


  86:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 259              		.loc 1 86 3 is_stmt 1 view .LVU77
 260              		.loc 1 86 25 is_stmt 0 view .LVU78
 261 0124 0C94     		str	r4, [sp, #48]
  87:Core/Src/gpio.c ****   HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 262              		.loc 1 87 3 is_stmt 1 view .LVU79
 263 0126 2946     		mov	r1, r5
 264 0128 4846     		mov	r0, r9
 265 012a FFF7FEFF 		bl	HAL_GPIO_Init
 266              	.LVL6:
  88:Core/Src/gpio.c **** 
  89:Core/Src/gpio.c ****   /*Configure GPIO pin : OTG_FS_OC_Pin */
  90:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 267              		.loc 1 90 3 view .LVU80
 268              		.loc 1 90 23 is_stmt 0 view .LVU81
 269 012e 2023     		movs	r3, #32
 270 0130 0993     		str	r3, [sp, #36]
  91:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 271              		.loc 1 91 3 is_stmt 1 view .LVU82
 272              		.loc 1 91 24 is_stmt 0 view .LVU83
 273 0132 CDF828B0 		str	fp, [sp, #40]
  92:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 274              		.loc 1 92 3 is_stmt 1 view .LVU84
 275              		.loc 1 92 24 is_stmt 0 view .LVU85
 276 0136 0B94     		str	r4, [sp, #44]
  93:Core/Src/gpio.c ****   HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 277              		.loc 1 93 3 is_stmt 1 view .LVU86
 278 0138 2946     		mov	r1, r5
 279 013a 4046     		mov	r0, r8
 280 013c FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL7:
  94:Core/Src/gpio.c **** 
  95:Core/Src/gpio.c ****   /*Configure GPIO pin : BOOT1_Pin */
  96:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = BOOT1_Pin;
 282              		.loc 1 96 3 view .LVU87
 283              		.loc 1 96 23 is_stmt 0 view .LVU88
 284 0140 0423     		movs	r3, #4
 285 0142 0993     		str	r3, [sp, #36]
  97:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 286              		.loc 1 97 3 is_stmt 1 view .LVU89
 287              		.loc 1 97 24 is_stmt 0 view .LVU90
 288 0144 0A94     		str	r4, [sp, #40]
  98:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 289              		.loc 1 98 3 is_stmt 1 view .LVU91
 290              		.loc 1 98 24 is_stmt 0 view .LVU92
 291 0146 0B94     		str	r4, [sp, #44]
  99:Core/Src/gpio.c ****   HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 292              		.loc 1 99 3 is_stmt 1 view .LVU93
 293 0148 2946     		mov	r1, r5
 294 014a 1348     		ldr	r0, .L3+8
 295 014c FFF7FEFF 		bl	HAL_GPIO_Init
 296              	.LVL8:
 100:Core/Src/gpio.c **** 
 101:Core/Src/gpio.c ****   /*Configure GPIO pin : TE_Pin */
 102:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = TE_Pin;
 297              		.loc 1 102 3 view .LVU94
 298              		.loc 1 102 23 is_stmt 0 view .LVU95
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 8


 299 0150 4FF40063 		mov	r3, #2048
 300 0154 0993     		str	r3, [sp, #36]
 103:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 301              		.loc 1 103 3 is_stmt 1 view .LVU96
 302              		.loc 1 103 24 is_stmt 0 view .LVU97
 303 0156 0A94     		str	r4, [sp, #40]
 104:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 304              		.loc 1 104 3 is_stmt 1 view .LVU98
 305              		.loc 1 104 24 is_stmt 0 view .LVU99
 306 0158 0B94     		str	r4, [sp, #44]
 105:Core/Src/gpio.c ****   HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 105 3 is_stmt 1 view .LVU100
 308 015a 2946     		mov	r1, r5
 309 015c 3846     		mov	r0, r7
 310 015e FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL9:
 106:Core/Src/gpio.c **** 
 107:Core/Src/gpio.c ****   /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
 108:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 312              		.loc 1 108 3 view .LVU101
 313              		.loc 1 108 23 is_stmt 0 view .LVU102
 314 0162 4FF44053 		mov	r3, #12288
 315 0166 0993     		str	r3, [sp, #36]
 109:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 316              		.loc 1 109 3 is_stmt 1 view .LVU103
 317              		.loc 1 109 24 is_stmt 0 view .LVU104
 318 0168 0A96     		str	r6, [sp, #40]
 110:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 319              		.loc 1 110 3 is_stmt 1 view .LVU105
 320              		.loc 1 110 24 is_stmt 0 view .LVU106
 321 016a 0B94     		str	r4, [sp, #44]
 111:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 322              		.loc 1 111 3 is_stmt 1 view .LVU107
 323              		.loc 1 111 25 is_stmt 0 view .LVU108
 324 016c 0C94     		str	r4, [sp, #48]
 112:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 325              		.loc 1 112 3 is_stmt 1 view .LVU109
 326 016e 2946     		mov	r1, r5
 327 0170 3846     		mov	r0, r7
 328 0172 FFF7FEFF 		bl	HAL_GPIO_Init
 329              	.LVL10:
 113:Core/Src/gpio.c **** 
 114:Core/Src/gpio.c ****   /*Configure GPIO pins : LD3_Pin LD4_Pin */
 115:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 330              		.loc 1 115 3 view .LVU110
 331              		.loc 1 115 23 is_stmt 0 view .LVU111
 332 0176 4FF4C043 		mov	r3, #24576
 333 017a 0993     		str	r3, [sp, #36]
 116:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 334              		.loc 1 116 3 is_stmt 1 view .LVU112
 335              		.loc 1 116 24 is_stmt 0 view .LVU113
 336 017c 0A96     		str	r6, [sp, #40]
 117:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 337              		.loc 1 117 3 is_stmt 1 view .LVU114
 338              		.loc 1 117 24 is_stmt 0 view .LVU115
 339 017e 0B94     		str	r4, [sp, #44]
 118:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 9


 340              		.loc 1 118 3 is_stmt 1 view .LVU116
 341              		.loc 1 118 25 is_stmt 0 view .LVU117
 342 0180 0C94     		str	r4, [sp, #48]
 119:Core/Src/gpio.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 343              		.loc 1 119 3 is_stmt 1 view .LVU118
 344 0182 2946     		mov	r1, r5
 345 0184 5046     		mov	r0, r10
 346 0186 FFF7FEFF 		bl	HAL_GPIO_Init
 347              	.LVL11:
 120:Core/Src/gpio.c **** 
 121:Core/Src/gpio.c **** }
 348              		.loc 1 121 1 is_stmt 0 view .LVU119
 349 018a 0FB0     		add	sp, sp, #60
 350              	.LCFI2:
 351              		.cfi_def_cfa_offset 36
 352              		@ sp needed
 353 018c BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 354              	.L4:
 355              		.align	2
 356              	.L3:
 357 0190 00380240 		.word	1073887232
 358 0194 000C0240 		.word	1073875968
 359 0198 00040240 		.word	1073873920
 360 019c 00080240 		.word	1073874944
 361 01a0 00000240 		.word	1073872896
 362 01a4 00180240 		.word	1073879040
 363              		.cfi_endproc
 364              	.LFE134:
 366              		.text
 367              	.Letext0:
 368              		.file 2 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 369              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 370              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 371              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
ARM GAS  /var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s:21     .text.MX_GPIO_Init:00000000 $t
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/qx/2_175_4n2s19vhvtspjhb3qh0000gn/T//cc67GfFC.s:357    .text.MX_GPIO_Init:00000190 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
