Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Jan 19 22:48:43 2022
| Host         : PC411-00 running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file u2plus_bus_skew_routed.rpt -pb u2plus_bus_skew_routed.pb -rpx u2plus_bus_skew_routed.rpx
| Design       : u2plus
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   25        [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.721      7.279
2   27        [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]]
                                              [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]]
                                                                              Slow              8.000       0.595      7.405
3   29        [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.762      7.238
4   31        [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.684      7.316
5   33        [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.593      7.407
6   35        [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.815      7.185
7   39        [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.597      9.403
8   41        [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]]
                                              [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]]
                                                                              Slow             10.000       0.574      9.426
9   43        [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]]
                                              [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]]
                                                                              Slow              8.000       0.538      7.462
10  45        [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]]
                                              [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]]
                                                                              Slow              8.000       0.622      7.378


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dcm_out               GMII_RX_CLK           u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                                                                                                            Slow         0.721      7.279


Slack (MET) :             7.279ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Endpoint Destination:   u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK)
  Reference Source:       u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Destination:  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    0.934ns
  Reference Relative Delay:  -0.328ns
  Relative CRPR:              0.664ns
  Uncertainty:                0.123ns
  Actual Bus Skew:            0.721ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.218     4.140    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X63Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y153        FDRE (Prop_fdre_C_Q)         0.204     4.344 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.547     4.891    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X66Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503     2.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.081     4.018    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X66Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     4.018    
    SLICE_X66Y153        FDRE (Setup_fdre_C_D)       -0.061     3.957    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.891    
                         clock arrival                          3.957    
  -------------------------------------------------------------------
                         relative delay                         0.934    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.082     3.776    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X70Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y154        FDRE (Prop_fdre_C_Q)         0.206     3.982 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.249     4.231    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X68Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.220     4.407    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X68Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                         clock pessimism              0.000     4.407    
    SLICE_X68Y154        FDRE (Hold_fdre_C_D)         0.152     4.559    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         data arrival                           4.231    
                         clock arrival                          4.559    
  -------------------------------------------------------------------
                         relative delay                        -0.328    



Id: 2
set_bus_skew -from [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]}]] -to [get_cells [list {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} \
          {u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]}]] 8.000
Requirement: 8.000ns
Endpoints: 11

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
GMII_RX_CLK           dcm_out               u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                                                                            u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.595      7.405


Slack (MET) :             7.405ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK)
  Endpoint Destination:   u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Source:       u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK)
  Reference Destination:  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    1.301ns
  Reference Relative Delay:   0.145ns
  Relative CRPR:              0.684ns
  Uncertainty:                0.123ns
  Actual Bus Skew:            0.595ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.483     1.483 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.611     3.094    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     3.187 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.218     4.405    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X65Y155        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y155        FDRE (Prop_fdre_C_Q)         0.204     4.609 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.375     4.984    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X65Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.079     3.773    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X65Y156        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                         clock pessimism              0.000     3.773    
    SLICE_X65Y156        FDRE (Setup_fdre_C_D)       -0.090     3.683    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         data arrival                           4.984    
                         clock arrival                          3.683    
  -------------------------------------------------------------------
                         relative delay                         1.301    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    J20                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    J20                  IBUF (Prop_ibuf_I_O)         1.351     1.351 r  gmii_rx_clk/O
                         net (fo=1, routed)           1.503     2.854    GMII_RX_CLK_buf
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     2.937 r  GMII_RX_CLK_buf_BUFG_inst/O
                         net (fo=414, routed)         1.081     4.018    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X67Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y154        FDRE (Prop_fdre_C_Q)         0.178     4.196 r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.241     4.437    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.218     4.140    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X62Y154        FDRE                                         r  u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.140    
    SLICE_X62Y154        FDRE (Hold_fdre_C_D)         0.152     4.292    u2p_c/simple_gemac_wrapper/rx_2clk_fifo/fifo_2clock/fifo_xlnx_2Kx36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.437    
                         clock arrival                          4.292    
  -------------------------------------------------------------------
                         relative delay                         0.145    



Id: 3
set_bus_skew -from [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLK_TO_MAC_fbout      dcm_out               u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.762      7.238


Slack (MET) :             7.238ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Endpoint Destination:   u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Source:       u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Destination:  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.849ns
  Reference Relative Delay:  -5.415ns
  Relative CRPR:             -0.023ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.762ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.213    -1.830    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X59Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y151        FDRE (Prop_fdre_C_Q)         0.204    -1.626 r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.456    -1.170    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X61Y152        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.077     3.771    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X61Y152        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     3.771    
    SLICE_X61Y152        FDRE (Setup_fdre_C_D)       -0.092     3.679    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                          -1.170    
                         clock arrival                          3.679    
  -------------------------------------------------------------------
                         relative delay                        -4.849    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.080    -1.526    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X63Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y151        FDRE (Prop_fdre_C_Q)         0.178    -1.348 r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.225    -1.123    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X64Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.218     4.140    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X64Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000     4.140    
    SLICE_X64Y151        FDRE (Hold_fdre_C_D)         0.152     4.292    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                          -1.123    
                         clock arrival                          4.292    
  -------------------------------------------------------------------
                         relative delay                        -5.415    



Id: 4
set_bus_skew -from [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dcm_out               CLK_TO_MAC_fbout      u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                                                                                                            Slow         0.684      7.316


Slack (MET) :             7.316ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Endpoint Destination:   u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Source:       u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Destination:  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.356ns
  Reference Relative Delay:   5.849ns
  Relative CRPR:             -0.003ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.684ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.219     4.141    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X66Y152        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y152        FDRE (Prop_fdre_C_Q)         0.236     4.377 r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.396     4.773    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X68Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.082    -1.524    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X68Y153        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000    -1.524    
    SLICE_X68Y153        FDRE (Setup_fdre_C_D)       -0.059    -1.583    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.773    
                         clock arrival                         -1.583    
  -------------------------------------------------------------------
                         relative delay                         6.356    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.082     3.776    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X69Y152        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y152        FDRE (Prop_fdre_C_Q)         0.178     3.954 r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.225     4.179    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X70Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.220    -1.823    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X70Y151        FDRE                                         r  u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                         clock pessimism              0.000    -1.823    
    SLICE_X70Y151        FDRE (Hold_fdre_C_D)         0.153    -1.670    u2p_c/simple_gemac_wrapper/tx_2clk_fifo/fifo_2clock/fifo_xlnx_512x36_2clk/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         data arrival                           4.179    
                         clock arrival                         -1.670    
  -------------------------------------------------------------------
                         relative delay                         5.849    



Id: 5
set_bus_skew -from [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLK_TO_MAC_fbout      dcm_out               u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                                                                            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.593      7.407


Slack (MET) :             7.407ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Endpoint Destination:   u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Source:       u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Destination:  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -4.960ns
  Reference Relative Delay:  -5.391ns
  Relative CRPR:              0.011ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.593ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.506    -1.537    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X5Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.204    -1.333 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.345    -0.988    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X5Y87          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.371     4.065    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y87          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                         clock pessimism              0.000     4.065    
    SLICE_X5Y87          FDRE (Setup_fdre_C_D)       -0.093     3.972    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         data arrival                          -0.988    
                         clock arrival                          3.972    
  -------------------------------------------------------------------
                         relative delay                        -4.960    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.371    -1.235    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X7Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.178    -1.057 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.247    -0.810    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X6Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.506     4.428    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X6Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism              0.000     4.428    
    SLICE_X6Y88          FDRE (Hold_fdre_C_D)         0.153     4.581    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                          -0.810    
                         clock arrival                          4.581    
  -------------------------------------------------------------------
                         relative delay                        -5.391    



Id: 6
set_bus_skew -from [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dcm_out               CLK_TO_MAC_fbout      u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                                                                                                            Slow         0.815      7.185


Slack (MET) :             7.185ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Endpoint Destination:   u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Source:       u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Destination:  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.427ns
  Reference Relative Delay:   5.896ns
  Relative CRPR:             -0.110ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.815ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.224     4.146    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X53Y140        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y140        FDRE (Prop_fdre_C_Q)         0.204     4.350 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.499     4.849    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X58Y138        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.087    -1.519    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X58Y138        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.519    
    SLICE_X58Y138        FDRE (Setup_fdre_C_D)       -0.059    -1.578    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           4.849    
                         clock arrival                         -1.578    
  -------------------------------------------------------------------
                         relative delay                         6.427    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.096     3.790    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X49Y143        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y143        FDRE (Prop_fdre_C_Q)         0.178     3.968 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.227     4.195    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X51Y143        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.225    -1.818    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X51Y143        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                         clock pessimism              0.000    -1.818    
    SLICE_X51Y143        FDRE (Hold_fdre_C_D)         0.118    -1.700    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         data arrival                           4.195    
                         clock arrival                         -1.700    
  -------------------------------------------------------------------
                         relative delay                         5.896    



Id: 7
set_bus_skew -from [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dcm_out               clk_div               u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.597      9.403


Slack (MET) :             9.403ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Endpoint Destination:   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div)
  Reference Source:       u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Destination:  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    0.842ns
  Reference Relative Delay:   0.041ns
  Relative CRPR:              0.385ns
  Uncertainty:                0.181ns
  Actual Bus Skew:            0.597ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.214     4.136    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.204     4.340 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.287     4.627    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X55Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989     2.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.088     3.782    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X55Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.095     3.877    
    SLICE_X55Y134        FDRE (Setup_fdre_C_D)       -0.092     3.785    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.627    
                         clock arrival                          3.785    
  -------------------------------------------------------------------
                         relative delay                         0.842    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.086     3.780    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y135        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y135        FDRE (Prop_fdre_C_Q)         0.178     3.958 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.241     4.199    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X56Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.214     4.136    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.095     4.041    
    SLICE_X56Y134        FDRE (Hold_fdre_C_D)         0.117     4.158    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.199    
                         clock arrival                          4.158    
  -------------------------------------------------------------------
                         relative delay                         0.041    



Id: 8
set_bus_skew -from [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]}]] -to [get_cells [list {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]}]] 10.000
Requirement: 10.000ns
Endpoints: 4

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
clk_div               dcm_out               u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                                                                                                            Slow         0.574      9.426


Slack (MET) :             9.426ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div)
  Endpoint Destination:   u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Source:       u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div)
  Reference Destination:  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            10.000ns
  Endpoint Relative Delay:    0.920ns
  Reference Relative Delay:   0.026ns
  Relative CRPR:              0.501ns
  Uncertainty:                0.181ns
  Actual Bus Skew:            0.574ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           2.112     2.829    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.922 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.214     4.136    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.204     4.340 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.364     4.704    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X57Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.085     3.779    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.095     3.874    
    SLICE_X57Y134        FDRE (Setup_fdre_C_D)       -0.090     3.784    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                           4.704    
                         clock arrival                          3.784    
  -------------------------------------------------------------------
                         relative delay                         0.920    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKOUT0
                         net (fo=1, routed)           1.989     2.611    clk_div
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.694 r  wbclk_BUFG/O
                         net (fo=2532, routed)        1.085     3.779    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X56Y134        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y134        FDRE (Prop_fdre_C_Q)         0.178     3.957 r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.227     4.184    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X57Y133        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.213     4.135    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X57Y133        FDRE                                         r  u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                         clock pessimism             -0.095     4.040    
    SLICE_X57Y133        FDRE (Hold_fdre_C_D)         0.118     4.158    u2p_c/settings_bus_crossclock/settings_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         data arrival                           4.184    
                         clock arrival                          4.158    
  -------------------------------------------------------------------
                         relative delay                         0.026    



Id: 9
set_bus_skew -from [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]}]] -to [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]}]] 8.000
Requirement: 8.000ns
Endpoints: 9

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
CLK_TO_MAC_fbout      dcm_out               u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                                                                            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                                                                                                            Slow         0.538      7.462


Slack (MET) :             7.462ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Endpoint Destination:   u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Source:       u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Destination:  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:   -5.002ns
  Reference Relative Delay:  -5.369ns
  Relative CRPR:              0.003ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.538ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.220    -1.823    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X57Y140        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y140        FDRE (Prop_fdre_C_Q)         0.223    -1.600 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.373    -1.228    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X56Y140        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.089     3.783    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y140        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                         clock pessimism              0.000     3.783    
    SLICE_X56Y140        FDRE (Setup_fdre_C_D)       -0.009     3.774    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         data arrival                          -1.228    
                         clock arrival                          3.774    
  -------------------------------------------------------------------
                         relative delay                        -5.002    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.088    -1.518    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X56Y139        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y139        FDRE (Prop_fdre_C_Q)         0.178    -1.340 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.229    -1.111    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X56Y138        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.218     4.140    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X56Y138        FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                         clock pessimism              0.000     4.140    
    SLICE_X56Y138        FDRE (Hold_fdre_C_D)         0.118     4.258    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_36to18_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         data arrival                          -1.111    
                         clock arrival                          4.258    
  -------------------------------------------------------------------
                         relative delay                        -5.369    



Id: 10
set_bus_skew -from [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]}]] -to [get_cells [list {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]} {u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]}]] 8.000
Requirement: 8.000ns
Endpoints: 8

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
dcm_out               CLK_TO_MAC_fbout      u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                                                                            u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                                                                                                            Slow         0.622      7.378


Slack (MET) :             7.378ns  (requirement - actual skew)
  Endpoint Source:        u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Endpoint Destination:   u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Reference Source:       u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dcm_out)
  Reference Destination:  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_TO_MAC_fbout)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    6.324ns
  Reference Relative Delay:   5.909ns
  Relative CRPR:             -0.033ns
  Uncertainty:                0.173ns
  Actual Bus Skew:            0.622ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.885     0.885 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.944     2.829    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.922 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.770     4.692    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.975     0.717 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           2.112     2.829    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.922 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.507     4.429    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X2Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.259     4.688 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.394     5.082    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X1Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.340     1.340 r  phyclk/O
                         net (fo=1, routed)           1.001     2.341    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.363    -4.022 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.333    -2.689    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    -2.606 r  phyclk_fb/O
                         net (fo=664, routed)         1.373    -1.233    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X1Y88          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                         clock pessimism              0.000    -1.233    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)       -0.009    -1.242    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         data arrival                           5.082    
                         clock arrival                         -1.242    
  -------------------------------------------------------------------
                         relative delay                         6.324    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dcm_out rise edge)    0.000     0.000 r  
    W9                                                0.000     0.000 r  CLK_FPGA_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_FPGA_P
    W9                   IBUFDS (Prop_ibufds_I_O)     0.783     0.783 r  clk_fpga_pin/O
                         net (fo=1, routed)           1.828     2.611    clk_fpga
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     2.694 r  clk_fpga_BUFG_inst/O
                         net (fo=13, routed)          1.609     4.303    clk_fpga_BUFG
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.681     0.622 r  PLLE2_ADV_INST1/CLKFBOUT
                         net (fo=1, routed)           1.989     2.611    dcm_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.694 r  dspclk_BUFG/O
                         net (fo=19518, routed)       1.373     4.067    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X7Y90          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.178     4.245 r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.246     4.491    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X4Y90          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_TO_MAC_fbout rise edge)
                                                      0.000     0.000 r  
    L19                                               0.000     0.000 r  CLK_TO_MAC (IN)
                         net (fo=0)                   0.000     0.000    CLK_TO_MAC
    L19                  IBUF (Prop_ibuf_I_O)         1.472     1.472 r  phyclk/O
                         net (fo=1, routed)           1.098     2.570    CLK_TO_MAC_int
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.146    -4.576 r  PLLE2_ADV_INST_RAM/CLKFBOUT
                         net (fo=1, routed)           1.440    -3.136    CLK_TO_MAC_fbout
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.043 r  phyclk_fb/O
                         net (fo=664, routed)         1.508    -1.535    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X4Y90          FDRE                                         r  u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                         clock pessimism              0.000    -1.535    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.117    -1.418    u2p_c/ext_fifo_i1/fifo_g1.fifo_xlnx_512x36_2clk_18to36_i1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         data arrival                           4.491    
                         clock arrival                         -1.418    
  -------------------------------------------------------------------
                         relative delay                         5.909    



