/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include "agx3_compute_program_core.h"

#include "asahi/genxml/agx3_cmdstream.h"

#include <string.h>

_Static_assert(AGX3_G17S_MINIMAL_COMPUTE_DISPATCH_SIZE ==
                  AGX3_CDM_DIRECT_LAUNCH_SIZE + AGX3_CDM_BARRIER_SIZE,
               "G17S dispatch size must cover launch plus barrier");
_Static_assert(AGX3_G17P_DIRECT_ADD3_DISPATCH_SIZE ==
                  AGX3_CDM_DIRECT_LAUNCH_SIZE + AGX3_CDM_BARRIER_SIZE,
               "G17P dispatch size must cover launch plus barrier");
_Static_assert(AGX3_G17P_NATIVE_COMPUTE_DISPATCH_SIZE ==
                  AGX3_CDM_DIRECT_LAUNCH_SIZE + AGX3_CDM_BARRIER_SIZE,
               "G17P native dispatch size must cover launch plus barrier");
_Static_assert(AGX3_G17P_NATIVE_INDIRECT_COMPUTE_DISPATCH_SIZE == 72,
               "G17P indirect dispatch must cover the 44+28-byte pair");

bool
agx3_compute_program_prepare(const struct agx3_compute_program_desc *desc,
                             void *output, size_t capacity, size_t *written,
                             struct agx3_compute_program *program)
{
   if (!desc || !output || !written || !program ||
       desc->profile.chip != desc->chip ||
       !agx3_cdm_direct_launch_target_grounded(desc->chip))
      return false;

   struct agx3_cdm_direct_template launch_template;
   if (!agx3_cdm_direct_template_build_from_sources(&desc->launch_sources,
                                                    &launch_template))
      return false;

   size_t staged_written = 0;
   if (!agx_ioto_program_compose_no_pixrel(
          desc->chip, desc->program_va, desc->body, desc->body_size,
          &desc->tail, &desc->profile, &desc->preshader, output, capacity,
          &staged_written))
      return false;

   *program = (struct agx3_compute_program){
      .chip = desc->chip,
      .program_va = desc->program_va,
      .launch_template = launch_template,
   };
   *written = staged_written;
   return true;
}

bool
agx3_g17p_direct_add3_program_prepare(
   const struct agx3_g17p_direct_add3_program_desc *desc, void *output,
   size_t capacity, size_t *written, struct agx3_compute_program *program)
{
   if (!desc || !output || !written || !program)
      return false;

   struct agx3_cdm_direct_template launch_template;
   if (!agx3_cdm_direct_template_build_from_sources(&desc->launch_sources,
                                                    &launch_template) ||
       launch_template.word0 != UINT32_C(0x00080000) ||
       launch_template.word1 != 0)
      return false;

   size_t staged_written;
   if (!agx_ioto_g17p_direct_add3_program_compose(
          desc->program_va, desc->shader_va, output, capacity,
          &staged_written))
      return false;

   *program = (struct agx3_compute_program){
      .chip = AGX_CHIP_G17P,
      .program_va = desc->program_va,
      .shader_va = desc->shader_va,
      .launch_template = launch_template,
   };
   *written = staged_written;
   return true;
}

bool
agx3_g17p_direct_add3_dispatch_ready(enum agx_chip chip)
{
   return chip == AGX_CHIP_G17P;
}

bool
agx3_g17p_native_compute_program_bind(
   const struct agx3_g17p_native_compute_program_desc *desc,
   struct agx3_compute_program *program)
{
   if (!desc || !program || desc->program_va == 0 || desc->shader_va == 0 ||
       desc->program_va > UINT64_C(0xffffffffffff) ||
       desc->shader_va > UINT64_C(0xffffffffffff) ||
       (desc->program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       (desc->shader_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0)
      return false;

   struct agx3_cdm_direct_template launch_template;
   if (!agx3_cdm_direct_template_build_from_sources(&desc->launch_sources,
                                                    &launch_template))
      return false;

   *program = (struct agx3_compute_program){
      .chip = AGX_CHIP_G17P,
      .program_va = desc->program_va,
      .shader_va = desc->shader_va,
      .launch_template = launch_template,
      .g17p_native_compute_live_bound = true,
   };
   return true;
}

static bool
agx3_g17p_native_compute_launch_pack(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid,
   uint8_t packed[AGX3_CDM_DIRECT_LAUNCH_SIZE])
{
   if (!packed)
      return false;

   memset(packed, 0, AGX3_CDM_DIRECT_LAUNCH_SIZE);
   if (!program || !grid || !agx_chip_uses_hal200_ioto(program->chip) ||
       program->program_va == 0 ||
       program->program_va > UINT64_C(0xffffffffffff) ||
       (program->program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       program->launch_template.word0 >= (UINT32_C(1) << 29) ||
       program->launch_template.word1 >= (UINT32_C(1) << 22) ||
       grid->dimensions == 0 || grid->dimensions > 3 ||
       grid->g15x_has_multiple_agcs)
      return false;

   uint32_t global_size[3];
   if (!agx3_cdm_direct_grid_resolve(grid->source, grid->size,
                                     grid->local_size, global_size))
      return false;

   for (unsigned axis = 0; axis < 3; ++axis) {
      if (global_size[axis] == 0 || grid->local_size[axis] == 0 ||
          (axis >= grid->dimensions &&
           (global_size[axis] != 1 || grid->local_size[axis] != 1)))
         return false;
   }

   /* T6030 with RTKit 2419 consumes the older G15 launch layout.
    * M3 compute-15's output-positive stream has control word 0x40,
    * with VA[47:32] in word1[31:16], rather than the later HAL200
    * pointer descriptor/control word. The three global/local axis pairs
    * carry the grid shape; retain the older pointer control on every axis.
    */

   if (agx_chip_is_m3_runtime(program->chip)) {
      if (program->launch_template.word1 != 0)
         return false;
      agx3_cmdstream_store_le32(packed, program->launch_template.word0);
      agx3_cmdstream_store_le32(packed + 4,
                                 (uint32_t)(program->program_va >> 32) << 16);
      agx3_cmdstream_store_le32(packed + 8,
                                 (uint32_t)(program->program_va >> 6));
      agx3_cmdstream_store_le32(packed + 12, 0x40);
      for (unsigned axis = 0; axis < 3; ++axis) {
         agx3_cmdstream_store_le32(packed + 16 + axis * 4, global_size[axis]);
         agx3_cmdstream_store_le32(packed + 28 + axis * 4, grid->local_size[axis]);
      }
      return true;
   }

   /* The output-positive A18 Pro add3 record stores the Ioto program pointer
    * as a low VA>>6 word followed by 0x40000000 | VA[47:40].  Word 1 still
    * carries the upper pointer bits and must be derived from the VA, not
    * hard-coded -- see the note on the store below. */
   agx3_cmdstream_store_le32(packed, program->launch_template.word0);
   /* Word 1 bits 22..31 carry program_va[47:38]; the hardware reconstructs
    * pipeline = ((word1 >> 22) << 38) | (word@+8 << 6).  This used to be the
    * constant 0x01000000, which is only correct for a VA whose bit 40 is set
    * (the add3 witness at 0x100000a8000, where va>>38 == 4).  For any other
    * program -- Mesa's USC heap at 0x11fffac100, where va>>38 == 0 -- that
    * constant injected 2^40 and the GPU fetched 0x111fffac100, taking a GMMU
    * page fault before it ever reached the shader. */
   agx3_cmdstream_store_le32(
      packed + 4,
      (uint32_t)(((program->program_va >> 38) & 0x3ff) << 22) |
         program->launch_template.word1);
   agx3_cmdstream_store_le32(packed + 8,
                             (uint32_t)(program->program_va >> 6));
   /* Word 3's low byte carries program_va[47:40]; bit 30 is the record's own
    * flag.  This is m1n1's `encode_shader_pointer` (g17p_compute.py:925-939),
    * the encoder that produced every hardware-positive G17P compute stream:
    * the +8/+12 pair is ONE pointer descriptor, `low = (va >> 6) & 0xffffffff`
    * and `control = 0x40000000 | (va >> 40)`.
    *
    * Word 1 bits 22..31 (bits 47:38) and this byte (bits 47:40) overlap, and
    * on every witness VA they contribute the SAME 2^40 -- 0x100000a8000 gives
    * `va >> 38 == 4` and `va >> 40 == 1`, and `4 << 38 == 1 << 40`.  An OR of
    * the two is therefore indistinguishable on the witness, which is why
    * hard-coding either one "reproduces" it.  Hardware has already settled
    * which way the redundancy resolves: with word 1 hard-coded to 0x01000000
    * and word 3 VA-derived, the GPU fetched 0x111fffac100 for a program at
    * 0x11fffac100 -- FAULT_ADDR 0x447ffeb04, exactly +2^40.  Hard-coding word
    * 3 to 0x40000001 instead re-injects the same 2^40 through the other half
    * of the descriptor.  Derive BOTH from the VA: for a bit-40-clear USC
    * window address both fields are zero and no model of the OR can add
    * anything, and for the witness VA the record is byte-identical. */
   agx3_cmdstream_store_le32(
      packed + 12,
      UINT32_C(0x40000000) | (uint32_t)((program->program_va >> 40) & 0xff));

   for (unsigned axis = 0; axis < 3; ++axis) {
      agx3_cmdstream_store_le32(packed + 16 + axis * 4, global_size[axis]);
      agx3_cmdstream_store_le32(packed + 28 + axis * 4,
                                grid->local_size[axis]);
   }

   return true;
}

bool
agx3_g17p_native_compute_dispatch_append(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid,
   struct agx3_compute_dispatch_sink *sink)
{
   if (!program || !grid || !sink ||
       (sink->capacity != 0 && !sink->data) || sink->length > sink->capacity ||
       AGX3_G17P_NATIVE_COMPUTE_DISPATCH_SIZE >
          sink->capacity - sink->length ||
       !agx_chip_uses_hal200_ioto(program->chip) ||
       !program->g17p_native_compute_live_bound)
      return false;

   uint8_t staged[AGX3_G17P_NATIVE_COMPUTE_DISPATCH_SIZE];
   if (!agx3_g17p_native_compute_launch_pack(program, grid, staged))
      return false;

   const struct agx3_cdm_barrier_info barrier = {
      .chip = program->chip,
      .flags = 0,
   };
   if (!agx3_cdm_barrier_pack(&barrier,
                              staged + AGX3_CDM_DIRECT_LAUNCH_SIZE))
      return false;

   memcpy(sink->data + sink->length, staged, sizeof(staged));
   sink->length += sizeof(staged);
   return true;
}

static void
agx3_g17p_store_native_program_pointer(uint8_t *packed, uint64_t program_va)
{
   agx3_cmdstream_store_le32(packed, (uint32_t)(program_va >> 6));
   /* Same pointer descriptor as the direct path: `low = va >> 6`,
    * `control = 0x40000000 | va[47:40]` (m1n1 `encode_shader_pointer`).  A
    * hard-coded 0x40000001 here injects 2^40 into every helper/indirect
    * program fetch whose VA has bit 40 clear -- i.e. every address in Mesa's
    * USC window -- which is the same defect the direct path took. */
   agx3_cmdstream_store_le32(
      packed + 4,
      UINT32_C(0x40000000) | (uint32_t)((program_va >> 40) & 0xff));
}

bool
agx3_g17p_native_indirect_compute_dispatch_append(
   const struct agx3_compute_program *program,
   const struct agx3_g17p_native_indirect_dispatch *dispatch,
   struct agx3_compute_dispatch_sink *sink)
{
   if (!program || !dispatch || !sink ||
       (sink->capacity != 0 && !sink->data) || sink->length > sink->capacity ||
       AGX3_G17P_NATIVE_INDIRECT_COMPUTE_DISPATCH_SIZE >
          sink->capacity - sink->length ||
       program->chip != AGX_CHIP_G17P ||
       !program->g17p_native_compute_live_bound || program->program_va == 0 ||
       program->program_va > UINT64_C(0xffffffffffff) ||
       (program->program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       dispatch->helper_program_va == 0 ||
       dispatch->helper_program_va > UINT64_C(0xffffffffffff) ||
       (dispatch->helper_program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       (dispatch->geometry_va & 3) != 0 ||
       program->launch_template.word0 >= (UINT32_C(1) << 29) ||
       program->launch_template.word1 >= (UINT32_C(1) << 22))
      return false;

   for (unsigned axis = 0; axis < 3; ++axis) {
      if (dispatch->inline_global_size[axis] == 0 ||
          dispatch->local_size[axis] == 0)
         return false;
   }

   uint8_t staged[AGX3_G17P_NATIVE_INDIRECT_COMPUTE_DISPATCH_SIZE] = {0};

   /* Bit 23 changes the direct-shaped main record to consume geometry from
    * the following helper instead of its inline dimensions. */
   agx3_cmdstream_store_le32(
      staged, program->launch_template.word0 | UINT32_C(0x00800000));
   agx3_cmdstream_store_le32(
      staged + 4,
      (uint32_t)(((program->program_va >> 38) & 0x3ff) << 22) |
         program->launch_template.word1);
   agx3_g17p_store_native_program_pointer(staged + 8, program->program_va);
   for (unsigned axis = 0; axis < 3; ++axis) {
      agx3_cmdstream_store_le32(staged + 16 + axis * 4,
                                dispatch->inline_global_size[axis]);
      agx3_cmdstream_store_le32(staged + 28 + axis * 4,
                                dispatch->local_size[axis]);
   }

   const struct agx3_cdm_barrier_info barrier = {
      .chip = AGX_CHIP_G17P,
      .flags = 0,
   };
   if (!agx3_cdm_barrier_pack(&barrier, staged + 40))
      return false;

   uint8_t *helper = staged + AGX3_G17P_NATIVE_COMPUTE_DISPATCH_SIZE;
   agx3_cmdstream_store_le32(helper, UINT32_C(0x10080000));
   agx3_cmdstream_store_le32(
      helper + 4,
      (uint32_t)(((dispatch->helper_program_va >> 38) & 0x3ff) << 22));
   agx3_g17p_store_native_program_pointer(helper + 8,
                                           dispatch->helper_program_va);
   agx3_cmdstream_store_le32(helper + 16,
                             (uint32_t)(dispatch->geometry_va >> 32));
   agx3_cmdstream_store_le32(helper + 20,
                             (uint32_t)dispatch->geometry_va);
   if (!agx3_cdm_barrier_pack(&barrier, helper + 24))
      return false;

   memcpy(sink->data + sink->length, staged, sizeof(staged));
   sink->length += sizeof(staged);
   return true;
}

bool
agx3_g17p_direct_add3_program_upload_prepare(
   enum agx_chip chip,
   const struct agx3_g17p_direct_add3_program_desc *desc,
   const struct agx3_compute_program_upload *upload, size_t *written,
   struct agx3_compute_program *program)
{
   if (chip != AGX_CHIP_G17P || !desc || !upload || !upload->cpu ||
       !written || !program ||
       ((uintptr_t)upload->cpu & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       upload->gpu_va != desc->program_va)
      return false;

   struct agx3_compute_program staged_program;
   size_t staged_written;
   if (!agx3_g17p_direct_add3_program_prepare(
          desc, upload->cpu, upload->capacity, &staged_written,
          &staged_program))
      return false;

   staged_program.g17p_direct_add3_live_admitted = true;
   staged_program.g17p_native_compute_live_bound = true;
   *program = staged_program;
   *written = staged_written;
   return true;
}

bool
agx3_g17p_direct_add3_dispatch_append(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid,
   struct agx3_compute_dispatch_sink *sink)
{
   if (!program || !grid || !sink || grid->dimensions != 1 ||
       grid->g15x_has_multiple_agcs || grid->local_size[0] != 32 ||
       grid->local_size[1] != 1 || grid->local_size[2] != 1 ||
       !agx3_g17p_direct_add3_dispatch_ready(program->chip) ||
       !program->g17p_direct_add3_live_admitted)
      return false;

   uint32_t global_size[3];
   if (!agx3_cdm_direct_grid_resolve(grid->source, grid->size,
                                     grid->local_size, global_size) ||
       global_size[0] != 64 || global_size[1] != 1 || global_size[2] != 1)
      return false;

   return agx3_g17p_native_compute_dispatch_append(program, grid, sink);
}

bool
agx3_g17s_minimal_compute_program_prepare(
   const struct agx3_g17s_minimal_compute_program_desc *desc, void *output,
   size_t capacity, size_t *written, struct agx3_compute_program *program)
{
   if (!desc || !output || !written || !program)
      return false;

   /* G17S live witness, ProgramVariantESLState::ProgramVariantESLState
    * +12508 -> EslBuilder::loadFromUserBuffer.  Exact arguments are
    * (w1..w6) = (4, 1, 0, 0x20000001, 0, 0).  The binding tag is constructed
    * from user-buffer index one; keep only caller-visible/raw UniformData
    * axes here and fail closed on every other layout. */
   if (desc->root_uniform.user_buffer_binding != 1 ||
       desc->root_uniform.byte_offset != 0 ||
       desc->root_uniform.uniform_data_destination != 4 ||
       desc->root_uniform.uniform_data_count != 1 ||
       desc->root_uniform.temporary_base != 0)
      return false;

   struct agx3_cdm_direct_template launch_template;
   if (!agx3_cdm_direct_template_build_from_sources(&desc->launch_sources,
                                                    &launch_template))
      return false;

   size_t staged_written;
   if (!agx_ioto_g17s_minimal_compute_program_compose(
          desc->program_va, desc->shader_va, output, capacity,
          &staged_written))
      return false;

   *program = (struct agx3_compute_program){
      .chip = AGX_CHIP_G17S,
      .program_va = desc->program_va,
      .shader_va = desc->shader_va,
      .launch_template = launch_template,
   };
   *written = staged_written;
   return true;
}

bool
agx3_g17s_minimal_compute_dispatch_ready(enum agx_chip chip)
{
   return chip == AGX_CHIP_G17S;
}

bool
agx3_g17s_minimal_compute_dispatch_append(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid,
   struct agx3_compute_dispatch_sink *sink)
{
   if (!program || !grid || !sink ||
       (sink->capacity != 0 && !sink->data) || sink->length > sink->capacity ||
       AGX3_G17S_MINIMAL_COMPUTE_DISPATCH_SIZE >
          sink->capacity - sink->length ||
       !agx3_g17s_minimal_compute_dispatch_ready(program->chip) ||
       !program->g17s_minimal_live_admitted)
      return false;

   uint8_t staged[AGX3_G17S_MINIMAL_COMPUTE_DISPATCH_SIZE];
   if (!agx3_compute_program_pack_direct_launch(program, grid, staged))
      return false;

   const struct agx3_cdm_barrier_info barrier = {
      .chip = AGX_CHIP_G17S,
      .flags = 5,
   };
   if (!agx3_cdm_barrier_pack(&barrier,
                              staged + AGX3_CDM_DIRECT_LAUNCH_SIZE))
      return false;

   memcpy(sink->data + sink->length, staged, sizeof(staged));
   sink->length += sizeof(staged);
   return true;
}

bool
agx3_g17s_minimal_compute_program_upload_prepare(
   enum agx_chip chip,
   const struct agx3_g17s_minimal_compute_program_desc *desc,
   const struct agx3_compute_program_upload *upload, size_t *written,
   struct agx3_compute_program *program)
{
   if (chip != AGX_CHIP_G17S || !desc || !upload || !upload->cpu ||
       !written || !program ||
       ((uintptr_t)upload->cpu & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       upload->gpu_va != desc->program_va)
      return false;

   return agx3_g17s_minimal_compute_program_prepare(
      desc, upload->cpu, upload->capacity, written, program);
}

bool
agx3_g17s_minimal_compute_program_live_upload_prepare(
   enum agx_chip chip,
   const struct agx3_g17s_minimal_compute_program_desc *desc,
   const struct agx_ioto_g17s_minimal_compute_resources *resources,
   const struct agx3_compute_program_upload *upload, size_t *written,
   struct agx3_compute_program *program)
{
   if (chip != AGX_CHIP_G17S || !desc || !resources || !upload ||
       !upload->cpu || !written || !program ||
       ((uintptr_t)upload->cpu & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0 ||
       upload->gpu_va != desc->program_va ||
       desc->root_uniform.user_buffer_binding != 1 ||
       desc->root_uniform.byte_offset != 0 ||
       desc->root_uniform.uniform_data_destination != 4 ||
       desc->root_uniform.uniform_data_count != 1 ||
       desc->root_uniform.temporary_base != 0)
      return false;

   struct agx3_cdm_direct_template launch_template;
   if (!agx3_cdm_direct_template_build_from_sources(&desc->launch_sources,
                                                    &launch_template))
      return false;

   size_t staged_written;
   if (!agx_ioto_g17s_minimal_compute_program_compose_resources(
          desc->program_va, desc->shader_va, resources, upload->cpu,
          upload->capacity, &staged_written))
      return false;

   *program = (struct agx3_compute_program){
      .chip = AGX_CHIP_G17S,
      .program_va = desc->program_va,
      .shader_va = desc->shader_va,
      .launch_template = launch_template,
      .g17s_minimal_live_admitted = true,
   };
   *written = staged_written;
   return true;
}

bool
agx3_compute_program_pack_direct_launch(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid,
   uint8_t packed[AGX3_CDM_DIRECT_LAUNCH_SIZE])
{
   if (!packed)
      return false;

   memset(packed, 0, AGX3_CDM_DIRECT_LAUNCH_SIZE);
   if (!program || !grid ||
       !agx3_cdm_direct_launch_target_grounded(program->chip) ||
       program->program_va > UINT64_C(0xffffffffffff) ||
       (program->program_va & (AGX_IOTO_PROGRAM_ALIGNMENT - 1)) != 0)
      return false;

   uint32_t global_size[3];
   if (!agx3_cdm_direct_grid_resolve(grid->source, grid->size, grid->local_size,
                                     global_size))
      return false;

   const struct agx3_cdm_direct_launch_info launch = {
      .chip = program->chip,
      .template_words = program->launch_template,
      .pipeline = program->program_va,
      .dimensions = grid->dimensions,
      .g15x_has_multiple_agcs = grid->g15x_has_multiple_agcs,
      .global_size = {global_size[0], global_size[1], global_size[2]},
      .local_size = {grid->local_size[0], grid->local_size[1],
                     grid->local_size[2]},
   };

   return agx3_cdm_direct_launch_pack(&launch, packed);
}

/* The M4 25G83 compute-dimensions corpus resource31+0x2c is the compact
 * indirect launch (0x10080000). The preceding direct record runs the geometry
 * producer, not the application shader. The fixed-local form is grounded by
 * G16 performEnqueueKernel 0x2147b8790 and keeps mode=1 at bits27..28. */
bool
agx3_hal200_indirect_compute_append(
   const struct agx3_compute_program *program, uint64_t geometry_va,
   const uint32_t local_size[3], struct agx3_compute_dispatch_sink *sink)
{
   const size_t record_size = local_size ? AGX3_CDM_INDIRECT_LAUNCH_36_SIZE
                                         : AGX3_CDM_INDIRECT_LAUNCH_SIZE;
   const size_t length = record_size + AGX3_CDM_BARRIER_SIZE;
   if (!program || !sink || !sink->data || sink->length > sink->capacity ||
       length > sink->capacity - sink->length ||
       !agx_chip_uses_hal200_ioto(program->chip) ||
       !program->g17p_native_compute_live_bound || !program->program_va ||
       !geometry_va || (geometry_va & 3))
      return false;

   uint8_t staged[AGX3_CDM_INDIRECT_LAUNCH_36_SIZE + AGX3_CDM_BARRIER_SIZE];
   uint32_t control = UINT32_C(0x40000000) |
      (uint32_t)((program->program_va >> 40) & 0xff);
   bool packed;
   if (local_size) {
      if (!local_size[0] || !local_size[1] || !local_size[2])
         return false;
      const struct agx3_cdm_indirect_launch_36_info info = {
         .chip = program->chip,
         .word0_payload = program->launch_template.word0 | UINT32_C(0x08000000),
         .word1_payload = program->launch_template.word1,
         .pipeline = program->program_va,
         .opaque_word3 = control,
         .indirect_parameters = geometry_va,
         .trailing_words = {local_size[0], local_size[1], local_size[2]},
      };
      packed = agx3_cdm_indirect_launch_36_pack(&info, staged);
   } else {
      const struct agx3_cdm_indirect_launch_info info = {
         .chip = program->chip,
         .word0_payload = program->launch_template.word0 | UINT32_C(0x10000000),
         .word1_payload = program->launch_template.word1,
         .pipeline = program->program_va,
         .opaque_word3 = control,
         .indirect_parameters = geometry_va,
      };
      packed = agx3_cdm_indirect_launch_pack(&info, staged);
   }
   const struct agx3_cdm_barrier_info barrier = {
      .chip = program->chip, .flags = 0,
   };
   if (!packed || !agx3_cdm_barrier_pack(&barrier, staged + record_size))
      return false;
   memcpy(sink->data + sink->length, staged, length);
   sink->length += length;
   return true;
}

bool
agx3_g17p_native_compute_dispatch_append_with_barrier(
   const struct agx3_compute_program *program,
   const struct agx3_compute_direct_grid *grid, uint8_t flags,
   struct agx3_compute_dispatch_sink *sink)
{
   uint8_t staged[AGX3_G17P_NATIVE_COMPUTE_DISPATCH_SIZE];
   struct agx3_compute_dispatch_sink temporary = { .data = staged, .capacity = sizeof(staged) };
   const struct agx3_cdm_barrier_info barrier = { .chip = program ? program->chip : 0, .flags = flags };
   if (!sink || !sink->data || sink->length > sink->capacity ||
       sizeof(staged) > sink->capacity - sink->length ||
       !agx3_g17p_native_compute_dispatch_append(program, grid, &temporary) ||
       !agx3_cdm_barrier_pack(&barrier, staged + AGX3_CDM_DIRECT_LAUNCH_SIZE))
      return false;
   memcpy(sink->data + sink->length, staged, sizeof(staged));
   sink->length += sizeof(staged);
   return true;
}
