Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Apr 11 18:31:56 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (153)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (393)
5. checking no_input_delay (3)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (153)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 83 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (393)
--------------------------------------------------
 There are 393 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.196       -1.182                      8                  808        0.150        0.000                      0                  808        4.020        0.000                       0                   364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.196       -1.182                      8                  808        0.150        0.000                      0                  808        4.020        0.000                       0                   364  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.196ns,  Total Violation       -1.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.206ns (22.881%)  route 7.435ns (77.119%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.704    14.764    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.206ns (22.881%)  route 7.435ns (77.119%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.704    14.764    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.206ns (22.881%)  route 7.435ns (77.119%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.704    14.764    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.196ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.641ns  (logic 2.206ns (22.881%)  route 7.435ns (77.119%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.704    14.764    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.764    
  -------------------------------------------------------------------
                         slack                                 -0.196    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.206ns (23.112%)  route 7.339ns (76.888%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.607    14.668    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.206ns (23.112%)  route 7.339ns (76.888%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.607    14.668    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.206ns (23.112%)  route 7.339ns (76.888%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.607    14.668    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (VIOLATED) :        -0.100ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.545ns  (logic 2.206ns (23.112%)  route 7.339ns (76.888%))
  Logic Levels:           13  (LUT2=1 LUT5=6 LUT6=6)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 14.878 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.439     9.676    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.800 r  game_beta/game_controlunit/M_left_half_circle_q[9]_i_7/O
                         net (fo=4, routed)           0.558    10.359    game_beta/game_controlunit/M_left_half_circle_q[9]_i_7_n_0
    SLICE_X58Y72         LUT5 (Prop_lut5_I3_O)        0.124    10.483 r  game_beta/game_controlunit/M_left_half_circle_q[13]_i_7/O
                         net (fo=3, routed)           0.576    11.059    game_beta/game_controlunit/M_left_half_circle_q[13]_i_7_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I5_O)        0.124    11.183 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_3/O
                         net (fo=1, routed)           0.296    11.479    game_beta/game_controlunit/game_alu/M_adder16_out[10]
    SLICE_X61Y70         LUT2 (Prop_lut2_I1_O)        0.124    11.603 r  game_beta/game_controlunit/M_left_half_circle_q[10]_i_2/O
                         net (fo=6, routed)           0.323    11.926    debugger/ram/mem_reg_i_31_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I4_O)        0.124    12.050 r  debugger/ram/mem_reg_i_37/O
                         net (fo=1, routed)           0.578    12.628    debugger/ram/M_ram_write_en7343_out
    SLICE_X58Y71         LUT5 (Prop_lut5_I1_O)        0.124    12.752 r  debugger/ram/mem_reg_i_31/O
                         net (fo=3, routed)           0.600    13.352    debugger/force_sync/mem_reg_1
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    13.476 r  debugger/force_sync/mem_reg_i_29/O
                         net (fo=4, routed)           0.460    13.936    debugger/force_sync/M_pipe_q_reg[1]_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I3_O)        0.124    14.060 r  debugger/force_sync/mem_reg_i_22/O
                         net (fo=8, routed)           0.607    14.668    debugger/ram/WEBWE[0]
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.473    14.878    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  debugger/ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.135    
                         clock uncertainty           -0.035    15.100    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.568    debugger/ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -14.668    
  -------------------------------------------------------------------
                         slack                                 -0.100    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_waddr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 2.206ns (23.067%)  route 7.357ns (76.933%))
  Logic Levels:           13  (LUT5=4 LUT6=9)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.287     9.524    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  game_beta/game_controlunit/M_left_half_circle_q[6]_i_3/O
                         net (fo=2, routed)           0.832    10.481    game_beta/game_controlunit/game_alu/M_adder16_out[6]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.124    10.605 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_12/O
                         net (fo=1, routed)           0.403    11.008    game_beta/game_controlunit/M_left_half_circle_q[0]_i_12_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.132 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_10/O
                         net (fo=1, routed)           0.433    11.565    game_beta/game_controlunit/M_left_half_circle_q[0]_i_10_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.689 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_5/O
                         net (fo=3, routed)           0.508    12.198    game_beta/game_controlunit/M_left_half_circle_q[0]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.322 r  game_beta/game_controlunit/mem_reg_i_43/O
                         net (fo=1, routed)           0.264    12.586    debugger/ram/M_state_q[1]_i_2_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.710 r  debugger/ram/mem_reg_i_33/O
                         net (fo=3, routed)           0.595    13.305    debugger/ram/M_trigger_data_q_reg[90]
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.429 r  debugger/ram/mem_reg_i_27/O
                         net (fo=2, routed)           0.602    14.030    debugger/force_sync/p_638_in
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.154 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=8, routed)           0.532    14.686    debugger/force_sync_n_2
    SLICE_X59Y70         FDRE                                         r  debugger/M_waddr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.497    14.901    debugger/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  debugger/M_waddr_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    debugger/M_waddr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_waddr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.563ns  (logic 2.206ns (23.067%)  route 7.357ns (76.933%))
  Logic Levels:           13  (LUT5=4 LUT6=9)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.539     5.123    game_beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X55Y75         FDRE                                         r  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y75         FDRE (Prop_fdre_C_Q)         0.419     5.542 f  game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[14]/Q
                         net (fo=27, routed)          1.124     6.666    game_beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[14]
    SLICE_X58Y76         LUT6 (Prop_lut6_I4_O)        0.299     6.965 r  game_beta/game_controlunit/M_left_half_circle_q[15]_i_21/O
                         net (fo=12, routed)          0.845     7.810    game_beta/game_controlunit/M_left_half_circle_q[15]_i_21_n_0
    SLICE_X58Y75         LUT6 (Prop_lut6_I2_O)        0.124     7.934 r  game_beta/game_controlunit/M_left_half_circle_q[1]_i_4/O
                         net (fo=2, routed)           0.170     8.104    game_beta/game_controlunit/M_game_alu_a[1]
    SLICE_X58Y75         LUT5 (Prop_lut5_I4_O)        0.124     8.228 r  game_beta/game_controlunit/M_left_half_circle_q[2]_i_5/O
                         net (fo=3, routed)           0.349     8.577    game_beta/game_controlunit/M_left_half_circle_q[2]_i_5_n_0
    SLICE_X59Y73         LUT5 (Prop_lut5_I3_O)        0.124     8.701 r  game_beta/game_controlunit/M_left_half_circle_q[4]_i_5/O
                         net (fo=3, routed)           0.412     9.113    game_beta/game_controlunit/M_left_half_circle_q[4]_i_5_n_0
    SLICE_X57Y73         LUT5 (Prop_lut5_I2_O)        0.124     9.237 r  game_beta/game_controlunit/M_left_half_circle_q[7]_i_6/O
                         net (fo=4, routed)           0.287     9.524    game_beta/game_controlunit/M_left_half_circle_q[7]_i_6_n_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I5_O)        0.124     9.648 f  game_beta/game_controlunit/M_left_half_circle_q[6]_i_3/O
                         net (fo=2, routed)           0.832    10.481    game_beta/game_controlunit/game_alu/M_adder16_out[6]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.124    10.605 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_12/O
                         net (fo=1, routed)           0.403    11.008    game_beta/game_controlunit/M_left_half_circle_q[0]_i_12_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.132 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_10/O
                         net (fo=1, routed)           0.433    11.565    game_beta/game_controlunit/M_left_half_circle_q[0]_i_10_n_0
    SLICE_X59Y72         LUT6 (Prop_lut6_I1_O)        0.124    11.689 r  game_beta/game_controlunit/M_left_half_circle_q[0]_i_5/O
                         net (fo=3, routed)           0.508    12.198    game_beta/game_controlunit/M_left_half_circle_q[0]_i_5_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124    12.322 r  game_beta/game_controlunit/mem_reg_i_43/O
                         net (fo=1, routed)           0.264    12.586    debugger/ram/M_state_q[1]_i_2_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124    12.710 r  debugger/ram/mem_reg_i_33/O
                         net (fo=3, routed)           0.595    13.305    debugger/ram/M_trigger_data_q_reg[90]
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.124    13.429 r  debugger/ram/mem_reg_i_27/O
                         net (fo=2, routed)           0.602    14.030    debugger/force_sync/p_638_in
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.124    14.154 r  debugger/force_sync/M_waddr_q[7]_i_1/O
                         net (fo=8, routed)           0.532    14.686    debugger/force_sync_n_2
    SLICE_X59Y70         FDRE                                         r  debugger/M_waddr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         1.497    14.901    debugger/clk_IBUF_BUFG
    SLICE_X59Y70         FDRE                                         r  debugger/M_waddr_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X59Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.919    debugger/M_waddr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                         -14.686    
  -------------------------------------------------------------------
                         slack                                  0.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 debugger/config_fifo/ram/read_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[151]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.552     1.496    debugger/config_fifo/ram/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  debugger/config_fifo/ram/read_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  debugger/config_fifo/ram/read_data_reg[0]/Q
                         net (fo=1, routed)           0.113     1.750    debugger/M_config_fifo_dout
    SLICE_X57Y76         FDRE                                         r  debugger/M_trigger_data_q_reg[151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.819     2.009    debugger/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  debugger/M_trigger_data_q_reg[151]/C
                         clock pessimism             -0.480     1.530    
    SLICE_X57Y76         FDRE (Hold_fdre_C_D)         0.070     1.600    debugger/M_trigger_data_q_reg[151]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[134]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.582     1.526    debugger/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  debugger/M_trigger_data_q_reg[134]/Q
                         net (fo=2, routed)           0.125     1.792    debugger/M_trigger_data_q_reg_n_0_[134]
    SLICE_X63Y70         FDRE                                         r  debugger/M_trigger_data_q_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.852     2.042    debugger/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  debugger/M_trigger_data_q_reg[133]/C
                         clock pessimism             -0.480     1.563    
    SLICE_X63Y70         FDRE (Hold_fdre_C_D)         0.070     1.633    debugger/M_trigger_data_q_reg[133]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.761%)  route 0.116ns (45.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.583     1.527    debugger/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  debugger/M_trigger_data_q_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  debugger/M_trigger_data_q_reg[76]/Q
                         net (fo=2, routed)           0.116     1.784    debugger/M_trigger_data_q_reg_n_0_[76]
    SLICE_X62Y77         FDRE                                         r  debugger/M_trigger_data_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.850     2.040    debugger/clk_IBUF_BUFG
    SLICE_X62Y77         FDRE                                         r  debugger/M_trigger_data_q_reg[75]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.072     1.612    debugger/M_trigger_data_q_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.584     1.528    debugger/clk_IBUF_BUFG
    SLICE_X65Y79         FDRE                                         r  debugger/M_trigger_data_q_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  debugger/M_trigger_data_q_reg[78]/Q
                         net (fo=2, routed)           0.112     1.781    debugger/M_trigger_data_q_reg_n_0_[78]
    SLICE_X65Y78         FDRE                                         r  debugger/M_trigger_data_q_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.851     2.041    debugger/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  debugger/M_trigger_data_q_reg[77]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X65Y78         FDRE (Hold_fdre_C_D)         0.066     1.607    debugger/M_trigger_data_q_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.893%)  route 0.121ns (46.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.583     1.527    debugger/clk_IBUF_BUFG
    SLICE_X63Y77         FDRE                                         r  debugger/M_trigger_data_q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  debugger/M_trigger_data_q_reg[71]/Q
                         net (fo=2, routed)           0.121     1.788    debugger/M_trigger_data_q_reg_n_0_[71]
    SLICE_X59Y77         FDRE                                         r  debugger/M_trigger_data_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.849     2.038    debugger/clk_IBUF_BUFG
    SLICE_X59Y77         FDRE                                         r  debugger/M_trigger_data_q_reg[70]/C
                         clock pessimism             -0.480     1.559    
    SLICE_X59Y77         FDRE (Hold_fdre_C_D)         0.047     1.606    debugger/M_trigger_data_q_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.580     1.524    debugger/clk_IBUF_BUFG
    SLICE_X61Y76         FDRE                                         r  debugger/M_trigger_data_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y76         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  debugger/M_trigger_data_q_reg[31]/Q
                         net (fo=2, routed)           0.121     1.786    debugger/M_trigger_data_q_reg_n_0_[31]
    SLICE_X60Y76         FDRE                                         r  debugger/M_trigger_data_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.846     2.036    debugger/clk_IBUF_BUFG
    SLICE_X60Y76         FDRE                                         r  debugger/M_trigger_data_q_reg[30]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y76         FDRE (Hold_fdre_C_D)         0.063     1.600    debugger/M_trigger_data_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[140]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.582     1.526    debugger/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  debugger/M_trigger_data_q_reg[140]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  debugger/M_trigger_data_q_reg[140]/Q
                         net (fo=2, routed)           0.112     1.802    debugger/M_trigger_data_q_reg_n_0_[140]
    SLICE_X61Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.850     2.039    debugger/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[139]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.076     1.616    debugger/M_trigger_data_q_reg[139]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.737%)  route 0.120ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.554     1.498    debugger/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  debugger/M_trigger_data_q_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  debugger/M_trigger_data_q_reg[108]/Q
                         net (fo=2, routed)           0.120     1.782    debugger/M_trigger_data_q_reg_n_0_[108]
    SLICE_X54Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.822     2.012    debugger/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[107]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.076     1.588    debugger/M_trigger_data_q_reg[107]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.276%)  route 0.129ns (47.724%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.579     1.523    debugger/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  debugger/M_trigger_data_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  debugger/M_trigger_data_q_reg[10]/Q
                         net (fo=2, routed)           0.129     1.793    debugger/M_trigger_data_q_reg_n_0_[10]
    SLICE_X58Y75         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.845     2.035    debugger/clk_IBUF_BUFG
    SLICE_X58Y75         FDRE                                         r  debugger/M_trigger_data_q_reg[9]/C
                         clock pessimism             -0.513     1.523    
    SLICE_X58Y75         FDRE (Hold_fdre_C_D)         0.072     1.595    debugger/M_trigger_data_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.718%)  route 0.125ns (43.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.554     1.498    debugger/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  debugger/M_trigger_data_q_reg[3]/Q
                         net (fo=2, routed)           0.125     1.787    debugger/M_trigger_data_q_reg_n_0_[3]
    SLICE_X56Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=363, routed)         0.822     2.012    debugger/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  debugger/M_trigger_data_q_reg[2]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.053     1.586    debugger/M_trigger_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y14   debugger/ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y71   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y77   debugger/M_data_old_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y76   debugger/M_data_old_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y76   debugger/M_data_old_q_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y76   debugger/M_data_old_q_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y77   debugger/M_data_old_q_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y76   debugger/M_data_old_q_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y77   debugger/M_data_old_q_reg[16]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y76   debugger/M_data_old_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y71   debugger/M_trigger_data_q_reg[89]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y71   debugger/M_trigger_data_q_reg[90]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y73   game_beta/game_regfiles/M_countdown_time_q_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y80   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y71   debugger/M_data_old_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y70   debugger/M_data_old_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y80   debugger/M_data_old_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y75   debugger/M_data_old_q_reg[24]/C



