# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do registerD_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Dropbox/Fall 2017/ece3270/lab4/registerD/registerD.vhd}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 07:24:08 on Nov 15,2017
# vcom -reportprogress 300 -93 -work work D:/Dropbox/Fall 2017/ece3270/lab4/registerD/registerD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerD
# -- Compiling architecture behavior_registerD of registerD
# End time: 07:24:08 on Nov 15,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht}
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 07:24:08 on Nov 15,2017
# vcom -reportprogress 300 -93 -work work D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerD_vhd_tst
# -- Compiling architecture registerD_arch of registerD_vhd_tst
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(75): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(79): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(81): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(86): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/registerD.vht(93): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 07:24:09 on Nov 15,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 6
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  TBRegisterD
# vsim -gui "+altera" -l msim_transcript -do "registerD_run_msim_rtl_vhdl.do" 
# Start time: 07:24:10 on Nov 15,2017
# ** Error: (vsim-3170) Could not find 'D:/Dropbox/Fall 2017/ece3270/lab4/registerD/simulation/modelsim/rtl_work.TBRegisterD'.
# 
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./registerD_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.registerd_vhd_tst
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.registerd_vhd_tst(registerd_arch)
# Loading work.registerd(behavior_registerd)
add wave -position insertpoint  \
sim:/registerd_vhd_tst/clock
add wave -position insertpoint  \
sim:/registerd_vhd_tst/loadEnable
add wave -position insertpoint  \
sim:/registerd_vhd_tst/countEnable
add wave -position insertpoint  \
sim:/registerd_vhd_tst/input
add wave -position insertpoint  \
sim:/registerd_vhd_tst/reset
add wave -position insertpoint  \
sim:/registerd_vhd_tst/output
run 200 ns
# End time: 09:03:10 on Nov 15,2017, Elapsed time: 1:39:00
# Errors: 1, Warnings: 0
