
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f270  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000760  0800f400  0800f400  00010400  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fb60  0800fb60  00011280  2**0
                  CONTENTS
  4 .ARM          00000008  0800fb60  0800fb60  00010b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fb68  0800fb68  00011280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fb68  0800fb68  00010b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fb6c  0800fb6c  00010b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  0800fb70  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011280  2**0
                  CONTENTS
 10 .bss          00000688  20000280  20000280  00011280  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000908  20000908  00011280  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011280  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011f22  00000000  00000000  000112b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000244b  00000000  00000000  000231d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  00025620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d9d  00000000  00000000  00026750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003077  00000000  00000000  000274ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014359  00000000  00000000  0002a564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0926  00000000  00000000  0003e8bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010f1e3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006484  00000000  00000000  0010f228  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  001156ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000280 	.word	0x20000280
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f3e8 	.word	0x0800f3e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000284 	.word	0x20000284
 80001cc:	0800f3e8 	.word	0x0800f3e8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <BNO055_Init>:

// Quaternion components
float qx, qy, qz, qw;
float qx_filtered = 0.0, qy_filtered = 0.0, qz_filtered = 0.0,qw_filtered = 0.0;
const float q_alpha = 0.1; // Filter coefficient for quaternions
void BNO055_Init(I2C_HandleTypeDef *hi2c) {
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b088      	sub	sp, #32
 8000fe8:	af04      	add	r7, sp, #16
 8000fea:	6078      	str	r0, [r7, #4]
	uint8_t chip_id;
	HAL_I2C_Mem_Read(hi2c, BNO055_ADDRESS, BNO055_CHIP_ID, 1, &chip_id, 1,
 8000fec:	f04f 33ff 	mov.w	r3, #4294967295
 8000ff0:	9302      	str	r3, [sp, #8]
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	9301      	str	r3, [sp, #4]
 8000ff6:	f107 030f 	add.w	r3, r7, #15
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	2200      	movs	r2, #0
 8001000:	2150      	movs	r1, #80	@ 0x50
 8001002:	6878      	ldr	r0, [r7, #4]
 8001004:	f005 fb7a 	bl	80066fc <HAL_I2C_Mem_Read>
	if (chip_id != 0xA0) {
		// Handle error: BNO055 not found
	}

	// Set the operation mode to NDOF
	uint8_t mode = 0x0C; // NDOF mode
 8001008:	230c      	movs	r3, #12
 800100a:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Write(hi2c, BNO055_ADDRESS, BNO055_OPR_MODE, 1, &mode, 1,
 800100c:	f04f 33ff 	mov.w	r3, #4294967295
 8001010:	9302      	str	r3, [sp, #8]
 8001012:	2301      	movs	r3, #1
 8001014:	9301      	str	r3, [sp, #4]
 8001016:	f107 030e 	add.w	r3, r7, #14
 800101a:	9300      	str	r3, [sp, #0]
 800101c:	2301      	movs	r3, #1
 800101e:	223d      	movs	r2, #61	@ 0x3d
 8001020:	2150      	movs	r1, #80	@ 0x50
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f005 fa70 	bl	8006508 <HAL_I2C_Mem_Write>
			HAL_MAX_DELAY);
	HAL_Delay(20); // Wait for the mode to change
 8001028:	2014      	movs	r0, #20
 800102a:	f004 fe85 	bl	8005d38 <HAL_Delay>
}
 800102e:	bf00      	nop
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
	...

08001038 <BNO055_Read_Euler_Angles>:

void BNO055_Read_Euler_Angles(I2C_HandleTypeDef *hi2c, float *yaw, float *pitch,
		float *roll) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b08a      	sub	sp, #40	@ 0x28
 800103c:	af04      	add	r7, sp, #16
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
 8001044:	603b      	str	r3, [r7, #0]
	uint8_t data[6];
	HAL_I2C_Mem_Read(hi2c, BNO055_ADDRESS, BNO055_EULER_H, 1, data, 6,
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	9302      	str	r3, [sp, #8]
 800104c:	2306      	movs	r3, #6
 800104e:	9301      	str	r3, [sp, #4]
 8001050:	f107 0310 	add.w	r3, r7, #16
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2301      	movs	r3, #1
 8001058:	221a      	movs	r2, #26
 800105a:	2150      	movs	r1, #80	@ 0x50
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f005 fb4d 	bl	80066fc <HAL_I2C_Mem_Read>
			HAL_MAX_DELAY);

	// Convert the data to float values
	*yaw = (float) ((data[0] | (data[1] << 8)) / 16.0);
 8001062:	7c3b      	ldrb	r3, [r7, #16]
 8001064:	461a      	mov	r2, r3
 8001066:	7c7b      	ldrb	r3, [r7, #17]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	4313      	orrs	r3, r2
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff fa59 	bl	8000524 <__aeabi_i2d>
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b1e      	ldr	r3, [pc, #120]	@ (80010f0 <BNO055_Read_Euler_Angles+0xb8>)
 8001078:	f7ff fbe8 	bl	800084c <__aeabi_ddiv>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f7ff fdb0 	bl	8000be8 <__aeabi_d2f>
 8001088:	4602      	mov	r2, r0
 800108a:	68bb      	ldr	r3, [r7, #8]
 800108c:	601a      	str	r2, [r3, #0]
	*pitch = (float) ((data[2] | (data[3] << 8)) / 16.0);
 800108e:	7cbb      	ldrb	r3, [r7, #18]
 8001090:	461a      	mov	r2, r3
 8001092:	7cfb      	ldrb	r3, [r7, #19]
 8001094:	021b      	lsls	r3, r3, #8
 8001096:	4313      	orrs	r3, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff fa43 	bl	8000524 <__aeabi_i2d>
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	4b13      	ldr	r3, [pc, #76]	@ (80010f0 <BNO055_Read_Euler_Angles+0xb8>)
 80010a4:	f7ff fbd2 	bl	800084c <__aeabi_ddiv>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	4610      	mov	r0, r2
 80010ae:	4619      	mov	r1, r3
 80010b0:	f7ff fd9a 	bl	8000be8 <__aeabi_d2f>
 80010b4:	4602      	mov	r2, r0
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	601a      	str	r2, [r3, #0]
	*roll = (float) ((data[4] | (data[5] << 8)) / 16.0);
 80010ba:	7d3b      	ldrb	r3, [r7, #20]
 80010bc:	461a      	mov	r2, r3
 80010be:	7d7b      	ldrb	r3, [r7, #21]
 80010c0:	021b      	lsls	r3, r3, #8
 80010c2:	4313      	orrs	r3, r2
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff fa2d 	bl	8000524 <__aeabi_i2d>
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b08      	ldr	r3, [pc, #32]	@ (80010f0 <BNO055_Read_Euler_Angles+0xb8>)
 80010d0:	f7ff fbbc 	bl	800084c <__aeabi_ddiv>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fd84 	bl	8000be8 <__aeabi_d2f>
 80010e0:	4602      	mov	r2, r0
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	601a      	str	r2, [r3, #0]
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40300000 	.word	0x40300000
 80010f4:	00000000 	.word	0x00000000

080010f8 <calculateQuaternion>:

void calculateQuaternion(float yaw, float pitch, float roll) {
 80010f8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010fc:	b088      	sub	sp, #32
 80010fe:	af00      	add	r7, sp, #0
 8001100:	ed87 0a03 	vstr	s0, [r7, #12]
 8001104:	edc7 0a02 	vstr	s1, [r7, #8]
 8001108:	ed87 1a01 	vstr	s2, [r7, #4]
	// Convert degrees to radians
	float yaw_rad = yaw * (M_PI / 180.0);
 800110c:	68f8      	ldr	r0, [r7, #12]
 800110e:	f7ff fa1b 	bl	8000548 <__aeabi_f2d>
 8001112:	f20f 5334 	addw	r3, pc, #1332	@ 0x534
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff fa6d 	bl	80005f8 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fd5f 	bl	8000be8 <__aeabi_d2f>
 800112a:	4603      	mov	r3, r0
 800112c:	61fb      	str	r3, [r7, #28]
	float pitch_rad = pitch * (M_PI / 180.0);
 800112e:	68b8      	ldr	r0, [r7, #8]
 8001130:	f7ff fa0a 	bl	8000548 <__aeabi_f2d>
 8001134:	f20f 5310 	addw	r3, pc, #1296	@ 0x510
 8001138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800113c:	f7ff fa5c 	bl	80005f8 <__aeabi_dmul>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f7ff fd4e 	bl	8000be8 <__aeabi_d2f>
 800114c:	4603      	mov	r3, r0
 800114e:	61bb      	str	r3, [r7, #24]
	float roll_rad = roll * (M_PI / 180.0);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff f9f9 	bl	8000548 <__aeabi_f2d>
 8001156:	f20f 43f0 	addw	r3, pc, #1264	@ 0x4f0
 800115a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115e:	f7ff fa4b 	bl	80005f8 <__aeabi_dmul>
 8001162:	4602      	mov	r2, r0
 8001164:	460b      	mov	r3, r1
 8001166:	4610      	mov	r0, r2
 8001168:	4619      	mov	r1, r3
 800116a:	f7ff fd3d 	bl	8000be8 <__aeabi_d2f>
 800116e:	4603      	mov	r3, r0
 8001170:	617b      	str	r3, [r7, #20]

	// Calculate quaternion components
	qw = cos(yaw_rad / 2) * cos(pitch_rad / 2) * cos(roll_rad / 2)
 8001172:	edd7 7a07 	vldr	s15, [r7, #28]
 8001176:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800117a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800117e:	ee16 0a90 	vmov	r0, s13
 8001182:	f7ff f9e1 	bl	8000548 <__aeabi_f2d>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	ec43 2b10 	vmov	d0, r2, r3
 800118e:	f00c fe47 	bl	800de20 <cos>
 8001192:	ec55 4b10 	vmov	r4, r5, d0
 8001196:	edd7 7a06 	vldr	s15, [r7, #24]
 800119a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800119e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011a2:	ee16 0a90 	vmov	r0, s13
 80011a6:	f7ff f9cf 	bl	8000548 <__aeabi_f2d>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	ec43 2b10 	vmov	d0, r2, r3
 80011b2:	f00c fe35 	bl	800de20 <cos>
 80011b6:	ec53 2b10 	vmov	r2, r3, d0
 80011ba:	4620      	mov	r0, r4
 80011bc:	4629      	mov	r1, r5
 80011be:	f7ff fa1b 	bl	80005f8 <__aeabi_dmul>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	4614      	mov	r4, r2
 80011c8:	461d      	mov	r5, r3
 80011ca:	edd7 7a05 	vldr	s15, [r7, #20]
 80011ce:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80011d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80011d6:	ee16 0a90 	vmov	r0, s13
 80011da:	f7ff f9b5 	bl	8000548 <__aeabi_f2d>
 80011de:	4602      	mov	r2, r0
 80011e0:	460b      	mov	r3, r1
 80011e2:	ec43 2b10 	vmov	d0, r2, r3
 80011e6:	f00c fe1b 	bl	800de20 <cos>
 80011ea:	ec53 2b10 	vmov	r2, r3, d0
 80011ee:	4620      	mov	r0, r4
 80011f0:	4629      	mov	r1, r5
 80011f2:	f7ff fa01 	bl	80005f8 <__aeabi_dmul>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	4614      	mov	r4, r2
 80011fc:	461d      	mov	r5, r3
			+ sin(yaw_rad / 2) * sin(pitch_rad / 2) * sin(roll_rad / 2);
 80011fe:	edd7 7a07 	vldr	s15, [r7, #28]
 8001202:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001206:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800120a:	ee16 0a90 	vmov	r0, s13
 800120e:	f7ff f99b 	bl	8000548 <__aeabi_f2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	ec43 2b10 	vmov	d0, r2, r3
 800121a:	f00c fe55 	bl	800dec8 <sin>
 800121e:	ec59 8b10 	vmov	r8, r9, d0
 8001222:	edd7 7a06 	vldr	s15, [r7, #24]
 8001226:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800122a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800122e:	ee16 0a90 	vmov	r0, s13
 8001232:	f7ff f989 	bl	8000548 <__aeabi_f2d>
 8001236:	4602      	mov	r2, r0
 8001238:	460b      	mov	r3, r1
 800123a:	ec43 2b10 	vmov	d0, r2, r3
 800123e:	f00c fe43 	bl	800dec8 <sin>
 8001242:	ec53 2b10 	vmov	r2, r3, d0
 8001246:	4640      	mov	r0, r8
 8001248:	4649      	mov	r1, r9
 800124a:	f7ff f9d5 	bl	80005f8 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4690      	mov	r8, r2
 8001254:	4699      	mov	r9, r3
 8001256:	edd7 7a05 	vldr	s15, [r7, #20]
 800125a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800125e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001262:	ee16 0a90 	vmov	r0, s13
 8001266:	f7ff f96f 	bl	8000548 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	ec43 2b10 	vmov	d0, r2, r3
 8001272:	f00c fe29 	bl	800dec8 <sin>
 8001276:	ec53 2b10 	vmov	r2, r3, d0
 800127a:	4640      	mov	r0, r8
 800127c:	4649      	mov	r1, r9
 800127e:	f7ff f9bb 	bl	80005f8 <__aeabi_dmul>
 8001282:	4602      	mov	r2, r0
 8001284:	460b      	mov	r3, r1
 8001286:	4620      	mov	r0, r4
 8001288:	4629      	mov	r1, r5
 800128a:	f7fe ffff 	bl	800028c <__adddf3>
 800128e:	4602      	mov	r2, r0
 8001290:	460b      	mov	r3, r1
 8001292:	4610      	mov	r0, r2
 8001294:	4619      	mov	r1, r3
 8001296:	f7ff fca7 	bl	8000be8 <__aeabi_d2f>
 800129a:	4603      	mov	r3, r0
	qw = cos(yaw_rad / 2) * cos(pitch_rad / 2) * cos(roll_rad / 2)
 800129c:	4ae6      	ldr	r2, [pc, #920]	@ (8001638 <calculateQuaternion+0x540>)
 800129e:	6013      	str	r3, [r2, #0]
	qx = sin(yaw_rad / 2) * cos(pitch_rad / 2) * cos(roll_rad / 2)
 80012a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80012a4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80012a8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012ac:	ee16 0a90 	vmov	r0, s13
 80012b0:	f7ff f94a 	bl	8000548 <__aeabi_f2d>
 80012b4:	4602      	mov	r2, r0
 80012b6:	460b      	mov	r3, r1
 80012b8:	ec43 2b10 	vmov	d0, r2, r3
 80012bc:	f00c fe04 	bl	800dec8 <sin>
 80012c0:	ec55 4b10 	vmov	r4, r5, d0
 80012c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80012c8:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80012cc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80012d0:	ee16 0a90 	vmov	r0, s13
 80012d4:	f7ff f938 	bl	8000548 <__aeabi_f2d>
 80012d8:	4602      	mov	r2, r0
 80012da:	460b      	mov	r3, r1
 80012dc:	ec43 2b10 	vmov	d0, r2, r3
 80012e0:	f00c fd9e 	bl	800de20 <cos>
 80012e4:	ec53 2b10 	vmov	r2, r3, d0
 80012e8:	4620      	mov	r0, r4
 80012ea:	4629      	mov	r1, r5
 80012ec:	f7ff f984 	bl	80005f8 <__aeabi_dmul>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4614      	mov	r4, r2
 80012f6:	461d      	mov	r5, r3
 80012f8:	edd7 7a05 	vldr	s15, [r7, #20]
 80012fc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001300:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001304:	ee16 0a90 	vmov	r0, s13
 8001308:	f7ff f91e 	bl	8000548 <__aeabi_f2d>
 800130c:	4602      	mov	r2, r0
 800130e:	460b      	mov	r3, r1
 8001310:	ec43 2b10 	vmov	d0, r2, r3
 8001314:	f00c fd84 	bl	800de20 <cos>
 8001318:	ec53 2b10 	vmov	r2, r3, d0
 800131c:	4620      	mov	r0, r4
 800131e:	4629      	mov	r1, r5
 8001320:	f7ff f96a 	bl	80005f8 <__aeabi_dmul>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4614      	mov	r4, r2
 800132a:	461d      	mov	r5, r3
			- cos(yaw_rad / 2) * sin(pitch_rad / 2) * sin(roll_rad / 2);
 800132c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001330:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001334:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001338:	ee16 0a90 	vmov	r0, s13
 800133c:	f7ff f904 	bl	8000548 <__aeabi_f2d>
 8001340:	4602      	mov	r2, r0
 8001342:	460b      	mov	r3, r1
 8001344:	ec43 2b10 	vmov	d0, r2, r3
 8001348:	f00c fd6a 	bl	800de20 <cos>
 800134c:	ec59 8b10 	vmov	r8, r9, d0
 8001350:	edd7 7a06 	vldr	s15, [r7, #24]
 8001354:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001358:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800135c:	ee16 0a90 	vmov	r0, s13
 8001360:	f7ff f8f2 	bl	8000548 <__aeabi_f2d>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	ec43 2b10 	vmov	d0, r2, r3
 800136c:	f00c fdac 	bl	800dec8 <sin>
 8001370:	ec53 2b10 	vmov	r2, r3, d0
 8001374:	4640      	mov	r0, r8
 8001376:	4649      	mov	r1, r9
 8001378:	f7ff f93e 	bl	80005f8 <__aeabi_dmul>
 800137c:	4602      	mov	r2, r0
 800137e:	460b      	mov	r3, r1
 8001380:	4690      	mov	r8, r2
 8001382:	4699      	mov	r9, r3
 8001384:	edd7 7a05 	vldr	s15, [r7, #20]
 8001388:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800138c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001390:	ee16 0a90 	vmov	r0, s13
 8001394:	f7ff f8d8 	bl	8000548 <__aeabi_f2d>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	ec43 2b10 	vmov	d0, r2, r3
 80013a0:	f00c fd92 	bl	800dec8 <sin>
 80013a4:	ec53 2b10 	vmov	r2, r3, d0
 80013a8:	4640      	mov	r0, r8
 80013aa:	4649      	mov	r1, r9
 80013ac:	f7ff f924 	bl	80005f8 <__aeabi_dmul>
 80013b0:	4602      	mov	r2, r0
 80013b2:	460b      	mov	r3, r1
 80013b4:	4620      	mov	r0, r4
 80013b6:	4629      	mov	r1, r5
 80013b8:	f7fe ff66 	bl	8000288 <__aeabi_dsub>
 80013bc:	4602      	mov	r2, r0
 80013be:	460b      	mov	r3, r1
 80013c0:	4610      	mov	r0, r2
 80013c2:	4619      	mov	r1, r3
 80013c4:	f7ff fc10 	bl	8000be8 <__aeabi_d2f>
 80013c8:	4603      	mov	r3, r0
	qx = sin(yaw_rad / 2) * cos(pitch_rad / 2) * cos(roll_rad / 2)
 80013ca:	4a9c      	ldr	r2, [pc, #624]	@ (800163c <calculateQuaternion+0x544>)
 80013cc:	6013      	str	r3, [r2, #0]
	qy = cos(yaw_rad / 2) * sin(pitch_rad / 2) * cos(roll_rad / 2)
 80013ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80013d2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80013d6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013da:	ee16 0a90 	vmov	r0, s13
 80013de:	f7ff f8b3 	bl	8000548 <__aeabi_f2d>
 80013e2:	4602      	mov	r2, r0
 80013e4:	460b      	mov	r3, r1
 80013e6:	ec43 2b10 	vmov	d0, r2, r3
 80013ea:	f00c fd19 	bl	800de20 <cos>
 80013ee:	ec55 4b10 	vmov	r4, r5, d0
 80013f2:	edd7 7a06 	vldr	s15, [r7, #24]
 80013f6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80013fa:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80013fe:	ee16 0a90 	vmov	r0, s13
 8001402:	f7ff f8a1 	bl	8000548 <__aeabi_f2d>
 8001406:	4602      	mov	r2, r0
 8001408:	460b      	mov	r3, r1
 800140a:	ec43 2b10 	vmov	d0, r2, r3
 800140e:	f00c fd5b 	bl	800dec8 <sin>
 8001412:	ec53 2b10 	vmov	r2, r3, d0
 8001416:	4620      	mov	r0, r4
 8001418:	4629      	mov	r1, r5
 800141a:	f7ff f8ed 	bl	80005f8 <__aeabi_dmul>
 800141e:	4602      	mov	r2, r0
 8001420:	460b      	mov	r3, r1
 8001422:	4614      	mov	r4, r2
 8001424:	461d      	mov	r5, r3
 8001426:	edd7 7a05 	vldr	s15, [r7, #20]
 800142a:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800142e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001432:	ee16 0a90 	vmov	r0, s13
 8001436:	f7ff f887 	bl	8000548 <__aeabi_f2d>
 800143a:	4602      	mov	r2, r0
 800143c:	460b      	mov	r3, r1
 800143e:	ec43 2b10 	vmov	d0, r2, r3
 8001442:	f00c fced 	bl	800de20 <cos>
 8001446:	ec53 2b10 	vmov	r2, r3, d0
 800144a:	4620      	mov	r0, r4
 800144c:	4629      	mov	r1, r5
 800144e:	f7ff f8d3 	bl	80005f8 <__aeabi_dmul>
 8001452:	4602      	mov	r2, r0
 8001454:	460b      	mov	r3, r1
 8001456:	4614      	mov	r4, r2
 8001458:	461d      	mov	r5, r3
			+ sin(yaw_rad / 2) * cos(pitch_rad / 2) * sin(roll_rad / 2);
 800145a:	edd7 7a07 	vldr	s15, [r7, #28]
 800145e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001462:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001466:	ee16 0a90 	vmov	r0, s13
 800146a:	f7ff f86d 	bl	8000548 <__aeabi_f2d>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	ec43 2b10 	vmov	d0, r2, r3
 8001476:	f00c fd27 	bl	800dec8 <sin>
 800147a:	ec59 8b10 	vmov	r8, r9, d0
 800147e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001482:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001486:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800148a:	ee16 0a90 	vmov	r0, s13
 800148e:	f7ff f85b 	bl	8000548 <__aeabi_f2d>
 8001492:	4602      	mov	r2, r0
 8001494:	460b      	mov	r3, r1
 8001496:	ec43 2b10 	vmov	d0, r2, r3
 800149a:	f00c fcc1 	bl	800de20 <cos>
 800149e:	ec53 2b10 	vmov	r2, r3, d0
 80014a2:	4640      	mov	r0, r8
 80014a4:	4649      	mov	r1, r9
 80014a6:	f7ff f8a7 	bl	80005f8 <__aeabi_dmul>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4690      	mov	r8, r2
 80014b0:	4699      	mov	r9, r3
 80014b2:	edd7 7a05 	vldr	s15, [r7, #20]
 80014b6:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80014ba:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80014be:	ee16 0a90 	vmov	r0, s13
 80014c2:	f7ff f841 	bl	8000548 <__aeabi_f2d>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	ec43 2b10 	vmov	d0, r2, r3
 80014ce:	f00c fcfb 	bl	800dec8 <sin>
 80014d2:	ec53 2b10 	vmov	r2, r3, d0
 80014d6:	4640      	mov	r0, r8
 80014d8:	4649      	mov	r1, r9
 80014da:	f7ff f88d 	bl	80005f8 <__aeabi_dmul>
 80014de:	4602      	mov	r2, r0
 80014e0:	460b      	mov	r3, r1
 80014e2:	4620      	mov	r0, r4
 80014e4:	4629      	mov	r1, r5
 80014e6:	f7fe fed1 	bl	800028c <__adddf3>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4610      	mov	r0, r2
 80014f0:	4619      	mov	r1, r3
 80014f2:	f7ff fb79 	bl	8000be8 <__aeabi_d2f>
 80014f6:	4603      	mov	r3, r0
	qy = cos(yaw_rad / 2) * sin(pitch_rad / 2) * cos(roll_rad / 2)
 80014f8:	4a51      	ldr	r2, [pc, #324]	@ (8001640 <calculateQuaternion+0x548>)
 80014fa:	6013      	str	r3, [r2, #0]
	qz = cos(yaw_rad / 2) * cos(pitch_rad / 2) * sin(roll_rad / 2)
 80014fc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001500:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001504:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001508:	ee16 0a90 	vmov	r0, s13
 800150c:	f7ff f81c 	bl	8000548 <__aeabi_f2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	ec43 2b10 	vmov	d0, r2, r3
 8001518:	f00c fc82 	bl	800de20 <cos>
 800151c:	ec55 4b10 	vmov	r4, r5, d0
 8001520:	edd7 7a06 	vldr	s15, [r7, #24]
 8001524:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001528:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800152c:	ee16 0a90 	vmov	r0, s13
 8001530:	f7ff f80a 	bl	8000548 <__aeabi_f2d>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	ec43 2b10 	vmov	d0, r2, r3
 800153c:	f00c fc70 	bl	800de20 <cos>
 8001540:	ec53 2b10 	vmov	r2, r3, d0
 8001544:	4620      	mov	r0, r4
 8001546:	4629      	mov	r1, r5
 8001548:	f7ff f856 	bl	80005f8 <__aeabi_dmul>
 800154c:	4602      	mov	r2, r0
 800154e:	460b      	mov	r3, r1
 8001550:	4614      	mov	r4, r2
 8001552:	461d      	mov	r5, r3
 8001554:	edd7 7a05 	vldr	s15, [r7, #20]
 8001558:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800155c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001560:	ee16 0a90 	vmov	r0, s13
 8001564:	f7fe fff0 	bl	8000548 <__aeabi_f2d>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	ec43 2b10 	vmov	d0, r2, r3
 8001570:	f00c fcaa 	bl	800dec8 <sin>
 8001574:	ec53 2b10 	vmov	r2, r3, d0
 8001578:	4620      	mov	r0, r4
 800157a:	4629      	mov	r1, r5
 800157c:	f7ff f83c 	bl	80005f8 <__aeabi_dmul>
 8001580:	4602      	mov	r2, r0
 8001582:	460b      	mov	r3, r1
 8001584:	4614      	mov	r4, r2
 8001586:	461d      	mov	r5, r3
			- sin(yaw_rad / 2) * sin(pitch_rad / 2) * cos(roll_rad / 2);
 8001588:	edd7 7a07 	vldr	s15, [r7, #28]
 800158c:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001590:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001594:	ee16 0a90 	vmov	r0, s13
 8001598:	f7fe ffd6 	bl	8000548 <__aeabi_f2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	ec43 2b10 	vmov	d0, r2, r3
 80015a4:	f00c fc90 	bl	800dec8 <sin>
 80015a8:	ec59 8b10 	vmov	r8, r9, d0
 80015ac:	edd7 7a06 	vldr	s15, [r7, #24]
 80015b0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80015b4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015b8:	ee16 0a90 	vmov	r0, s13
 80015bc:	f7fe ffc4 	bl	8000548 <__aeabi_f2d>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	ec43 2b10 	vmov	d0, r2, r3
 80015c8:	f00c fc7e 	bl	800dec8 <sin>
 80015cc:	ec53 2b10 	vmov	r2, r3, d0
 80015d0:	4640      	mov	r0, r8
 80015d2:	4649      	mov	r1, r9
 80015d4:	f7ff f810 	bl	80005f8 <__aeabi_dmul>
 80015d8:	4602      	mov	r2, r0
 80015da:	460b      	mov	r3, r1
 80015dc:	4690      	mov	r8, r2
 80015de:	4699      	mov	r9, r3
 80015e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80015e4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80015e8:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80015ec:	ee16 0a90 	vmov	r0, s13
 80015f0:	f7fe ffaa 	bl	8000548 <__aeabi_f2d>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	ec43 2b10 	vmov	d0, r2, r3
 80015fc:	f00c fc10 	bl	800de20 <cos>
 8001600:	ec53 2b10 	vmov	r2, r3, d0
 8001604:	4640      	mov	r0, r8
 8001606:	4649      	mov	r1, r9
 8001608:	f7fe fff6 	bl	80005f8 <__aeabi_dmul>
 800160c:	4602      	mov	r2, r0
 800160e:	460b      	mov	r3, r1
 8001610:	4620      	mov	r0, r4
 8001612:	4629      	mov	r1, r5
 8001614:	f7fe fe38 	bl	8000288 <__aeabi_dsub>
 8001618:	4602      	mov	r2, r0
 800161a:	460b      	mov	r3, r1
 800161c:	4610      	mov	r0, r2
 800161e:	4619      	mov	r1, r3
 8001620:	f7ff fae2 	bl	8000be8 <__aeabi_d2f>
 8001624:	4603      	mov	r3, r0
	qz = cos(yaw_rad / 2) * cos(pitch_rad / 2) * sin(roll_rad / 2)
 8001626:	4a07      	ldr	r2, [pc, #28]	@ (8001644 <calculateQuaternion+0x54c>)
 8001628:	6013      	str	r3, [r2, #0]
}
 800162a:	bf00      	nop
 800162c:	3720      	adds	r7, #32
 800162e:	46bd      	mov	sp, r7
 8001630:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001634:	f3af 8000 	nop.w
 8001638:	200002c0 	.word	0x200002c0
 800163c:	200002b4 	.word	0x200002b4
 8001640:	200002b8 	.word	0x200002b8
 8001644:	200002bc 	.word	0x200002bc
 8001648:	a2529d39 	.word	0xa2529d39
 800164c:	3f91df46 	.word	0x3f91df46

08001650 <readBNO055>:

void readBNO055(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	b082      	sub	sp, #8
 8001654:	af00      	add	r7, sp, #0
	// Read raw Euler angles from the BNO055
	BNO055_Read_Euler_Angles(&hi2c1, &yaw, &pitch, &roll);
 8001656:	4b9f      	ldr	r3, [pc, #636]	@ (80018d4 <readBNO055+0x284>)
 8001658:	4a9f      	ldr	r2, [pc, #636]	@ (80018d8 <readBNO055+0x288>)
 800165a:	49a0      	ldr	r1, [pc, #640]	@ (80018dc <readBNO055+0x28c>)
 800165c:	48a0      	ldr	r0, [pc, #640]	@ (80018e0 <readBNO055+0x290>)
 800165e:	f7ff fceb 	bl	8001038 <BNO055_Read_Euler_Angles>

	// Normalize yaw to be within 0 to 360 degrees
	//  yaw = fmod(yaw, 360.0);

	// Convert yaw from 0-360 to 360-0
	yaw = 360.0 - yaw;
 8001662:	4b9e      	ldr	r3, [pc, #632]	@ (80018dc <readBNO055+0x28c>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80018e4 <readBNO055+0x294>
 800166c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001670:	4b9a      	ldr	r3, [pc, #616]	@ (80018dc <readBNO055+0x28c>)
 8001672:	edc3 7a00 	vstr	s15, [r3]
	if (yaw < 0) {
 8001676:	4b99      	ldr	r3, [pc, #612]	@ (80018dc <readBNO055+0x28c>)
 8001678:	edd3 7a00 	vldr	s15, [r3]
 800167c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001684:	d509      	bpl.n	800169a <readBNO055+0x4a>
		yaw += 360.0; // Wrap around if negative
 8001686:	4b95      	ldr	r3, [pc, #596]	@ (80018dc <readBNO055+0x28c>)
 8001688:	edd3 7a00 	vldr	s15, [r3]
 800168c:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80018e4 <readBNO055+0x294>
 8001690:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001694:	4b91      	ldr	r3, [pc, #580]	@ (80018dc <readBNO055+0x28c>)
 8001696:	edc3 7a00 	vstr	s15, [r3]
	}
	// Apply low-pass filter to yaw, roll, and pitch
	yaw_filtered = alpha * yaw + (1 - alpha) * yaw_filtered;
 800169a:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80018e8 <readBNO055+0x298>
 800169e:	4b8f      	ldr	r3, [pc, #572]	@ (80018dc <readBNO055+0x28c>)
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016a8:	eddf 7a8f 	vldr	s15, [pc, #572]	@ 80018e8 <readBNO055+0x298>
 80016ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80016b0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016b4:	4b8d      	ldr	r3, [pc, #564]	@ (80018ec <readBNO055+0x29c>)
 80016b6:	edd3 7a00 	vldr	s15, [r3]
 80016ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016c2:	4b8a      	ldr	r3, [pc, #552]	@ (80018ec <readBNO055+0x29c>)
 80016c4:	edc3 7a00 	vstr	s15, [r3]
	roll_filtered = alpha * roll + (1 - alpha) * roll_filtered;
 80016c8:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 80018e8 <readBNO055+0x298>
 80016cc:	4b81      	ldr	r3, [pc, #516]	@ (80018d4 <readBNO055+0x284>)
 80016ce:	edd3 7a00 	vldr	s15, [r3]
 80016d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016d6:	eddf 7a84 	vldr	s15, [pc, #528]	@ 80018e8 <readBNO055+0x298>
 80016da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80016de:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016e2:	4b83      	ldr	r3, [pc, #524]	@ (80018f0 <readBNO055+0x2a0>)
 80016e4:	edd3 7a00 	vldr	s15, [r3]
 80016e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f0:	4b7f      	ldr	r3, [pc, #508]	@ (80018f0 <readBNO055+0x2a0>)
 80016f2:	edc3 7a00 	vstr	s15, [r3]
	pitch_filtered = alpha * pitch + (1 - alpha) * pitch_filtered;
 80016f6:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 80018e8 <readBNO055+0x298>
 80016fa:	4b77      	ldr	r3, [pc, #476]	@ (80018d8 <readBNO055+0x288>)
 80016fc:	edd3 7a00 	vldr	s15, [r3]
 8001700:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001704:	eddf 7a78 	vldr	s15, [pc, #480]	@ 80018e8 <readBNO055+0x298>
 8001708:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800170c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001710:	4b78      	ldr	r3, [pc, #480]	@ (80018f4 <readBNO055+0x2a4>)
 8001712:	edd3 7a00 	vldr	s15, [r3]
 8001716:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800171a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800171e:	4b75      	ldr	r3, [pc, #468]	@ (80018f4 <readBNO055+0x2a4>)
 8001720:	edc3 7a00 	vstr	s15, [r3]

	// Calculate quaternion from filtered Euler angles
	calculateQuaternion(yaw_filtered, pitch_filtered, roll_filtered);
 8001724:	4b71      	ldr	r3, [pc, #452]	@ (80018ec <readBNO055+0x29c>)
 8001726:	edd3 7a00 	vldr	s15, [r3]
 800172a:	4b72      	ldr	r3, [pc, #456]	@ (80018f4 <readBNO055+0x2a4>)
 800172c:	ed93 7a00 	vldr	s14, [r3]
 8001730:	4b6f      	ldr	r3, [pc, #444]	@ (80018f0 <readBNO055+0x2a0>)
 8001732:	edd3 6a00 	vldr	s13, [r3]
 8001736:	eeb0 1a66 	vmov.f32	s2, s13
 800173a:	eef0 0a47 	vmov.f32	s1, s14
 800173e:	eeb0 0a67 	vmov.f32	s0, s15
 8001742:	f7ff fcd9 	bl	80010f8 <calculateQuaternion>
	float norm = sqrt(qw * qw + qx * qx + qy * qy + qz * qz);
 8001746:	4b6c      	ldr	r3, [pc, #432]	@ (80018f8 <readBNO055+0x2a8>)
 8001748:	ed93 7a00 	vldr	s14, [r3]
 800174c:	4b6a      	ldr	r3, [pc, #424]	@ (80018f8 <readBNO055+0x2a8>)
 800174e:	edd3 7a00 	vldr	s15, [r3]
 8001752:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001756:	4b69      	ldr	r3, [pc, #420]	@ (80018fc <readBNO055+0x2ac>)
 8001758:	edd3 6a00 	vldr	s13, [r3]
 800175c:	4b67      	ldr	r3, [pc, #412]	@ (80018fc <readBNO055+0x2ac>)
 800175e:	edd3 7a00 	vldr	s15, [r3]
 8001762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001766:	ee37 7a27 	vadd.f32	s14, s14, s15
 800176a:	4b65      	ldr	r3, [pc, #404]	@ (8001900 <readBNO055+0x2b0>)
 800176c:	edd3 6a00 	vldr	s13, [r3]
 8001770:	4b63      	ldr	r3, [pc, #396]	@ (8001900 <readBNO055+0x2b0>)
 8001772:	edd3 7a00 	vldr	s15, [r3]
 8001776:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800177a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800177e:	4b61      	ldr	r3, [pc, #388]	@ (8001904 <readBNO055+0x2b4>)
 8001780:	edd3 6a00 	vldr	s13, [r3]
 8001784:	4b5f      	ldr	r3, [pc, #380]	@ (8001904 <readBNO055+0x2b4>)
 8001786:	edd3 7a00 	vldr	s15, [r3]
 800178a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800178e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001792:	ee17 0a90 	vmov	r0, s15
 8001796:	f7fe fed7 	bl	8000548 <__aeabi_f2d>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	ec43 2b10 	vmov	d0, r2, r3
 80017a2:	f00c fb11 	bl	800ddc8 <sqrt>
 80017a6:	ec53 2b10 	vmov	r2, r3, d0
 80017aa:	4610      	mov	r0, r2
 80017ac:	4619      	mov	r1, r3
 80017ae:	f7ff fa1b 	bl	8000be8 <__aeabi_d2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	607b      	str	r3, [r7, #4]
	if (norm > 0.0) {
 80017b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80017ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	dd27      	ble.n	8001814 <readBNO055+0x1c4>
		qw /= norm;
 80017c4:	4b4c      	ldr	r3, [pc, #304]	@ (80018f8 <readBNO055+0x2a8>)
 80017c6:	edd3 6a00 	vldr	s13, [r3]
 80017ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80017ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017d2:	4b49      	ldr	r3, [pc, #292]	@ (80018f8 <readBNO055+0x2a8>)
 80017d4:	edc3 7a00 	vstr	s15, [r3]
		qx /= norm;
 80017d8:	4b48      	ldr	r3, [pc, #288]	@ (80018fc <readBNO055+0x2ac>)
 80017da:	edd3 6a00 	vldr	s13, [r3]
 80017de:	ed97 7a01 	vldr	s14, [r7, #4]
 80017e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017e6:	4b45      	ldr	r3, [pc, #276]	@ (80018fc <readBNO055+0x2ac>)
 80017e8:	edc3 7a00 	vstr	s15, [r3]
		qy /= norm;
 80017ec:	4b44      	ldr	r3, [pc, #272]	@ (8001900 <readBNO055+0x2b0>)
 80017ee:	edd3 6a00 	vldr	s13, [r3]
 80017f2:	ed97 7a01 	vldr	s14, [r7, #4]
 80017f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017fa:	4b41      	ldr	r3, [pc, #260]	@ (8001900 <readBNO055+0x2b0>)
 80017fc:	edc3 7a00 	vstr	s15, [r3]
		qz /= norm;
 8001800:	4b40      	ldr	r3, [pc, #256]	@ (8001904 <readBNO055+0x2b4>)
 8001802:	edd3 6a00 	vldr	s13, [r3]
 8001806:	ed97 7a01 	vldr	s14, [r7, #4]
 800180a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180e:	4b3d      	ldr	r3, [pc, #244]	@ (8001904 <readBNO055+0x2b4>)
 8001810:	edc3 7a00 	vstr	s15, [r3]
	}
	// Apply low-pass filter to quaternion components
	qx_filtered = q_alpha * qx + (1 - q_alpha) * qx_filtered;
 8001814:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80018e8 <readBNO055+0x298>
 8001818:	4b38      	ldr	r3, [pc, #224]	@ (80018fc <readBNO055+0x2ac>)
 800181a:	edd3 7a00 	vldr	s15, [r3]
 800181e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001822:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80018e8 <readBNO055+0x298>
 8001826:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800182a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800182e:	4b36      	ldr	r3, [pc, #216]	@ (8001908 <readBNO055+0x2b8>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001838:	ee77 7a27 	vadd.f32	s15, s14, s15
 800183c:	4b32      	ldr	r3, [pc, #200]	@ (8001908 <readBNO055+0x2b8>)
 800183e:	edc3 7a00 	vstr	s15, [r3]
	qy_filtered = q_alpha * qy + (1 - q_alpha) * qy_filtered;
 8001842:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 80018e8 <readBNO055+0x298>
 8001846:	4b2e      	ldr	r3, [pc, #184]	@ (8001900 <readBNO055+0x2b0>)
 8001848:	edd3 7a00 	vldr	s15, [r3]
 800184c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001850:	eddf 7a25 	vldr	s15, [pc, #148]	@ 80018e8 <readBNO055+0x298>
 8001854:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001858:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800185c:	4b2b      	ldr	r3, [pc, #172]	@ (800190c <readBNO055+0x2bc>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001866:	ee77 7a27 	vadd.f32	s15, s14, s15
 800186a:	4b28      	ldr	r3, [pc, #160]	@ (800190c <readBNO055+0x2bc>)
 800186c:	edc3 7a00 	vstr	s15, [r3]
	qz_filtered = q_alpha * qz + (1 - q_alpha) * qz_filtered;
 8001870:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80018e8 <readBNO055+0x298>
 8001874:	4b23      	ldr	r3, [pc, #140]	@ (8001904 <readBNO055+0x2b4>)
 8001876:	edd3 7a00 	vldr	s15, [r3]
 800187a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800187e:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80018e8 <readBNO055+0x298>
 8001882:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001886:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800188a:	4b21      	ldr	r3, [pc, #132]	@ (8001910 <readBNO055+0x2c0>)
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001894:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001898:	4b1d      	ldr	r3, [pc, #116]	@ (8001910 <readBNO055+0x2c0>)
 800189a:	edc3 7a00 	vstr	s15, [r3]
	qw_filtered = q_alpha * qw + (1 - q_alpha) * qw_filtered;
 800189e:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 80018e8 <readBNO055+0x298>
 80018a2:	4b15      	ldr	r3, [pc, #84]	@ (80018f8 <readBNO055+0x2a8>)
 80018a4:	edd3 7a00 	vldr	s15, [r3]
 80018a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ac:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 80018e8 <readBNO055+0x298>
 80018b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80018b4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018b8:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <readBNO055+0x2c4>)
 80018ba:	edd3 7a00 	vldr	s15, [r3]
 80018be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <readBNO055+0x2c4>)
 80018c8:	edc3 7a00 	vstr	s15, [r3]

}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	200002a4 	.word	0x200002a4
 80018d8:	200002a0 	.word	0x200002a0
 80018dc:	2000029c 	.word	0x2000029c
 80018e0:	200004d4 	.word	0x200004d4
 80018e4:	43b40000 	.word	0x43b40000
 80018e8:	3dcccccd 	.word	0x3dcccccd
 80018ec:	200002a8 	.word	0x200002a8
 80018f0:	200002b0 	.word	0x200002b0
 80018f4:	200002ac 	.word	0x200002ac
 80018f8:	200002c0 	.word	0x200002c0
 80018fc:	200002b4 	.word	0x200002b4
 8001900:	200002b8 	.word	0x200002b8
 8001904:	200002bc 	.word	0x200002bc
 8001908:	200002c4 	.word	0x200002c4
 800190c:	200002c8 	.word	0x200002c8
 8001910:	200002cc 	.word	0x200002cc
 8001914:	200002d0 	.word	0x200002d0

08001918 <sendJointState>:
float linear_x, linear_y, angular_z;
float value1, value2, value3, value4;

/// SEND DATA

void sendJointState(float lx, float ly, float az, float yaw,float p1,float p2,float p3,float p4) {
 8001918:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800191c:	b0a0      	sub	sp, #128	@ 0x80
 800191e:	af10      	add	r7, sp, #64	@ 0x40
 8001920:	ed87 0a0f 	vstr	s0, [r7, #60]	@ 0x3c
 8001924:	edc7 0a0e 	vstr	s1, [r7, #56]	@ 0x38
 8001928:	ed87 1a0d 	vstr	s2, [r7, #52]	@ 0x34
 800192c:	edc7 1a0c 	vstr	s3, [r7, #48]	@ 0x30
 8001930:	ed87 2a0b 	vstr	s4, [r7, #44]	@ 0x2c
 8001934:	edc7 2a0a 	vstr	s5, [r7, #40]	@ 0x28
 8001938:	ed87 3a09 	vstr	s6, [r7, #36]	@ 0x24
 800193c:	edc7 3a08 	vstr	s7, [r7, #32]

	// Format the joint state message into the buffer
	snprintf(txBuffer, sizeof(txBuffer), "x:%.2f y:%.2f z:%.2f o:%.2f a:%.2f b:%.2f c:%.2f d:%.2f \n",
 8001940:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8001942:	f7fe fe01 	bl	8000548 <__aeabi_f2d>
 8001946:	4682      	mov	sl, r0
 8001948:	468b      	mov	fp, r1
 800194a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800194c:	f7fe fdfc 	bl	8000548 <__aeabi_f2d>
 8001950:	e9c7 0106 	strd	r0, r1, [r7, #24]
 8001954:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8001956:	f7fe fdf7 	bl	8000548 <__aeabi_f2d>
 800195a:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800195e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001960:	f7fe fdf2 	bl	8000548 <__aeabi_f2d>
 8001964:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001968:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800196a:	f7fe fded 	bl	8000548 <__aeabi_f2d>
 800196e:	e9c7 0100 	strd	r0, r1, [r7]
 8001972:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001974:	f7fe fde8 	bl	8000548 <__aeabi_f2d>
 8001978:	4680      	mov	r8, r0
 800197a:	4689      	mov	r9, r1
 800197c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800197e:	f7fe fde3 	bl	8000548 <__aeabi_f2d>
 8001982:	4604      	mov	r4, r0
 8001984:	460d      	mov	r5, r1
 8001986:	6a38      	ldr	r0, [r7, #32]
 8001988:	f7fe fdde 	bl	8000548 <__aeabi_f2d>
 800198c:	4602      	mov	r2, r0
 800198e:	460b      	mov	r3, r1
 8001990:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8001994:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 8001998:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 800199c:	ed97 7b00 	vldr	d7, [r7]
 80019a0:	ed8d 7b08 	vstr	d7, [sp, #32]
 80019a4:	ed97 7b02 	vldr	d7, [r7, #8]
 80019a8:	ed8d 7b06 	vstr	d7, [sp, #24]
 80019ac:	ed97 7b04 	vldr	d7, [r7, #16]
 80019b0:	ed8d 7b04 	vstr	d7, [sp, #16]
 80019b4:	ed97 7b06 	vldr	d7, [r7, #24]
 80019b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80019bc:	e9cd ab00 	strd	sl, fp, [sp]
 80019c0:	4a0b      	ldr	r2, [pc, #44]	@ (80019f0 <sendJointState+0xd8>)
 80019c2:	2164      	movs	r1, #100	@ 0x64
 80019c4:	480b      	ldr	r0, [pc, #44]	@ (80019f4 <sendJointState+0xdc>)
 80019c6:	f009 faf7 	bl	800afb8 <sniprintf>
			lx,ly, az, yaw,p1 ,p2 ,p3 ,p4);

	// Transmit the complete message over UART
	HAL_UART_Transmit(&huart2, (uint8_t*) txBuffer, strlen(txBuffer),
 80019ca:	480a      	ldr	r0, [pc, #40]	@ (80019f4 <sendJointState+0xdc>)
 80019cc:	f7fe fc50 	bl	8000270 <strlen>
 80019d0:	4603      	mov	r3, r0
 80019d2:	b29a      	uxth	r2, r3
 80019d4:	f04f 33ff 	mov.w	r3, #4294967295
 80019d8:	4906      	ldr	r1, [pc, #24]	@ (80019f4 <sendJointState+0xdc>)
 80019da:	4807      	ldr	r0, [pc, #28]	@ (80019f8 <sendJointState+0xe0>)
 80019dc:	f007 f8e2 	bl	8008ba4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	// Optional delay to prevent flooding the UART
	HAL_Delay(100);
 80019e0:	2064      	movs	r0, #100	@ 0x64
 80019e2:	f004 f9a9 	bl	8005d38 <HAL_Delay>
}
 80019e6:	bf00      	nop
 80019e8:	3740      	adds	r7, #64	@ 0x40
 80019ea:	46bd      	mov	sp, r7
 80019ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019f0:	0800f400 	.word	0x0800f400
 80019f4:	200002f4 	.word	0x200002f4
 80019f8:	20000768 	.word	0x20000768

080019fc <UART_ReceiveString>:

/// REVICE DATA ///

void UART_ReceiveString(uint8_t *buffer, size_t length) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b082      	sub	sp, #8
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
 8001a04:	6039      	str	r1, [r7, #0]
	// Clear the buffer before receiving new data
	memset(buffer, 0, length); // Clear the buffer
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	2100      	movs	r1, #0
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f009 fc00 	bl	800b210 <memset>

	// Receive data with a timeout of 256 ms
	if (HAL_UART_Receive(&huart2, buffer, length - 1, 256) == HAL_OK) {
 8001a10:	683b      	ldr	r3, [r7, #0]
 8001a12:	b29b      	uxth	r3, r3
 8001a14:	3b01      	subs	r3, #1
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a1c:	6879      	ldr	r1, [r7, #4]
 8001a1e:	480a      	ldr	r0, [pc, #40]	@ (8001a48 <UART_ReceiveString+0x4c>)
 8001a20:	f007 f94b 	bl	8008cba <HAL_UART_Receive>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d106      	bne.n	8001a38 <UART_ReceiveString+0x3c>
		buffer[length - 1] = '\0'; // Null-terminate the string
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	3b01      	subs	r3, #1
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	4413      	add	r3, r2
 8001a32:	2200      	movs	r2, #0
 8001a34:	701a      	strb	r2, [r3, #0]
	} else {
		// Handle reception error
		printf("UART reception error\n");
	}
}
 8001a36:	e002      	b.n	8001a3e <UART_ReceiveString+0x42>
		printf("UART reception error\n");
 8001a38:	4804      	ldr	r0, [pc, #16]	@ (8001a4c <UART_ReceiveString+0x50>)
 8001a3a:	f009 fab5 	bl	800afa8 <puts>
}
 8001a3e:	bf00      	nop
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20000768 	.word	0x20000768
 8001a4c:	0800f43c 	.word	0x0800f43c

08001a50 <ReadFourFloats>:
void ReadFourFloats(float *linearX, float *linearY, float *angularZ) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b08c      	sub	sp, #48	@ 0x30
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	60f8      	str	r0, [r7, #12]
 8001a58:	60b9      	str	r1, [r7, #8]
 8001a5a:	607a      	str	r2, [r7, #4]
	HAL_Delay(100); // Wait for 100 ms before receiving new data
 8001a5c:	2064      	movs	r0, #100	@ 0x64
 8001a5e:	f004 f96b 	bl	8005d38 <HAL_Delay>
	UART_ReceiveString(buffer, sizeof(buffer)); // Receive the string from UART
 8001a62:	211e      	movs	r1, #30
 8001a64:	485a      	ldr	r0, [pc, #360]	@ (8001bd0 <ReadFourFloats+0x180>)
 8001a66:	f7ff ffc9 	bl	80019fc <UART_ReceiveString>
	// Example input: "c: 0.1, 0.1, 0.1"

	// Print the received buffer for debugging
	printf("Received buffer: %s\n", buffer);
 8001a6a:	4959      	ldr	r1, [pc, #356]	@ (8001bd0 <ReadFourFloats+0x180>)
 8001a6c:	4859      	ldr	r0, [pc, #356]	@ (8001bd4 <ReadFourFloats+0x184>)
 8001a6e:	f009 fa33 	bl	800aed8 <iprintf>

	// Pointer to the start of the buffer
	char *start = (char*) buffer;
 8001a72:	4b57      	ldr	r3, [pc, #348]	@ (8001bd0 <ReadFourFloats+0x180>)
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c

	// Static variables to hold the last known values
	static float oldLinearX = 0.0, oldLinearY = 0.0, oldAngularZ = 0.0;

	// Loop to find and process all valid messages
	while ((start = strstr(start, "c:")) != NULL) {
 8001a76:	e09d      	b.n	8001bb4 <ReadFourFloats+0x164>
		// Move the pointer past "c:"
		char *data = start + 2;
 8001a78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	61fb      	str	r3, [r7, #28]

		// Find the end of the message (next 'c:' or end of buffer)
		char *end = strstr(data, "c:");
 8001a7e:	4956      	ldr	r1, [pc, #344]	@ (8001bd8 <ReadFourFloats+0x188>)
 8001a80:	69f8      	ldr	r0, [r7, #28]
 8001a82:	f009 fc3b 	bl	800b2fc <strstr>
 8001a86:	61b8      	str	r0, [r7, #24]
		if (end != NULL) {
 8001a88:	69bb      	ldr	r3, [r7, #24]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d002      	beq.n	8001a94 <ReadFourFloats+0x44>
			*end = '\0'; // Temporarily terminate the string for parsing
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
		}

		// Print the data after the prefix for debugging
		printf("Data after prefix: %s\n", data);
 8001a94:	69f9      	ldr	r1, [r7, #28]
 8001a96:	4851      	ldr	r0, [pc, #324]	@ (8001bdc <ReadFourFloats+0x18c>)
 8001a98:	f009 fa1e 	bl	800aed8 <iprintf>

		// Parse the string
		char *token = strtok(data, ",");
 8001a9c:	4950      	ldr	r1, [pc, #320]	@ (8001be0 <ReadFourFloats+0x190>)
 8001a9e:	69f8      	ldr	r0, [r7, #28]
 8001aa0:	f009 fbd0 	bl	800b244 <strtok>
 8001aa4:	6178      	str	r0, [r7, #20]

		float newLinearX = 0.0, newLinearY = 0.0, newAngularZ = 0.0;
 8001aa6:	f04f 0300 	mov.w	r3, #0
 8001aaa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ab2:	f04f 0300 	mov.w	r3, #0
 8001ab6:	623b      	str	r3, [r7, #32]

		if (token != NULL) {
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d012      	beq.n	8001ae4 <ReadFourFloats+0x94>
			newLinearX = atof(token); // Convert to float
 8001abe:	6978      	ldr	r0, [r7, #20]
 8001ac0:	f007 fcc2 	bl	8009448 <atof>
 8001ac4:	ec53 2b10 	vmov	r2, r3, d0
 8001ac8:	4610      	mov	r0, r2
 8001aca:	4619      	mov	r1, r3
 8001acc:	f7ff f88c 	bl	8000be8 <__aeabi_d2f>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	62bb      	str	r3, [r7, #40]	@ 0x28
			printf("Parsed linearX: %.2f\n", newLinearX);
 8001ad4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001ad6:	f7fe fd37 	bl	8000548 <__aeabi_f2d>
 8001ada:	4602      	mov	r2, r0
 8001adc:	460b      	mov	r3, r1
 8001ade:	4841      	ldr	r0, [pc, #260]	@ (8001be4 <ReadFourFloats+0x194>)
 8001ae0:	f009 f9fa 	bl	800aed8 <iprintf>
		}

		token = strtok(NULL, ",");
 8001ae4:	493e      	ldr	r1, [pc, #248]	@ (8001be0 <ReadFourFloats+0x190>)
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	f009 fbac 	bl	800b244 <strtok>
 8001aec:	6178      	str	r0, [r7, #20]
		if (token != NULL) {
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d012      	beq.n	8001b1a <ReadFourFloats+0xca>
			newLinearY = atof(token); // Convert to float
 8001af4:	6978      	ldr	r0, [r7, #20]
 8001af6:	f007 fca7 	bl	8009448 <atof>
 8001afa:	ec53 2b10 	vmov	r2, r3, d0
 8001afe:	4610      	mov	r0, r2
 8001b00:	4619      	mov	r1, r3
 8001b02:	f7ff f871 	bl	8000be8 <__aeabi_d2f>
 8001b06:	4603      	mov	r3, r0
 8001b08:	627b      	str	r3, [r7, #36]	@ 0x24
			printf("Parsed linearY: %.2f\n", newLinearY);
 8001b0a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001b0c:	f7fe fd1c 	bl	8000548 <__aeabi_f2d>
 8001b10:	4602      	mov	r2, r0
 8001b12:	460b      	mov	r3, r1
 8001b14:	4834      	ldr	r0, [pc, #208]	@ (8001be8 <ReadFourFloats+0x198>)
 8001b16:	f009 f9df 	bl	800aed8 <iprintf>
		}

		token = strtok(NULL, ",");
 8001b1a:	4931      	ldr	r1, [pc, #196]	@ (8001be0 <ReadFourFloats+0x190>)
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	f009 fb91 	bl	800b244 <strtok>
 8001b22:	6178      	str	r0, [r7, #20]
		if (token != NULL) {
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d012      	beq.n	8001b50 <ReadFourFloats+0x100>
			newAngularZ = atof(token); // Convert to float
 8001b2a:	6978      	ldr	r0, [r7, #20]
 8001b2c:	f007 fc8c 	bl	8009448 <atof>
 8001b30:	ec53 2b10 	vmov	r2, r3, d0
 8001b34:	4610      	mov	r0, r2
 8001b36:	4619      	mov	r1, r3
 8001b38:	f7ff f856 	bl	8000be8 <__aeabi_d2f>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	623b      	str	r3, [r7, #32]
			printf("Parsed angularZ: %.2f\n", newAngularZ);
 8001b40:	6a38      	ldr	r0, [r7, #32]
 8001b42:	f7fe fd01 	bl	8000548 <__aeabi_f2d>
 8001b46:	4602      	mov	r2, r0
 8001b48:	460b      	mov	r3, r1
 8001b4a:	4828      	ldr	r0, [pc, #160]	@ (8001bec <ReadFourFloats+0x19c>)
 8001b4c:	f009 f9c4 	bl	800aed8 <iprintf>
		}

		// Check if new values are different from old values
		if (newLinearX != oldLinearX || newLinearY != oldLinearY
 8001b50:	4b27      	ldr	r3, [pc, #156]	@ (8001bf0 <ReadFourFloats+0x1a0>)
 8001b52:	edd3 7a00 	vldr	s15, [r3]
 8001b56:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001b5a:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b62:	d113      	bne.n	8001b8c <ReadFourFloats+0x13c>
 8001b64:	4b23      	ldr	r3, [pc, #140]	@ (8001bf4 <ReadFourFloats+0x1a4>)
 8001b66:	edd3 7a00 	vldr	s15, [r3]
 8001b6a:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001b6e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b76:	d109      	bne.n	8001b8c <ReadFourFloats+0x13c>
				|| newAngularZ != oldAngularZ) {
 8001b78:	4b1f      	ldr	r3, [pc, #124]	@ (8001bf8 <ReadFourFloats+0x1a8>)
 8001b7a:	edd3 7a00 	vldr	s15, [r3]
 8001b7e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001b82:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b8a:	d011      	beq.n	8001bb0 <ReadFourFloats+0x160>
			*linearX = newLinearX;
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001b90:	601a      	str	r2, [r3, #0]
			*linearY = newLinearY;
 8001b92:	68bb      	ldr	r3, [r7, #8]
 8001b94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b96:	601a      	str	r2, [r3, #0]
			*angularZ = newAngularZ;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6a3a      	ldr	r2, [r7, #32]
 8001b9c:	601a      	str	r2, [r3, #0]

			oldLinearX = newLinearX;
 8001b9e:	4a14      	ldr	r2, [pc, #80]	@ (8001bf0 <ReadFourFloats+0x1a0>)
 8001ba0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ba2:	6013      	str	r3, [r2, #0]
			oldLinearY = newLinearY;
 8001ba4:	4a13      	ldr	r2, [pc, #76]	@ (8001bf4 <ReadFourFloats+0x1a4>)
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba8:	6013      	str	r3, [r2, #0]
			oldAngularZ = newAngularZ;
 8001baa:	4a13      	ldr	r2, [pc, #76]	@ (8001bf8 <ReadFourFloats+0x1a8>)
 8001bac:	6a3b      	ldr	r3, [r7, #32]
 8001bae:	6013      	str	r3, [r2, #0]
		}

		// Move the start pointer to the end of the current message for the next iteration
		start = end;
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	while ((start = strstr(start, "c:")) != NULL) {
 8001bb4:	4908      	ldr	r1, [pc, #32]	@ (8001bd8 <ReadFourFloats+0x188>)
 8001bb6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001bb8:	f009 fba0 	bl	800b2fc <strstr>
 8001bbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8001bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	f47f af59 	bne.w	8001a78 <ReadFourFloats+0x28>
	}
}
 8001bc6:	bf00      	nop
 8001bc8:	bf00      	nop
 8001bca:	3730      	adds	r7, #48	@ 0x30
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	200002d4 	.word	0x200002d4
 8001bd4:	0800f454 	.word	0x0800f454
 8001bd8:	0800f46c 	.word	0x0800f46c
 8001bdc:	0800f470 	.word	0x0800f470
 8001be0:	0800f488 	.word	0x0800f488
 8001be4:	0800f48c 	.word	0x0800f48c
 8001be8:	0800f4a4 	.word	0x0800f4a4
 8001bec:	0800f4bc 	.word	0x0800f4bc
 8001bf0:	200004b8 	.word	0x200004b8
 8001bf4:	200004bc 	.word	0x200004bc
 8001bf8:	200004c0 	.word	0x200004c0
 8001bfc:	00000000 	.word	0x00000000

08001c00 <moving_average_filter1>:
float angular_position_deg1 = 0.0; // Angular position in degrees
float realVel1;
float realRPM1;

// Function to calculate exponential moving average
float moving_average_filter1(float new_velocity) {
 8001c00:	b5b0      	push	{r4, r5, r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	ed87 0a01 	vstr	s0, [r7, #4]
	static float ema1 = 0.0; // Initialize EMA variable
	ema1 = (SMOOTHING_FACTOR * new_velocity) + ((1 - SMOOTHING_FACTOR) * ema1);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f7fe fc9c 	bl	8000548 <__aeabi_f2d>
 8001c10:	a318      	add	r3, pc, #96	@ (adr r3, 8001c74 <moving_average_filter1+0x74>)
 8001c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c16:	f7fe fcef 	bl	80005f8 <__aeabi_dmul>
 8001c1a:	4602      	mov	r2, r0
 8001c1c:	460b      	mov	r3, r1
 8001c1e:	4614      	mov	r4, r2
 8001c20:	461d      	mov	r5, r3
 8001c22:	4b13      	ldr	r3, [pc, #76]	@ (8001c70 <moving_average_filter1+0x70>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f7fe fc8e 	bl	8000548 <__aeabi_f2d>
 8001c2c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001c68 <moving_average_filter1+0x68>)
 8001c2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c32:	f7fe fce1 	bl	80005f8 <__aeabi_dmul>
 8001c36:	4602      	mov	r2, r0
 8001c38:	460b      	mov	r3, r1
 8001c3a:	4620      	mov	r0, r4
 8001c3c:	4629      	mov	r1, r5
 8001c3e:	f7fe fb25 	bl	800028c <__adddf3>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4610      	mov	r0, r2
 8001c48:	4619      	mov	r1, r3
 8001c4a:	f7fe ffcd 	bl	8000be8 <__aeabi_d2f>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	4a07      	ldr	r2, [pc, #28]	@ (8001c70 <moving_average_filter1+0x70>)
 8001c52:	6013      	str	r3, [r2, #0]
	return ema1;
 8001c54:	4b06      	ldr	r3, [pc, #24]	@ (8001c70 <moving_average_filter1+0x70>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	ee07 3a90 	vmov	s15, r3
}
 8001c5c:	eeb0 0a67 	vmov.f32	s0, s15
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bdb0      	pop	{r4, r5, r7, pc}
 8001c66:	bf00      	nop
 8001c68:	9999999a 	.word	0x9999999a
 8001c6c:	3fe99999 	.word	0x3fe99999
 8001c70:	200004c4 	.word	0x200004c4
 8001c74:	9999999a 	.word	0x9999999a
 8001c78:	3fc99999 	.word	0x3fc99999
 8001c7c:	00000000 	.word	0x00000000

08001c80 <calculate_pwm1>:

// Function to calculate PWM duty cycle based on desired velocity
float calculate_pwm1(float desired_velocity) {
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	ed87 0a01 	vstr	s0, [r7, #4]
	if (desired_velocity < 0) {
 8001c8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c96:	d505      	bpl.n	8001ca4 <calculate_pwm1+0x24>
		desired_velocity = -desired_velocity;
 8001c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c9c:	eef1 7a67 	vneg.f32	s15, s15
 8001ca0:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return (desired_velocity / MAX_VELOCITY) * MAX_PWM_VALUE; // Scale to PWM range
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7fe fc4f 	bl	8000548 <__aeabi_f2d>
 8001caa:	a310      	add	r3, pc, #64	@ (adr r3, 8001cec <calculate_pwm1+0x6c>)
 8001cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb0:	f7fe fdcc 	bl	800084c <__aeabi_ddiv>
 8001cb4:	4602      	mov	r2, r0
 8001cb6:	460b      	mov	r3, r1
 8001cb8:	4610      	mov	r0, r2
 8001cba:	4619      	mov	r1, r3
 8001cbc:	f04f 0200 	mov.w	r2, #0
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <calculate_pwm1+0x68>)
 8001cc2:	f7fe fc99 	bl	80005f8 <__aeabi_dmul>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	460b      	mov	r3, r1
 8001cca:	4610      	mov	r0, r2
 8001ccc:	4619      	mov	r1, r3
 8001cce:	f7fe ff8b 	bl	8000be8 <__aeabi_d2f>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	ee07 3a90 	vmov	s15, r3
}
 8001cd8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	f3af 8000 	nop.w
 8001ce8:	408f4000 	.word	0x408f4000
 8001cec:	147ae148 	.word	0x147ae148
 8001cf0:	3fd147ae 	.word	0x3fd147ae

08001cf4 <PID_Controller1>:

// PID Controller Function with Anti-Windup
float PID_Controller1(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 8001cf4:	b480      	push	{r7}
 8001cf6:	b08d      	sub	sp, #52	@ 0x34
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	ed87 0a07 	vstr	s0, [r7, #28]
 8001cfe:	edc7 0a06 	vstr	s1, [r7, #24]
 8001d02:	ed87 1a05 	vstr	s2, [r7, #20]
 8001d06:	6138      	str	r0, [r7, #16]
 8001d08:	edc7 1a03 	vstr	s3, [r7, #12]
 8001d0c:	ed87 2a02 	vstr	s4, [r7, #8]
 8001d10:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float error1 = setpoint - measured_value;
 8001d14:	ed97 7a02 	vldr	s14, [r7, #8]
 8001d18:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d20:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += error1;
 8001d24:	693b      	ldr	r3, [r7, #16]
 8001d26:	ed93 7a00 	vldr	s14, [r3]
 8001d2a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 8001d38:	693b      	ldr	r3, [r7, #16]
 8001d3a:	edd3 7a00 	vldr	s15, [r3]
 8001d3e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001dc8 <PID_Controller1+0xd4>
 8001d42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4a:	dd03      	ble.n	8001d54 <PID_Controller1+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001dcc <PID_Controller1+0xd8>)
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	e00c      	b.n	8001d6e <PID_Controller1+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	edd3 7a00 	vldr	s15, [r3]
 8001d5a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8001dd0 <PID_Controller1+0xdc>
 8001d5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d66:	d502      	bpl.n	8001d6e <PID_Controller1+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	4a1a      	ldr	r2, [pc, #104]	@ (8001dd4 <PID_Controller1+0xe0>)
 8001d6c:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivative1 = error1 - last_error;
 8001d6e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8001d72:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d7a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float output1 = (Kp * error1) + (Ki * (*integral)) + (Kd * derivative1);
 8001d7e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d82:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d86:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	edd3 6a00 	vldr	s13, [r3]
 8001d90:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d94:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d9c:	edd7 6a05 	vldr	s13, [r7, #20]
 8001da0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001da4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001da8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001dac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = error1;
 8001db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001db2:	60fb      	str	r3, [r7, #12]

	return output1; // Return the control output
 8001db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db6:	ee07 3a90 	vmov	s15, r3
}
 8001dba:	eeb0 0a67 	vmov.f32	s0, s15
 8001dbe:	3734      	adds	r7, #52	@ 0x34
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc6:	4770      	bx	lr
 8001dc8:	42c80000 	.word	0x42c80000
 8001dcc:	42c80000 	.word	0x42c80000
 8001dd0:	c2c80000 	.word	0xc2c80000
 8001dd4:	c2c80000 	.word	0xc2c80000

08001dd8 <calculateVel1>:

int32_t current_pulse_count1 = 0;
float distance_traveled1 = 0.0;
// Function to calculate RPM and control the motor
void calculateVel1(float velTag1, float current_time1) {
 8001dd8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ddc:	b086      	sub	sp, #24
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	ed87 0a01 	vstr	s0, [r7, #4]
 8001de4:	edc7 0a00 	vstr	s1, [r7]

	// Check if velTag1 is within the deadband
	if (fabs(velTag1) < DEAD_BAND) {
 8001de8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dec:	eef0 7ae7 	vabs.f32	s15, s15
 8001df0:	ee17 0a90 	vmov	r0, s15
 8001df4:	f7fe fba8 	bl	8000548 <__aeabi_f2d>
 8001df8:	a382      	add	r3, pc, #520	@ (adr r3, 8002004 <calculateVel1+0x22c>)
 8001dfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dfe:	f7fe fe6d 	bl	8000adc <__aeabi_dcmplt>
 8001e02:	4603      	mov	r3, r0
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d002      	beq.n	8001e0e <calculateVel1+0x36>
		velTag1 = 0; // Set velTag1 to zero if within deadband
 8001e08:	f04f 0300 	mov.w	r3, #0
 8001e0c:	607b      	str	r3, [r7, #4]
	}

	// Immediate stop if velTag1 is 0
	if (velTag1 == 0) {
 8001e0e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e12:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1a:	d13c      	bne.n	8001e96 <calculateVel1+0xbe>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 8001e1c:	4b68      	ldr	r3, [pc, #416]	@ (8001fc0 <calculateVel1+0x1e8>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	2200      	movs	r2, #0
 8001e22:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8001e24:	4b66      	ldr	r3, [pc, #408]	@ (8001fc0 <calculateVel1+0x1e8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	639a      	str	r2, [r3, #56]	@ 0x38
		vel1 = 0.0;
 8001e2c:	4b65      	ldr	r3, [pc, #404]	@ (8001fc4 <calculateVel1+0x1ec>)
 8001e2e:	f04f 0200 	mov.w	r2, #0
 8001e32:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001e34:	4b64      	ldr	r3, [pc, #400]	@ (8001fc8 <calculateVel1+0x1f0>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	625a      	str	r2, [r3, #36]	@ 0x24
		rpm1 = 0.0;
 8001e3c:	4963      	ldr	r1, [pc, #396]	@ (8001fcc <calculateVel1+0x1f4>)
 8001e3e:	f04f 0200 	mov.w	r2, #0
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	e9c1 2300 	strd	r2, r3, [r1]
		control_output1 = 0.0;
 8001e4a:	4b61      	ldr	r3, [pc, #388]	@ (8001fd0 <calculateVel1+0x1f8>)
 8001e4c:	f04f 0200 	mov.w	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
		// Reset variables except angular_position_rad1
		realVel1 = 0.0;
 8001e52:	4b60      	ldr	r3, [pc, #384]	@ (8001fd4 <calculateVel1+0x1fc>)
 8001e54:	f04f 0200 	mov.w	r2, #0
 8001e58:	601a      	str	r2, [r3, #0]
		realRPM1 = 0.0;
 8001e5a:	4b5f      	ldr	r3, [pc, #380]	@ (8001fd8 <calculateVel1+0x200>)
 8001e5c:	f04f 0200 	mov.w	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
		integral1_1 = 0.0;
 8001e62:	4b5e      	ldr	r3, [pc, #376]	@ (8001fdc <calculateVel1+0x204>)
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	601a      	str	r2, [r3, #0]
		last_error1 = 0.0;
 8001e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8001fe0 <calculateVel1+0x208>)
 8001e6c:	f04f 0200 	mov.w	r2, #0
 8001e70:	601a      	str	r2, [r3, #0]
		last_control_output1 = 0.0;
 8001e72:	4b5c      	ldr	r3, [pc, #368]	@ (8001fe4 <calculateVel1+0x20c>)
 8001e74:	f04f 0200 	mov.w	r2, #0
 8001e78:	601a      	str	r2, [r3, #0]
		distance_traveled1 = 0.0;
 8001e7a:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe8 <calculateVel1+0x210>)
 8001e7c:	f04f 0200 	mov.w	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
		pulse_count1 = 0; // Reset pulse count
 8001e82:	4b5a      	ldr	r3, [pc, #360]	@ (8001fec <calculateVel1+0x214>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
		last_velTag1 = velTag1; // Update last velTag1
 8001e88:	4a59      	ldr	r2, [pc, #356]	@ (8001ff0 <calculateVel1+0x218>)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6013      	str	r3, [r2, #0]
		HAL_Delay(STOP_DURATION); // Wait for 100 ms
 8001e8e:	2064      	movs	r0, #100	@ 0x64
 8001e90:	f003 ff52 	bl	8005d38 <HAL_Delay>
		return; // Exit the function
 8001e94:	e33f      	b.n	8002516 <calculateVel1+0x73e>
	}

	// Calculate the time elapsed since the last update
	float delta_time1 = current_time1 - last_time1;
 8001e96:	4b57      	ldr	r3, [pc, #348]	@ (8001ff4 <calculateVel1+0x21c>)
 8001e98:	edd3 7a00 	vldr	s15, [r3]
 8001e9c:	ed97 7a00 	vldr	s14, [r7]
 8001ea0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ea4:	edc7 7a04 	vstr	s15, [r7, #16]

	// Read the current pulse count
	current_pulse_count1 = __HAL_TIM_GET_COUNTER(&htim1);
 8001ea8:	4b47      	ldr	r3, [pc, #284]	@ (8001fc8 <calculateVel1+0x1f0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001eae:	461a      	mov	r2, r3
 8001eb0:	4b51      	ldr	r3, [pc, #324]	@ (8001ff8 <calculateVel1+0x220>)
 8001eb2:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8001eb4:	200a      	movs	r0, #10
 8001eb6:	f003 ff3f 	bl	8005d38 <HAL_Delay>

	// Calculate the difference in pulse count
	int32_t pulse_difference1 = current_pulse_count1 - pulse_count1;
 8001eba:	4b4f      	ldr	r3, [pc, #316]	@ (8001ff8 <calculateVel1+0x220>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8001fec <calculateVel1+0x214>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	60fb      	str	r3, [r7, #12]

	// Calculate RPM as a positive value
	rpm1 = fabs((float) pulse_difference1 / (float) PPR) * 60.0; // Always positive
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	ee07 3a90 	vmov	s15, r3
 8001ece:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ed2:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 8001ed6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001eda:	eef0 7ae7 	vabs.f32	s15, s15
 8001ede:	ee17 0a90 	vmov	r0, s15
 8001ee2:	f7fe fb31 	bl	8000548 <__aeabi_f2d>
 8001ee6:	f04f 0200 	mov.w	r2, #0
 8001eea:	4b44      	ldr	r3, [pc, #272]	@ (8001ffc <calculateVel1+0x224>)
 8001eec:	f7fe fb84 	bl	80005f8 <__aeabi_dmul>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4935      	ldr	r1, [pc, #212]	@ (8001fcc <calculateVel1+0x1f4>)
 8001ef6:	e9c1 2300 	strd	r2, r3, [r1]
	pulse_count1 = current_pulse_count1;
 8001efa:	4b3f      	ldr	r3, [pc, #252]	@ (8001ff8 <calculateVel1+0x220>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	4b3a      	ldr	r3, [pc, #232]	@ (8001fec <calculateVel1+0x214>)
 8001f02:	601a      	str	r2, [r3, #0]

	// Limit RPM to the range [0, 250]
	rpm1 = fmax(0.0, fmin(250.0, rpm1));
 8001f04:	4b31      	ldr	r3, [pc, #196]	@ (8001fcc <calculateVel1+0x1f4>)
 8001f06:	ed93 7b00 	vldr	d7, [r3]
 8001f0a:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8001fa8 <calculateVel1+0x1d0>
 8001f0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001f12:	eef0 0a67 	vmov.f32	s1, s15
 8001f16:	f00c f855 	bl	800dfc4 <fmin>
 8001f1a:	eeb0 7a40 	vmov.f32	s14, s0
 8001f1e:	eef0 7a60 	vmov.f32	s15, s1
 8001f22:	ed9f 1b23 	vldr	d1, [pc, #140]	@ 8001fb0 <calculateVel1+0x1d8>
 8001f26:	eeb0 0a47 	vmov.f32	s0, s14
 8001f2a:	eef0 0a67 	vmov.f32	s1, s15
 8001f2e:	f00c f81f 	bl	800df70 <fmax>
 8001f32:	eeb0 7a40 	vmov.f32	s14, s0
 8001f36:	eef0 7a60 	vmov.f32	s15, s1
 8001f3a:	4b24      	ldr	r3, [pc, #144]	@ (8001fcc <calculateVel1+0x1f4>)
 8001f3c:	ed83 7b00 	vstr	d7, [r3]
	// Calculate linear velocity (m/s) v=w*dia
	float new_vel1;
	if (pulse_difference1 < 0) {
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	da62      	bge.n	800200c <calculateVel1+0x234>
		new_vel1 = -((rpm1 / 60.0) * dia1 * M_PI); // Negative velocity for reverse direction
 8001f46:	4b21      	ldr	r3, [pc, #132]	@ (8001fcc <calculateVel1+0x1f4>)
 8001f48:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f4c:	f04f 0200 	mov.w	r2, #0
 8001f50:	4b2a      	ldr	r3, [pc, #168]	@ (8001ffc <calculateVel1+0x224>)
 8001f52:	f7fe fc7b 	bl	800084c <__aeabi_ddiv>
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	4614      	mov	r4, r2
 8001f5c:	461d      	mov	r5, r3
 8001f5e:	4b28      	ldr	r3, [pc, #160]	@ (8002000 <calculateVel1+0x228>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe faf0 	bl	8000548 <__aeabi_f2d>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	460b      	mov	r3, r1
 8001f6c:	4620      	mov	r0, r4
 8001f6e:	4629      	mov	r1, r5
 8001f70:	f7fe fb42 	bl	80005f8 <__aeabi_dmul>
 8001f74:	4602      	mov	r2, r0
 8001f76:	460b      	mov	r3, r1
 8001f78:	4610      	mov	r0, r2
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	a30e      	add	r3, pc, #56	@ (adr r3, 8001fb8 <calculateVel1+0x1e0>)
 8001f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f82:	f7fe fb39 	bl	80005f8 <__aeabi_dmul>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f7fe fe2b 	bl	8000be8 <__aeabi_d2f>
 8001f92:	4603      	mov	r3, r0
 8001f94:	ee07 3a90 	vmov	s15, r3
 8001f98:	eef1 7a67 	vneg.f32	s15, s15
 8001f9c:	edc7 7a05 	vstr	s15, [r7, #20]
 8001fa0:	e05c      	b.n	800205c <calculateVel1+0x284>
 8001fa2:	bf00      	nop
 8001fa4:	f3af 8000 	nop.w
 8001fa8:	00000000 	.word	0x00000000
 8001fac:	406f4000 	.word	0x406f4000
	...
 8001fb8:	54442d18 	.word	0x54442d18
 8001fbc:	400921fb 	.word	0x400921fb
 8001fc0:	20000720 	.word	0x20000720
 8001fc4:	20000388 	.word	0x20000388
 8001fc8:	20000528 	.word	0x20000528
 8001fcc:	20000380 	.word	0x20000380
 8001fd0:	2000038c 	.word	0x2000038c
 8001fd4:	200003b0 	.word	0x200003b0
 8001fd8:	200003b4 	.word	0x200003b4
 8001fdc:	20000390 	.word	0x20000390
 8001fe0:	20000394 	.word	0x20000394
 8001fe4:	20000398 	.word	0x20000398
 8001fe8:	200003bc 	.word	0x200003bc
 8001fec:	20000378 	.word	0x20000378
 8001ff0:	2000039c 	.word	0x2000039c
 8001ff4:	200003a4 	.word	0x200003a4
 8001ff8:	200003b8 	.word	0x200003b8
 8001ffc:	404e0000 	.word	0x404e0000
 8002000:	20000000 	.word	0x20000000
 8002004:	47ae147b 	.word	0x47ae147b
 8002008:	3f847ae1 	.word	0x3f847ae1
	} else {
		new_vel1 = (rpm1 / 60.0) * dia1 * M_PI; // Positive velocity for forward direction
 800200c:	4bb8      	ldr	r3, [pc, #736]	@ (80022f0 <calculateVel1+0x518>)
 800200e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	4bb7      	ldr	r3, [pc, #732]	@ (80022f4 <calculateVel1+0x51c>)
 8002018:	f7fe fc18 	bl	800084c <__aeabi_ddiv>
 800201c:	4602      	mov	r2, r0
 800201e:	460b      	mov	r3, r1
 8002020:	4614      	mov	r4, r2
 8002022:	461d      	mov	r5, r3
 8002024:	4bb4      	ldr	r3, [pc, #720]	@ (80022f8 <calculateVel1+0x520>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4618      	mov	r0, r3
 800202a:	f7fe fa8d 	bl	8000548 <__aeabi_f2d>
 800202e:	4602      	mov	r2, r0
 8002030:	460b      	mov	r3, r1
 8002032:	4620      	mov	r0, r4
 8002034:	4629      	mov	r1, r5
 8002036:	f7fe fadf 	bl	80005f8 <__aeabi_dmul>
 800203a:	4602      	mov	r2, r0
 800203c:	460b      	mov	r3, r1
 800203e:	4610      	mov	r0, r2
 8002040:	4619      	mov	r1, r3
 8002042:	a3a1      	add	r3, pc, #644	@ (adr r3, 80022c8 <calculateVel1+0x4f0>)
 8002044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002048:	f7fe fad6 	bl	80005f8 <__aeabi_dmul>
 800204c:	4602      	mov	r2, r0
 800204e:	460b      	mov	r3, r1
 8002050:	4610      	mov	r0, r2
 8002052:	4619      	mov	r1, r3
 8002054:	f7fe fdc8 	bl	8000be8 <__aeabi_d2f>
 8002058:	4603      	mov	r3, r0
 800205a:	617b      	str	r3, [r7, #20]
	}

	// Apply moving average filter for velocity
	//  vel1 = moving_average_filter1(new_vel1);
	// Constrain the velocity to the range [-1, 1]
	vel1 = fmax(-1.0, fmin(1.0, moving_average_filter1(new_vel1)));
 800205c:	ed97 0a05 	vldr	s0, [r7, #20]
 8002060:	f7ff fdce 	bl	8001c00 <moving_average_filter1>
 8002064:	ee10 3a10 	vmov	r3, s0
 8002068:	4618      	mov	r0, r3
 800206a:	f7fe fa6d 	bl	8000548 <__aeabi_f2d>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 80022d0 <calculateVel1+0x4f8>
 8002076:	ec43 2b10 	vmov	d0, r2, r3
 800207a:	f00b ffa3 	bl	800dfc4 <fmin>
 800207e:	eeb0 7a40 	vmov.f32	s14, s0
 8002082:	eef0 7a60 	vmov.f32	s15, s1
 8002086:	ed9f 1b94 	vldr	d1, [pc, #592]	@ 80022d8 <calculateVel1+0x500>
 800208a:	eeb0 0a47 	vmov.f32	s0, s14
 800208e:	eef0 0a67 	vmov.f32	s1, s15
 8002092:	f00b ff6d 	bl	800df70 <fmax>
 8002096:	ec53 2b10 	vmov	r2, r3, d0
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f7fe fda3 	bl	8000be8 <__aeabi_d2f>
 80020a2:	4603      	mov	r3, r0
 80020a4:	4a95      	ldr	r2, [pc, #596]	@ (80022fc <calculateVel1+0x524>)
 80020a6:	6013      	str	r3, [r2, #0]
	// Update position based on velocity and elapsed time
	distance_traveled1 += vel1 * (delta_time1 / 1000.0); // Linear distance traveled in meters
 80020a8:	4b95      	ldr	r3, [pc, #596]	@ (8002300 <calculateVel1+0x528>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f7fe fa4b 	bl	8000548 <__aeabi_f2d>
 80020b2:	4604      	mov	r4, r0
 80020b4:	460d      	mov	r5, r1
 80020b6:	4b91      	ldr	r3, [pc, #580]	@ (80022fc <calculateVel1+0x524>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7fe fa44 	bl	8000548 <__aeabi_f2d>
 80020c0:	4680      	mov	r8, r0
 80020c2:	4689      	mov	r9, r1
 80020c4:	6938      	ldr	r0, [r7, #16]
 80020c6:	f7fe fa3f 	bl	8000548 <__aeabi_f2d>
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	4b8d      	ldr	r3, [pc, #564]	@ (8002304 <calculateVel1+0x52c>)
 80020d0:	f7fe fbbc 	bl	800084c <__aeabi_ddiv>
 80020d4:	4602      	mov	r2, r0
 80020d6:	460b      	mov	r3, r1
 80020d8:	4640      	mov	r0, r8
 80020da:	4649      	mov	r1, r9
 80020dc:	f7fe fa8c 	bl	80005f8 <__aeabi_dmul>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4620      	mov	r0, r4
 80020e6:	4629      	mov	r1, r5
 80020e8:	f7fe f8d0 	bl	800028c <__adddf3>
 80020ec:	4602      	mov	r2, r0
 80020ee:	460b      	mov	r3, r1
 80020f0:	4610      	mov	r0, r2
 80020f2:	4619      	mov	r1, r3
 80020f4:	f7fe fd78 	bl	8000be8 <__aeabi_d2f>
 80020f8:	4603      	mov	r3, r0
 80020fa:	4a81      	ldr	r2, [pc, #516]	@ (8002300 <calculateVel1+0x528>)
 80020fc:	6013      	str	r3, [r2, #0]
	angular_position_rad1 += distance_traveled1 / (dia1 / 2.0); // Update angular position in radians
 80020fe:	4b82      	ldr	r3, [pc, #520]	@ (8002308 <calculateVel1+0x530>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f7fe fa20 	bl	8000548 <__aeabi_f2d>
 8002108:	4604      	mov	r4, r0
 800210a:	460d      	mov	r5, r1
 800210c:	4b7c      	ldr	r3, [pc, #496]	@ (8002300 <calculateVel1+0x528>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7fe fa19 	bl	8000548 <__aeabi_f2d>
 8002116:	4680      	mov	r8, r0
 8002118:	4689      	mov	r9, r1
 800211a:	4b77      	ldr	r3, [pc, #476]	@ (80022f8 <calculateVel1+0x520>)
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	4618      	mov	r0, r3
 8002120:	f7fe fa12 	bl	8000548 <__aeabi_f2d>
 8002124:	f04f 0200 	mov.w	r2, #0
 8002128:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800212c:	f7fe fb8e 	bl	800084c <__aeabi_ddiv>
 8002130:	4602      	mov	r2, r0
 8002132:	460b      	mov	r3, r1
 8002134:	4640      	mov	r0, r8
 8002136:	4649      	mov	r1, r9
 8002138:	f7fe fb88 	bl	800084c <__aeabi_ddiv>
 800213c:	4602      	mov	r2, r0
 800213e:	460b      	mov	r3, r1
 8002140:	4620      	mov	r0, r4
 8002142:	4629      	mov	r1, r5
 8002144:	f7fe f8a2 	bl	800028c <__adddf3>
 8002148:	4602      	mov	r2, r0
 800214a:	460b      	mov	r3, r1
 800214c:	4610      	mov	r0, r2
 800214e:	4619      	mov	r1, r3
 8002150:	f7fe fd4a 	bl	8000be8 <__aeabi_d2f>
 8002154:	4603      	mov	r3, r0
 8002156:	4a6c      	ldr	r2, [pc, #432]	@ (8002308 <calculateVel1+0x530>)
 8002158:	6013      	str	r3, [r2, #0]
	angular_position_deg1 = angular_position_rad1 * (180.0 / M_PI); // Convert to degrees
 800215a:	4b6b      	ldr	r3, [pc, #428]	@ (8002308 <calculateVel1+0x530>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe f9f2 	bl	8000548 <__aeabi_f2d>
 8002164:	a35e      	add	r3, pc, #376	@ (adr r3, 80022e0 <calculateVel1+0x508>)
 8002166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800216a:	f7fe fa45 	bl	80005f8 <__aeabi_dmul>
 800216e:	4602      	mov	r2, r0
 8002170:	460b      	mov	r3, r1
 8002172:	4610      	mov	r0, r2
 8002174:	4619      	mov	r1, r3
 8002176:	f7fe fd37 	bl	8000be8 <__aeabi_d2f>
 800217a:	4603      	mov	r3, r0
 800217c:	4a63      	ldr	r2, [pc, #396]	@ (800230c <calculateVel1+0x534>)
 800217e:	6013      	str	r3, [r2, #0]
	angular_position_deg1 = fmod(angular_position_deg1, 360.0);
 8002180:	4b62      	ldr	r3, [pc, #392]	@ (800230c <calculateVel1+0x534>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4618      	mov	r0, r3
 8002186:	f7fe f9df 	bl	8000548 <__aeabi_f2d>
 800218a:	4602      	mov	r2, r0
 800218c:	460b      	mov	r3, r1
 800218e:	ed9f 1b56 	vldr	d1, [pc, #344]	@ 80022e8 <calculateVel1+0x510>
 8002192:	ec43 2b10 	vmov	d0, r2, r3
 8002196:	f00b fde9 	bl	800dd6c <fmod>
 800219a:	ec53 2b10 	vmov	r2, r3, d0
 800219e:	4610      	mov	r0, r2
 80021a0:	4619      	mov	r1, r3
 80021a2:	f7fe fd21 	bl	8000be8 <__aeabi_d2f>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4a58      	ldr	r2, [pc, #352]	@ (800230c <calculateVel1+0x534>)
 80021aa:	6013      	str	r3, [r2, #0]
	// Kalman filter update
	estimate1 = estimate1; // Predicted state (previous estimate)
 80021ac:	4b58      	ldr	r3, [pc, #352]	@ (8002310 <calculateVel1+0x538>)
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	4a57      	ldr	r2, [pc, #348]	@ (8002310 <calculateVel1+0x538>)
 80021b2:	6013      	str	r3, [r2, #0]
	error_covariance1 += process_noise1; // Update error covariance
 80021b4:	4b57      	ldr	r3, [pc, #348]	@ (8002314 <calculateVel1+0x53c>)
 80021b6:	ed93 7a00 	vldr	s14, [r3]
 80021ba:	4b57      	ldr	r3, [pc, #348]	@ (8002318 <calculateVel1+0x540>)
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021c4:	4b53      	ldr	r3, [pc, #332]	@ (8002314 <calculateVel1+0x53c>)
 80021c6:	edc3 7a00 	vstr	s15, [r3]

	// Measurement update
	kalman_gain1 = error_covariance1 / (error_covariance1 + measurement_noise1); // Calculate Kalman gain
 80021ca:	4b52      	ldr	r3, [pc, #328]	@ (8002314 <calculateVel1+0x53c>)
 80021cc:	edd3 6a00 	vldr	s13, [r3]
 80021d0:	4b50      	ldr	r3, [pc, #320]	@ (8002314 <calculateVel1+0x53c>)
 80021d2:	ed93 7a00 	vldr	s14, [r3]
 80021d6:	4b51      	ldr	r3, [pc, #324]	@ (800231c <calculateVel1+0x544>)
 80021d8:	edd3 7a00 	vldr	s15, [r3]
 80021dc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e4:	4b4e      	ldr	r3, [pc, #312]	@ (8002320 <calculateVel1+0x548>)
 80021e6:	edc3 7a00 	vstr	s15, [r3]
	estimate1 += kalman_gain1 * (vel1 - estimate1); // Update estimate with measurement
 80021ea:	4b44      	ldr	r3, [pc, #272]	@ (80022fc <calculateVel1+0x524>)
 80021ec:	ed93 7a00 	vldr	s14, [r3]
 80021f0:	4b47      	ldr	r3, [pc, #284]	@ (8002310 <calculateVel1+0x538>)
 80021f2:	edd3 7a00 	vldr	s15, [r3]
 80021f6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80021fa:	4b49      	ldr	r3, [pc, #292]	@ (8002320 <calculateVel1+0x548>)
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002204:	4b42      	ldr	r3, [pc, #264]	@ (8002310 <calculateVel1+0x538>)
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800220e:	4b40      	ldr	r3, [pc, #256]	@ (8002310 <calculateVel1+0x538>)
 8002210:	edc3 7a00 	vstr	s15, [r3]
	error_covariance1 = (1 - kalman_gain1) * error_covariance1; // Update error covariance
 8002214:	4b42      	ldr	r3, [pc, #264]	@ (8002320 <calculateVel1+0x548>)
 8002216:	edd3 7a00 	vldr	s15, [r3]
 800221a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800221e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002222:	4b3c      	ldr	r3, [pc, #240]	@ (8002314 <calculateVel1+0x53c>)
 8002224:	edd3 7a00 	vldr	s15, [r3]
 8002228:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222c:	4b39      	ldr	r3, [pc, #228]	@ (8002314 <calculateVel1+0x53c>)
 800222e:	edc3 7a00 	vstr	s15, [r3]

	// Calculate control output using PID controller
	control_output1 = PID_Controller1(Kp1, Ki1, Kd1, &integral1_1, last_error1,
 8002232:	4b3c      	ldr	r3, [pc, #240]	@ (8002324 <calculateVel1+0x54c>)
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	4b3b      	ldr	r3, [pc, #236]	@ (8002328 <calculateVel1+0x550>)
 800223a:	ed93 7a00 	vldr	s14, [r3]
 800223e:	4b3b      	ldr	r3, [pc, #236]	@ (800232c <calculateVel1+0x554>)
 8002240:	edd3 6a00 	vldr	s13, [r3]
 8002244:	4b3a      	ldr	r3, [pc, #232]	@ (8002330 <calculateVel1+0x558>)
 8002246:	ed93 6a00 	vldr	s12, [r3]
 800224a:	4b2c      	ldr	r3, [pc, #176]	@ (80022fc <calculateVel1+0x524>)
 800224c:	edd3 5a00 	vldr	s11, [r3]
 8002250:	eef0 2a65 	vmov.f32	s5, s11
 8002254:	ed97 2a01 	vldr	s4, [r7, #4]
 8002258:	eef0 1a46 	vmov.f32	s3, s12
 800225c:	4835      	ldr	r0, [pc, #212]	@ (8002334 <calculateVel1+0x55c>)
 800225e:	eeb0 1a66 	vmov.f32	s2, s13
 8002262:	eef0 0a47 	vmov.f32	s1, s14
 8002266:	eeb0 0a67 	vmov.f32	s0, s15
 800226a:	f7ff fd43 	bl	8001cf4 <PID_Controller1>
 800226e:	eef0 7a40 	vmov.f32	s15, s0
 8002272:	4b31      	ldr	r3, [pc, #196]	@ (8002338 <calculateVel1+0x560>)
 8002274:	edc3 7a00 	vstr	s15, [r3]
			velTag1, vel1);

	// Implement ramping to control output
	if (fabs(control_output1 - last_control_output1) > RAMP_RATE) {
 8002278:	4b2f      	ldr	r3, [pc, #188]	@ (8002338 <calculateVel1+0x560>)
 800227a:	ed93 7a00 	vldr	s14, [r3]
 800227e:	4b2f      	ldr	r3, [pc, #188]	@ (800233c <calculateVel1+0x564>)
 8002280:	edd3 7a00 	vldr	s15, [r3]
 8002284:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002288:	eef0 7ae7 	vabs.f32	s15, s15
 800228c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002290:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002298:	dd62      	ble.n	8002360 <calculateVel1+0x588>
		control_output1 = last_control_output1+ (control_output1 > last_control_output1 ?RAMP_RATE :-RAMP_RATE);
 800229a:	4b28      	ldr	r3, [pc, #160]	@ (800233c <calculateVel1+0x564>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4618      	mov	r0, r3
 80022a0:	f7fe f952 	bl	8000548 <__aeabi_f2d>
 80022a4:	4602      	mov	r2, r0
 80022a6:	460b      	mov	r3, r1
 80022a8:	4923      	ldr	r1, [pc, #140]	@ (8002338 <calculateVel1+0x560>)
 80022aa:	ed91 7a00 	vldr	s14, [r1]
 80022ae:	4923      	ldr	r1, [pc, #140]	@ (800233c <calculateVel1+0x564>)
 80022b0:	edd1 7a00 	vldr	s15, [r1]
 80022b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022bc:	dd42      	ble.n	8002344 <calculateVel1+0x56c>
 80022be:	f04f 0000 	mov.w	r0, #0
 80022c2:	491f      	ldr	r1, [pc, #124]	@ (8002340 <calculateVel1+0x568>)
 80022c4:	e041      	b.n	800234a <calculateVel1+0x572>
 80022c6:	bf00      	nop
 80022c8:	54442d18 	.word	0x54442d18
 80022cc:	400921fb 	.word	0x400921fb
 80022d0:	00000000 	.word	0x00000000
 80022d4:	3ff00000 	.word	0x3ff00000
 80022d8:	00000000 	.word	0x00000000
 80022dc:	bff00000 	.word	0xbff00000
 80022e0:	1a63c1f8 	.word	0x1a63c1f8
 80022e4:	404ca5dc 	.word	0x404ca5dc
 80022e8:	00000000 	.word	0x00000000
 80022ec:	40768000 	.word	0x40768000
 80022f0:	20000380 	.word	0x20000380
 80022f4:	404e0000 	.word	0x404e0000
 80022f8:	20000000 	.word	0x20000000
 80022fc:	20000388 	.word	0x20000388
 8002300:	200003bc 	.word	0x200003bc
 8002304:	408f4000 	.word	0x408f4000
 8002308:	200003a8 	.word	0x200003a8
 800230c:	200003ac 	.word	0x200003ac
 8002310:	200003a0 	.word	0x200003a0
 8002314:	20000014 	.word	0x20000014
 8002318:	20000018 	.word	0x20000018
 800231c:	2000001c 	.word	0x2000001c
 8002320:	20000010 	.word	0x20000010
 8002324:	20000004 	.word	0x20000004
 8002328:	20000008 	.word	0x20000008
 800232c:	2000000c 	.word	0x2000000c
 8002330:	20000394 	.word	0x20000394
 8002334:	20000390 	.word	0x20000390
 8002338:	2000038c 	.word	0x2000038c
 800233c:	20000398 	.word	0x20000398
 8002340:	40140000 	.word	0x40140000
 8002344:	f04f 0000 	mov.w	r0, #0
 8002348:	4981      	ldr	r1, [pc, #516]	@ (8002550 <calculateVel1+0x778>)
 800234a:	f7fd ff9f 	bl	800028c <__adddf3>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4610      	mov	r0, r2
 8002354:	4619      	mov	r1, r3
 8002356:	f7fe fc47 	bl	8000be8 <__aeabi_d2f>
 800235a:	4603      	mov	r3, r0
 800235c:	4a7d      	ldr	r2, [pc, #500]	@ (8002554 <calculateVel1+0x77c>)
 800235e:	6013      	str	r3, [r2, #0]
	}

	// Implement hysteresis to prevent rapid switching
	if ((last_control_output1 > 0 && control_output1 < -HYSTERESIS)
 8002360:	4b7d      	ldr	r3, [pc, #500]	@ (8002558 <calculateVel1+0x780>)
 8002362:	edd3 7a00 	vldr	s15, [r3]
 8002366:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800236a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800236e:	dd0c      	ble.n	800238a <calculateVel1+0x5b2>
 8002370:	4b78      	ldr	r3, [pc, #480]	@ (8002554 <calculateVel1+0x77c>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	4618      	mov	r0, r3
 8002376:	f7fe f8e7 	bl	8000548 <__aeabi_f2d>
 800237a:	a369      	add	r3, pc, #420	@ (adr r3, 8002520 <calculateVel1+0x748>)
 800237c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002380:	f7fe fbac 	bl	8000adc <__aeabi_dcmplt>
 8002384:	4603      	mov	r3, r0
 8002386:	2b00      	cmp	r3, #0
 8002388:	d114      	bne.n	80023b4 <calculateVel1+0x5dc>
			|| (last_control_output1 < 0 && control_output1 > HYSTERESIS)) {
 800238a:	4b73      	ldr	r3, [pc, #460]	@ (8002558 <calculateVel1+0x780>)
 800238c:	edd3 7a00 	vldr	s15, [r3]
 8002390:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002398:	d510      	bpl.n	80023bc <calculateVel1+0x5e4>
 800239a:	4b6e      	ldr	r3, [pc, #440]	@ (8002554 <calculateVel1+0x77c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fe f8d2 	bl	8000548 <__aeabi_f2d>
 80023a4:	a360      	add	r3, pc, #384	@ (adr r3, 8002528 <calculateVel1+0x750>)
 80023a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023aa:	f7fe fbb5 	bl	8000b18 <__aeabi_dcmpgt>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d003      	beq.n	80023bc <calculateVel1+0x5e4>
		control_output1 = last_control_output1; // Maintain last control output if within hysteresis
 80023b4:	4b68      	ldr	r3, [pc, #416]	@ (8002558 <calculateVel1+0x780>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a66      	ldr	r2, [pc, #408]	@ (8002554 <calculateVel1+0x77c>)
 80023ba:	6013      	str	r3, [r2, #0]
	}

	realVel1 = vel1 / 2.0; // Scale factor
 80023bc:	4b67      	ldr	r3, [pc, #412]	@ (800255c <calculateVel1+0x784>)
 80023be:	ed93 7a00 	vldr	s14, [r3]
 80023c2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80023c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023ca:	4b65      	ldr	r3, [pc, #404]	@ (8002560 <calculateVel1+0x788>)
 80023cc:	edc3 7a00 	vstr	s15, [r3]
	realRPM1 = rpm1 / 2.0;
 80023d0:	4b64      	ldr	r3, [pc, #400]	@ (8002564 <calculateVel1+0x78c>)
 80023d2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80023d6:	f04f 0200 	mov.w	r2, #0
 80023da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80023de:	f7fe fa35 	bl	800084c <__aeabi_ddiv>
 80023e2:	4602      	mov	r2, r0
 80023e4:	460b      	mov	r3, r1
 80023e6:	4610      	mov	r0, r2
 80023e8:	4619      	mov	r1, r3
 80023ea:	f7fe fbfd 	bl	8000be8 <__aeabi_d2f>
 80023ee:	4603      	mov	r3, r0
 80023f0:	4a5d      	ldr	r2, [pc, #372]	@ (8002568 <calculateVel1+0x790>)
 80023f2:	6013      	str	r3, [r2, #0]
	if (realVel1 <= 0.01 && velTag1 >= 0.0) {
 80023f4:	4b5a      	ldr	r3, [pc, #360]	@ (8002560 <calculateVel1+0x788>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fe f8a5 	bl	8000548 <__aeabi_f2d>
 80023fe:	a34c      	add	r3, pc, #304	@ (adr r3, 8002530 <calculateVel1+0x758>)
 8002400:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002404:	f7fe fb74 	bl	8000af0 <__aeabi_dcmple>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d00b      	beq.n	8002426 <calculateVel1+0x64e>
 800240e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002412:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800241a:	db04      	blt.n	8002426 <calculateVel1+0x64e>
		realVel1 = 0.0;
 800241c:	4b50      	ldr	r3, [pc, #320]	@ (8002560 <calculateVel1+0x788>)
 800241e:	f04f 0200 	mov.w	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	e017      	b.n	8002456 <calculateVel1+0x67e>
	} else if (realVel1 >= -0.01 && velTag1 <= 0.0) {
 8002426:	4b4e      	ldr	r3, [pc, #312]	@ (8002560 <calculateVel1+0x788>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4618      	mov	r0, r3
 800242c:	f7fe f88c 	bl	8000548 <__aeabi_f2d>
 8002430:	a341      	add	r3, pc, #260	@ (adr r3, 8002538 <calculateVel1+0x760>)
 8002432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002436:	f7fe fb65 	bl	8000b04 <__aeabi_dcmpge>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d00a      	beq.n	8002456 <calculateVel1+0x67e>
 8002440:	edd7 7a01 	vldr	s15, [r7, #4]
 8002444:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002448:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800244c:	d803      	bhi.n	8002456 <calculateVel1+0x67e>
		realVel1 = 0.0;
 800244e:	4b44      	ldr	r3, [pc, #272]	@ (8002560 <calculateVel1+0x788>)
 8002450:	f04f 0200 	mov.w	r2, #0
 8002454:	601a      	str	r2, [r3, #0]
	}
	// Limit control_output4 to the range [-0.27, 0.27]
	control_output1 = fmax(-0.27, fmin(0.27, control_output1));
 8002456:	4b3f      	ldr	r3, [pc, #252]	@ (8002554 <calculateVel1+0x77c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe f874 	bl	8000548 <__aeabi_f2d>
 8002460:	4602      	mov	r2, r0
 8002462:	460b      	mov	r3, r1
 8002464:	ed9f 1b36 	vldr	d1, [pc, #216]	@ 8002540 <calculateVel1+0x768>
 8002468:	ec43 2b10 	vmov	d0, r2, r3
 800246c:	f00b fdaa 	bl	800dfc4 <fmin>
 8002470:	eeb0 7a40 	vmov.f32	s14, s0
 8002474:	eef0 7a60 	vmov.f32	s15, s1
 8002478:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8002548 <calculateVel1+0x770>
 800247c:	eeb0 0a47 	vmov.f32	s0, s14
 8002480:	eef0 0a67 	vmov.f32	s1, s15
 8002484:	f00b fd74 	bl	800df70 <fmax>
 8002488:	ec53 2b10 	vmov	r2, r3, d0
 800248c:	4610      	mov	r0, r2
 800248e:	4619      	mov	r1, r3
 8002490:	f7fe fbaa 	bl	8000be8 <__aeabi_d2f>
 8002494:	4603      	mov	r3, r0
 8002496:	4a2f      	ldr	r2, [pc, #188]	@ (8002554 <calculateVel1+0x77c>)
 8002498:	6013      	str	r3, [r2, #0]
	// Set the PWM duty cycle based on the sign of desired_velocity
	if (velTag1 > 0) {
 800249a:	edd7 7a01 	vldr	s15, [r7, #4]
 800249e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a6:	dd14      	ble.n	80024d2 <calculateVel1+0x6fa>
		// Positive velocity
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);
 80024a8:	4b30      	ldr	r3, [pc, #192]	@ (800256c <calculateVel1+0x794>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2200      	movs	r2, #0
 80024ae:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2,
 80024b0:	4b28      	ldr	r3, [pc, #160]	@ (8002554 <calculateVel1+0x77c>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	eeb0 0a67 	vmov.f32	s0, s15
 80024ba:	f7ff fbe1 	bl	8001c80 <calculate_pwm1>
 80024be:	eef0 7a40 	vmov.f32	s15, s0
 80024c2:	4b2a      	ldr	r3, [pc, #168]	@ (800256c <calculateVel1+0x794>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024ca:	ee17 2a90 	vmov	r2, s15
 80024ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80024d0:	e01a      	b.n	8002508 <calculateVel1+0x730>
				calculate_pwm1(control_output1));
	} else if (velTag1 < 0) {
 80024d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80024d6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024de:	d513      	bpl.n	8002508 <calculateVel1+0x730>
		// Negative velocity
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1,
 80024e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <calculateVel1+0x77c>)
 80024e2:	edd3 7a00 	vldr	s15, [r3]
 80024e6:	eeb0 0a67 	vmov.f32	s0, s15
 80024ea:	f7ff fbc9 	bl	8001c80 <calculate_pwm1>
 80024ee:	eef0 7a40 	vmov.f32	s15, s0
 80024f2:	4b1e      	ldr	r3, [pc, #120]	@ (800256c <calculateVel1+0x794>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024fa:	ee17 2a90 	vmov	r2, s15
 80024fe:	635a      	str	r2, [r3, #52]	@ 0x34
				calculate_pwm1(control_output1));
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);
 8002500:	4b1a      	ldr	r3, [pc, #104]	@ (800256c <calculateVel1+0x794>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2200      	movs	r2, #0
 8002506:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	// Update last time and last control output
	last_time1 = current_time1;
 8002508:	4a19      	ldr	r2, [pc, #100]	@ (8002570 <calculateVel1+0x798>)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	6013      	str	r3, [r2, #0]
	last_control_output1 = control_output1;
 800250e:	4b11      	ldr	r3, [pc, #68]	@ (8002554 <calculateVel1+0x77c>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a11      	ldr	r2, [pc, #68]	@ (8002558 <calculateVel1+0x780>)
 8002514:	6013      	str	r3, [r2, #0]
}
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800251e:	bf00      	nop
 8002520:	eb851eb8 	.word	0xeb851eb8
 8002524:	bf9eb851 	.word	0xbf9eb851
 8002528:	eb851eb8 	.word	0xeb851eb8
 800252c:	3f9eb851 	.word	0x3f9eb851
 8002530:	47ae147b 	.word	0x47ae147b
 8002534:	3f847ae1 	.word	0x3f847ae1
 8002538:	47ae147b 	.word	0x47ae147b
 800253c:	bf847ae1 	.word	0xbf847ae1
 8002540:	147ae148 	.word	0x147ae148
 8002544:	3fd147ae 	.word	0x3fd147ae
 8002548:	147ae148 	.word	0x147ae148
 800254c:	bfd147ae 	.word	0xbfd147ae
 8002550:	c0140000 	.word	0xc0140000
 8002554:	2000038c 	.word	0x2000038c
 8002558:	20000398 	.word	0x20000398
 800255c:	20000388 	.word	0x20000388
 8002560:	200003b0 	.word	0x200003b0
 8002564:	20000380 	.word	0x20000380
 8002568:	200003b4 	.word	0x200003b4
 800256c:	20000720 	.word	0x20000720
 8002570:	200003a4 	.word	0x200003a4
 8002574:	00000000 	.word	0x00000000

08002578 <moving_average_filter2>:
float angular_position_deg2 = 0.0; // Angular position in degrees
float realVel2;
float realRPM2;

// Function to calculate exponential moving average
float moving_average_filter2(float new_velocity) {
 8002578:	b5b0      	push	{r4, r5, r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af00      	add	r7, sp, #0
 800257e:	ed87 0a01 	vstr	s0, [r7, #4]
	static float ema2 = 0.0; // Initialize EMA variable
	ema2 = (SMOOTHING_FACTOR * new_velocity) + ((1 - SMOOTHING_FACTOR) * ema2);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7fd ffe0 	bl	8000548 <__aeabi_f2d>
 8002588:	a318      	add	r3, pc, #96	@ (adr r3, 80025ec <moving_average_filter2+0x74>)
 800258a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800258e:	f7fe f833 	bl	80005f8 <__aeabi_dmul>
 8002592:	4602      	mov	r2, r0
 8002594:	460b      	mov	r3, r1
 8002596:	4614      	mov	r4, r2
 8002598:	461d      	mov	r5, r3
 800259a:	4b13      	ldr	r3, [pc, #76]	@ (80025e8 <moving_average_filter2+0x70>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4618      	mov	r0, r3
 80025a0:	f7fd ffd2 	bl	8000548 <__aeabi_f2d>
 80025a4:	a30e      	add	r3, pc, #56	@ (adr r3, 80025e0 <moving_average_filter2+0x68>)
 80025a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025aa:	f7fe f825 	bl	80005f8 <__aeabi_dmul>
 80025ae:	4602      	mov	r2, r0
 80025b0:	460b      	mov	r3, r1
 80025b2:	4620      	mov	r0, r4
 80025b4:	4629      	mov	r1, r5
 80025b6:	f7fd fe69 	bl	800028c <__adddf3>
 80025ba:	4602      	mov	r2, r0
 80025bc:	460b      	mov	r3, r1
 80025be:	4610      	mov	r0, r2
 80025c0:	4619      	mov	r1, r3
 80025c2:	f7fe fb11 	bl	8000be8 <__aeabi_d2f>
 80025c6:	4603      	mov	r3, r0
 80025c8:	4a07      	ldr	r2, [pc, #28]	@ (80025e8 <moving_average_filter2+0x70>)
 80025ca:	6013      	str	r3, [r2, #0]
	return ema2;
 80025cc:	4b06      	ldr	r3, [pc, #24]	@ (80025e8 <moving_average_filter2+0x70>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	ee07 3a90 	vmov	s15, r3
}
 80025d4:	eeb0 0a67 	vmov.f32	s0, s15
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bdb0      	pop	{r4, r5, r7, pc}
 80025de:	bf00      	nop
 80025e0:	9999999a 	.word	0x9999999a
 80025e4:	3fe99999 	.word	0x3fe99999
 80025e8:	200004c8 	.word	0x200004c8
 80025ec:	9999999a 	.word	0x9999999a
 80025f0:	3fc99999 	.word	0x3fc99999
 80025f4:	00000000 	.word	0x00000000

080025f8 <calculate_pwm2>:

// Function to calculate PWM duty cycle based on desired velocity
float calculate_pwm2(float desired_velocity) {
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	ed87 0a01 	vstr	s0, [r7, #4]
	if (desired_velocity < 0) {
 8002602:	edd7 7a01 	vldr	s15, [r7, #4]
 8002606:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800260a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260e:	d505      	bpl.n	800261c <calculate_pwm2+0x24>
		desired_velocity = -desired_velocity;
 8002610:	edd7 7a01 	vldr	s15, [r7, #4]
 8002614:	eef1 7a67 	vneg.f32	s15, s15
 8002618:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return (desired_velocity / MAX_VELOCITY) * MAX_PWM_VALUE; // Scale to PWM range
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f7fd ff93 	bl	8000548 <__aeabi_f2d>
 8002622:	a310      	add	r3, pc, #64	@ (adr r3, 8002664 <calculate_pwm2+0x6c>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fe f910 	bl	800084c <__aeabi_ddiv>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f04f 0200 	mov.w	r2, #0
 8002638:	4b09      	ldr	r3, [pc, #36]	@ (8002660 <calculate_pwm2+0x68>)
 800263a:	f7fd ffdd 	bl	80005f8 <__aeabi_dmul>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f7fe facf 	bl	8000be8 <__aeabi_d2f>
 800264a:	4603      	mov	r3, r0
 800264c:	ee07 3a90 	vmov	s15, r3
}
 8002650:	eeb0 0a67 	vmov.f32	s0, s15
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	f3af 8000 	nop.w
 8002660:	408f4000 	.word	0x408f4000
 8002664:	147ae148 	.word	0x147ae148
 8002668:	3fd147ae 	.word	0x3fd147ae

0800266c <PID_Controller2>:

// PID Controller Function with Anti-Windup
float PID_Controller2(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 800266c:	b480      	push	{r7}
 800266e:	b08d      	sub	sp, #52	@ 0x34
 8002670:	af00      	add	r7, sp, #0
 8002672:	ed87 0a07 	vstr	s0, [r7, #28]
 8002676:	edc7 0a06 	vstr	s1, [r7, #24]
 800267a:	ed87 1a05 	vstr	s2, [r7, #20]
 800267e:	6138      	str	r0, [r7, #16]
 8002680:	edc7 1a03 	vstr	s3, [r7, #12]
 8002684:	ed87 2a02 	vstr	s4, [r7, #8]
 8002688:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float error2 = setpoint - measured_value;
 800268c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002690:	edd7 7a01 	vldr	s15, [r7, #4]
 8002694:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002698:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += error2;
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	ed93 7a00 	vldr	s14, [r3]
 80026a2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80026a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	edd3 7a00 	vldr	s15, [r3]
 80026b6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8002740 <PID_Controller2+0xd4>
 80026ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c2:	dd03      	ble.n	80026cc <PID_Controller2+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	4a1f      	ldr	r2, [pc, #124]	@ (8002744 <PID_Controller2+0xd8>)
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	e00c      	b.n	80026e6 <PID_Controller2+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	edd3 7a00 	vldr	s15, [r3]
 80026d2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8002748 <PID_Controller2+0xdc>
 80026d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026de:	d502      	bpl.n	80026e6 <PID_Controller2+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	4a1a      	ldr	r2, [pc, #104]	@ (800274c <PID_Controller2+0xe0>)
 80026e4:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivative2 = error2 - last_error;
 80026e6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80026ea:	edd7 7a03 	vldr	s15, [r7, #12]
 80026ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80026f2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float output2 = (Kp * error2) + (Ki * (*integral)) + (Kd * derivative2);
 80026f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80026fa:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80026fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	edd3 6a00 	vldr	s13, [r3]
 8002708:	edd7 7a06 	vldr	s15, [r7, #24]
 800270c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002710:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002714:	edd7 6a05 	vldr	s13, [r7, #20]
 8002718:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800271c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002720:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002724:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = error2;
 8002728:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800272a:	60fb      	str	r3, [r7, #12]

	return output2; // Return the control output
 800272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272e:	ee07 3a90 	vmov	s15, r3
}
 8002732:	eeb0 0a67 	vmov.f32	s0, s15
 8002736:	3734      	adds	r7, #52	@ 0x34
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	42c80000 	.word	0x42c80000
 8002744:	42c80000 	.word	0x42c80000
 8002748:	c2c80000 	.word	0xc2c80000
 800274c:	c2c80000 	.word	0xc2c80000

08002750 <calculateVel2>:

int32_t current_pulse_count2 = 0;
float distance_traveled2 = 0.0;
// Function to calculate RPM and control the motor
void calculateVel2(float velTag2, float current_time2) {
 8002750:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002754:	b086      	sub	sp, #24
 8002756:	af00      	add	r7, sp, #0
 8002758:	ed87 0a01 	vstr	s0, [r7, #4]
 800275c:	edc7 0a00 	vstr	s1, [r7]

	// Check if velTag2 is within the deadband
	if (fabs(velTag2) < DEAD_BAND) {
 8002760:	edd7 7a01 	vldr	s15, [r7, #4]
 8002764:	eef0 7ae7 	vabs.f32	s15, s15
 8002768:	ee17 0a90 	vmov	r0, s15
 800276c:	f7fd feec 	bl	8000548 <__aeabi_f2d>
 8002770:	a382      	add	r3, pc, #520	@ (adr r3, 800297c <calculateVel2+0x22c>)
 8002772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002776:	f7fe f9b1 	bl	8000adc <__aeabi_dcmplt>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d002      	beq.n	8002786 <calculateVel2+0x36>
		velTag2 = 0; // Set velTag2 to zero if within deadband
 8002780:	f04f 0300 	mov.w	r3, #0
 8002784:	607b      	str	r3, [r7, #4]
	}

	// Immediate stop if velTag2 is 0
	if (velTag2 == 0) {
 8002786:	edd7 7a01 	vldr	s15, [r7, #4]
 800278a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	d13c      	bne.n	800280e <calculateVel2+0xbe>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8002794:	4b68      	ldr	r3, [pc, #416]	@ (8002938 <calculateVel2+0x1e8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2200      	movs	r2, #0
 800279a:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 800279c:	4b66      	ldr	r3, [pc, #408]	@ (8002938 <calculateVel2+0x1e8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	2200      	movs	r2, #0
 80027a2:	641a      	str	r2, [r3, #64]	@ 0x40
		vel2 = 0.0;
 80027a4:	4b65      	ldr	r3, [pc, #404]	@ (800293c <calculateVel2+0x1ec>)
 80027a6:	f04f 0200 	mov.w	r2, #0
 80027aa:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 80027ac:	4b64      	ldr	r3, [pc, #400]	@ (8002940 <calculateVel2+0x1f0>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2200      	movs	r2, #0
 80027b2:	625a      	str	r2, [r3, #36]	@ 0x24
		rpm2 = 0.0;
 80027b4:	4963      	ldr	r1, [pc, #396]	@ (8002944 <calculateVel2+0x1f4>)
 80027b6:	f04f 0200 	mov.w	r2, #0
 80027ba:	f04f 0300 	mov.w	r3, #0
 80027be:	e9c1 2300 	strd	r2, r3, [r1]
		control_output2 = 0.0;
 80027c2:	4b61      	ldr	r3, [pc, #388]	@ (8002948 <calculateVel2+0x1f8>)
 80027c4:	f04f 0200 	mov.w	r2, #0
 80027c8:	601a      	str	r2, [r3, #0]
		// Reset variables except angular_position_rad2
		realVel2 = 0.0;
 80027ca:	4b60      	ldr	r3, [pc, #384]	@ (800294c <calculateVel2+0x1fc>)
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	601a      	str	r2, [r3, #0]
		realRPM2 = 0.0;
 80027d2:	4b5f      	ldr	r3, [pc, #380]	@ (8002950 <calculateVel2+0x200>)
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	601a      	str	r2, [r3, #0]
		integral1_2 = 0.0;
 80027da:	4b5e      	ldr	r3, [pc, #376]	@ (8002954 <calculateVel2+0x204>)
 80027dc:	f04f 0200 	mov.w	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
		last_error2 = 0.0;
 80027e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002958 <calculateVel2+0x208>)
 80027e4:	f04f 0200 	mov.w	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
		last_control_output2 = 0.0;
 80027ea:	4b5c      	ldr	r3, [pc, #368]	@ (800295c <calculateVel2+0x20c>)
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]
		distance_traveled2 = 0.0;
 80027f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002960 <calculateVel2+0x210>)
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
		pulse_count2 = 0; // Reset pulse count
 80027fa:	4b5a      	ldr	r3, [pc, #360]	@ (8002964 <calculateVel2+0x214>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	601a      	str	r2, [r3, #0]
		last_velTag2 = velTag2; // Update last velTag2
 8002800:	4a59      	ldr	r2, [pc, #356]	@ (8002968 <calculateVel2+0x218>)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6013      	str	r3, [r2, #0]
		HAL_Delay(STOP_DURATION); // Wait for 100 ms
 8002806:	2064      	movs	r0, #100	@ 0x64
 8002808:	f003 fa96 	bl	8005d38 <HAL_Delay>
		return; // Exit the function
 800280c:	e33f      	b.n	8002e8e <calculateVel2+0x73e>
	}

	// Calculate the time elapsed since the last update
	float delta_time2 = current_time2 - last_time2;
 800280e:	4b57      	ldr	r3, [pc, #348]	@ (800296c <calculateVel2+0x21c>)
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	ed97 7a00 	vldr	s14, [r7]
 8002818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800281c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Read the current pulse count
	current_pulse_count2 = __HAL_TIM_GET_COUNTER(&htim3);
 8002820:	4b47      	ldr	r3, [pc, #284]	@ (8002940 <calculateVel2+0x1f0>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	461a      	mov	r2, r3
 8002828:	4b51      	ldr	r3, [pc, #324]	@ (8002970 <calculateVel2+0x220>)
 800282a:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 800282c:	200a      	movs	r0, #10
 800282e:	f003 fa83 	bl	8005d38 <HAL_Delay>

	// Calculate the difference in pulse count
	int32_t pulse_difference2 = current_pulse_count2 - pulse_count2;
 8002832:	4b4f      	ldr	r3, [pc, #316]	@ (8002970 <calculateVel2+0x220>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	4b4a      	ldr	r3, [pc, #296]	@ (8002964 <calculateVel2+0x214>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	1ad3      	subs	r3, r2, r3
 800283e:	60fb      	str	r3, [r7, #12]

	// Calculate RPM as a positive value
	rpm2 = fabs((float) pulse_difference2 / (float) PPR) * 60.0; // Always positive
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	ee07 3a90 	vmov	s15, r3
 8002846:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800284a:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 800284e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002852:	eef0 7ae7 	vabs.f32	s15, s15
 8002856:	ee17 0a90 	vmov	r0, s15
 800285a:	f7fd fe75 	bl	8000548 <__aeabi_f2d>
 800285e:	f04f 0200 	mov.w	r2, #0
 8002862:	4b44      	ldr	r3, [pc, #272]	@ (8002974 <calculateVel2+0x224>)
 8002864:	f7fd fec8 	bl	80005f8 <__aeabi_dmul>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4935      	ldr	r1, [pc, #212]	@ (8002944 <calculateVel2+0x1f4>)
 800286e:	e9c1 2300 	strd	r2, r3, [r1]
	pulse_count2 = current_pulse_count2;
 8002872:	4b3f      	ldr	r3, [pc, #252]	@ (8002970 <calculateVel2+0x220>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	461a      	mov	r2, r3
 8002878:	4b3a      	ldr	r3, [pc, #232]	@ (8002964 <calculateVel2+0x214>)
 800287a:	601a      	str	r2, [r3, #0]
	// Limit RPM to the range [0, 250]
	rpm2 = fmax(0.0, fmin(250.0, rpm2));
 800287c:	4b31      	ldr	r3, [pc, #196]	@ (8002944 <calculateVel2+0x1f4>)
 800287e:	ed93 7b00 	vldr	d7, [r3]
 8002882:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8002920 <calculateVel2+0x1d0>
 8002886:	eeb0 0a47 	vmov.f32	s0, s14
 800288a:	eef0 0a67 	vmov.f32	s1, s15
 800288e:	f00b fb99 	bl	800dfc4 <fmin>
 8002892:	eeb0 7a40 	vmov.f32	s14, s0
 8002896:	eef0 7a60 	vmov.f32	s15, s1
 800289a:	ed9f 1b23 	vldr	d1, [pc, #140]	@ 8002928 <calculateVel2+0x1d8>
 800289e:	eeb0 0a47 	vmov.f32	s0, s14
 80028a2:	eef0 0a67 	vmov.f32	s1, s15
 80028a6:	f00b fb63 	bl	800df70 <fmax>
 80028aa:	eeb0 7a40 	vmov.f32	s14, s0
 80028ae:	eef0 7a60 	vmov.f32	s15, s1
 80028b2:	4b24      	ldr	r3, [pc, #144]	@ (8002944 <calculateVel2+0x1f4>)
 80028b4:	ed83 7b00 	vstr	d7, [r3]
	// Calculate linear velocity (m/s)
	float new_vel2;
	if (pulse_difference2 < 0) {
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	da62      	bge.n	8002984 <calculateVel2+0x234>
		new_vel2 = -((rpm2 / 60.0) * dia2 * M_PI); // Negative velocity for reverse direction
 80028be:	4b21      	ldr	r3, [pc, #132]	@ (8002944 <calculateVel2+0x1f4>)
 80028c0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028c4:	f04f 0200 	mov.w	r2, #0
 80028c8:	4b2a      	ldr	r3, [pc, #168]	@ (8002974 <calculateVel2+0x224>)
 80028ca:	f7fd ffbf 	bl	800084c <__aeabi_ddiv>
 80028ce:	4602      	mov	r2, r0
 80028d0:	460b      	mov	r3, r1
 80028d2:	4614      	mov	r4, r2
 80028d4:	461d      	mov	r5, r3
 80028d6:	4b28      	ldr	r3, [pc, #160]	@ (8002978 <calculateVel2+0x228>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7fd fe34 	bl	8000548 <__aeabi_f2d>
 80028e0:	4602      	mov	r2, r0
 80028e2:	460b      	mov	r3, r1
 80028e4:	4620      	mov	r0, r4
 80028e6:	4629      	mov	r1, r5
 80028e8:	f7fd fe86 	bl	80005f8 <__aeabi_dmul>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4610      	mov	r0, r2
 80028f2:	4619      	mov	r1, r3
 80028f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8002930 <calculateVel2+0x1e0>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe7d 	bl	80005f8 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4610      	mov	r0, r2
 8002904:	4619      	mov	r1, r3
 8002906:	f7fe f96f 	bl	8000be8 <__aeabi_d2f>
 800290a:	4603      	mov	r3, r0
 800290c:	ee07 3a90 	vmov	s15, r3
 8002910:	eef1 7a67 	vneg.f32	s15, s15
 8002914:	edc7 7a05 	vstr	s15, [r7, #20]
 8002918:	e05c      	b.n	80029d4 <calculateVel2+0x284>
 800291a:	bf00      	nop
 800291c:	f3af 8000 	nop.w
 8002920:	00000000 	.word	0x00000000
 8002924:	406f4000 	.word	0x406f4000
	...
 8002930:	54442d18 	.word	0x54442d18
 8002934:	400921fb 	.word	0x400921fb
 8002938:	20000570 	.word	0x20000570
 800293c:	200003d0 	.word	0x200003d0
 8002940:	200005b8 	.word	0x200005b8
 8002944:	200003c8 	.word	0x200003c8
 8002948:	200003d4 	.word	0x200003d4
 800294c:	200003f8 	.word	0x200003f8
 8002950:	200003fc 	.word	0x200003fc
 8002954:	200003d8 	.word	0x200003d8
 8002958:	200003dc 	.word	0x200003dc
 800295c:	200003e0 	.word	0x200003e0
 8002960:	20000404 	.word	0x20000404
 8002964:	200003c0 	.word	0x200003c0
 8002968:	200003e4 	.word	0x200003e4
 800296c:	200003ec 	.word	0x200003ec
 8002970:	20000400 	.word	0x20000400
 8002974:	404e0000 	.word	0x404e0000
 8002978:	20000020 	.word	0x20000020
 800297c:	47ae147b 	.word	0x47ae147b
 8002980:	3f847ae1 	.word	0x3f847ae1
	} else {
		new_vel2 = (rpm2 / 60.0) * dia2 * M_PI; // Positive velocity for forward direction
 8002984:	4bb8      	ldr	r3, [pc, #736]	@ (8002c68 <calculateVel2+0x518>)
 8002986:	e9d3 0100 	ldrd	r0, r1, [r3]
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	4bb7      	ldr	r3, [pc, #732]	@ (8002c6c <calculateVel2+0x51c>)
 8002990:	f7fd ff5c 	bl	800084c <__aeabi_ddiv>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4614      	mov	r4, r2
 800299a:	461d      	mov	r5, r3
 800299c:	4bb4      	ldr	r3, [pc, #720]	@ (8002c70 <calculateVel2+0x520>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fd fdd1 	bl	8000548 <__aeabi_f2d>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4620      	mov	r0, r4
 80029ac:	4629      	mov	r1, r5
 80029ae:	f7fd fe23 	bl	80005f8 <__aeabi_dmul>
 80029b2:	4602      	mov	r2, r0
 80029b4:	460b      	mov	r3, r1
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	a3a1      	add	r3, pc, #644	@ (adr r3, 8002c40 <calculateVel2+0x4f0>)
 80029bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c0:	f7fd fe1a 	bl	80005f8 <__aeabi_dmul>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	f7fe f90c 	bl	8000be8 <__aeabi_d2f>
 80029d0:	4603      	mov	r3, r0
 80029d2:	617b      	str	r3, [r7, #20]
	}

	// Apply moving average filter for velocity
	//vel2 = moving_average_filter2(new_vel2);
	// Constrain the velocity to the range [-1, 1]
	vel2 = fmax(-1.0, fmin(1.0, moving_average_filter2(new_vel2)));
 80029d4:	ed97 0a05 	vldr	s0, [r7, #20]
 80029d8:	f7ff fdce 	bl	8002578 <moving_average_filter2>
 80029dc:	ee10 3a10 	vmov	r3, s0
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7fd fdb1 	bl	8000548 <__aeabi_f2d>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 8002c48 <calculateVel2+0x4f8>
 80029ee:	ec43 2b10 	vmov	d0, r2, r3
 80029f2:	f00b fae7 	bl	800dfc4 <fmin>
 80029f6:	eeb0 7a40 	vmov.f32	s14, s0
 80029fa:	eef0 7a60 	vmov.f32	s15, s1
 80029fe:	ed9f 1b94 	vldr	d1, [pc, #592]	@ 8002c50 <calculateVel2+0x500>
 8002a02:	eeb0 0a47 	vmov.f32	s0, s14
 8002a06:	eef0 0a67 	vmov.f32	s1, s15
 8002a0a:	f00b fab1 	bl	800df70 <fmax>
 8002a0e:	ec53 2b10 	vmov	r2, r3, d0
 8002a12:	4610      	mov	r0, r2
 8002a14:	4619      	mov	r1, r3
 8002a16:	f7fe f8e7 	bl	8000be8 <__aeabi_d2f>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	4a95      	ldr	r2, [pc, #596]	@ (8002c74 <calculateVel2+0x524>)
 8002a1e:	6013      	str	r3, [r2, #0]
	// Update position based on velocity and elapsed time
	distance_traveled2 += vel2 * (delta_time2 / 1000.0); // Linear distance traveled in meters
 8002a20:	4b95      	ldr	r3, [pc, #596]	@ (8002c78 <calculateVel2+0x528>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fd fd8f 	bl	8000548 <__aeabi_f2d>
 8002a2a:	4604      	mov	r4, r0
 8002a2c:	460d      	mov	r5, r1
 8002a2e:	4b91      	ldr	r3, [pc, #580]	@ (8002c74 <calculateVel2+0x524>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fd fd88 	bl	8000548 <__aeabi_f2d>
 8002a38:	4680      	mov	r8, r0
 8002a3a:	4689      	mov	r9, r1
 8002a3c:	6938      	ldr	r0, [r7, #16]
 8002a3e:	f7fd fd83 	bl	8000548 <__aeabi_f2d>
 8002a42:	f04f 0200 	mov.w	r2, #0
 8002a46:	4b8d      	ldr	r3, [pc, #564]	@ (8002c7c <calculateVel2+0x52c>)
 8002a48:	f7fd ff00 	bl	800084c <__aeabi_ddiv>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	460b      	mov	r3, r1
 8002a50:	4640      	mov	r0, r8
 8002a52:	4649      	mov	r1, r9
 8002a54:	f7fd fdd0 	bl	80005f8 <__aeabi_dmul>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	460b      	mov	r3, r1
 8002a5c:	4620      	mov	r0, r4
 8002a5e:	4629      	mov	r1, r5
 8002a60:	f7fd fc14 	bl	800028c <__adddf3>
 8002a64:	4602      	mov	r2, r0
 8002a66:	460b      	mov	r3, r1
 8002a68:	4610      	mov	r0, r2
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	f7fe f8bc 	bl	8000be8 <__aeabi_d2f>
 8002a70:	4603      	mov	r3, r0
 8002a72:	4a81      	ldr	r2, [pc, #516]	@ (8002c78 <calculateVel2+0x528>)
 8002a74:	6013      	str	r3, [r2, #0]
	angular_position_rad2 += distance_traveled2 / (dia2 / 2.0); // Update angular position in radians
 8002a76:	4b82      	ldr	r3, [pc, #520]	@ (8002c80 <calculateVel2+0x530>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fd fd64 	bl	8000548 <__aeabi_f2d>
 8002a80:	4604      	mov	r4, r0
 8002a82:	460d      	mov	r5, r1
 8002a84:	4b7c      	ldr	r3, [pc, #496]	@ (8002c78 <calculateVel2+0x528>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fd fd5d 	bl	8000548 <__aeabi_f2d>
 8002a8e:	4680      	mov	r8, r0
 8002a90:	4689      	mov	r9, r1
 8002a92:	4b77      	ldr	r3, [pc, #476]	@ (8002c70 <calculateVel2+0x520>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fd fd56 	bl	8000548 <__aeabi_f2d>
 8002a9c:	f04f 0200 	mov.w	r2, #0
 8002aa0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002aa4:	f7fd fed2 	bl	800084c <__aeabi_ddiv>
 8002aa8:	4602      	mov	r2, r0
 8002aaa:	460b      	mov	r3, r1
 8002aac:	4640      	mov	r0, r8
 8002aae:	4649      	mov	r1, r9
 8002ab0:	f7fd fecc 	bl	800084c <__aeabi_ddiv>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	4620      	mov	r0, r4
 8002aba:	4629      	mov	r1, r5
 8002abc:	f7fd fbe6 	bl	800028c <__adddf3>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	460b      	mov	r3, r1
 8002ac4:	4610      	mov	r0, r2
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	f7fe f88e 	bl	8000be8 <__aeabi_d2f>
 8002acc:	4603      	mov	r3, r0
 8002ace:	4a6c      	ldr	r2, [pc, #432]	@ (8002c80 <calculateVel2+0x530>)
 8002ad0:	6013      	str	r3, [r2, #0]
	angular_position_deg2 = angular_position_rad2 * (180.0 / M_PI); // Convert to degrees
 8002ad2:	4b6b      	ldr	r3, [pc, #428]	@ (8002c80 <calculateVel2+0x530>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fd fd36 	bl	8000548 <__aeabi_f2d>
 8002adc:	a35e      	add	r3, pc, #376	@ (adr r3, 8002c58 <calculateVel2+0x508>)
 8002ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ae2:	f7fd fd89 	bl	80005f8 <__aeabi_dmul>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	460b      	mov	r3, r1
 8002aea:	4610      	mov	r0, r2
 8002aec:	4619      	mov	r1, r3
 8002aee:	f7fe f87b 	bl	8000be8 <__aeabi_d2f>
 8002af2:	4603      	mov	r3, r0
 8002af4:	4a63      	ldr	r2, [pc, #396]	@ (8002c84 <calculateVel2+0x534>)
 8002af6:	6013      	str	r3, [r2, #0]
	angular_position_deg2 = fmod(angular_position_deg2, 360.0);
 8002af8:	4b62      	ldr	r3, [pc, #392]	@ (8002c84 <calculateVel2+0x534>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fd fd23 	bl	8000548 <__aeabi_f2d>
 8002b02:	4602      	mov	r2, r0
 8002b04:	460b      	mov	r3, r1
 8002b06:	ed9f 1b56 	vldr	d1, [pc, #344]	@ 8002c60 <calculateVel2+0x510>
 8002b0a:	ec43 2b10 	vmov	d0, r2, r3
 8002b0e:	f00b f92d 	bl	800dd6c <fmod>
 8002b12:	ec53 2b10 	vmov	r2, r3, d0
 8002b16:	4610      	mov	r0, r2
 8002b18:	4619      	mov	r1, r3
 8002b1a:	f7fe f865 	bl	8000be8 <__aeabi_d2f>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	4a58      	ldr	r2, [pc, #352]	@ (8002c84 <calculateVel2+0x534>)
 8002b22:	6013      	str	r3, [r2, #0]
	// Kalman filter update
	estimate2 = estimate2; // Predicted state (previous estimate)
 8002b24:	4b58      	ldr	r3, [pc, #352]	@ (8002c88 <calculateVel2+0x538>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a57      	ldr	r2, [pc, #348]	@ (8002c88 <calculateVel2+0x538>)
 8002b2a:	6013      	str	r3, [r2, #0]
	error_covariance2 += process_noise2; // Update error covariance
 8002b2c:	4b57      	ldr	r3, [pc, #348]	@ (8002c8c <calculateVel2+0x53c>)
 8002b2e:	ed93 7a00 	vldr	s14, [r3]
 8002b32:	4b57      	ldr	r3, [pc, #348]	@ (8002c90 <calculateVel2+0x540>)
 8002b34:	edd3 7a00 	vldr	s15, [r3]
 8002b38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3c:	4b53      	ldr	r3, [pc, #332]	@ (8002c8c <calculateVel2+0x53c>)
 8002b3e:	edc3 7a00 	vstr	s15, [r3]

	// Measurement update
	kalman_gain2 = error_covariance2 / (error_covariance2 + measurement_noise2); // Calculate Kalman gain
 8002b42:	4b52      	ldr	r3, [pc, #328]	@ (8002c8c <calculateVel2+0x53c>)
 8002b44:	edd3 6a00 	vldr	s13, [r3]
 8002b48:	4b50      	ldr	r3, [pc, #320]	@ (8002c8c <calculateVel2+0x53c>)
 8002b4a:	ed93 7a00 	vldr	s14, [r3]
 8002b4e:	4b51      	ldr	r3, [pc, #324]	@ (8002c94 <calculateVel2+0x544>)
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b58:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b5c:	4b4e      	ldr	r3, [pc, #312]	@ (8002c98 <calculateVel2+0x548>)
 8002b5e:	edc3 7a00 	vstr	s15, [r3]
	estimate2 += kalman_gain2 * (vel2 - estimate2); // Update estimate with measurement
 8002b62:	4b44      	ldr	r3, [pc, #272]	@ (8002c74 <calculateVel2+0x524>)
 8002b64:	ed93 7a00 	vldr	s14, [r3]
 8002b68:	4b47      	ldr	r3, [pc, #284]	@ (8002c88 <calculateVel2+0x538>)
 8002b6a:	edd3 7a00 	vldr	s15, [r3]
 8002b6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b72:	4b49      	ldr	r3, [pc, #292]	@ (8002c98 <calculateVel2+0x548>)
 8002b74:	edd3 7a00 	vldr	s15, [r3]
 8002b78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b7c:	4b42      	ldr	r3, [pc, #264]	@ (8002c88 <calculateVel2+0x538>)
 8002b7e:	edd3 7a00 	vldr	s15, [r3]
 8002b82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b86:	4b40      	ldr	r3, [pc, #256]	@ (8002c88 <calculateVel2+0x538>)
 8002b88:	edc3 7a00 	vstr	s15, [r3]
	error_covariance2 = (1 - kalman_gain2) * error_covariance2; // Update error covariance
 8002b8c:	4b42      	ldr	r3, [pc, #264]	@ (8002c98 <calculateVel2+0x548>)
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b9a:	4b3c      	ldr	r3, [pc, #240]	@ (8002c8c <calculateVel2+0x53c>)
 8002b9c:	edd3 7a00 	vldr	s15, [r3]
 8002ba0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba4:	4b39      	ldr	r3, [pc, #228]	@ (8002c8c <calculateVel2+0x53c>)
 8002ba6:	edc3 7a00 	vstr	s15, [r3]

	// Calculate control output using PID controller
	control_output2 = PID_Controller2(Kp2, Ki2, Kd2, &integral1_2, last_error2,
 8002baa:	4b3c      	ldr	r3, [pc, #240]	@ (8002c9c <calculateVel2+0x54c>)
 8002bac:	edd3 7a00 	vldr	s15, [r3]
 8002bb0:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca0 <calculateVel2+0x550>)
 8002bb2:	ed93 7a00 	vldr	s14, [r3]
 8002bb6:	4b3b      	ldr	r3, [pc, #236]	@ (8002ca4 <calculateVel2+0x554>)
 8002bb8:	edd3 6a00 	vldr	s13, [r3]
 8002bbc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca8 <calculateVel2+0x558>)
 8002bbe:	ed93 6a00 	vldr	s12, [r3]
 8002bc2:	4b2c      	ldr	r3, [pc, #176]	@ (8002c74 <calculateVel2+0x524>)
 8002bc4:	edd3 5a00 	vldr	s11, [r3]
 8002bc8:	eef0 2a65 	vmov.f32	s5, s11
 8002bcc:	ed97 2a01 	vldr	s4, [r7, #4]
 8002bd0:	eef0 1a46 	vmov.f32	s3, s12
 8002bd4:	4835      	ldr	r0, [pc, #212]	@ (8002cac <calculateVel2+0x55c>)
 8002bd6:	eeb0 1a66 	vmov.f32	s2, s13
 8002bda:	eef0 0a47 	vmov.f32	s1, s14
 8002bde:	eeb0 0a67 	vmov.f32	s0, s15
 8002be2:	f7ff fd43 	bl	800266c <PID_Controller2>
 8002be6:	eef0 7a40 	vmov.f32	s15, s0
 8002bea:	4b31      	ldr	r3, [pc, #196]	@ (8002cb0 <calculateVel2+0x560>)
 8002bec:	edc3 7a00 	vstr	s15, [r3]
			velTag2, vel2);

	// Implement ramping to control output
	if (fabs(control_output2 - last_control_output2) > RAMP_RATE) {
 8002bf0:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb0 <calculateVel2+0x560>)
 8002bf2:	ed93 7a00 	vldr	s14, [r3]
 8002bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8002cb4 <calculateVel2+0x564>)
 8002bf8:	edd3 7a00 	vldr	s15, [r3]
 8002bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c00:	eef0 7ae7 	vabs.f32	s15, s15
 8002c04:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8002c08:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c10:	dd62      	ble.n	8002cd8 <calculateVel2+0x588>
		control_output2 = last_control_output2
				+ (control_output2 > last_control_output2 ?
 8002c12:	4b28      	ldr	r3, [pc, #160]	@ (8002cb4 <calculateVel2+0x564>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f7fd fc96 	bl	8000548 <__aeabi_f2d>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4923      	ldr	r1, [pc, #140]	@ (8002cb0 <calculateVel2+0x560>)
 8002c22:	ed91 7a00 	vldr	s14, [r1]
 8002c26:	4923      	ldr	r1, [pc, #140]	@ (8002cb4 <calculateVel2+0x564>)
 8002c28:	edd1 7a00 	vldr	s15, [r1]
				RAMP_RATE :
 8002c2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	dd42      	ble.n	8002cbc <calculateVel2+0x56c>
 8002c36:	f04f 0000 	mov.w	r0, #0
 8002c3a:	491f      	ldr	r1, [pc, #124]	@ (8002cb8 <calculateVel2+0x568>)
 8002c3c:	e041      	b.n	8002cc2 <calculateVel2+0x572>
 8002c3e:	bf00      	nop
 8002c40:	54442d18 	.word	0x54442d18
 8002c44:	400921fb 	.word	0x400921fb
 8002c48:	00000000 	.word	0x00000000
 8002c4c:	3ff00000 	.word	0x3ff00000
 8002c50:	00000000 	.word	0x00000000
 8002c54:	bff00000 	.word	0xbff00000
 8002c58:	1a63c1f8 	.word	0x1a63c1f8
 8002c5c:	404ca5dc 	.word	0x404ca5dc
 8002c60:	00000000 	.word	0x00000000
 8002c64:	40768000 	.word	0x40768000
 8002c68:	200003c8 	.word	0x200003c8
 8002c6c:	404e0000 	.word	0x404e0000
 8002c70:	20000020 	.word	0x20000020
 8002c74:	200003d0 	.word	0x200003d0
 8002c78:	20000404 	.word	0x20000404
 8002c7c:	408f4000 	.word	0x408f4000
 8002c80:	200003f0 	.word	0x200003f0
 8002c84:	200003f4 	.word	0x200003f4
 8002c88:	200003e8 	.word	0x200003e8
 8002c8c:	20000034 	.word	0x20000034
 8002c90:	20000038 	.word	0x20000038
 8002c94:	2000003c 	.word	0x2000003c
 8002c98:	20000030 	.word	0x20000030
 8002c9c:	20000024 	.word	0x20000024
 8002ca0:	20000028 	.word	0x20000028
 8002ca4:	2000002c 	.word	0x2000002c
 8002ca8:	200003dc 	.word	0x200003dc
 8002cac:	200003d8 	.word	0x200003d8
 8002cb0:	200003d4 	.word	0x200003d4
 8002cb4:	200003e0 	.word	0x200003e0
 8002cb8:	40140000 	.word	0x40140000
 8002cbc:	f04f 0000 	mov.w	r0, #0
 8002cc0:	4981      	ldr	r1, [pc, #516]	@ (8002ec8 <calculateVel2+0x778>)
				+ (control_output2 > last_control_output2 ?
 8002cc2:	f7fd fae3 	bl	800028c <__adddf3>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	460b      	mov	r3, r1
 8002cca:	4610      	mov	r0, r2
 8002ccc:	4619      	mov	r1, r3
 8002cce:	f7fd ff8b 	bl	8000be8 <__aeabi_d2f>
 8002cd2:	4603      	mov	r3, r0
		control_output2 = last_control_output2
 8002cd4:	4a7d      	ldr	r2, [pc, #500]	@ (8002ecc <calculateVel2+0x77c>)
 8002cd6:	6013      	str	r3, [r2, #0]
															-RAMP_RATE);
	}

	// Implement hysteresis to prevent rapid switching
	if ((last_control_output2 > 0 && control_output2 < -HYSTERESIS)
 8002cd8:	4b7d      	ldr	r3, [pc, #500]	@ (8002ed0 <calculateVel2+0x780>)
 8002cda:	edd3 7a00 	vldr	s15, [r3]
 8002cde:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ce2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ce6:	dd0c      	ble.n	8002d02 <calculateVel2+0x5b2>
 8002ce8:	4b78      	ldr	r3, [pc, #480]	@ (8002ecc <calculateVel2+0x77c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7fd fc2b 	bl	8000548 <__aeabi_f2d>
 8002cf2:	a369      	add	r3, pc, #420	@ (adr r3, 8002e98 <calculateVel2+0x748>)
 8002cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf8:	f7fd fef0 	bl	8000adc <__aeabi_dcmplt>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d114      	bne.n	8002d2c <calculateVel2+0x5dc>
			|| (last_control_output2 < 0 && control_output2 > HYSTERESIS)) {
 8002d02:	4b73      	ldr	r3, [pc, #460]	@ (8002ed0 <calculateVel2+0x780>)
 8002d04:	edd3 7a00 	vldr	s15, [r3]
 8002d08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d10:	d510      	bpl.n	8002d34 <calculateVel2+0x5e4>
 8002d12:	4b6e      	ldr	r3, [pc, #440]	@ (8002ecc <calculateVel2+0x77c>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc16 	bl	8000548 <__aeabi_f2d>
 8002d1c:	a360      	add	r3, pc, #384	@ (adr r3, 8002ea0 <calculateVel2+0x750>)
 8002d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d22:	f7fd fef9 	bl	8000b18 <__aeabi_dcmpgt>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d003      	beq.n	8002d34 <calculateVel2+0x5e4>
		control_output2 = last_control_output2; // Maintain last control output if within hysteresis
 8002d2c:	4b68      	ldr	r3, [pc, #416]	@ (8002ed0 <calculateVel2+0x780>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a66      	ldr	r2, [pc, #408]	@ (8002ecc <calculateVel2+0x77c>)
 8002d32:	6013      	str	r3, [r2, #0]
	}

	realVel2 = vel2 / 2.0; // Scale factor
 8002d34:	4b67      	ldr	r3, [pc, #412]	@ (8002ed4 <calculateVel2+0x784>)
 8002d36:	ed93 7a00 	vldr	s14, [r3]
 8002d3a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8002d3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002d42:	4b65      	ldr	r3, [pc, #404]	@ (8002ed8 <calculateVel2+0x788>)
 8002d44:	edc3 7a00 	vstr	s15, [r3]
	realRPM2 = rpm2 / 2.0;
 8002d48:	4b64      	ldr	r3, [pc, #400]	@ (8002edc <calculateVel2+0x78c>)
 8002d4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002d56:	f7fd fd79 	bl	800084c <__aeabi_ddiv>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	460b      	mov	r3, r1
 8002d5e:	4610      	mov	r0, r2
 8002d60:	4619      	mov	r1, r3
 8002d62:	f7fd ff41 	bl	8000be8 <__aeabi_d2f>
 8002d66:	4603      	mov	r3, r0
 8002d68:	4a5d      	ldr	r2, [pc, #372]	@ (8002ee0 <calculateVel2+0x790>)
 8002d6a:	6013      	str	r3, [r2, #0]
	if (realVel2 <= 0.01 && velTag2 >= 0.0) {
 8002d6c:	4b5a      	ldr	r3, [pc, #360]	@ (8002ed8 <calculateVel2+0x788>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7fd fbe9 	bl	8000548 <__aeabi_f2d>
 8002d76:	a34c      	add	r3, pc, #304	@ (adr r3, 8002ea8 <calculateVel2+0x758>)
 8002d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7c:	f7fd feb8 	bl	8000af0 <__aeabi_dcmple>
 8002d80:	4603      	mov	r3, r0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00b      	beq.n	8002d9e <calculateVel2+0x64e>
 8002d86:	edd7 7a01 	vldr	s15, [r7, #4]
 8002d8a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d92:	db04      	blt.n	8002d9e <calculateVel2+0x64e>
		realVel2 = 0.0;
 8002d94:	4b50      	ldr	r3, [pc, #320]	@ (8002ed8 <calculateVel2+0x788>)
 8002d96:	f04f 0200 	mov.w	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]
 8002d9c:	e017      	b.n	8002dce <calculateVel2+0x67e>
	} else if (realVel2 >= -0.01 && velTag2 <= 0.0) {
 8002d9e:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed8 <calculateVel2+0x788>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd fbd0 	bl	8000548 <__aeabi_f2d>
 8002da8:	a341      	add	r3, pc, #260	@ (adr r3, 8002eb0 <calculateVel2+0x760>)
 8002daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dae:	f7fd fea9 	bl	8000b04 <__aeabi_dcmpge>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00a      	beq.n	8002dce <calculateVel2+0x67e>
 8002db8:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dbc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002dc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc4:	d803      	bhi.n	8002dce <calculateVel2+0x67e>
		realVel2 = 0.0;
 8002dc6:	4b44      	ldr	r3, [pc, #272]	@ (8002ed8 <calculateVel2+0x788>)
 8002dc8:	f04f 0200 	mov.w	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]
	}
	// Limit control_output4 to the range [-0.27, 0.27]
	control_output2 = fmax(-0.27, fmin(0.27, control_output2));
 8002dce:	4b3f      	ldr	r3, [pc, #252]	@ (8002ecc <calculateVel2+0x77c>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fd fbb8 	bl	8000548 <__aeabi_f2d>
 8002dd8:	4602      	mov	r2, r0
 8002dda:	460b      	mov	r3, r1
 8002ddc:	ed9f 1b36 	vldr	d1, [pc, #216]	@ 8002eb8 <calculateVel2+0x768>
 8002de0:	ec43 2b10 	vmov	d0, r2, r3
 8002de4:	f00b f8ee 	bl	800dfc4 <fmin>
 8002de8:	eeb0 7a40 	vmov.f32	s14, s0
 8002dec:	eef0 7a60 	vmov.f32	s15, s1
 8002df0:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8002ec0 <calculateVel2+0x770>
 8002df4:	eeb0 0a47 	vmov.f32	s0, s14
 8002df8:	eef0 0a67 	vmov.f32	s1, s15
 8002dfc:	f00b f8b8 	bl	800df70 <fmax>
 8002e00:	ec53 2b10 	vmov	r2, r3, d0
 8002e04:	4610      	mov	r0, r2
 8002e06:	4619      	mov	r1, r3
 8002e08:	f7fd feee 	bl	8000be8 <__aeabi_d2f>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	4a2f      	ldr	r2, [pc, #188]	@ (8002ecc <calculateVel2+0x77c>)
 8002e10:	6013      	str	r3, [r2, #0]
	// Set the PWM duty cycle based on the sign of desired_velocity
	if (velTag2 > 0) {
 8002e12:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e1e:	dd14      	ble.n	8002e4a <calculateVel2+0x6fa>
		// Positive velocity
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3,
 8002e20:	4b2a      	ldr	r3, [pc, #168]	@ (8002ecc <calculateVel2+0x77c>)
 8002e22:	edd3 7a00 	vldr	s15, [r3]
 8002e26:	eeb0 0a67 	vmov.f32	s0, s15
 8002e2a:	f7ff fbe5 	bl	80025f8 <calculate_pwm2>
 8002e2e:	eef0 7a40 	vmov.f32	s15, s0
 8002e32:	4b2c      	ldr	r3, [pc, #176]	@ (8002ee4 <calculateVel2+0x794>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e3a:	ee17 2a90 	vmov	r2, s15
 8002e3e:	63da      	str	r2, [r3, #60]	@ 0x3c
				calculate_pwm2(control_output2));
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);
 8002e40:	4b28      	ldr	r3, [pc, #160]	@ (8002ee4 <calculateVel2+0x794>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2200      	movs	r2, #0
 8002e46:	641a      	str	r2, [r3, #64]	@ 0x40
 8002e48:	e01a      	b.n	8002e80 <calculateVel2+0x730>
	} else if (velTag2 < 0) {
 8002e4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002e4e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e56:	d513      	bpl.n	8002e80 <calculateVel2+0x730>
		// Negative velocity
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 8002e58:	4b22      	ldr	r3, [pc, #136]	@ (8002ee4 <calculateVel2+0x794>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4,
 8002e60:	4b1a      	ldr	r3, [pc, #104]	@ (8002ecc <calculateVel2+0x77c>)
 8002e62:	edd3 7a00 	vldr	s15, [r3]
 8002e66:	eeb0 0a67 	vmov.f32	s0, s15
 8002e6a:	f7ff fbc5 	bl	80025f8 <calculate_pwm2>
 8002e6e:	eef0 7a40 	vmov.f32	s15, s0
 8002e72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee4 <calculateVel2+0x794>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e7a:	ee17 2a90 	vmov	r2, s15
 8002e7e:	641a      	str	r2, [r3, #64]	@ 0x40
				calculate_pwm2(control_output2));

	}

	// Update last time and last control output
	last_time2 = current_time2;
 8002e80:	4a19      	ldr	r2, [pc, #100]	@ (8002ee8 <calculateVel2+0x798>)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	6013      	str	r3, [r2, #0]
	last_control_output2 = control_output2;
 8002e86:	4b11      	ldr	r3, [pc, #68]	@ (8002ecc <calculateVel2+0x77c>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	4a11      	ldr	r2, [pc, #68]	@ (8002ed0 <calculateVel2+0x780>)
 8002e8c:	6013      	str	r3, [r2, #0]
}
 8002e8e:	3718      	adds	r7, #24
 8002e90:	46bd      	mov	sp, r7
 8002e92:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002e96:	bf00      	nop
 8002e98:	eb851eb8 	.word	0xeb851eb8
 8002e9c:	bf9eb851 	.word	0xbf9eb851
 8002ea0:	eb851eb8 	.word	0xeb851eb8
 8002ea4:	3f9eb851 	.word	0x3f9eb851
 8002ea8:	47ae147b 	.word	0x47ae147b
 8002eac:	3f847ae1 	.word	0x3f847ae1
 8002eb0:	47ae147b 	.word	0x47ae147b
 8002eb4:	bf847ae1 	.word	0xbf847ae1
 8002eb8:	147ae148 	.word	0x147ae148
 8002ebc:	3fd147ae 	.word	0x3fd147ae
 8002ec0:	147ae148 	.word	0x147ae148
 8002ec4:	bfd147ae 	.word	0xbfd147ae
 8002ec8:	c0140000 	.word	0xc0140000
 8002ecc:	200003d4 	.word	0x200003d4
 8002ed0:	200003e0 	.word	0x200003e0
 8002ed4:	200003d0 	.word	0x200003d0
 8002ed8:	200003f8 	.word	0x200003f8
 8002edc:	200003c8 	.word	0x200003c8
 8002ee0:	200003fc 	.word	0x200003fc
 8002ee4:	20000570 	.word	0x20000570
 8002ee8:	200003ec 	.word	0x200003ec
 8002eec:	00000000 	.word	0x00000000

08002ef0 <moving_average_filter3>:
float angular_position_deg3 = 0.0; // Angular position in degrees
float realVel3;
float realRPM3;

// Function to calculate exponential moving average
float moving_average_filter3(float new_velocity) {
 8002ef0:	b5b0      	push	{r4, r5, r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	ed87 0a01 	vstr	s0, [r7, #4]
	static float ema3 = 0.0; // Initialize EMA variable
	ema3 = (SMOOTHING_FACTOR * new_velocity) + ((1 - SMOOTHING_FACTOR) * ema3);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7fd fb24 	bl	8000548 <__aeabi_f2d>
 8002f00:	a318      	add	r3, pc, #96	@ (adr r3, 8002f64 <moving_average_filter3+0x74>)
 8002f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f06:	f7fd fb77 	bl	80005f8 <__aeabi_dmul>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	4614      	mov	r4, r2
 8002f10:	461d      	mov	r5, r3
 8002f12:	4b13      	ldr	r3, [pc, #76]	@ (8002f60 <moving_average_filter3+0x70>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	4618      	mov	r0, r3
 8002f18:	f7fd fb16 	bl	8000548 <__aeabi_f2d>
 8002f1c:	a30e      	add	r3, pc, #56	@ (adr r3, 8002f58 <moving_average_filter3+0x68>)
 8002f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f22:	f7fd fb69 	bl	80005f8 <__aeabi_dmul>
 8002f26:	4602      	mov	r2, r0
 8002f28:	460b      	mov	r3, r1
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	4629      	mov	r1, r5
 8002f2e:	f7fd f9ad 	bl	800028c <__adddf3>
 8002f32:	4602      	mov	r2, r0
 8002f34:	460b      	mov	r3, r1
 8002f36:	4610      	mov	r0, r2
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f7fd fe55 	bl	8000be8 <__aeabi_d2f>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	4a07      	ldr	r2, [pc, #28]	@ (8002f60 <moving_average_filter3+0x70>)
 8002f42:	6013      	str	r3, [r2, #0]
	return ema3;
 8002f44:	4b06      	ldr	r3, [pc, #24]	@ (8002f60 <moving_average_filter3+0x70>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	ee07 3a90 	vmov	s15, r3
}
 8002f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f50:	3708      	adds	r7, #8
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bdb0      	pop	{r4, r5, r7, pc}
 8002f56:	bf00      	nop
 8002f58:	9999999a 	.word	0x9999999a
 8002f5c:	3fe99999 	.word	0x3fe99999
 8002f60:	200004cc 	.word	0x200004cc
 8002f64:	9999999a 	.word	0x9999999a
 8002f68:	3fc99999 	.word	0x3fc99999
 8002f6c:	00000000 	.word	0x00000000

08002f70 <calculate_pwm3>:

// Function to calculate PWM duty cycle based on desired velocity
float calculate_pwm3(float desired_velocity) {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	ed87 0a01 	vstr	s0, [r7, #4]
	if (desired_velocity < 0) {
 8002f7a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002f82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f86:	d505      	bpl.n	8002f94 <calculate_pwm3+0x24>
		desired_velocity = -desired_velocity;
 8002f88:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f8c:	eef1 7a67 	vneg.f32	s15, s15
 8002f90:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return (desired_velocity / MAX_VELOCITY) * MAX_PWM_VALUE; // Scale to PWM range
 8002f94:	6878      	ldr	r0, [r7, #4]
 8002f96:	f7fd fad7 	bl	8000548 <__aeabi_f2d>
 8002f9a:	a310      	add	r3, pc, #64	@ (adr r3, 8002fdc <calculate_pwm3+0x6c>)
 8002f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa0:	f7fd fc54 	bl	800084c <__aeabi_ddiv>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	f04f 0200 	mov.w	r2, #0
 8002fb0:	4b09      	ldr	r3, [pc, #36]	@ (8002fd8 <calculate_pwm3+0x68>)
 8002fb2:	f7fd fb21 	bl	80005f8 <__aeabi_dmul>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4610      	mov	r0, r2
 8002fbc:	4619      	mov	r1, r3
 8002fbe:	f7fd fe13 	bl	8000be8 <__aeabi_d2f>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	ee07 3a90 	vmov	s15, r3
}
 8002fc8:	eeb0 0a67 	vmov.f32	s0, s15
 8002fcc:	3708      	adds	r7, #8
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	f3af 8000 	nop.w
 8002fd8:	408f4000 	.word	0x408f4000
 8002fdc:	147ae148 	.word	0x147ae148
 8002fe0:	3fd147ae 	.word	0x3fd147ae

08002fe4 <PID_Controller3>:

// PID Controller Function with Anti-Windup
float PID_Controller3(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 8002fe4:	b480      	push	{r7}
 8002fe6:	b08d      	sub	sp, #52	@ 0x34
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	ed87 0a07 	vstr	s0, [r7, #28]
 8002fee:	edc7 0a06 	vstr	s1, [r7, #24]
 8002ff2:	ed87 1a05 	vstr	s2, [r7, #20]
 8002ff6:	6138      	str	r0, [r7, #16]
 8002ff8:	edc7 1a03 	vstr	s3, [r7, #12]
 8002ffc:	ed87 2a02 	vstr	s4, [r7, #8]
 8003000:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float error3 = setpoint - measured_value;
 8003004:	ed97 7a02 	vldr	s14, [r7, #8]
 8003008:	edd7 7a01 	vldr	s15, [r7, #4]
 800300c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003010:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += error3;
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	ed93 7a00 	vldr	s14, [r3]
 800301a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800301e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	edd3 7a00 	vldr	s15, [r3]
 800302e:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80030b8 <PID_Controller3+0xd4>
 8003032:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800303a:	dd03      	ble.n	8003044 <PID_Controller3+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 800303c:	693b      	ldr	r3, [r7, #16]
 800303e:	4a1f      	ldr	r2, [pc, #124]	@ (80030bc <PID_Controller3+0xd8>)
 8003040:	601a      	str	r2, [r3, #0]
 8003042:	e00c      	b.n	800305e <PID_Controller3+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	edd3 7a00 	vldr	s15, [r3]
 800304a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80030c0 <PID_Controller3+0xdc>
 800304e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003056:	d502      	bpl.n	800305e <PID_Controller3+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	4a1a      	ldr	r2, [pc, #104]	@ (80030c4 <PID_Controller3+0xe0>)
 800305c:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivative3 = error3 - last_error;
 800305e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003062:	edd7 7a03 	vldr	s15, [r7, #12]
 8003066:	ee77 7a67 	vsub.f32	s15, s14, s15
 800306a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float output3 = (Kp * error3) + (Ki * (*integral)) + (Kd * derivative3);
 800306e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003072:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003076:	ee27 7a27 	vmul.f32	s14, s14, s15
 800307a:	693b      	ldr	r3, [r7, #16]
 800307c:	edd3 6a00 	vldr	s13, [r3]
 8003080:	edd7 7a06 	vldr	s15, [r7, #24]
 8003084:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003088:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308c:	edd7 6a05 	vldr	s13, [r7, #20]
 8003090:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003094:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800309c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = error3;
 80030a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030a2:	60fb      	str	r3, [r7, #12]

	return output3; // Return the control output
 80030a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a6:	ee07 3a90 	vmov	s15, r3
}
 80030aa:	eeb0 0a67 	vmov.f32	s0, s15
 80030ae:	3734      	adds	r7, #52	@ 0x34
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr
 80030b8:	42c80000 	.word	0x42c80000
 80030bc:	42c80000 	.word	0x42c80000
 80030c0:	c2c80000 	.word	0xc2c80000
 80030c4:	c2c80000 	.word	0xc2c80000

080030c8 <calculateVel3>:

int32_t current_pulse_count3 = 0;
float distance_traveled3 = 0.0;
// Function to calculate RPM and control the motor
void calculateVel3(float velTag3, float current_time3) {
 80030c8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80030cc:	b086      	sub	sp, #24
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	ed87 0a01 	vstr	s0, [r7, #4]
 80030d4:	edc7 0a00 	vstr	s1, [r7]

	// Check if velTag3 is within the deadband
	if (fabs(velTag3) < DEAD_BAND) {
 80030d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80030dc:	eef0 7ae7 	vabs.f32	s15, s15
 80030e0:	ee17 0a90 	vmov	r0, s15
 80030e4:	f7fd fa30 	bl	8000548 <__aeabi_f2d>
 80030e8:	a382      	add	r3, pc, #520	@ (adr r3, 80032f4 <calculateVel3+0x22c>)
 80030ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030ee:	f7fd fcf5 	bl	8000adc <__aeabi_dcmplt>
 80030f2:	4603      	mov	r3, r0
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d002      	beq.n	80030fe <calculateVel3+0x36>
		velTag3 = 0; // Set velTag3 to zero if within deadband
 80030f8:	f04f 0300 	mov.w	r3, #0
 80030fc:	607b      	str	r3, [r7, #4]
	}

	// Immediate stop if velTag3 is 0
	if (velTag3 == 0) {
 80030fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003102:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003106:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800310a:	d13c      	bne.n	8003186 <calculateVel3+0xbe>
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 800310c:	4b68      	ldr	r3, [pc, #416]	@ (80032b0 <calculateVel3+0x1e8>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	2200      	movs	r2, #0
 8003112:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 8003114:	4b66      	ldr	r3, [pc, #408]	@ (80032b0 <calculateVel3+0x1e8>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2200      	movs	r2, #0
 800311a:	639a      	str	r2, [r3, #56]	@ 0x38
		vel3 = 0.0;
 800311c:	4b65      	ldr	r3, [pc, #404]	@ (80032b4 <calculateVel3+0x1ec>)
 800311e:	f04f 0200 	mov.w	r2, #0
 8003122:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim8, 0);
 8003124:	4b64      	ldr	r3, [pc, #400]	@ (80032b8 <calculateVel3+0x1f0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	2200      	movs	r2, #0
 800312a:	625a      	str	r2, [r3, #36]	@ 0x24
		rpm3 = 0.0;
 800312c:	4963      	ldr	r1, [pc, #396]	@ (80032bc <calculateVel3+0x1f4>)
 800312e:	f04f 0200 	mov.w	r2, #0
 8003132:	f04f 0300 	mov.w	r3, #0
 8003136:	e9c1 2300 	strd	r2, r3, [r1]
		control_output3 = 0.0;
 800313a:	4b61      	ldr	r3, [pc, #388]	@ (80032c0 <calculateVel3+0x1f8>)
 800313c:	f04f 0200 	mov.w	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
		// Reset variables except angular_position_rad3
		realVel3 = 0.0;
 8003142:	4b60      	ldr	r3, [pc, #384]	@ (80032c4 <calculateVel3+0x1fc>)
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	601a      	str	r2, [r3, #0]
		realRPM3 = 0.0;
 800314a:	4b5f      	ldr	r3, [pc, #380]	@ (80032c8 <calculateVel3+0x200>)
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	601a      	str	r2, [r3, #0]
		integral1_3 = 0.0;
 8003152:	4b5e      	ldr	r3, [pc, #376]	@ (80032cc <calculateVel3+0x204>)
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
		last_error3 = 0.0;
 800315a:	4b5d      	ldr	r3, [pc, #372]	@ (80032d0 <calculateVel3+0x208>)
 800315c:	f04f 0200 	mov.w	r2, #0
 8003160:	601a      	str	r2, [r3, #0]
		last_control_output3 = 0.0;
 8003162:	4b5c      	ldr	r3, [pc, #368]	@ (80032d4 <calculateVel3+0x20c>)
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	601a      	str	r2, [r3, #0]
		distance_traveled3 = 0.0;
 800316a:	4b5b      	ldr	r3, [pc, #364]	@ (80032d8 <calculateVel3+0x210>)
 800316c:	f04f 0200 	mov.w	r2, #0
 8003170:	601a      	str	r2, [r3, #0]
		pulse_count3 = 0; // Reset pulse count
 8003172:	4b5a      	ldr	r3, [pc, #360]	@ (80032dc <calculateVel3+0x214>)
 8003174:	2200      	movs	r2, #0
 8003176:	601a      	str	r2, [r3, #0]
		last_velTag3 = velTag3; // Update last velTag3
 8003178:	4a59      	ldr	r2, [pc, #356]	@ (80032e0 <calculateVel3+0x218>)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6013      	str	r3, [r2, #0]
		HAL_Delay(STOP_DURATION); // Wait for 100 ms
 800317e:	2064      	movs	r0, #100	@ 0x64
 8003180:	f002 fdda 	bl	8005d38 <HAL_Delay>
		return; // Exit the function
 8003184:	e33f      	b.n	8003806 <calculateVel3+0x73e>
	}

	// Calculate the time elapsed since the last update
	float delta_time3 = current_time3 - last_time3;
 8003186:	4b57      	ldr	r3, [pc, #348]	@ (80032e4 <calculateVel3+0x21c>)
 8003188:	edd3 7a00 	vldr	s15, [r3]
 800318c:	ed97 7a00 	vldr	s14, [r7]
 8003190:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003194:	edc7 7a04 	vstr	s15, [r7, #16]

	// Read the current pulse count
	current_pulse_count3 = __HAL_TIM_GET_COUNTER(&htim8);
 8003198:	4b47      	ldr	r3, [pc, #284]	@ (80032b8 <calculateVel3+0x1f0>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800319e:	461a      	mov	r2, r3
 80031a0:	4b51      	ldr	r3, [pc, #324]	@ (80032e8 <calculateVel3+0x220>)
 80031a2:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 80031a4:	200a      	movs	r0, #10
 80031a6:	f002 fdc7 	bl	8005d38 <HAL_Delay>

	// Calculate the difference in pulse count
	int32_t pulse_difference3 = current_pulse_count3 - pulse_count3;
 80031aa:	4b4f      	ldr	r3, [pc, #316]	@ (80032e8 <calculateVel3+0x220>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	461a      	mov	r2, r3
 80031b0:	4b4a      	ldr	r3, [pc, #296]	@ (80032dc <calculateVel3+0x214>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	60fb      	str	r3, [r7, #12]

	// Calculate RPM as a positive value
	rpm3 = fabs((float) pulse_difference3 / (float) PPR) * 60.0; // Always positive
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	ee07 3a90 	vmov	s15, r3
 80031be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80031c2:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 80031c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ca:	eef0 7ae7 	vabs.f32	s15, s15
 80031ce:	ee17 0a90 	vmov	r0, s15
 80031d2:	f7fd f9b9 	bl	8000548 <__aeabi_f2d>
 80031d6:	f04f 0200 	mov.w	r2, #0
 80031da:	4b44      	ldr	r3, [pc, #272]	@ (80032ec <calculateVel3+0x224>)
 80031dc:	f7fd fa0c 	bl	80005f8 <__aeabi_dmul>
 80031e0:	4602      	mov	r2, r0
 80031e2:	460b      	mov	r3, r1
 80031e4:	4935      	ldr	r1, [pc, #212]	@ (80032bc <calculateVel3+0x1f4>)
 80031e6:	e9c1 2300 	strd	r2, r3, [r1]
	pulse_count3 = current_pulse_count3;
 80031ea:	4b3f      	ldr	r3, [pc, #252]	@ (80032e8 <calculateVel3+0x220>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	4b3a      	ldr	r3, [pc, #232]	@ (80032dc <calculateVel3+0x214>)
 80031f2:	601a      	str	r2, [r3, #0]
	// Limit RPM to the range [0, 250]
	rpm3 = fmax(0.0, fmin(250.0, rpm3));
 80031f4:	4b31      	ldr	r3, [pc, #196]	@ (80032bc <calculateVel3+0x1f4>)
 80031f6:	ed93 7b00 	vldr	d7, [r3]
 80031fa:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8003298 <calculateVel3+0x1d0>
 80031fe:	eeb0 0a47 	vmov.f32	s0, s14
 8003202:	eef0 0a67 	vmov.f32	s1, s15
 8003206:	f00a fedd 	bl	800dfc4 <fmin>
 800320a:	eeb0 7a40 	vmov.f32	s14, s0
 800320e:	eef0 7a60 	vmov.f32	s15, s1
 8003212:	ed9f 1b23 	vldr	d1, [pc, #140]	@ 80032a0 <calculateVel3+0x1d8>
 8003216:	eeb0 0a47 	vmov.f32	s0, s14
 800321a:	eef0 0a67 	vmov.f32	s1, s15
 800321e:	f00a fea7 	bl	800df70 <fmax>
 8003222:	eeb0 7a40 	vmov.f32	s14, s0
 8003226:	eef0 7a60 	vmov.f32	s15, s1
 800322a:	4b24      	ldr	r3, [pc, #144]	@ (80032bc <calculateVel3+0x1f4>)
 800322c:	ed83 7b00 	vstr	d7, [r3]
	// Calculate linear velocity (m/s)
	float new_vel3;
	if (pulse_difference3 < 0) {
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2b00      	cmp	r3, #0
 8003234:	da62      	bge.n	80032fc <calculateVel3+0x234>
		new_vel3 = -((rpm3 / 60.0) * dia3 * M_PI); // Negative velocity for reverse direction
 8003236:	4b21      	ldr	r3, [pc, #132]	@ (80032bc <calculateVel3+0x1f4>)
 8003238:	e9d3 0100 	ldrd	r0, r1, [r3]
 800323c:	f04f 0200 	mov.w	r2, #0
 8003240:	4b2a      	ldr	r3, [pc, #168]	@ (80032ec <calculateVel3+0x224>)
 8003242:	f7fd fb03 	bl	800084c <__aeabi_ddiv>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	4614      	mov	r4, r2
 800324c:	461d      	mov	r5, r3
 800324e:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <calculateVel3+0x228>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	4618      	mov	r0, r3
 8003254:	f7fd f978 	bl	8000548 <__aeabi_f2d>
 8003258:	4602      	mov	r2, r0
 800325a:	460b      	mov	r3, r1
 800325c:	4620      	mov	r0, r4
 800325e:	4629      	mov	r1, r5
 8003260:	f7fd f9ca 	bl	80005f8 <__aeabi_dmul>
 8003264:	4602      	mov	r2, r0
 8003266:	460b      	mov	r3, r1
 8003268:	4610      	mov	r0, r2
 800326a:	4619      	mov	r1, r3
 800326c:	a30e      	add	r3, pc, #56	@ (adr r3, 80032a8 <calculateVel3+0x1e0>)
 800326e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003272:	f7fd f9c1 	bl	80005f8 <__aeabi_dmul>
 8003276:	4602      	mov	r2, r0
 8003278:	460b      	mov	r3, r1
 800327a:	4610      	mov	r0, r2
 800327c:	4619      	mov	r1, r3
 800327e:	f7fd fcb3 	bl	8000be8 <__aeabi_d2f>
 8003282:	4603      	mov	r3, r0
 8003284:	ee07 3a90 	vmov	s15, r3
 8003288:	eef1 7a67 	vneg.f32	s15, s15
 800328c:	edc7 7a05 	vstr	s15, [r7, #20]
 8003290:	e05c      	b.n	800334c <calculateVel3+0x284>
 8003292:	bf00      	nop
 8003294:	f3af 8000 	nop.w
 8003298:	00000000 	.word	0x00000000
 800329c:	406f4000 	.word	0x406f4000
	...
 80032a8:	54442d18 	.word	0x54442d18
 80032ac:	400921fb 	.word	0x400921fb
 80032b0:	200006d8 	.word	0x200006d8
 80032b4:	20000418 	.word	0x20000418
 80032b8:	20000690 	.word	0x20000690
 80032bc:	20000410 	.word	0x20000410
 80032c0:	2000041c 	.word	0x2000041c
 80032c4:	20000440 	.word	0x20000440
 80032c8:	20000444 	.word	0x20000444
 80032cc:	20000420 	.word	0x20000420
 80032d0:	20000424 	.word	0x20000424
 80032d4:	20000428 	.word	0x20000428
 80032d8:	2000044c 	.word	0x2000044c
 80032dc:	20000408 	.word	0x20000408
 80032e0:	2000042c 	.word	0x2000042c
 80032e4:	20000434 	.word	0x20000434
 80032e8:	20000448 	.word	0x20000448
 80032ec:	404e0000 	.word	0x404e0000
 80032f0:	20000040 	.word	0x20000040
 80032f4:	47ae147b 	.word	0x47ae147b
 80032f8:	3f847ae1 	.word	0x3f847ae1
	} else {
		new_vel3 = (rpm3 / 60.0) * dia3 * M_PI; // Positive velocity for forward direction
 80032fc:	4bb8      	ldr	r3, [pc, #736]	@ (80035e0 <calculateVel3+0x518>)
 80032fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	4bb7      	ldr	r3, [pc, #732]	@ (80035e4 <calculateVel3+0x51c>)
 8003308:	f7fd faa0 	bl	800084c <__aeabi_ddiv>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4614      	mov	r4, r2
 8003312:	461d      	mov	r5, r3
 8003314:	4bb4      	ldr	r3, [pc, #720]	@ (80035e8 <calculateVel3+0x520>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f7fd f915 	bl	8000548 <__aeabi_f2d>
 800331e:	4602      	mov	r2, r0
 8003320:	460b      	mov	r3, r1
 8003322:	4620      	mov	r0, r4
 8003324:	4629      	mov	r1, r5
 8003326:	f7fd f967 	bl	80005f8 <__aeabi_dmul>
 800332a:	4602      	mov	r2, r0
 800332c:	460b      	mov	r3, r1
 800332e:	4610      	mov	r0, r2
 8003330:	4619      	mov	r1, r3
 8003332:	a3a1      	add	r3, pc, #644	@ (adr r3, 80035b8 <calculateVel3+0x4f0>)
 8003334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003338:	f7fd f95e 	bl	80005f8 <__aeabi_dmul>
 800333c:	4602      	mov	r2, r0
 800333e:	460b      	mov	r3, r1
 8003340:	4610      	mov	r0, r2
 8003342:	4619      	mov	r1, r3
 8003344:	f7fd fc50 	bl	8000be8 <__aeabi_d2f>
 8003348:	4603      	mov	r3, r0
 800334a:	617b      	str	r3, [r7, #20]
	}
	// Constrain the velocity to the range [-1, 1]
	vel3 = fmax(-1.0, fmin(1.0, moving_average_filter3(new_vel3)));
 800334c:	ed97 0a05 	vldr	s0, [r7, #20]
 8003350:	f7ff fdce 	bl	8002ef0 <moving_average_filter3>
 8003354:	ee10 3a10 	vmov	r3, s0
 8003358:	4618      	mov	r0, r3
 800335a:	f7fd f8f5 	bl	8000548 <__aeabi_f2d>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 80035c0 <calculateVel3+0x4f8>
 8003366:	ec43 2b10 	vmov	d0, r2, r3
 800336a:	f00a fe2b 	bl	800dfc4 <fmin>
 800336e:	eeb0 7a40 	vmov.f32	s14, s0
 8003372:	eef0 7a60 	vmov.f32	s15, s1
 8003376:	ed9f 1b94 	vldr	d1, [pc, #592]	@ 80035c8 <calculateVel3+0x500>
 800337a:	eeb0 0a47 	vmov.f32	s0, s14
 800337e:	eef0 0a67 	vmov.f32	s1, s15
 8003382:	f00a fdf5 	bl	800df70 <fmax>
 8003386:	ec53 2b10 	vmov	r2, r3, d0
 800338a:	4610      	mov	r0, r2
 800338c:	4619      	mov	r1, r3
 800338e:	f7fd fc2b 	bl	8000be8 <__aeabi_d2f>
 8003392:	4603      	mov	r3, r0
 8003394:	4a95      	ldr	r2, [pc, #596]	@ (80035ec <calculateVel3+0x524>)
 8003396:	6013      	str	r3, [r2, #0]
	// Apply moving average filter for velocity
	// vel3 = moving_average_filter3(new_vel3);

	// Update position based on velocity and elapsed time
	distance_traveled3 += vel3 * (delta_time3 / 1000.0); // Linear distance traveled in meters
 8003398:	4b95      	ldr	r3, [pc, #596]	@ (80035f0 <calculateVel3+0x528>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7fd f8d3 	bl	8000548 <__aeabi_f2d>
 80033a2:	4604      	mov	r4, r0
 80033a4:	460d      	mov	r5, r1
 80033a6:	4b91      	ldr	r3, [pc, #580]	@ (80035ec <calculateVel3+0x524>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd f8cc 	bl	8000548 <__aeabi_f2d>
 80033b0:	4680      	mov	r8, r0
 80033b2:	4689      	mov	r9, r1
 80033b4:	6938      	ldr	r0, [r7, #16]
 80033b6:	f7fd f8c7 	bl	8000548 <__aeabi_f2d>
 80033ba:	f04f 0200 	mov.w	r2, #0
 80033be:	4b8d      	ldr	r3, [pc, #564]	@ (80035f4 <calculateVel3+0x52c>)
 80033c0:	f7fd fa44 	bl	800084c <__aeabi_ddiv>
 80033c4:	4602      	mov	r2, r0
 80033c6:	460b      	mov	r3, r1
 80033c8:	4640      	mov	r0, r8
 80033ca:	4649      	mov	r1, r9
 80033cc:	f7fd f914 	bl	80005f8 <__aeabi_dmul>
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4620      	mov	r0, r4
 80033d6:	4629      	mov	r1, r5
 80033d8:	f7fc ff58 	bl	800028c <__adddf3>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	4610      	mov	r0, r2
 80033e2:	4619      	mov	r1, r3
 80033e4:	f7fd fc00 	bl	8000be8 <__aeabi_d2f>
 80033e8:	4603      	mov	r3, r0
 80033ea:	4a81      	ldr	r2, [pc, #516]	@ (80035f0 <calculateVel3+0x528>)
 80033ec:	6013      	str	r3, [r2, #0]
	angular_position_rad3 += distance_traveled3 / (dia3 / 2.0); // Update angular position in radians
 80033ee:	4b82      	ldr	r3, [pc, #520]	@ (80035f8 <calculateVel3+0x530>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fd f8a8 	bl	8000548 <__aeabi_f2d>
 80033f8:	4604      	mov	r4, r0
 80033fa:	460d      	mov	r5, r1
 80033fc:	4b7c      	ldr	r3, [pc, #496]	@ (80035f0 <calculateVel3+0x528>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	4618      	mov	r0, r3
 8003402:	f7fd f8a1 	bl	8000548 <__aeabi_f2d>
 8003406:	4680      	mov	r8, r0
 8003408:	4689      	mov	r9, r1
 800340a:	4b77      	ldr	r3, [pc, #476]	@ (80035e8 <calculateVel3+0x520>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4618      	mov	r0, r3
 8003410:	f7fd f89a 	bl	8000548 <__aeabi_f2d>
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800341c:	f7fd fa16 	bl	800084c <__aeabi_ddiv>
 8003420:	4602      	mov	r2, r0
 8003422:	460b      	mov	r3, r1
 8003424:	4640      	mov	r0, r8
 8003426:	4649      	mov	r1, r9
 8003428:	f7fd fa10 	bl	800084c <__aeabi_ddiv>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4620      	mov	r0, r4
 8003432:	4629      	mov	r1, r5
 8003434:	f7fc ff2a 	bl	800028c <__adddf3>
 8003438:	4602      	mov	r2, r0
 800343a:	460b      	mov	r3, r1
 800343c:	4610      	mov	r0, r2
 800343e:	4619      	mov	r1, r3
 8003440:	f7fd fbd2 	bl	8000be8 <__aeabi_d2f>
 8003444:	4603      	mov	r3, r0
 8003446:	4a6c      	ldr	r2, [pc, #432]	@ (80035f8 <calculateVel3+0x530>)
 8003448:	6013      	str	r3, [r2, #0]
	angular_position_deg3 = angular_position_rad3 * (180.0 / M_PI); // Convert to degrees
 800344a:	4b6b      	ldr	r3, [pc, #428]	@ (80035f8 <calculateVel3+0x530>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	4618      	mov	r0, r3
 8003450:	f7fd f87a 	bl	8000548 <__aeabi_f2d>
 8003454:	a35e      	add	r3, pc, #376	@ (adr r3, 80035d0 <calculateVel3+0x508>)
 8003456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345a:	f7fd f8cd 	bl	80005f8 <__aeabi_dmul>
 800345e:	4602      	mov	r2, r0
 8003460:	460b      	mov	r3, r1
 8003462:	4610      	mov	r0, r2
 8003464:	4619      	mov	r1, r3
 8003466:	f7fd fbbf 	bl	8000be8 <__aeabi_d2f>
 800346a:	4603      	mov	r3, r0
 800346c:	4a63      	ldr	r2, [pc, #396]	@ (80035fc <calculateVel3+0x534>)
 800346e:	6013      	str	r3, [r2, #0]
	angular_position_deg3 = fmod(angular_position_deg3, 360.0);
 8003470:	4b62      	ldr	r3, [pc, #392]	@ (80035fc <calculateVel3+0x534>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4618      	mov	r0, r3
 8003476:	f7fd f867 	bl	8000548 <__aeabi_f2d>
 800347a:	4602      	mov	r2, r0
 800347c:	460b      	mov	r3, r1
 800347e:	ed9f 1b56 	vldr	d1, [pc, #344]	@ 80035d8 <calculateVel3+0x510>
 8003482:	ec43 2b10 	vmov	d0, r2, r3
 8003486:	f00a fc71 	bl	800dd6c <fmod>
 800348a:	ec53 2b10 	vmov	r2, r3, d0
 800348e:	4610      	mov	r0, r2
 8003490:	4619      	mov	r1, r3
 8003492:	f7fd fba9 	bl	8000be8 <__aeabi_d2f>
 8003496:	4603      	mov	r3, r0
 8003498:	4a58      	ldr	r2, [pc, #352]	@ (80035fc <calculateVel3+0x534>)
 800349a:	6013      	str	r3, [r2, #0]
	// Kalman filter update
	estimate3 = estimate3; // Predicted state (previous estimate)
 800349c:	4b58      	ldr	r3, [pc, #352]	@ (8003600 <calculateVel3+0x538>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4a57      	ldr	r2, [pc, #348]	@ (8003600 <calculateVel3+0x538>)
 80034a2:	6013      	str	r3, [r2, #0]
	error_covariance3 += process_noise3; // Update error covariance
 80034a4:	4b57      	ldr	r3, [pc, #348]	@ (8003604 <calculateVel3+0x53c>)
 80034a6:	ed93 7a00 	vldr	s14, [r3]
 80034aa:	4b57      	ldr	r3, [pc, #348]	@ (8003608 <calculateVel3+0x540>)
 80034ac:	edd3 7a00 	vldr	s15, [r3]
 80034b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034b4:	4b53      	ldr	r3, [pc, #332]	@ (8003604 <calculateVel3+0x53c>)
 80034b6:	edc3 7a00 	vstr	s15, [r3]

	// Measurement update
	kalman_gain3 = error_covariance3 / (error_covariance3 + measurement_noise3); // Calculate Kalman gain
 80034ba:	4b52      	ldr	r3, [pc, #328]	@ (8003604 <calculateVel3+0x53c>)
 80034bc:	edd3 6a00 	vldr	s13, [r3]
 80034c0:	4b50      	ldr	r3, [pc, #320]	@ (8003604 <calculateVel3+0x53c>)
 80034c2:	ed93 7a00 	vldr	s14, [r3]
 80034c6:	4b51      	ldr	r3, [pc, #324]	@ (800360c <calculateVel3+0x544>)
 80034c8:	edd3 7a00 	vldr	s15, [r3]
 80034cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80034d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034d4:	4b4e      	ldr	r3, [pc, #312]	@ (8003610 <calculateVel3+0x548>)
 80034d6:	edc3 7a00 	vstr	s15, [r3]
	estimate3 += kalman_gain3 * (vel3 - estimate3); // Update estimate with measurement
 80034da:	4b44      	ldr	r3, [pc, #272]	@ (80035ec <calculateVel3+0x524>)
 80034dc:	ed93 7a00 	vldr	s14, [r3]
 80034e0:	4b47      	ldr	r3, [pc, #284]	@ (8003600 <calculateVel3+0x538>)
 80034e2:	edd3 7a00 	vldr	s15, [r3]
 80034e6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034ea:	4b49      	ldr	r3, [pc, #292]	@ (8003610 <calculateVel3+0x548>)
 80034ec:	edd3 7a00 	vldr	s15, [r3]
 80034f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80034f4:	4b42      	ldr	r3, [pc, #264]	@ (8003600 <calculateVel3+0x538>)
 80034f6:	edd3 7a00 	vldr	s15, [r3]
 80034fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80034fe:	4b40      	ldr	r3, [pc, #256]	@ (8003600 <calculateVel3+0x538>)
 8003500:	edc3 7a00 	vstr	s15, [r3]
	error_covariance3 = (1 - kalman_gain3) * error_covariance3; // Update error covariance
 8003504:	4b42      	ldr	r3, [pc, #264]	@ (8003610 <calculateVel3+0x548>)
 8003506:	edd3 7a00 	vldr	s15, [r3]
 800350a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800350e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003512:	4b3c      	ldr	r3, [pc, #240]	@ (8003604 <calculateVel3+0x53c>)
 8003514:	edd3 7a00 	vldr	s15, [r3]
 8003518:	ee67 7a27 	vmul.f32	s15, s14, s15
 800351c:	4b39      	ldr	r3, [pc, #228]	@ (8003604 <calculateVel3+0x53c>)
 800351e:	edc3 7a00 	vstr	s15, [r3]

	// Calculate control output using PID controller
	control_output3 = PID_Controller3(Kp3, Ki3, Kd3, &integral1_3, last_error3,
 8003522:	4b3c      	ldr	r3, [pc, #240]	@ (8003614 <calculateVel3+0x54c>)
 8003524:	edd3 7a00 	vldr	s15, [r3]
 8003528:	4b3b      	ldr	r3, [pc, #236]	@ (8003618 <calculateVel3+0x550>)
 800352a:	ed93 7a00 	vldr	s14, [r3]
 800352e:	4b3b      	ldr	r3, [pc, #236]	@ (800361c <calculateVel3+0x554>)
 8003530:	edd3 6a00 	vldr	s13, [r3]
 8003534:	4b3a      	ldr	r3, [pc, #232]	@ (8003620 <calculateVel3+0x558>)
 8003536:	ed93 6a00 	vldr	s12, [r3]
 800353a:	4b2c      	ldr	r3, [pc, #176]	@ (80035ec <calculateVel3+0x524>)
 800353c:	edd3 5a00 	vldr	s11, [r3]
 8003540:	eef0 2a65 	vmov.f32	s5, s11
 8003544:	ed97 2a01 	vldr	s4, [r7, #4]
 8003548:	eef0 1a46 	vmov.f32	s3, s12
 800354c:	4835      	ldr	r0, [pc, #212]	@ (8003624 <calculateVel3+0x55c>)
 800354e:	eeb0 1a66 	vmov.f32	s2, s13
 8003552:	eef0 0a47 	vmov.f32	s1, s14
 8003556:	eeb0 0a67 	vmov.f32	s0, s15
 800355a:	f7ff fd43 	bl	8002fe4 <PID_Controller3>
 800355e:	eef0 7a40 	vmov.f32	s15, s0
 8003562:	4b31      	ldr	r3, [pc, #196]	@ (8003628 <calculateVel3+0x560>)
 8003564:	edc3 7a00 	vstr	s15, [r3]
			velTag3, vel3);

	// Implement ramping to control output
	if (fabs(control_output3 - last_control_output3) > RAMP_RATE) {
 8003568:	4b2f      	ldr	r3, [pc, #188]	@ (8003628 <calculateVel3+0x560>)
 800356a:	ed93 7a00 	vldr	s14, [r3]
 800356e:	4b2f      	ldr	r3, [pc, #188]	@ (800362c <calculateVel3+0x564>)
 8003570:	edd3 7a00 	vldr	s15, [r3]
 8003574:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003578:	eef0 7ae7 	vabs.f32	s15, s15
 800357c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003580:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003584:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003588:	dd62      	ble.n	8003650 <calculateVel3+0x588>
		control_output3 = last_control_output3
				+ (control_output3 > last_control_output3 ?
 800358a:	4b28      	ldr	r3, [pc, #160]	@ (800362c <calculateVel3+0x564>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f7fc ffda 	bl	8000548 <__aeabi_f2d>
 8003594:	4602      	mov	r2, r0
 8003596:	460b      	mov	r3, r1
 8003598:	4923      	ldr	r1, [pc, #140]	@ (8003628 <calculateVel3+0x560>)
 800359a:	ed91 7a00 	vldr	s14, [r1]
 800359e:	4923      	ldr	r1, [pc, #140]	@ (800362c <calculateVel3+0x564>)
 80035a0:	edd1 7a00 	vldr	s15, [r1]
				RAMP_RATE :
 80035a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80035a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ac:	dd42      	ble.n	8003634 <calculateVel3+0x56c>
 80035ae:	f04f 0000 	mov.w	r0, #0
 80035b2:	491f      	ldr	r1, [pc, #124]	@ (8003630 <calculateVel3+0x568>)
 80035b4:	e041      	b.n	800363a <calculateVel3+0x572>
 80035b6:	bf00      	nop
 80035b8:	54442d18 	.word	0x54442d18
 80035bc:	400921fb 	.word	0x400921fb
 80035c0:	00000000 	.word	0x00000000
 80035c4:	3ff00000 	.word	0x3ff00000
 80035c8:	00000000 	.word	0x00000000
 80035cc:	bff00000 	.word	0xbff00000
 80035d0:	1a63c1f8 	.word	0x1a63c1f8
 80035d4:	404ca5dc 	.word	0x404ca5dc
 80035d8:	00000000 	.word	0x00000000
 80035dc:	40768000 	.word	0x40768000
 80035e0:	20000410 	.word	0x20000410
 80035e4:	404e0000 	.word	0x404e0000
 80035e8:	20000040 	.word	0x20000040
 80035ec:	20000418 	.word	0x20000418
 80035f0:	2000044c 	.word	0x2000044c
 80035f4:	408f4000 	.word	0x408f4000
 80035f8:	20000438 	.word	0x20000438
 80035fc:	2000043c 	.word	0x2000043c
 8003600:	20000430 	.word	0x20000430
 8003604:	20000054 	.word	0x20000054
 8003608:	20000058 	.word	0x20000058
 800360c:	2000005c 	.word	0x2000005c
 8003610:	20000050 	.word	0x20000050
 8003614:	20000044 	.word	0x20000044
 8003618:	20000048 	.word	0x20000048
 800361c:	2000004c 	.word	0x2000004c
 8003620:	20000424 	.word	0x20000424
 8003624:	20000420 	.word	0x20000420
 8003628:	2000041c 	.word	0x2000041c
 800362c:	20000428 	.word	0x20000428
 8003630:	40140000 	.word	0x40140000
 8003634:	f04f 0000 	mov.w	r0, #0
 8003638:	4981      	ldr	r1, [pc, #516]	@ (8003840 <calculateVel3+0x778>)
				+ (control_output3 > last_control_output3 ?
 800363a:	f7fc fe27 	bl	800028c <__adddf3>
 800363e:	4602      	mov	r2, r0
 8003640:	460b      	mov	r3, r1
 8003642:	4610      	mov	r0, r2
 8003644:	4619      	mov	r1, r3
 8003646:	f7fd facf 	bl	8000be8 <__aeabi_d2f>
 800364a:	4603      	mov	r3, r0
		control_output3 = last_control_output3
 800364c:	4a7d      	ldr	r2, [pc, #500]	@ (8003844 <calculateVel3+0x77c>)
 800364e:	6013      	str	r3, [r2, #0]
															-RAMP_RATE);
	}

	// Implement hysteresis to prevent rapid switching
	if ((last_control_output3 > 0 && control_output3 < -HYSTERESIS)
 8003650:	4b7d      	ldr	r3, [pc, #500]	@ (8003848 <calculateVel3+0x780>)
 8003652:	edd3 7a00 	vldr	s15, [r3]
 8003656:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365e:	dd0c      	ble.n	800367a <calculateVel3+0x5b2>
 8003660:	4b78      	ldr	r3, [pc, #480]	@ (8003844 <calculateVel3+0x77c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc ff6f 	bl	8000548 <__aeabi_f2d>
 800366a:	a369      	add	r3, pc, #420	@ (adr r3, 8003810 <calculateVel3+0x748>)
 800366c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003670:	f7fd fa34 	bl	8000adc <__aeabi_dcmplt>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d114      	bne.n	80036a4 <calculateVel3+0x5dc>
			|| (last_control_output3 < 0 && control_output3 > HYSTERESIS)) {
 800367a:	4b73      	ldr	r3, [pc, #460]	@ (8003848 <calculateVel3+0x780>)
 800367c:	edd3 7a00 	vldr	s15, [r3]
 8003680:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003688:	d510      	bpl.n	80036ac <calculateVel3+0x5e4>
 800368a:	4b6e      	ldr	r3, [pc, #440]	@ (8003844 <calculateVel3+0x77c>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f7fc ff5a 	bl	8000548 <__aeabi_f2d>
 8003694:	a360      	add	r3, pc, #384	@ (adr r3, 8003818 <calculateVel3+0x750>)
 8003696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369a:	f7fd fa3d 	bl	8000b18 <__aeabi_dcmpgt>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d003      	beq.n	80036ac <calculateVel3+0x5e4>
		control_output3 = last_control_output3; // Maintain last control output if within hysteresis
 80036a4:	4b68      	ldr	r3, [pc, #416]	@ (8003848 <calculateVel3+0x780>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a66      	ldr	r2, [pc, #408]	@ (8003844 <calculateVel3+0x77c>)
 80036aa:	6013      	str	r3, [r2, #0]
	}

	realVel3 = vel3 / 2.0; // Scale factor
 80036ac:	4b67      	ldr	r3, [pc, #412]	@ (800384c <calculateVel3+0x784>)
 80036ae:	ed93 7a00 	vldr	s14, [r3]
 80036b2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80036b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80036ba:	4b65      	ldr	r3, [pc, #404]	@ (8003850 <calculateVel3+0x788>)
 80036bc:	edc3 7a00 	vstr	s15, [r3]
	realRPM3 = rpm3 / 2.0;
 80036c0:	4b64      	ldr	r3, [pc, #400]	@ (8003854 <calculateVel3+0x78c>)
 80036c2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80036c6:	f04f 0200 	mov.w	r2, #0
 80036ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80036ce:	f7fd f8bd 	bl	800084c <__aeabi_ddiv>
 80036d2:	4602      	mov	r2, r0
 80036d4:	460b      	mov	r3, r1
 80036d6:	4610      	mov	r0, r2
 80036d8:	4619      	mov	r1, r3
 80036da:	f7fd fa85 	bl	8000be8 <__aeabi_d2f>
 80036de:	4603      	mov	r3, r0
 80036e0:	4a5d      	ldr	r2, [pc, #372]	@ (8003858 <calculateVel3+0x790>)
 80036e2:	6013      	str	r3, [r2, #0]
	if (realVel3 <= 0.01 && velTag3 >= 0.0) {
 80036e4:	4b5a      	ldr	r3, [pc, #360]	@ (8003850 <calculateVel3+0x788>)
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fc ff2d 	bl	8000548 <__aeabi_f2d>
 80036ee:	a34c      	add	r3, pc, #304	@ (adr r3, 8003820 <calculateVel3+0x758>)
 80036f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036f4:	f7fd f9fc 	bl	8000af0 <__aeabi_dcmple>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00b      	beq.n	8003716 <calculateVel3+0x64e>
 80036fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8003702:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003706:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800370a:	db04      	blt.n	8003716 <calculateVel3+0x64e>
		realVel3 = 0.0;
 800370c:	4b50      	ldr	r3, [pc, #320]	@ (8003850 <calculateVel3+0x788>)
 800370e:	f04f 0200 	mov.w	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	e017      	b.n	8003746 <calculateVel3+0x67e>
	} else if (realVel3 >= -0.01 && velTag3 <= 0.0) {
 8003716:	4b4e      	ldr	r3, [pc, #312]	@ (8003850 <calculateVel3+0x788>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fc ff14 	bl	8000548 <__aeabi_f2d>
 8003720:	a341      	add	r3, pc, #260	@ (adr r3, 8003828 <calculateVel3+0x760>)
 8003722:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003726:	f7fd f9ed 	bl	8000b04 <__aeabi_dcmpge>
 800372a:	4603      	mov	r3, r0
 800372c:	2b00      	cmp	r3, #0
 800372e:	d00a      	beq.n	8003746 <calculateVel3+0x67e>
 8003730:	edd7 7a01 	vldr	s15, [r7, #4]
 8003734:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800373c:	d803      	bhi.n	8003746 <calculateVel3+0x67e>
		realVel3 = 0.0;
 800373e:	4b44      	ldr	r3, [pc, #272]	@ (8003850 <calculateVel3+0x788>)
 8003740:	f04f 0200 	mov.w	r2, #0
 8003744:	601a      	str	r2, [r3, #0]
	}
	// Limit control_output4 to the range [-0.27, 0.27]
	control_output3 = fmax(-0.27, fmin(0.27, control_output3));
 8003746:	4b3f      	ldr	r3, [pc, #252]	@ (8003844 <calculateVel3+0x77c>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4618      	mov	r0, r3
 800374c:	f7fc fefc 	bl	8000548 <__aeabi_f2d>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	ed9f 1b36 	vldr	d1, [pc, #216]	@ 8003830 <calculateVel3+0x768>
 8003758:	ec43 2b10 	vmov	d0, r2, r3
 800375c:	f00a fc32 	bl	800dfc4 <fmin>
 8003760:	eeb0 7a40 	vmov.f32	s14, s0
 8003764:	eef0 7a60 	vmov.f32	s15, s1
 8003768:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 8003838 <calculateVel3+0x770>
 800376c:	eeb0 0a47 	vmov.f32	s0, s14
 8003770:	eef0 0a67 	vmov.f32	s1, s15
 8003774:	f00a fbfc 	bl	800df70 <fmax>
 8003778:	ec53 2b10 	vmov	r2, r3, d0
 800377c:	4610      	mov	r0, r2
 800377e:	4619      	mov	r1, r3
 8003780:	f7fd fa32 	bl	8000be8 <__aeabi_d2f>
 8003784:	4603      	mov	r3, r0
 8003786:	4a2f      	ldr	r2, [pc, #188]	@ (8003844 <calculateVel3+0x77c>)
 8003788:	6013      	str	r3, [r2, #0]
	// Set the PWM duty cycle based on the sign of desired_velocity
	if (velTag3 > 0) {
 800378a:	edd7 7a01 	vldr	s15, [r7, #4]
 800378e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003796:	dd14      	ble.n	80037c2 <calculateVel3+0x6fa>
		// Positive velocity
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8003798:	4b30      	ldr	r3, [pc, #192]	@ (800385c <calculateVel3+0x794>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2200      	movs	r2, #0
 800379e:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2,
 80037a0:	4b28      	ldr	r3, [pc, #160]	@ (8003844 <calculateVel3+0x77c>)
 80037a2:	edd3 7a00 	vldr	s15, [r3]
 80037a6:	eeb0 0a67 	vmov.f32	s0, s15
 80037aa:	f7ff fbe1 	bl	8002f70 <calculate_pwm3>
 80037ae:	eef0 7a40 	vmov.f32	s15, s0
 80037b2:	4b2a      	ldr	r3, [pc, #168]	@ (800385c <calculateVel3+0x794>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ba:	ee17 2a90 	vmov	r2, s15
 80037be:	639a      	str	r2, [r3, #56]	@ 0x38
 80037c0:	e01a      	b.n	80037f8 <calculateVel3+0x730>
				calculate_pwm3(control_output3));
	} else if (velTag3 < 0) {
 80037c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80037c6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80037ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037ce:	d513      	bpl.n	80037f8 <calculateVel3+0x730>
		// Negative velocity
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1,
 80037d0:	4b1c      	ldr	r3, [pc, #112]	@ (8003844 <calculateVel3+0x77c>)
 80037d2:	edd3 7a00 	vldr	s15, [r3]
 80037d6:	eeb0 0a67 	vmov.f32	s0, s15
 80037da:	f7ff fbc9 	bl	8002f70 <calculate_pwm3>
 80037de:	eef0 7a40 	vmov.f32	s15, s0
 80037e2:	4b1e      	ldr	r3, [pc, #120]	@ (800385c <calculateVel3+0x794>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80037ea:	ee17 2a90 	vmov	r2, s15
 80037ee:	635a      	str	r2, [r3, #52]	@ 0x34
				calculate_pwm3(control_output3));
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80037f0:	4b1a      	ldr	r3, [pc, #104]	@ (800385c <calculateVel3+0x794>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2200      	movs	r2, #0
 80037f6:	639a      	str	r2, [r3, #56]	@ 0x38
	}

	// Update last time and last control output
	last_time3 = current_time3;
 80037f8:	4a19      	ldr	r2, [pc, #100]	@ (8003860 <calculateVel3+0x798>)
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	6013      	str	r3, [r2, #0]
	last_control_output3 = control_output3;
 80037fe:	4b11      	ldr	r3, [pc, #68]	@ (8003844 <calculateVel3+0x77c>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a11      	ldr	r2, [pc, #68]	@ (8003848 <calculateVel3+0x780>)
 8003804:	6013      	str	r3, [r2, #0]
}
 8003806:	3718      	adds	r7, #24
 8003808:	46bd      	mov	sp, r7
 800380a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800380e:	bf00      	nop
 8003810:	eb851eb8 	.word	0xeb851eb8
 8003814:	bf9eb851 	.word	0xbf9eb851
 8003818:	eb851eb8 	.word	0xeb851eb8
 800381c:	3f9eb851 	.word	0x3f9eb851
 8003820:	47ae147b 	.word	0x47ae147b
 8003824:	3f847ae1 	.word	0x3f847ae1
 8003828:	47ae147b 	.word	0x47ae147b
 800382c:	bf847ae1 	.word	0xbf847ae1
 8003830:	147ae148 	.word	0x147ae148
 8003834:	3fd147ae 	.word	0x3fd147ae
 8003838:	147ae148 	.word	0x147ae148
 800383c:	bfd147ae 	.word	0xbfd147ae
 8003840:	c0140000 	.word	0xc0140000
 8003844:	2000041c 	.word	0x2000041c
 8003848:	20000428 	.word	0x20000428
 800384c:	20000418 	.word	0x20000418
 8003850:	20000440 	.word	0x20000440
 8003854:	20000410 	.word	0x20000410
 8003858:	20000444 	.word	0x20000444
 800385c:	200006d8 	.word	0x200006d8
 8003860:	20000434 	.word	0x20000434
 8003864:	00000000 	.word	0x00000000

08003868 <moving_average_filter4>:
float angular_position_deg4 = 0.0; // Angular position in degrees
float realVel4;
float realRPM4;

// Function to calculate exponential moving average
float moving_average_filter4(float new_velocity) {
 8003868:	b5b0      	push	{r4, r5, r7, lr}
 800386a:	b082      	sub	sp, #8
 800386c:	af00      	add	r7, sp, #0
 800386e:	ed87 0a01 	vstr	s0, [r7, #4]
	static float ema4 = 0.0; // Initialize EMA variable
	ema4 = (SMOOTHING_FACTOR * new_velocity) + ((1 - SMOOTHING_FACTOR) * ema4);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f7fc fe68 	bl	8000548 <__aeabi_f2d>
 8003878:	a318      	add	r3, pc, #96	@ (adr r3, 80038dc <moving_average_filter4+0x74>)
 800387a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800387e:	f7fc febb 	bl	80005f8 <__aeabi_dmul>
 8003882:	4602      	mov	r2, r0
 8003884:	460b      	mov	r3, r1
 8003886:	4614      	mov	r4, r2
 8003888:	461d      	mov	r5, r3
 800388a:	4b13      	ldr	r3, [pc, #76]	@ (80038d8 <moving_average_filter4+0x70>)
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	4618      	mov	r0, r3
 8003890:	f7fc fe5a 	bl	8000548 <__aeabi_f2d>
 8003894:	a30e      	add	r3, pc, #56	@ (adr r3, 80038d0 <moving_average_filter4+0x68>)
 8003896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800389a:	f7fc fead 	bl	80005f8 <__aeabi_dmul>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4620      	mov	r0, r4
 80038a4:	4629      	mov	r1, r5
 80038a6:	f7fc fcf1 	bl	800028c <__adddf3>
 80038aa:	4602      	mov	r2, r0
 80038ac:	460b      	mov	r3, r1
 80038ae:	4610      	mov	r0, r2
 80038b0:	4619      	mov	r1, r3
 80038b2:	f7fd f999 	bl	8000be8 <__aeabi_d2f>
 80038b6:	4603      	mov	r3, r0
 80038b8:	4a07      	ldr	r2, [pc, #28]	@ (80038d8 <moving_average_filter4+0x70>)
 80038ba:	6013      	str	r3, [r2, #0]
	return ema4;
 80038bc:	4b06      	ldr	r3, [pc, #24]	@ (80038d8 <moving_average_filter4+0x70>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	ee07 3a90 	vmov	s15, r3
}
 80038c4:	eeb0 0a67 	vmov.f32	s0, s15
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bdb0      	pop	{r4, r5, r7, pc}
 80038ce:	bf00      	nop
 80038d0:	9999999a 	.word	0x9999999a
 80038d4:	3fe99999 	.word	0x3fe99999
 80038d8:	200004d0 	.word	0x200004d0
 80038dc:	9999999a 	.word	0x9999999a
 80038e0:	3fc99999 	.word	0x3fc99999
 80038e4:	00000000 	.word	0x00000000

080038e8 <calculate_pwm4>:

// Function to calculate PWM duty cycle based on desired velocity
float calculate_pwm4(float desired_velocity) {
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	ed87 0a01 	vstr	s0, [r7, #4]
	if (desired_velocity < 0) {
 80038f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80038f6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80038fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038fe:	d505      	bpl.n	800390c <calculate_pwm4+0x24>
		desired_velocity = -desired_velocity;
 8003900:	edd7 7a01 	vldr	s15, [r7, #4]
 8003904:	eef1 7a67 	vneg.f32	s15, s15
 8003908:	edc7 7a01 	vstr	s15, [r7, #4]
	}
	return (desired_velocity / MAX_VELOCITY) * MAX_PWM_VALUE; // Scale to PWM range
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f7fc fe1b 	bl	8000548 <__aeabi_f2d>
 8003912:	a310      	add	r3, pc, #64	@ (adr r3, 8003954 <calculate_pwm4+0x6c>)
 8003914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003918:	f7fc ff98 	bl	800084c <__aeabi_ddiv>
 800391c:	4602      	mov	r2, r0
 800391e:	460b      	mov	r3, r1
 8003920:	4610      	mov	r0, r2
 8003922:	4619      	mov	r1, r3
 8003924:	f04f 0200 	mov.w	r2, #0
 8003928:	4b09      	ldr	r3, [pc, #36]	@ (8003950 <calculate_pwm4+0x68>)
 800392a:	f7fc fe65 	bl	80005f8 <__aeabi_dmul>
 800392e:	4602      	mov	r2, r0
 8003930:	460b      	mov	r3, r1
 8003932:	4610      	mov	r0, r2
 8003934:	4619      	mov	r1, r3
 8003936:	f7fd f957 	bl	8000be8 <__aeabi_d2f>
 800393a:	4603      	mov	r3, r0
 800393c:	ee07 3a90 	vmov	s15, r3
}
 8003940:	eeb0 0a67 	vmov.f32	s0, s15
 8003944:	3708      	adds	r7, #8
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	f3af 8000 	nop.w
 8003950:	408f4000 	.word	0x408f4000
 8003954:	147ae148 	.word	0x147ae148
 8003958:	3fd147ae 	.word	0x3fd147ae

0800395c <PID_Controller4>:

// PID Controller Function with Anti-Windup
float PID_Controller4(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 800395c:	b480      	push	{r7}
 800395e:	b08d      	sub	sp, #52	@ 0x34
 8003960:	af00      	add	r7, sp, #0
 8003962:	ed87 0a07 	vstr	s0, [r7, #28]
 8003966:	edc7 0a06 	vstr	s1, [r7, #24]
 800396a:	ed87 1a05 	vstr	s2, [r7, #20]
 800396e:	6138      	str	r0, [r7, #16]
 8003970:	edc7 1a03 	vstr	s3, [r7, #12]
 8003974:	ed87 2a02 	vstr	s4, [r7, #8]
 8003978:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float error4 = setpoint - measured_value;
 800397c:	ed97 7a02 	vldr	s14, [r7, #8]
 8003980:	edd7 7a01 	vldr	s15, [r7, #4]
 8003984:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003988:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += error4;
 800398c:	693b      	ldr	r3, [r7, #16]
 800398e:	ed93 7a00 	vldr	s14, [r3]
 8003992:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003996:	ee77 7a27 	vadd.f32	s15, s14, s15
 800399a:	693b      	ldr	r3, [r7, #16]
 800399c:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 80039a0:	693b      	ldr	r3, [r7, #16]
 80039a2:	edd3 7a00 	vldr	s15, [r3]
 80039a6:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8003a30 <PID_Controller4+0xd4>
 80039aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039b2:	dd03      	ble.n	80039bc <PID_Controller4+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003a34 <PID_Controller4+0xd8>)
 80039b8:	601a      	str	r2, [r3, #0]
 80039ba:	e00c      	b.n	80039d6 <PID_Controller4+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	edd3 7a00 	vldr	s15, [r3]
 80039c2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003a38 <PID_Controller4+0xdc>
 80039c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039ce:	d502      	bpl.n	80039d6 <PID_Controller4+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	4a1a      	ldr	r2, [pc, #104]	@ (8003a3c <PID_Controller4+0xe0>)
 80039d4:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivative4 = error4 - last_error;
 80039d6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80039da:	edd7 7a03 	vldr	s15, [r7, #12]
 80039de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039e2:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float output4 = (Kp * error4) + (Ki * (*integral)) + (Kd * derivative4);
 80039e6:	ed97 7a07 	vldr	s14, [r7, #28]
 80039ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80039ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	edd3 6a00 	vldr	s13, [r3]
 80039f8:	edd7 7a06 	vldr	s15, [r7, #24]
 80039fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a04:	edd7 6a05 	vldr	s13, [r7, #20]
 8003a08:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003a10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a14:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = error4;
 8003a18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a1a:	60fb      	str	r3, [r7, #12]

	return output4; // Return the control output
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1e:	ee07 3a90 	vmov	s15, r3
}
 8003a22:	eeb0 0a67 	vmov.f32	s0, s15
 8003a26:	3734      	adds	r7, #52	@ 0x34
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a2e:	4770      	bx	lr
 8003a30:	42c80000 	.word	0x42c80000
 8003a34:	42c80000 	.word	0x42c80000
 8003a38:	c2c80000 	.word	0xc2c80000
 8003a3c:	c2c80000 	.word	0xc2c80000

08003a40 <calculateVel4>:

int32_t current_pulse_count4 = 0;
float distance_traveled4 = 0.0;
// Function to calculate RPM and control the motor
void calculateVel4(float velTag4, float current_time4) {
 8003a40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003a44:	b086      	sub	sp, #24
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	ed87 0a01 	vstr	s0, [r7, #4]
 8003a4c:	edc7 0a00 	vstr	s1, [r7]

	// Check if velTag4 is within the deadband
	if (fabs(velTag4) < DEAD_BAND) {
 8003a50:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a54:	eef0 7ae7 	vabs.f32	s15, s15
 8003a58:	ee17 0a90 	vmov	r0, s15
 8003a5c:	f7fc fd74 	bl	8000548 <__aeabi_f2d>
 8003a60:	a382      	add	r3, pc, #520	@ (adr r3, 8003c6c <calculateVel4+0x22c>)
 8003a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a66:	f7fd f839 	bl	8000adc <__aeabi_dcmplt>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d002      	beq.n	8003a76 <calculateVel4+0x36>
		velTag4 = 0; // Set velTag4 to zero if within deadband
 8003a70:	f04f 0300 	mov.w	r3, #0
 8003a74:	607b      	str	r3, [r7, #4]
	}

	// Immediate stop if velTag4 is 0
	if (velTag4 == 0) {
 8003a76:	edd7 7a01 	vldr	s15, [r7, #4]
 8003a7a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003a7e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a82:	d13c      	bne.n	8003afe <calculateVel4+0xbe>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8003a84:	4b68      	ldr	r3, [pc, #416]	@ (8003c28 <calculateVel4+0x1e8>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8003a8c:	4b66      	ldr	r3, [pc, #408]	@ (8003c28 <calculateVel4+0x1e8>)
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2200      	movs	r2, #0
 8003a92:	641a      	str	r2, [r3, #64]	@ 0x40
		vel4 = 0.0;
 8003a94:	4b65      	ldr	r3, [pc, #404]	@ (8003c2c <calculateVel4+0x1ec>)
 8003a96:	f04f 0200 	mov.w	r2, #0
 8003a9a:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim5, 0);
 8003a9c:	4b64      	ldr	r3, [pc, #400]	@ (8003c30 <calculateVel4+0x1f0>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	625a      	str	r2, [r3, #36]	@ 0x24
		rpm4 = 0.0;
 8003aa4:	4963      	ldr	r1, [pc, #396]	@ (8003c34 <calculateVel4+0x1f4>)
 8003aa6:	f04f 0200 	mov.w	r2, #0
 8003aaa:	f04f 0300 	mov.w	r3, #0
 8003aae:	e9c1 2300 	strd	r2, r3, [r1]
		control_output4 = 0.0;
 8003ab2:	4b61      	ldr	r3, [pc, #388]	@ (8003c38 <calculateVel4+0x1f8>)
 8003ab4:	f04f 0200 	mov.w	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
		// Reset variables except angular_position_rad4
		realVel4 = 0.0;
 8003aba:	4b60      	ldr	r3, [pc, #384]	@ (8003c3c <calculateVel4+0x1fc>)
 8003abc:	f04f 0200 	mov.w	r2, #0
 8003ac0:	601a      	str	r2, [r3, #0]
		realRPM4 = 0.0;
 8003ac2:	4b5f      	ldr	r3, [pc, #380]	@ (8003c40 <calculateVel4+0x200>)
 8003ac4:	f04f 0200 	mov.w	r2, #0
 8003ac8:	601a      	str	r2, [r3, #0]
		integral1_4 = 0.0;
 8003aca:	4b5e      	ldr	r3, [pc, #376]	@ (8003c44 <calculateVel4+0x204>)
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]
		last_error4 = 0.0;
 8003ad2:	4b5d      	ldr	r3, [pc, #372]	@ (8003c48 <calculateVel4+0x208>)
 8003ad4:	f04f 0200 	mov.w	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]
		last_control_output4 = 0.0;
 8003ada:	4b5c      	ldr	r3, [pc, #368]	@ (8003c4c <calculateVel4+0x20c>)
 8003adc:	f04f 0200 	mov.w	r2, #0
 8003ae0:	601a      	str	r2, [r3, #0]
		distance_traveled4 = 0.0;
 8003ae2:	4b5b      	ldr	r3, [pc, #364]	@ (8003c50 <calculateVel4+0x210>)
 8003ae4:	f04f 0200 	mov.w	r2, #0
 8003ae8:	601a      	str	r2, [r3, #0]
		pulse_count4 = 0; // Reset pulse count
 8003aea:	4b5a      	ldr	r3, [pc, #360]	@ (8003c54 <calculateVel4+0x214>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
		last_velTag4 = velTag4; // Update last velTag4
 8003af0:	4a59      	ldr	r2, [pc, #356]	@ (8003c58 <calculateVel4+0x218>)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6013      	str	r3, [r2, #0]
		HAL_Delay(STOP_DURATION); // Wait for 100 ms
 8003af6:	2064      	movs	r0, #100	@ 0x64
 8003af8:	f002 f91e 	bl	8005d38 <HAL_Delay>
		return; // Exit the function
 8003afc:	e33f      	b.n	800417e <calculateVel4+0x73e>
	}

	// Calculate the time elapsed since the last update
	float delta_time4 = current_time4 - last_time4;
 8003afe:	4b57      	ldr	r3, [pc, #348]	@ (8003c5c <calculateVel4+0x21c>)
 8003b00:	edd3 7a00 	vldr	s15, [r3]
 8003b04:	ed97 7a00 	vldr	s14, [r7]
 8003b08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003b0c:	edc7 7a04 	vstr	s15, [r7, #16]

	// Read the current pulse count
	current_pulse_count4 = __HAL_TIM_GET_COUNTER(&htim5);
 8003b10:	4b47      	ldr	r3, [pc, #284]	@ (8003c30 <calculateVel4+0x1f0>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b16:	461a      	mov	r2, r3
 8003b18:	4b51      	ldr	r3, [pc, #324]	@ (8003c60 <calculateVel4+0x220>)
 8003b1a:	601a      	str	r2, [r3, #0]
	HAL_Delay(10);
 8003b1c:	200a      	movs	r0, #10
 8003b1e:	f002 f90b 	bl	8005d38 <HAL_Delay>

	// Calculate the difference in pulse count
	int32_t pulse_difference4 = current_pulse_count4 - pulse_count4;
 8003b22:	4b4f      	ldr	r3, [pc, #316]	@ (8003c60 <calculateVel4+0x220>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	461a      	mov	r2, r3
 8003b28:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <calculateVel4+0x214>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	1ad3      	subs	r3, r2, r3
 8003b2e:	60fb      	str	r3, [r7, #12]

	// Calculate RPM as a positive value
	rpm4 = fabs((float) pulse_difference4 / (float) PPR) * 60.0; // Always positive
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	ee07 3a90 	vmov	s15, r3
 8003b36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b3a:	eef2 6a06 	vmov.f32	s13, #38	@ 0x41300000  11.0
 8003b3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b42:	eef0 7ae7 	vabs.f32	s15, s15
 8003b46:	ee17 0a90 	vmov	r0, s15
 8003b4a:	f7fc fcfd 	bl	8000548 <__aeabi_f2d>
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	4b44      	ldr	r3, [pc, #272]	@ (8003c64 <calculateVel4+0x224>)
 8003b54:	f7fc fd50 	bl	80005f8 <__aeabi_dmul>
 8003b58:	4602      	mov	r2, r0
 8003b5a:	460b      	mov	r3, r1
 8003b5c:	4935      	ldr	r1, [pc, #212]	@ (8003c34 <calculateVel4+0x1f4>)
 8003b5e:	e9c1 2300 	strd	r2, r3, [r1]
	pulse_count4 = current_pulse_count4;
 8003b62:	4b3f      	ldr	r3, [pc, #252]	@ (8003c60 <calculateVel4+0x220>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	461a      	mov	r2, r3
 8003b68:	4b3a      	ldr	r3, [pc, #232]	@ (8003c54 <calculateVel4+0x214>)
 8003b6a:	601a      	str	r2, [r3, #0]
	// Limit RPM to the range [0, 250]
	rpm4 = fmax(0.0, fmin(250.0, rpm4));
 8003b6c:	4b31      	ldr	r3, [pc, #196]	@ (8003c34 <calculateVel4+0x1f4>)
 8003b6e:	ed93 7b00 	vldr	d7, [r3]
 8003b72:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8003c10 <calculateVel4+0x1d0>
 8003b76:	eeb0 0a47 	vmov.f32	s0, s14
 8003b7a:	eef0 0a67 	vmov.f32	s1, s15
 8003b7e:	f00a fa21 	bl	800dfc4 <fmin>
 8003b82:	eeb0 7a40 	vmov.f32	s14, s0
 8003b86:	eef0 7a60 	vmov.f32	s15, s1
 8003b8a:	ed9f 1b23 	vldr	d1, [pc, #140]	@ 8003c18 <calculateVel4+0x1d8>
 8003b8e:	eeb0 0a47 	vmov.f32	s0, s14
 8003b92:	eef0 0a67 	vmov.f32	s1, s15
 8003b96:	f00a f9eb 	bl	800df70 <fmax>
 8003b9a:	eeb0 7a40 	vmov.f32	s14, s0
 8003b9e:	eef0 7a60 	vmov.f32	s15, s1
 8003ba2:	4b24      	ldr	r3, [pc, #144]	@ (8003c34 <calculateVel4+0x1f4>)
 8003ba4:	ed83 7b00 	vstr	d7, [r3]
	// Calculate linear velocity (m/s)
	float new_vel4;
	if (pulse_difference4 < 0) {
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	da62      	bge.n	8003c74 <calculateVel4+0x234>
		new_vel4 = -((rpm4 / 60.0) * dia4 * M_PI); // Negative velocity for reverse direction
 8003bae:	4b21      	ldr	r3, [pc, #132]	@ (8003c34 <calculateVel4+0x1f4>)
 8003bb0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003bb4:	f04f 0200 	mov.w	r2, #0
 8003bb8:	4b2a      	ldr	r3, [pc, #168]	@ (8003c64 <calculateVel4+0x224>)
 8003bba:	f7fc fe47 	bl	800084c <__aeabi_ddiv>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4614      	mov	r4, r2
 8003bc4:	461d      	mov	r5, r3
 8003bc6:	4b28      	ldr	r3, [pc, #160]	@ (8003c68 <calculateVel4+0x228>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	f7fc fcbc 	bl	8000548 <__aeabi_f2d>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	4620      	mov	r0, r4
 8003bd6:	4629      	mov	r1, r5
 8003bd8:	f7fc fd0e 	bl	80005f8 <__aeabi_dmul>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4610      	mov	r0, r2
 8003be2:	4619      	mov	r1, r3
 8003be4:	a30e      	add	r3, pc, #56	@ (adr r3, 8003c20 <calculateVel4+0x1e0>)
 8003be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bea:	f7fc fd05 	bl	80005f8 <__aeabi_dmul>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	4610      	mov	r0, r2
 8003bf4:	4619      	mov	r1, r3
 8003bf6:	f7fc fff7 	bl	8000be8 <__aeabi_d2f>
 8003bfa:	4603      	mov	r3, r0
 8003bfc:	ee07 3a90 	vmov	s15, r3
 8003c00:	eef1 7a67 	vneg.f32	s15, s15
 8003c04:	edc7 7a05 	vstr	s15, [r7, #20]
 8003c08:	e05c      	b.n	8003cc4 <calculateVel4+0x284>
 8003c0a:	bf00      	nop
 8003c0c:	f3af 8000 	nop.w
 8003c10:	00000000 	.word	0x00000000
 8003c14:	406f4000 	.word	0x406f4000
	...
 8003c20:	54442d18 	.word	0x54442d18
 8003c24:	400921fb 	.word	0x400921fb
 8003c28:	20000600 	.word	0x20000600
 8003c2c:	20000460 	.word	0x20000460
 8003c30:	20000648 	.word	0x20000648
 8003c34:	20000458 	.word	0x20000458
 8003c38:	20000464 	.word	0x20000464
 8003c3c:	20000488 	.word	0x20000488
 8003c40:	2000048c 	.word	0x2000048c
 8003c44:	20000468 	.word	0x20000468
 8003c48:	2000046c 	.word	0x2000046c
 8003c4c:	20000470 	.word	0x20000470
 8003c50:	20000494 	.word	0x20000494
 8003c54:	20000450 	.word	0x20000450
 8003c58:	20000474 	.word	0x20000474
 8003c5c:	2000047c 	.word	0x2000047c
 8003c60:	20000490 	.word	0x20000490
 8003c64:	404e0000 	.word	0x404e0000
 8003c68:	20000060 	.word	0x20000060
 8003c6c:	47ae147b 	.word	0x47ae147b
 8003c70:	3f847ae1 	.word	0x3f847ae1
	} else {
		new_vel4 = (rpm4 / 60.0) * dia4 * M_PI; // Positive velocity for forward direction
 8003c74:	4bb8      	ldr	r3, [pc, #736]	@ (8003f58 <calculateVel4+0x518>)
 8003c76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c7a:	f04f 0200 	mov.w	r2, #0
 8003c7e:	4bb7      	ldr	r3, [pc, #732]	@ (8003f5c <calculateVel4+0x51c>)
 8003c80:	f7fc fde4 	bl	800084c <__aeabi_ddiv>
 8003c84:	4602      	mov	r2, r0
 8003c86:	460b      	mov	r3, r1
 8003c88:	4614      	mov	r4, r2
 8003c8a:	461d      	mov	r5, r3
 8003c8c:	4bb4      	ldr	r3, [pc, #720]	@ (8003f60 <calculateVel4+0x520>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7fc fc59 	bl	8000548 <__aeabi_f2d>
 8003c96:	4602      	mov	r2, r0
 8003c98:	460b      	mov	r3, r1
 8003c9a:	4620      	mov	r0, r4
 8003c9c:	4629      	mov	r1, r5
 8003c9e:	f7fc fcab 	bl	80005f8 <__aeabi_dmul>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	4610      	mov	r0, r2
 8003ca8:	4619      	mov	r1, r3
 8003caa:	a3a1      	add	r3, pc, #644	@ (adr r3, 8003f30 <calculateVel4+0x4f0>)
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	f7fc fca2 	bl	80005f8 <__aeabi_dmul>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4610      	mov	r0, r2
 8003cba:	4619      	mov	r1, r3
 8003cbc:	f7fc ff94 	bl	8000be8 <__aeabi_d2f>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	617b      	str	r3, [r7, #20]
	}

	// Constrain the velocity to the range [-1, 1]
	vel4 = fmax(-1.0, fmin(1.0, moving_average_filter4(new_vel4)));
 8003cc4:	ed97 0a05 	vldr	s0, [r7, #20]
 8003cc8:	f7ff fdce 	bl	8003868 <moving_average_filter4>
 8003ccc:	ee10 3a10 	vmov	r3, s0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f7fc fc39 	bl	8000548 <__aeabi_f2d>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	460b      	mov	r3, r1
 8003cda:	ed9f 1b97 	vldr	d1, [pc, #604]	@ 8003f38 <calculateVel4+0x4f8>
 8003cde:	ec43 2b10 	vmov	d0, r2, r3
 8003ce2:	f00a f96f 	bl	800dfc4 <fmin>
 8003ce6:	eeb0 7a40 	vmov.f32	s14, s0
 8003cea:	eef0 7a60 	vmov.f32	s15, s1
 8003cee:	ed9f 1b94 	vldr	d1, [pc, #592]	@ 8003f40 <calculateVel4+0x500>
 8003cf2:	eeb0 0a47 	vmov.f32	s0, s14
 8003cf6:	eef0 0a67 	vmov.f32	s1, s15
 8003cfa:	f00a f939 	bl	800df70 <fmax>
 8003cfe:	ec53 2b10 	vmov	r2, r3, d0
 8003d02:	4610      	mov	r0, r2
 8003d04:	4619      	mov	r1, r3
 8003d06:	f7fc ff6f 	bl	8000be8 <__aeabi_d2f>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	4a95      	ldr	r2, [pc, #596]	@ (8003f64 <calculateVel4+0x524>)
 8003d0e:	6013      	str	r3, [r2, #0]
	// Apply moving average filter for velocity
	//  vel4 = moving_average_filter4(new_vel4);

	// Update position based on velocity and elapsed time
	distance_traveled4 += vel4 * (delta_time4 / 1000.0); // Linear distance traveled in meters
 8003d10:	4b95      	ldr	r3, [pc, #596]	@ (8003f68 <calculateVel4+0x528>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	4618      	mov	r0, r3
 8003d16:	f7fc fc17 	bl	8000548 <__aeabi_f2d>
 8003d1a:	4604      	mov	r4, r0
 8003d1c:	460d      	mov	r5, r1
 8003d1e:	4b91      	ldr	r3, [pc, #580]	@ (8003f64 <calculateVel4+0x524>)
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	4618      	mov	r0, r3
 8003d24:	f7fc fc10 	bl	8000548 <__aeabi_f2d>
 8003d28:	4680      	mov	r8, r0
 8003d2a:	4689      	mov	r9, r1
 8003d2c:	6938      	ldr	r0, [r7, #16]
 8003d2e:	f7fc fc0b 	bl	8000548 <__aeabi_f2d>
 8003d32:	f04f 0200 	mov.w	r2, #0
 8003d36:	4b8d      	ldr	r3, [pc, #564]	@ (8003f6c <calculateVel4+0x52c>)
 8003d38:	f7fc fd88 	bl	800084c <__aeabi_ddiv>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	460b      	mov	r3, r1
 8003d40:	4640      	mov	r0, r8
 8003d42:	4649      	mov	r1, r9
 8003d44:	f7fc fc58 	bl	80005f8 <__aeabi_dmul>
 8003d48:	4602      	mov	r2, r0
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	4620      	mov	r0, r4
 8003d4e:	4629      	mov	r1, r5
 8003d50:	f7fc fa9c 	bl	800028c <__adddf3>
 8003d54:	4602      	mov	r2, r0
 8003d56:	460b      	mov	r3, r1
 8003d58:	4610      	mov	r0, r2
 8003d5a:	4619      	mov	r1, r3
 8003d5c:	f7fc ff44 	bl	8000be8 <__aeabi_d2f>
 8003d60:	4603      	mov	r3, r0
 8003d62:	4a81      	ldr	r2, [pc, #516]	@ (8003f68 <calculateVel4+0x528>)
 8003d64:	6013      	str	r3, [r2, #0]
	angular_position_rad4 += distance_traveled4 / (dia4 / 2.0); // Update angular position in radians
 8003d66:	4b82      	ldr	r3, [pc, #520]	@ (8003f70 <calculateVel4+0x530>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7fc fbec 	bl	8000548 <__aeabi_f2d>
 8003d70:	4604      	mov	r4, r0
 8003d72:	460d      	mov	r5, r1
 8003d74:	4b7c      	ldr	r3, [pc, #496]	@ (8003f68 <calculateVel4+0x528>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7fc fbe5 	bl	8000548 <__aeabi_f2d>
 8003d7e:	4680      	mov	r8, r0
 8003d80:	4689      	mov	r9, r1
 8003d82:	4b77      	ldr	r3, [pc, #476]	@ (8003f60 <calculateVel4+0x520>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7fc fbde 	bl	8000548 <__aeabi_f2d>
 8003d8c:	f04f 0200 	mov.w	r2, #0
 8003d90:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d94:	f7fc fd5a 	bl	800084c <__aeabi_ddiv>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	460b      	mov	r3, r1
 8003d9c:	4640      	mov	r0, r8
 8003d9e:	4649      	mov	r1, r9
 8003da0:	f7fc fd54 	bl	800084c <__aeabi_ddiv>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4620      	mov	r0, r4
 8003daa:	4629      	mov	r1, r5
 8003dac:	f7fc fa6e 	bl	800028c <__adddf3>
 8003db0:	4602      	mov	r2, r0
 8003db2:	460b      	mov	r3, r1
 8003db4:	4610      	mov	r0, r2
 8003db6:	4619      	mov	r1, r3
 8003db8:	f7fc ff16 	bl	8000be8 <__aeabi_d2f>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	4a6c      	ldr	r2, [pc, #432]	@ (8003f70 <calculateVel4+0x530>)
 8003dc0:	6013      	str	r3, [r2, #0]
	angular_position_deg4 = angular_position_rad4 * (180.0 / M_PI); // Convert to degrees
 8003dc2:	4b6b      	ldr	r3, [pc, #428]	@ (8003f70 <calculateVel4+0x530>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f7fc fbbe 	bl	8000548 <__aeabi_f2d>
 8003dcc:	a35e      	add	r3, pc, #376	@ (adr r3, 8003f48 <calculateVel4+0x508>)
 8003dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd2:	f7fc fc11 	bl	80005f8 <__aeabi_dmul>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4610      	mov	r0, r2
 8003ddc:	4619      	mov	r1, r3
 8003dde:	f7fc ff03 	bl	8000be8 <__aeabi_d2f>
 8003de2:	4603      	mov	r3, r0
 8003de4:	4a63      	ldr	r2, [pc, #396]	@ (8003f74 <calculateVel4+0x534>)
 8003de6:	6013      	str	r3, [r2, #0]
	angular_position_deg4 = fmod(angular_position_deg4, 360.0);
 8003de8:	4b62      	ldr	r3, [pc, #392]	@ (8003f74 <calculateVel4+0x534>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f7fc fbab 	bl	8000548 <__aeabi_f2d>
 8003df2:	4602      	mov	r2, r0
 8003df4:	460b      	mov	r3, r1
 8003df6:	ed9f 1b56 	vldr	d1, [pc, #344]	@ 8003f50 <calculateVel4+0x510>
 8003dfa:	ec43 2b10 	vmov	d0, r2, r3
 8003dfe:	f009 ffb5 	bl	800dd6c <fmod>
 8003e02:	ec53 2b10 	vmov	r2, r3, d0
 8003e06:	4610      	mov	r0, r2
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f7fc feed 	bl	8000be8 <__aeabi_d2f>
 8003e0e:	4603      	mov	r3, r0
 8003e10:	4a58      	ldr	r2, [pc, #352]	@ (8003f74 <calculateVel4+0x534>)
 8003e12:	6013      	str	r3, [r2, #0]
	// Kalman filter update
	estimate4 = estimate4; // Predicted state (previous estimate)
 8003e14:	4b58      	ldr	r3, [pc, #352]	@ (8003f78 <calculateVel4+0x538>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4a57      	ldr	r2, [pc, #348]	@ (8003f78 <calculateVel4+0x538>)
 8003e1a:	6013      	str	r3, [r2, #0]
	error_covariance4 += process_noise4; // Update error covariance
 8003e1c:	4b57      	ldr	r3, [pc, #348]	@ (8003f7c <calculateVel4+0x53c>)
 8003e1e:	ed93 7a00 	vldr	s14, [r3]
 8003e22:	4b57      	ldr	r3, [pc, #348]	@ (8003f80 <calculateVel4+0x540>)
 8003e24:	edd3 7a00 	vldr	s15, [r3]
 8003e28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e2c:	4b53      	ldr	r3, [pc, #332]	@ (8003f7c <calculateVel4+0x53c>)
 8003e2e:	edc3 7a00 	vstr	s15, [r3]

	// Measurement update
	kalman_gain4 = error_covariance4 / (error_covariance4 + measurement_noise4); // Calculate Kalman gain
 8003e32:	4b52      	ldr	r3, [pc, #328]	@ (8003f7c <calculateVel4+0x53c>)
 8003e34:	edd3 6a00 	vldr	s13, [r3]
 8003e38:	4b50      	ldr	r3, [pc, #320]	@ (8003f7c <calculateVel4+0x53c>)
 8003e3a:	ed93 7a00 	vldr	s14, [r3]
 8003e3e:	4b51      	ldr	r3, [pc, #324]	@ (8003f84 <calculateVel4+0x544>)
 8003e40:	edd3 7a00 	vldr	s15, [r3]
 8003e44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e4c:	4b4e      	ldr	r3, [pc, #312]	@ (8003f88 <calculateVel4+0x548>)
 8003e4e:	edc3 7a00 	vstr	s15, [r3]
	estimate4 += kalman_gain4 * (vel4 - estimate4); // Update estimate with measurement
 8003e52:	4b44      	ldr	r3, [pc, #272]	@ (8003f64 <calculateVel4+0x524>)
 8003e54:	ed93 7a00 	vldr	s14, [r3]
 8003e58:	4b47      	ldr	r3, [pc, #284]	@ (8003f78 <calculateVel4+0x538>)
 8003e5a:	edd3 7a00 	vldr	s15, [r3]
 8003e5e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e62:	4b49      	ldr	r3, [pc, #292]	@ (8003f88 <calculateVel4+0x548>)
 8003e64:	edd3 7a00 	vldr	s15, [r3]
 8003e68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e6c:	4b42      	ldr	r3, [pc, #264]	@ (8003f78 <calculateVel4+0x538>)
 8003e6e:	edd3 7a00 	vldr	s15, [r3]
 8003e72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e76:	4b40      	ldr	r3, [pc, #256]	@ (8003f78 <calculateVel4+0x538>)
 8003e78:	edc3 7a00 	vstr	s15, [r3]
	error_covariance4 = (1 - kalman_gain4) * error_covariance4; // Update error covariance
 8003e7c:	4b42      	ldr	r3, [pc, #264]	@ (8003f88 <calculateVel4+0x548>)
 8003e7e:	edd3 7a00 	vldr	s15, [r3]
 8003e82:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003e86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003e8a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f7c <calculateVel4+0x53c>)
 8003e8c:	edd3 7a00 	vldr	s15, [r3]
 8003e90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e94:	4b39      	ldr	r3, [pc, #228]	@ (8003f7c <calculateVel4+0x53c>)
 8003e96:	edc3 7a00 	vstr	s15, [r3]
	// Calculate control output using PID controller
	control_output4 = PID_Controller4(Kp4, Ki4, Kd4, &integral1_4, last_error4,
 8003e9a:	4b3c      	ldr	r3, [pc, #240]	@ (8003f8c <calculateVel4+0x54c>)
 8003e9c:	edd3 7a00 	vldr	s15, [r3]
 8003ea0:	4b3b      	ldr	r3, [pc, #236]	@ (8003f90 <calculateVel4+0x550>)
 8003ea2:	ed93 7a00 	vldr	s14, [r3]
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8003f94 <calculateVel4+0x554>)
 8003ea8:	edd3 6a00 	vldr	s13, [r3]
 8003eac:	4b3a      	ldr	r3, [pc, #232]	@ (8003f98 <calculateVel4+0x558>)
 8003eae:	ed93 6a00 	vldr	s12, [r3]
 8003eb2:	4b2c      	ldr	r3, [pc, #176]	@ (8003f64 <calculateVel4+0x524>)
 8003eb4:	edd3 5a00 	vldr	s11, [r3]
 8003eb8:	eef0 2a65 	vmov.f32	s5, s11
 8003ebc:	ed97 2a01 	vldr	s4, [r7, #4]
 8003ec0:	eef0 1a46 	vmov.f32	s3, s12
 8003ec4:	4835      	ldr	r0, [pc, #212]	@ (8003f9c <calculateVel4+0x55c>)
 8003ec6:	eeb0 1a66 	vmov.f32	s2, s13
 8003eca:	eef0 0a47 	vmov.f32	s1, s14
 8003ece:	eeb0 0a67 	vmov.f32	s0, s15
 8003ed2:	f7ff fd43 	bl	800395c <PID_Controller4>
 8003ed6:	eef0 7a40 	vmov.f32	s15, s0
 8003eda:	4b31      	ldr	r3, [pc, #196]	@ (8003fa0 <calculateVel4+0x560>)
 8003edc:	edc3 7a00 	vstr	s15, [r3]
			velTag4, vel4);

	// Implement ramping to control output
	if (fabs(control_output4 - last_control_output4) > RAMP_RATE) {
 8003ee0:	4b2f      	ldr	r3, [pc, #188]	@ (8003fa0 <calculateVel4+0x560>)
 8003ee2:	ed93 7a00 	vldr	s14, [r3]
 8003ee6:	4b2f      	ldr	r3, [pc, #188]	@ (8003fa4 <calculateVel4+0x564>)
 8003ee8:	edd3 7a00 	vldr	s15, [r3]
 8003eec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003ef0:	eef0 7ae7 	vabs.f32	s15, s15
 8003ef4:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8003ef8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003efc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f00:	dd62      	ble.n	8003fc8 <calculateVel4+0x588>
		control_output4 = last_control_output4
				+ (control_output4 > last_control_output4 ?
 8003f02:	4b28      	ldr	r3, [pc, #160]	@ (8003fa4 <calculateVel4+0x564>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	4618      	mov	r0, r3
 8003f08:	f7fc fb1e 	bl	8000548 <__aeabi_f2d>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4923      	ldr	r1, [pc, #140]	@ (8003fa0 <calculateVel4+0x560>)
 8003f12:	ed91 7a00 	vldr	s14, [r1]
 8003f16:	4923      	ldr	r1, [pc, #140]	@ (8003fa4 <calculateVel4+0x564>)
 8003f18:	edd1 7a00 	vldr	s15, [r1]
				RAMP_RATE :
 8003f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f24:	dd42      	ble.n	8003fac <calculateVel4+0x56c>
 8003f26:	f04f 0000 	mov.w	r0, #0
 8003f2a:	491f      	ldr	r1, [pc, #124]	@ (8003fa8 <calculateVel4+0x568>)
 8003f2c:	e041      	b.n	8003fb2 <calculateVel4+0x572>
 8003f2e:	bf00      	nop
 8003f30:	54442d18 	.word	0x54442d18
 8003f34:	400921fb 	.word	0x400921fb
 8003f38:	00000000 	.word	0x00000000
 8003f3c:	3ff00000 	.word	0x3ff00000
 8003f40:	00000000 	.word	0x00000000
 8003f44:	bff00000 	.word	0xbff00000
 8003f48:	1a63c1f8 	.word	0x1a63c1f8
 8003f4c:	404ca5dc 	.word	0x404ca5dc
 8003f50:	00000000 	.word	0x00000000
 8003f54:	40768000 	.word	0x40768000
 8003f58:	20000458 	.word	0x20000458
 8003f5c:	404e0000 	.word	0x404e0000
 8003f60:	20000060 	.word	0x20000060
 8003f64:	20000460 	.word	0x20000460
 8003f68:	20000494 	.word	0x20000494
 8003f6c:	408f4000 	.word	0x408f4000
 8003f70:	20000480 	.word	0x20000480
 8003f74:	20000484 	.word	0x20000484
 8003f78:	20000478 	.word	0x20000478
 8003f7c:	20000074 	.word	0x20000074
 8003f80:	20000078 	.word	0x20000078
 8003f84:	2000007c 	.word	0x2000007c
 8003f88:	20000070 	.word	0x20000070
 8003f8c:	20000064 	.word	0x20000064
 8003f90:	20000068 	.word	0x20000068
 8003f94:	2000006c 	.word	0x2000006c
 8003f98:	2000046c 	.word	0x2000046c
 8003f9c:	20000468 	.word	0x20000468
 8003fa0:	20000464 	.word	0x20000464
 8003fa4:	20000470 	.word	0x20000470
 8003fa8:	40140000 	.word	0x40140000
 8003fac:	f04f 0000 	mov.w	r0, #0
 8003fb0:	4981      	ldr	r1, [pc, #516]	@ (80041b8 <calculateVel4+0x778>)
				+ (control_output4 > last_control_output4 ?
 8003fb2:	f7fc f96b 	bl	800028c <__adddf3>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4610      	mov	r0, r2
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f7fc fe13 	bl	8000be8 <__aeabi_d2f>
 8003fc2:	4603      	mov	r3, r0
		control_output4 = last_control_output4
 8003fc4:	4a7d      	ldr	r2, [pc, #500]	@ (80041bc <calculateVel4+0x77c>)
 8003fc6:	6013      	str	r3, [r2, #0]
															-RAMP_RATE);
	}

	// Implement hysteresis to prevent rapid switching
	if ((last_control_output4 > 0 && control_output4 < -HYSTERESIS)
 8003fc8:	4b7d      	ldr	r3, [pc, #500]	@ (80041c0 <calculateVel4+0x780>)
 8003fca:	edd3 7a00 	vldr	s15, [r3]
 8003fce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd6:	dd0c      	ble.n	8003ff2 <calculateVel4+0x5b2>
 8003fd8:	4b78      	ldr	r3, [pc, #480]	@ (80041bc <calculateVel4+0x77c>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fc fab3 	bl	8000548 <__aeabi_f2d>
 8003fe2:	a369      	add	r3, pc, #420	@ (adr r3, 8004188 <calculateVel4+0x748>)
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f7fc fd78 	bl	8000adc <__aeabi_dcmplt>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d114      	bne.n	800401c <calculateVel4+0x5dc>
			|| (last_control_output4 < 0 && control_output4 > HYSTERESIS)) {
 8003ff2:	4b73      	ldr	r3, [pc, #460]	@ (80041c0 <calculateVel4+0x780>)
 8003ff4:	edd3 7a00 	vldr	s15, [r3]
 8003ff8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004000:	d510      	bpl.n	8004024 <calculateVel4+0x5e4>
 8004002:	4b6e      	ldr	r3, [pc, #440]	@ (80041bc <calculateVel4+0x77c>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	4618      	mov	r0, r3
 8004008:	f7fc fa9e 	bl	8000548 <__aeabi_f2d>
 800400c:	a360      	add	r3, pc, #384	@ (adr r3, 8004190 <calculateVel4+0x750>)
 800400e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004012:	f7fc fd81 	bl	8000b18 <__aeabi_dcmpgt>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d003      	beq.n	8004024 <calculateVel4+0x5e4>
		control_output4 = last_control_output4; // Maintain last control output if within hysteresis
 800401c:	4b68      	ldr	r3, [pc, #416]	@ (80041c0 <calculateVel4+0x780>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4a66      	ldr	r2, [pc, #408]	@ (80041bc <calculateVel4+0x77c>)
 8004022:	6013      	str	r3, [r2, #0]
	}

	realVel4 = vel4 / 2.0; // Scale factor
 8004024:	4b67      	ldr	r3, [pc, #412]	@ (80041c4 <calculateVel4+0x784>)
 8004026:	ed93 7a00 	vldr	s14, [r3]
 800402a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800402e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004032:	4b65      	ldr	r3, [pc, #404]	@ (80041c8 <calculateVel4+0x788>)
 8004034:	edc3 7a00 	vstr	s15, [r3]
	realRPM4 = rpm4 / 2.0;
 8004038:	4b64      	ldr	r3, [pc, #400]	@ (80041cc <calculateVel4+0x78c>)
 800403a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800403e:	f04f 0200 	mov.w	r2, #0
 8004042:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8004046:	f7fc fc01 	bl	800084c <__aeabi_ddiv>
 800404a:	4602      	mov	r2, r0
 800404c:	460b      	mov	r3, r1
 800404e:	4610      	mov	r0, r2
 8004050:	4619      	mov	r1, r3
 8004052:	f7fc fdc9 	bl	8000be8 <__aeabi_d2f>
 8004056:	4603      	mov	r3, r0
 8004058:	4a5d      	ldr	r2, [pc, #372]	@ (80041d0 <calculateVel4+0x790>)
 800405a:	6013      	str	r3, [r2, #0]
	if (realVel4 <= 0.01 && velTag4 >= 0.0) {
 800405c:	4b5a      	ldr	r3, [pc, #360]	@ (80041c8 <calculateVel4+0x788>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4618      	mov	r0, r3
 8004062:	f7fc fa71 	bl	8000548 <__aeabi_f2d>
 8004066:	a34c      	add	r3, pc, #304	@ (adr r3, 8004198 <calculateVel4+0x758>)
 8004068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800406c:	f7fc fd40 	bl	8000af0 <__aeabi_dcmple>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <calculateVel4+0x64e>
 8004076:	edd7 7a01 	vldr	s15, [r7, #4]
 800407a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800407e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004082:	db04      	blt.n	800408e <calculateVel4+0x64e>
		realVel4 = 0.0;
 8004084:	4b50      	ldr	r3, [pc, #320]	@ (80041c8 <calculateVel4+0x788>)
 8004086:	f04f 0200 	mov.w	r2, #0
 800408a:	601a      	str	r2, [r3, #0]
 800408c:	e017      	b.n	80040be <calculateVel4+0x67e>
	} else if (realVel4 >= -0.01 && velTag4 <= 0.0) {
 800408e:	4b4e      	ldr	r3, [pc, #312]	@ (80041c8 <calculateVel4+0x788>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f7fc fa58 	bl	8000548 <__aeabi_f2d>
 8004098:	a341      	add	r3, pc, #260	@ (adr r3, 80041a0 <calculateVel4+0x760>)
 800409a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800409e:	f7fc fd31 	bl	8000b04 <__aeabi_dcmpge>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00a      	beq.n	80040be <calculateVel4+0x67e>
 80040a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80040ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b4:	d803      	bhi.n	80040be <calculateVel4+0x67e>
		realVel4 = 0.0;
 80040b6:	4b44      	ldr	r3, [pc, #272]	@ (80041c8 <calculateVel4+0x788>)
 80040b8:	f04f 0200 	mov.w	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]
	}
	// Limit control_output4 to the range [-0.27, 0.27]
	control_output4 = fmax(-0.27, fmin(0.27, control_output4));
 80040be:	4b3f      	ldr	r3, [pc, #252]	@ (80041bc <calculateVel4+0x77c>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fc fa40 	bl	8000548 <__aeabi_f2d>
 80040c8:	4602      	mov	r2, r0
 80040ca:	460b      	mov	r3, r1
 80040cc:	ed9f 1b36 	vldr	d1, [pc, #216]	@ 80041a8 <calculateVel4+0x768>
 80040d0:	ec43 2b10 	vmov	d0, r2, r3
 80040d4:	f009 ff76 	bl	800dfc4 <fmin>
 80040d8:	eeb0 7a40 	vmov.f32	s14, s0
 80040dc:	eef0 7a60 	vmov.f32	s15, s1
 80040e0:	ed9f 1b33 	vldr	d1, [pc, #204]	@ 80041b0 <calculateVel4+0x770>
 80040e4:	eeb0 0a47 	vmov.f32	s0, s14
 80040e8:	eef0 0a67 	vmov.f32	s1, s15
 80040ec:	f009 ff40 	bl	800df70 <fmax>
 80040f0:	ec53 2b10 	vmov	r2, r3, d0
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	f7fc fd76 	bl	8000be8 <__aeabi_d2f>
 80040fc:	4603      	mov	r3, r0
 80040fe:	4a2f      	ldr	r2, [pc, #188]	@ (80041bc <calculateVel4+0x77c>)
 8004100:	6013      	str	r3, [r2, #0]

	// Set the PWM duty cycle based on the sign of desired_velocity
	if (velTag4 > 0) {
 8004102:	edd7 7a01 	vldr	s15, [r7, #4]
 8004106:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800410a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800410e:	dd14      	ble.n	800413a <calculateVel4+0x6fa>
		// Positive velocity
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3,
 8004110:	4b2a      	ldr	r3, [pc, #168]	@ (80041bc <calculateVel4+0x77c>)
 8004112:	edd3 7a00 	vldr	s15, [r3]
 8004116:	eeb0 0a67 	vmov.f32	s0, s15
 800411a:	f7ff fbe5 	bl	80038e8 <calculate_pwm4>
 800411e:	eef0 7a40 	vmov.f32	s15, s0
 8004122:	4b2c      	ldr	r3, [pc, #176]	@ (80041d4 <calculateVel4+0x794>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800412a:	ee17 2a90 	vmov	r2, s15
 800412e:	63da      	str	r2, [r3, #60]	@ 0x3c
				calculate_pwm4(control_output4));
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 8004130:	4b28      	ldr	r3, [pc, #160]	@ (80041d4 <calculateVel4+0x794>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2200      	movs	r2, #0
 8004136:	641a      	str	r2, [r3, #64]	@ 0x40
 8004138:	e01a      	b.n	8004170 <calculateVel4+0x730>

	} else if (velTag4 < 0) {
 800413a:	edd7 7a01 	vldr	s15, [r7, #4]
 800413e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004146:	d513      	bpl.n	8004170 <calculateVel4+0x730>
		// Negative velocity
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8004148:	4b22      	ldr	r3, [pc, #136]	@ (80041d4 <calculateVel4+0x794>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2200      	movs	r2, #0
 800414e:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4,
 8004150:	4b1a      	ldr	r3, [pc, #104]	@ (80041bc <calculateVel4+0x77c>)
 8004152:	edd3 7a00 	vldr	s15, [r3]
 8004156:	eeb0 0a67 	vmov.f32	s0, s15
 800415a:	f7ff fbc5 	bl	80038e8 <calculate_pwm4>
 800415e:	eef0 7a40 	vmov.f32	s15, s0
 8004162:	4b1c      	ldr	r3, [pc, #112]	@ (80041d4 <calculateVel4+0x794>)
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800416a:	ee17 2a90 	vmov	r2, s15
 800416e:	641a      	str	r2, [r3, #64]	@ 0x40
				calculate_pwm4(control_output4));
	}

	// Update last time and last control output
	last_time4 = current_time4;
 8004170:	4a19      	ldr	r2, [pc, #100]	@ (80041d8 <calculateVel4+0x798>)
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	6013      	str	r3, [r2, #0]
	last_control_output4 = control_output4;
 8004176:	4b11      	ldr	r3, [pc, #68]	@ (80041bc <calculateVel4+0x77c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a11      	ldr	r2, [pc, #68]	@ (80041c0 <calculateVel4+0x780>)
 800417c:	6013      	str	r3, [r2, #0]
}
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004186:	bf00      	nop
 8004188:	eb851eb8 	.word	0xeb851eb8
 800418c:	bf9eb851 	.word	0xbf9eb851
 8004190:	eb851eb8 	.word	0xeb851eb8
 8004194:	3f9eb851 	.word	0x3f9eb851
 8004198:	47ae147b 	.word	0x47ae147b
 800419c:	3f847ae1 	.word	0x3f847ae1
 80041a0:	47ae147b 	.word	0x47ae147b
 80041a4:	bf847ae1 	.word	0xbf847ae1
 80041a8:	147ae148 	.word	0x147ae148
 80041ac:	3fd147ae 	.word	0x3fd147ae
 80041b0:	147ae148 	.word	0x147ae148
 80041b4:	bfd147ae 	.word	0xbfd147ae
 80041b8:	c0140000 	.word	0xc0140000
 80041bc:	20000464 	.word	0x20000464
 80041c0:	20000470 	.word	0x20000470
 80041c4:	20000460 	.word	0x20000460
 80041c8:	20000488 	.word	0x20000488
 80041cc:	20000458 	.word	0x20000458
 80041d0:	2000048c 	.word	0x2000048c
 80041d4:	20000600 	.word	0x20000600
 80041d8:	2000047c 	.word	0x2000047c

080041dc <PID_ControllerX>:

float LX_PID =0.0;
float LY_PID =0.0;
float AZ_PID =0.0;
float PID_ControllerX(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 80041dc:	b480      	push	{r7}
 80041de:	b08d      	sub	sp, #52	@ 0x34
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	ed87 0a07 	vstr	s0, [r7, #28]
 80041e6:	edc7 0a06 	vstr	s1, [r7, #24]
 80041ea:	ed87 1a05 	vstr	s2, [r7, #20]
 80041ee:	6138      	str	r0, [r7, #16]
 80041f0:	edc7 1a03 	vstr	s3, [r7, #12]
 80041f4:	ed87 2a02 	vstr	s4, [r7, #8]
 80041f8:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float errorV = setpoint - measured_value;
 80041fc:	ed97 7a02 	vldr	s14, [r7, #8]
 8004200:	edd7 7a01 	vldr	s15, [r7, #4]
 8004204:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004208:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += errorV;
 800420c:	693b      	ldr	r3, [r7, #16]
 800420e:	ed93 7a00 	vldr	s14, [r3]
 8004212:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	edd3 7a00 	vldr	s15, [r3]
 8004226:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80042b0 <PID_ControllerX+0xd4>
 800422a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800422e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004232:	dd03      	ble.n	800423c <PID_ControllerX+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	4a1f      	ldr	r2, [pc, #124]	@ (80042b4 <PID_ControllerX+0xd8>)
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	e00c      	b.n	8004256 <PID_ControllerX+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	edd3 7a00 	vldr	s15, [r3]
 8004242:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80042b8 <PID_ControllerX+0xdc>
 8004246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800424a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800424e:	d502      	bpl.n	8004256 <PID_ControllerX+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	4a1a      	ldr	r2, [pc, #104]	@ (80042bc <PID_ControllerX+0xe0>)
 8004254:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivativeV = errorV - last_error;
 8004256:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800425a:	edd7 7a03 	vldr	s15, [r7, #12]
 800425e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004262:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float outputV = (Kp * errorV) + (Ki * (*integral)) + (Kd * derivativeV);
 8004266:	ed97 7a07 	vldr	s14, [r7, #28]
 800426a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800426e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	edd3 6a00 	vldr	s13, [r3]
 8004278:	edd7 7a06 	vldr	s15, [r7, #24]
 800427c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004280:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004284:	edd7 6a05 	vldr	s13, [r7, #20]
 8004288:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800428c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004294:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = errorV;
 8004298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800429a:	60fb      	str	r3, [r7, #12]

	return outputV; // Return the control output
 800429c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800429e:	ee07 3a90 	vmov	s15, r3
}
 80042a2:	eeb0 0a67 	vmov.f32	s0, s15
 80042a6:	3734      	adds	r7, #52	@ 0x34
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	42c80000 	.word	0x42c80000
 80042b4:	42c80000 	.word	0x42c80000
 80042b8:	c2c80000 	.word	0xc2c80000
 80042bc:	c2c80000 	.word	0xc2c80000

080042c0 <PID_ControllerY>:

float PID_ControllerY(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 80042c0:	b480      	push	{r7}
 80042c2:	b08d      	sub	sp, #52	@ 0x34
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	ed87 0a07 	vstr	s0, [r7, #28]
 80042ca:	edc7 0a06 	vstr	s1, [r7, #24]
 80042ce:	ed87 1a05 	vstr	s2, [r7, #20]
 80042d2:	6138      	str	r0, [r7, #16]
 80042d4:	edc7 1a03 	vstr	s3, [r7, #12]
 80042d8:	ed87 2a02 	vstr	s4, [r7, #8]
 80042dc:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float errorV = setpoint - measured_value;
 80042e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80042e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80042e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80042ec:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += errorV;
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	ed93 7a00 	vldr	s14, [r3]
 80042f6:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80042fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042fe:	693b      	ldr	r3, [r7, #16]
 8004300:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	edd3 7a00 	vldr	s15, [r3]
 800430a:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004394 <PID_ControllerY+0xd4>
 800430e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004316:	dd03      	ble.n	8004320 <PID_ControllerY+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	4a1f      	ldr	r2, [pc, #124]	@ (8004398 <PID_ControllerY+0xd8>)
 800431c:	601a      	str	r2, [r3, #0]
 800431e:	e00c      	b.n	800433a <PID_ControllerY+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	edd3 7a00 	vldr	s15, [r3]
 8004326:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800439c <PID_ControllerY+0xdc>
 800432a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800432e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004332:	d502      	bpl.n	800433a <PID_ControllerY+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	4a1a      	ldr	r2, [pc, #104]	@ (80043a0 <PID_ControllerY+0xe0>)
 8004338:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivativeV = errorV - last_error;
 800433a:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800433e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004342:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004346:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float outputV = (Kp * errorV) + (Ki * (*integral)) + (Kd * derivativeV);
 800434a:	ed97 7a07 	vldr	s14, [r7, #28]
 800434e:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004352:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	edd3 6a00 	vldr	s13, [r3]
 800435c:	edd7 7a06 	vldr	s15, [r7, #24]
 8004360:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004364:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004368:	edd7 6a05 	vldr	s13, [r7, #20]
 800436c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004370:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004374:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004378:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = errorV;
 800437c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800437e:	60fb      	str	r3, [r7, #12]

	return outputV; // Return the control output
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	ee07 3a90 	vmov	s15, r3
}
 8004386:	eeb0 0a67 	vmov.f32	s0, s15
 800438a:	3734      	adds	r7, #52	@ 0x34
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	42c80000 	.word	0x42c80000
 8004398:	42c80000 	.word	0x42c80000
 800439c:	c2c80000 	.word	0xc2c80000
 80043a0:	c2c80000 	.word	0xc2c80000

080043a4 <PID_ControllerZ>:
float PID_ControllerZ(float Kp, float Ki, float Kd, float *integral,
		float last_error, float setpoint, float measured_value) {
 80043a4:	b480      	push	{r7}
 80043a6:	b08d      	sub	sp, #52	@ 0x34
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	ed87 0a07 	vstr	s0, [r7, #28]
 80043ae:	edc7 0a06 	vstr	s1, [r7, #24]
 80043b2:	ed87 1a05 	vstr	s2, [r7, #20]
 80043b6:	6138      	str	r0, [r7, #16]
 80043b8:	edc7 1a03 	vstr	s3, [r7, #12]
 80043bc:	ed87 2a02 	vstr	s4, [r7, #8]
 80043c0:	edc7 2a01 	vstr	s5, [r7, #4]
	// Calculate the error
	float errorV = setpoint - measured_value;
 80043c4:	ed97 7a02 	vldr	s14, [r7, #8]
 80043c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80043cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80043d0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Update the integral term with clamping to prevent windup
	*integral += errorV;
 80043d4:	693b      	ldr	r3, [r7, #16]
 80043d6:	ed93 7a00 	vldr	s14, [r3]
 80043da:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80043de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	edc3 7a00 	vstr	s15, [r3]
	if (*integral > MAX_INTEGRAL) {
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	edd3 7a00 	vldr	s15, [r3]
 80043ee:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8004478 <PID_ControllerZ+0xd4>
 80043f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043fa:	dd03      	ble.n	8004404 <PID_ControllerZ+0x60>
		*integral = MAX_INTEGRAL; // Clamp integral to prevent windup
 80043fc:	693b      	ldr	r3, [r7, #16]
 80043fe:	4a1f      	ldr	r2, [pc, #124]	@ (800447c <PID_ControllerZ+0xd8>)
 8004400:	601a      	str	r2, [r3, #0]
 8004402:	e00c      	b.n	800441e <PID_ControllerZ+0x7a>
	} else if (*integral < -MAX_INTEGRAL) {
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	edd3 7a00 	vldr	s15, [r3]
 800440a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004480 <PID_ControllerZ+0xdc>
 800440e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004412:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004416:	d502      	bpl.n	800441e <PID_ControllerZ+0x7a>
		*integral = -MAX_INTEGRAL; // Clamp integral to prevent windup
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	4a1a      	ldr	r2, [pc, #104]	@ (8004484 <PID_ControllerZ+0xe0>)
 800441c:	601a      	str	r2, [r3, #0]
	}

	// Calculate the derivative term
	float derivativeV = errorV - last_error;
 800441e:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8004422:	edd7 7a03 	vldr	s15, [r7, #12]
 8004426:	ee77 7a67 	vsub.f32	s15, s14, s15
 800442a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	// Calculate the output
	float outputV = (Kp * errorV) + (Ki * (*integral)) + (Kd * derivativeV);
 800442e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004432:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004436:	ee27 7a27 	vmul.f32	s14, s14, s15
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	edd3 6a00 	vldr	s13, [r3]
 8004440:	edd7 7a06 	vldr	s15, [r7, #24]
 8004444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004448:	ee37 7a27 	vadd.f32	s14, s14, s15
 800444c:	edd7 6a05 	vldr	s13, [r7, #20]
 8004450:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004454:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004458:	ee77 7a27 	vadd.f32	s15, s14, s15
 800445c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	// Save the last error for next iteration
	last_error = errorV;
 8004460:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004462:	60fb      	str	r3, [r7, #12]

	return outputV; // Return the control output
 8004464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004466:	ee07 3a90 	vmov	s15, r3
}
 800446a:	eeb0 0a67 	vmov.f32	s0, s15
 800446e:	3734      	adds	r7, #52	@ 0x34
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr
 8004478:	42c80000 	.word	0x42c80000
 800447c:	42c80000 	.word	0x42c80000
 8004480:	c2c80000 	.word	0xc2c80000
 8004484:	c2c80000 	.word	0xc2c80000

08004488 <Forward_kinematic_car>:
///////////////////////////////////////// Caculate velocity car /////////////////////////////////////////
float wheel_radius = 0.05;  // Adjust to your robot's wheel radius
float wheel_base = 0.28;    // Distance between front and rear wheels
float dx=0.13;
float dy=0.21;
void Forward_kinematic_car(float linear_x, float linear_y, float angular_z) {
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	ed87 0a03 	vstr	s0, [r7, #12]
 8004492:	edc7 0a02 	vstr	s1, [r7, #8]
 8004496:	ed87 1a01 	vstr	s2, [r7, #4]
	/*value1 = (linear_x - linear_y - (wheel_base * angular_z / 2));
	value2 = (linear_x + linear_y + (wheel_base * angular_z / 2));
	value3 = (linear_x + linear_y - (wheel_base * angular_z / 2));
	value4 = (linear_x - linear_y + (wheel_base * angular_z / 2));*/
	value1 = (linear_x - linear_y - ((dx+dy) * angular_z)/wheel_radius);
 800449a:	ed97 7a03 	vldr	s14, [r7, #12]
 800449e:	edd7 7a02 	vldr	s15, [r7, #8]
 80044a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80044a6:	4b48      	ldr	r3, [pc, #288]	@ (80045c8 <Forward_kinematic_car+0x140>)
 80044a8:	edd3 6a00 	vldr	s13, [r3]
 80044ac:	4b47      	ldr	r3, [pc, #284]	@ (80045cc <Forward_kinematic_car+0x144>)
 80044ae:	edd3 7a00 	vldr	s15, [r3]
 80044b2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80044b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80044ba:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80044be:	4b44      	ldr	r3, [pc, #272]	@ (80045d0 <Forward_kinematic_car+0x148>)
 80044c0:	edd3 6a00 	vldr	s13, [r3]
 80044c4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80044c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044cc:	4b41      	ldr	r3, [pc, #260]	@ (80045d4 <Forward_kinematic_car+0x14c>)
 80044ce:	edc3 7a00 	vstr	s15, [r3]
	value2 = (linear_x + linear_y + ((dx+dy) * angular_z)/wheel_radius);
 80044d2:	ed97 7a03 	vldr	s14, [r7, #12]
 80044d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80044da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80044de:	4b3a      	ldr	r3, [pc, #232]	@ (80045c8 <Forward_kinematic_car+0x140>)
 80044e0:	edd3 6a00 	vldr	s13, [r3]
 80044e4:	4b39      	ldr	r3, [pc, #228]	@ (80045cc <Forward_kinematic_car+0x144>)
 80044e6:	edd3 7a00 	vldr	s15, [r3]
 80044ea:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80044ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80044f2:	ee26 6aa7 	vmul.f32	s12, s13, s15
 80044f6:	4b36      	ldr	r3, [pc, #216]	@ (80045d0 <Forward_kinematic_car+0x148>)
 80044f8:	edd3 6a00 	vldr	s13, [r3]
 80044fc:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004500:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004504:	4b34      	ldr	r3, [pc, #208]	@ (80045d8 <Forward_kinematic_car+0x150>)
 8004506:	edc3 7a00 	vstr	s15, [r3]
	value3 = (linear_x + linear_y - ((dx+dy) * angular_z)/wheel_radius);
 800450a:	ed97 7a03 	vldr	s14, [r7, #12]
 800450e:	edd7 7a02 	vldr	s15, [r7, #8]
 8004512:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004516:	4b2c      	ldr	r3, [pc, #176]	@ (80045c8 <Forward_kinematic_car+0x140>)
 8004518:	edd3 6a00 	vldr	s13, [r3]
 800451c:	4b2b      	ldr	r3, [pc, #172]	@ (80045cc <Forward_kinematic_car+0x144>)
 800451e:	edd3 7a00 	vldr	s15, [r3]
 8004522:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8004526:	edd7 7a01 	vldr	s15, [r7, #4]
 800452a:	ee26 6aa7 	vmul.f32	s12, s13, s15
 800452e:	4b28      	ldr	r3, [pc, #160]	@ (80045d0 <Forward_kinematic_car+0x148>)
 8004530:	edd3 6a00 	vldr	s13, [r3]
 8004534:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004538:	ee77 7a67 	vsub.f32	s15, s14, s15
 800453c:	4b27      	ldr	r3, [pc, #156]	@ (80045dc <Forward_kinematic_car+0x154>)
 800453e:	edc3 7a00 	vstr	s15, [r3]
	value4 = (linear_x - linear_y + ((dx+dy) * angular_z)/wheel_radius);
 8004542:	ed97 7a03 	vldr	s14, [r7, #12]
 8004546:	edd7 7a02 	vldr	s15, [r7, #8]
 800454a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800454e:	4b1e      	ldr	r3, [pc, #120]	@ (80045c8 <Forward_kinematic_car+0x140>)
 8004550:	edd3 6a00 	vldr	s13, [r3]
 8004554:	4b1d      	ldr	r3, [pc, #116]	@ (80045cc <Forward_kinematic_car+0x144>)
 8004556:	edd3 7a00 	vldr	s15, [r3]
 800455a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800455e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004562:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8004566:	4b1a      	ldr	r3, [pc, #104]	@ (80045d0 <Forward_kinematic_car+0x148>)
 8004568:	edd3 6a00 	vldr	s13, [r3]
 800456c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004574:	4b1a      	ldr	r3, [pc, #104]	@ (80045e0 <Forward_kinematic_car+0x158>)
 8004576:	edc3 7a00 	vstr	s15, [r3]

	value1 = value1 * 2.0;
 800457a:	4b16      	ldr	r3, [pc, #88]	@ (80045d4 <Forward_kinematic_car+0x14c>)
 800457c:	edd3 7a00 	vldr	s15, [r3]
 8004580:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004584:	4b13      	ldr	r3, [pc, #76]	@ (80045d4 <Forward_kinematic_car+0x14c>)
 8004586:	edc3 7a00 	vstr	s15, [r3]
	value2 = value2 * 2.0;
 800458a:	4b13      	ldr	r3, [pc, #76]	@ (80045d8 <Forward_kinematic_car+0x150>)
 800458c:	edd3 7a00 	vldr	s15, [r3]
 8004590:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004594:	4b10      	ldr	r3, [pc, #64]	@ (80045d8 <Forward_kinematic_car+0x150>)
 8004596:	edc3 7a00 	vstr	s15, [r3]
	value3 = value3 * 2.0;
 800459a:	4b10      	ldr	r3, [pc, #64]	@ (80045dc <Forward_kinematic_car+0x154>)
 800459c:	edd3 7a00 	vldr	s15, [r3]
 80045a0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80045a4:	4b0d      	ldr	r3, [pc, #52]	@ (80045dc <Forward_kinematic_car+0x154>)
 80045a6:	edc3 7a00 	vstr	s15, [r3]
	value4 = value4 * 2.0;
 80045aa:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <Forward_kinematic_car+0x158>)
 80045ac:	edd3 7a00 	vldr	s15, [r3]
 80045b0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80045b4:	4b0a      	ldr	r3, [pc, #40]	@ (80045e0 <Forward_kinematic_car+0x158>)
 80045b6:	edc3 7a00 	vstr	s15, [r3]
}
 80045ba:	bf00      	nop
 80045bc:	3714      	adds	r7, #20
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	20000090 	.word	0x20000090
 80045cc:	20000094 	.word	0x20000094
 80045d0:	2000008c 	.word	0x2000008c
 80045d4:	20000364 	.word	0x20000364
 80045d8:	20000368 	.word	0x20000368
 80045dc:	2000036c 	.word	0x2000036c
 80045e0:	20000370 	.word	0x20000370

080045e4 <Inverse_kinematic_car>:
float linear_x_return = 0.0;
float linear_y_return = 0.0;
float angular_z_return = 0.0;
void Inverse_kinematic_car(float v1, float v2, float v3, float v4) {
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80045ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80045f2:	ed87 1a01 	vstr	s2, [r7, #4]
 80045f6:	edc7 1a00 	vstr	s3, [r7]
	linear_x_return = (v1 + v2 + v3 + v4) * ( wheel_radius/4);//Longitudinal Velocity
 80045fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80045fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8004602:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004606:	edd7 7a01 	vldr	s15, [r7, #4]
 800460a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800460e:	edd7 7a00 	vldr	s15, [r7]
 8004612:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004616:	4b37      	ldr	r3, [pc, #220]	@ (80046f4 <Inverse_kinematic_car+0x110>)
 8004618:	edd3 6a00 	vldr	s13, [r3]
 800461c:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8004620:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8004624:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004628:	4b33      	ldr	r3, [pc, #204]	@ (80046f8 <Inverse_kinematic_car+0x114>)
 800462a:	edc3 7a00 	vstr	s15, [r3]
	linear_y_return = (-v1 + v2 + v3 - v4) * ( wheel_radius/4); //Transversal Velocity
 800462e:	ed97 7a02 	vldr	s14, [r7, #8]
 8004632:	edd7 7a03 	vldr	s15, [r7, #12]
 8004636:	ee37 7a67 	vsub.f32	s14, s14, s15
 800463a:	edd7 7a01 	vldr	s15, [r7, #4]
 800463e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004642:	edd7 7a00 	vldr	s15, [r7]
 8004646:	ee37 7a67 	vsub.f32	s14, s14, s15
 800464a:	4b2a      	ldr	r3, [pc, #168]	@ (80046f4 <Inverse_kinematic_car+0x110>)
 800464c:	edd3 6a00 	vldr	s13, [r3]
 8004650:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8004654:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8004658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800465c:	4b27      	ldr	r3, [pc, #156]	@ (80046fc <Inverse_kinematic_car+0x118>)
 800465e:	edc3 7a00 	vstr	s15, [r3]
	angular_z_return = (-v1 + v2 - v3 + v4) * ( wheel_radius/4*(dx+dy));//Angular velocity:
 8004662:	ed97 7a02 	vldr	s14, [r7, #8]
 8004666:	edd7 7a03 	vldr	s15, [r7, #12]
 800466a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800466e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004672:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004676:	edd7 7a00 	vldr	s15, [r7]
 800467a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800467e:	4b1d      	ldr	r3, [pc, #116]	@ (80046f4 <Inverse_kinematic_car+0x110>)
 8004680:	edd3 7a00 	vldr	s15, [r3]
 8004684:	eeb1 6a00 	vmov.f32	s12, #16	@ 0x40800000  4.0
 8004688:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800468c:	4b1c      	ldr	r3, [pc, #112]	@ (8004700 <Inverse_kinematic_car+0x11c>)
 800468e:	ed93 6a00 	vldr	s12, [r3]
 8004692:	4b1c      	ldr	r3, [pc, #112]	@ (8004704 <Inverse_kinematic_car+0x120>)
 8004694:	edd3 7a00 	vldr	s15, [r3]
 8004698:	ee76 7a27 	vadd.f32	s15, s12, s15
 800469c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80046a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046a4:	4b18      	ldr	r3, [pc, #96]	@ (8004708 <Inverse_kinematic_car+0x124>)
 80046a6:	edc3 7a00 	vstr	s15, [r3]

	linear_x_return  = (linear_x_return)*10.0;
 80046aa:	4b13      	ldr	r3, [pc, #76]	@ (80046f8 <Inverse_kinematic_car+0x114>)
 80046ac:	edd3 7a00 	vldr	s15, [r3]
 80046b0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80046b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046b8:	4b0f      	ldr	r3, [pc, #60]	@ (80046f8 <Inverse_kinematic_car+0x114>)
 80046ba:	edc3 7a00 	vstr	s15, [r3]
	linear_y_return  = (linear_y_return)*10.0;
 80046be:	4b0f      	ldr	r3, [pc, #60]	@ (80046fc <Inverse_kinematic_car+0x118>)
 80046c0:	edd3 7a00 	vldr	s15, [r3]
 80046c4:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80046c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046cc:	4b0b      	ldr	r3, [pc, #44]	@ (80046fc <Inverse_kinematic_car+0x118>)
 80046ce:	edc3 7a00 	vstr	s15, [r3]
	angular_z_return  = (angular_z_return)*10.0;
 80046d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004708 <Inverse_kinematic_car+0x124>)
 80046d4:	edd3 7a00 	vldr	s15, [r3]
 80046d8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80046dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046e0:	4b09      	ldr	r3, [pc, #36]	@ (8004708 <Inverse_kinematic_car+0x124>)
 80046e2:	edc3 7a00 	vstr	s15, [r3]
}
 80046e6:	bf00      	nop
 80046e8:	3714      	adds	r7, #20
 80046ea:	46bd      	mov	sp, r7
 80046ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	2000008c 	.word	0x2000008c
 80046f8:	200004ac 	.word	0x200004ac
 80046fc:	200004b0 	.word	0x200004b0
 8004700:	20000090 	.word	0x20000090
 8004704:	20000094 	.word	0x20000094
 8004708:	200004b4 	.word	0x200004b4

0800470c <motor>:

///////////////////////////////////////// Caculate velocity car /////////////////////////////////////////

void motor(void) {
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
	ReadFourFloats(&linear_x, &linear_y, &angular_z);
 8004710:	4aa4      	ldr	r2, [pc, #656]	@ (80049a4 <motor+0x298>)
 8004712:	49a5      	ldr	r1, [pc, #660]	@ (80049a8 <motor+0x29c>)
 8004714:	48a5      	ldr	r0, [pc, #660]	@ (80049ac <motor+0x2a0>)
 8004716:	f7fd f99b 	bl	8001a50 <ReadFourFloats>
	readBNO055();
 800471a:	f7fc ff99 	bl	8001650 <readBNO055>

/*	linear_x =linear_x/2.0;
	linear_y =linear_y/2.0;
	angular_z = angular_z/2.0;*/

	Inverse_kinematic_car(realVel1, realVel2, realVel3, realVel4);
 800471e:	4ba4      	ldr	r3, [pc, #656]	@ (80049b0 <motor+0x2a4>)
 8004720:	edd3 7a00 	vldr	s15, [r3]
 8004724:	4ba3      	ldr	r3, [pc, #652]	@ (80049b4 <motor+0x2a8>)
 8004726:	ed93 7a00 	vldr	s14, [r3]
 800472a:	4ba3      	ldr	r3, [pc, #652]	@ (80049b8 <motor+0x2ac>)
 800472c:	edd3 6a00 	vldr	s13, [r3]
 8004730:	4ba2      	ldr	r3, [pc, #648]	@ (80049bc <motor+0x2b0>)
 8004732:	ed93 6a00 	vldr	s12, [r3]
 8004736:	eef0 1a46 	vmov.f32	s3, s12
 800473a:	eeb0 1a66 	vmov.f32	s2, s13
 800473e:	eef0 0a47 	vmov.f32	s1, s14
 8004742:	eeb0 0a67 	vmov.f32	s0, s15
 8004746:	f7ff ff4d 	bl	80045e4 <Inverse_kinematic_car>

	if(linear_x!=0){
 800474a:	4b98      	ldr	r3, [pc, #608]	@ (80049ac <motor+0x2a0>)
 800474c:	edd3 7a00 	vldr	s15, [r3]
 8004750:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004754:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004758:	d025      	beq.n	80047a6 <motor+0x9a>
		LX_PID = PID_ControllerX(KpV, KiV, KdV, &integralV,last_errorV, linear_x, linear_x_return);
 800475a:	4b99      	ldr	r3, [pc, #612]	@ (80049c0 <motor+0x2b4>)
 800475c:	edd3 7a00 	vldr	s15, [r3]
 8004760:	4b98      	ldr	r3, [pc, #608]	@ (80049c4 <motor+0x2b8>)
 8004762:	ed93 7a00 	vldr	s14, [r3]
 8004766:	4b98      	ldr	r3, [pc, #608]	@ (80049c8 <motor+0x2bc>)
 8004768:	edd3 6a00 	vldr	s13, [r3]
 800476c:	4b97      	ldr	r3, [pc, #604]	@ (80049cc <motor+0x2c0>)
 800476e:	ed93 6a00 	vldr	s12, [r3]
 8004772:	4b8e      	ldr	r3, [pc, #568]	@ (80049ac <motor+0x2a0>)
 8004774:	edd3 5a00 	vldr	s11, [r3]
 8004778:	4b95      	ldr	r3, [pc, #596]	@ (80049d0 <motor+0x2c4>)
 800477a:	ed93 5a00 	vldr	s10, [r3]
 800477e:	eef0 2a45 	vmov.f32	s5, s10
 8004782:	eeb0 2a65 	vmov.f32	s4, s11
 8004786:	eef0 1a46 	vmov.f32	s3, s12
 800478a:	4892      	ldr	r0, [pc, #584]	@ (80049d4 <motor+0x2c8>)
 800478c:	eeb0 1a66 	vmov.f32	s2, s13
 8004790:	eef0 0a47 	vmov.f32	s1, s14
 8004794:	eeb0 0a67 	vmov.f32	s0, s15
 8004798:	f7ff fd20 	bl	80041dc <PID_ControllerX>
 800479c:	eef0 7a40 	vmov.f32	s15, s0
 80047a0:	4b8d      	ldr	r3, [pc, #564]	@ (80049d8 <motor+0x2cc>)
 80047a2:	edc3 7a00 	vstr	s15, [r3]
	}

	if(linear_y!=0.0){
 80047a6:	4b80      	ldr	r3, [pc, #512]	@ (80049a8 <motor+0x29c>)
 80047a8:	edd3 7a00 	vldr	s15, [r3]
 80047ac:	eef5 7a40 	vcmp.f32	s15, #0.0
 80047b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047b4:	d025      	beq.n	8004802 <motor+0xf6>
		LY_PID = PID_ControllerY(KpV, KiV, KdV, &integralV,last_errorV, linear_y, linear_y_return);
 80047b6:	4b82      	ldr	r3, [pc, #520]	@ (80049c0 <motor+0x2b4>)
 80047b8:	edd3 7a00 	vldr	s15, [r3]
 80047bc:	4b81      	ldr	r3, [pc, #516]	@ (80049c4 <motor+0x2b8>)
 80047be:	ed93 7a00 	vldr	s14, [r3]
 80047c2:	4b81      	ldr	r3, [pc, #516]	@ (80049c8 <motor+0x2bc>)
 80047c4:	edd3 6a00 	vldr	s13, [r3]
 80047c8:	4b80      	ldr	r3, [pc, #512]	@ (80049cc <motor+0x2c0>)
 80047ca:	ed93 6a00 	vldr	s12, [r3]
 80047ce:	4b76      	ldr	r3, [pc, #472]	@ (80049a8 <motor+0x29c>)
 80047d0:	edd3 5a00 	vldr	s11, [r3]
 80047d4:	4b81      	ldr	r3, [pc, #516]	@ (80049dc <motor+0x2d0>)
 80047d6:	ed93 5a00 	vldr	s10, [r3]
 80047da:	eef0 2a45 	vmov.f32	s5, s10
 80047de:	eeb0 2a65 	vmov.f32	s4, s11
 80047e2:	eef0 1a46 	vmov.f32	s3, s12
 80047e6:	487b      	ldr	r0, [pc, #492]	@ (80049d4 <motor+0x2c8>)
 80047e8:	eeb0 1a66 	vmov.f32	s2, s13
 80047ec:	eef0 0a47 	vmov.f32	s1, s14
 80047f0:	eeb0 0a67 	vmov.f32	s0, s15
 80047f4:	f7ff fd64 	bl	80042c0 <PID_ControllerY>
 80047f8:	eef0 7a40 	vmov.f32	s15, s0
 80047fc:	4b78      	ldr	r3, [pc, #480]	@ (80049e0 <motor+0x2d4>)
 80047fe:	edc3 7a00 	vstr	s15, [r3]
	}
	if(angular_z!=0.0){
 8004802:	4b68      	ldr	r3, [pc, #416]	@ (80049a4 <motor+0x298>)
 8004804:	edd3 7a00 	vldr	s15, [r3]
 8004808:	eef5 7a40 	vcmp.f32	s15, #0.0
 800480c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004810:	d025      	beq.n	800485e <motor+0x152>
		AZ_PID = PID_ControllerZ(KpV, KiV, KdV, &integralV,last_errorV, angular_z, angular_z_return);
 8004812:	4b6b      	ldr	r3, [pc, #428]	@ (80049c0 <motor+0x2b4>)
 8004814:	edd3 7a00 	vldr	s15, [r3]
 8004818:	4b6a      	ldr	r3, [pc, #424]	@ (80049c4 <motor+0x2b8>)
 800481a:	ed93 7a00 	vldr	s14, [r3]
 800481e:	4b6a      	ldr	r3, [pc, #424]	@ (80049c8 <motor+0x2bc>)
 8004820:	edd3 6a00 	vldr	s13, [r3]
 8004824:	4b69      	ldr	r3, [pc, #420]	@ (80049cc <motor+0x2c0>)
 8004826:	ed93 6a00 	vldr	s12, [r3]
 800482a:	4b5e      	ldr	r3, [pc, #376]	@ (80049a4 <motor+0x298>)
 800482c:	edd3 5a00 	vldr	s11, [r3]
 8004830:	4b6c      	ldr	r3, [pc, #432]	@ (80049e4 <motor+0x2d8>)
 8004832:	ed93 5a00 	vldr	s10, [r3]
 8004836:	eef0 2a45 	vmov.f32	s5, s10
 800483a:	eeb0 2a65 	vmov.f32	s4, s11
 800483e:	eef0 1a46 	vmov.f32	s3, s12
 8004842:	4864      	ldr	r0, [pc, #400]	@ (80049d4 <motor+0x2c8>)
 8004844:	eeb0 1a66 	vmov.f32	s2, s13
 8004848:	eef0 0a47 	vmov.f32	s1, s14
 800484c:	eeb0 0a67 	vmov.f32	s0, s15
 8004850:	f7ff fda8 	bl	80043a4 <PID_ControllerZ>
 8004854:	eef0 7a40 	vmov.f32	s15, s0
 8004858:	4b63      	ldr	r3, [pc, #396]	@ (80049e8 <motor+0x2dc>)
 800485a:	edc3 7a00 	vstr	s15, [r3]
	}

	if(linear_x ==0){
 800485e:	4b53      	ldr	r3, [pc, #332]	@ (80049ac <motor+0x2a0>)
 8004860:	edd3 7a00 	vldr	s15, [r3]
 8004864:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800486c:	d103      	bne.n	8004876 <motor+0x16a>
		LX_PID =0.0;
 800486e:	4b5a      	ldr	r3, [pc, #360]	@ (80049d8 <motor+0x2cc>)
 8004870:	f04f 0200 	mov.w	r2, #0
 8004874:	601a      	str	r2, [r3, #0]
	}
	if(linear_y ==0){
 8004876:	4b4c      	ldr	r3, [pc, #304]	@ (80049a8 <motor+0x29c>)
 8004878:	edd3 7a00 	vldr	s15, [r3]
 800487c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004884:	d103      	bne.n	800488e <motor+0x182>
		LY_PID =0.0;
 8004886:	4b56      	ldr	r3, [pc, #344]	@ (80049e0 <motor+0x2d4>)
 8004888:	f04f 0200 	mov.w	r2, #0
 800488c:	601a      	str	r2, [r3, #0]
	}
	if(angular_z ==0){
 800488e:	4b45      	ldr	r3, [pc, #276]	@ (80049a4 <motor+0x298>)
 8004890:	edd3 7a00 	vldr	s15, [r3]
 8004894:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800489c:	d103      	bne.n	80048a6 <motor+0x19a>
		AZ_PID =0.0;
 800489e:	4b52      	ldr	r3, [pc, #328]	@ (80049e8 <motor+0x2dc>)
 80048a0:	f04f 0200 	mov.w	r2, #0
 80048a4:	601a      	str	r2, [r3, #0]
	}
	Forward_kinematic_car(LX_PID, LY_PID, AZ_PID);
 80048a6:	4b4c      	ldr	r3, [pc, #304]	@ (80049d8 <motor+0x2cc>)
 80048a8:	edd3 7a00 	vldr	s15, [r3]
 80048ac:	4b4c      	ldr	r3, [pc, #304]	@ (80049e0 <motor+0x2d4>)
 80048ae:	ed93 7a00 	vldr	s14, [r3]
 80048b2:	4b4d      	ldr	r3, [pc, #308]	@ (80049e8 <motor+0x2dc>)
 80048b4:	edd3 6a00 	vldr	s13, [r3]
 80048b8:	eeb0 1a66 	vmov.f32	s2, s13
 80048bc:	eef0 0a47 	vmov.f32	s1, s14
 80048c0:	eeb0 0a67 	vmov.f32	s0, s15
 80048c4:	f7ff fde0 	bl	8004488 <Forward_kinematic_car>

	time = get_custom_tick();
 80048c8:	f001 f8d2 	bl	8005a70 <get_custom_tick>
 80048cc:	4603      	mov	r3, r0
 80048ce:	4a47      	ldr	r2, [pc, #284]	@ (80049ec <motor+0x2e0>)
 80048d0:	6013      	str	r3, [r2, #0]

	calculateVel1(value1, time);
 80048d2:	4b47      	ldr	r3, [pc, #284]	@ (80049f0 <motor+0x2e4>)
 80048d4:	edd3 7a00 	vldr	s15, [r3]
 80048d8:	4b44      	ldr	r3, [pc, #272]	@ (80049ec <motor+0x2e0>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	ee07 3a10 	vmov	s14, r3
 80048e0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80048e4:	eef0 0a47 	vmov.f32	s1, s14
 80048e8:	eeb0 0a67 	vmov.f32	s0, s15
 80048ec:	f7fd fa74 	bl	8001dd8 <calculateVel1>
	calculateVel2(value2, time);
 80048f0:	4b40      	ldr	r3, [pc, #256]	@ (80049f4 <motor+0x2e8>)
 80048f2:	edd3 7a00 	vldr	s15, [r3]
 80048f6:	4b3d      	ldr	r3, [pc, #244]	@ (80049ec <motor+0x2e0>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	ee07 3a10 	vmov	s14, r3
 80048fe:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004902:	eef0 0a47 	vmov.f32	s1, s14
 8004906:	eeb0 0a67 	vmov.f32	s0, s15
 800490a:	f7fd ff21 	bl	8002750 <calculateVel2>
	calculateVel3(value3, time);
 800490e:	4b3a      	ldr	r3, [pc, #232]	@ (80049f8 <motor+0x2ec>)
 8004910:	edd3 7a00 	vldr	s15, [r3]
 8004914:	4b35      	ldr	r3, [pc, #212]	@ (80049ec <motor+0x2e0>)
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	ee07 3a10 	vmov	s14, r3
 800491c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004920:	eef0 0a47 	vmov.f32	s1, s14
 8004924:	eeb0 0a67 	vmov.f32	s0, s15
 8004928:	f7fe fbce 	bl	80030c8 <calculateVel3>
	calculateVel4(value4, time);
 800492c:	4b33      	ldr	r3, [pc, #204]	@ (80049fc <motor+0x2f0>)
 800492e:	edd3 7a00 	vldr	s15, [r3]
 8004932:	4b2e      	ldr	r3, [pc, #184]	@ (80049ec <motor+0x2e0>)
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	ee07 3a10 	vmov	s14, r3
 800493a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800493e:	eef0 0a47 	vmov.f32	s1, s14
 8004942:	eeb0 0a67 	vmov.f32	s0, s15
 8004946:	f7ff f87b 	bl	8003a40 <calculateVel4>
	/*calculateVel1(value1, time);
	calculateVel2(value2, time);
    calculateVel3(value3, time);
	calculateVel4(value4, time);
*/
	 sendJointState(linear_x_return, linear_y_return, angular_z_return, yaw,angular_position_deg1,angular_position_deg2,angular_position_deg3,angular_position_deg4);
 800494a:	4b21      	ldr	r3, [pc, #132]	@ (80049d0 <motor+0x2c4>)
 800494c:	edd3 7a00 	vldr	s15, [r3]
 8004950:	4b22      	ldr	r3, [pc, #136]	@ (80049dc <motor+0x2d0>)
 8004952:	ed93 7a00 	vldr	s14, [r3]
 8004956:	4b23      	ldr	r3, [pc, #140]	@ (80049e4 <motor+0x2d8>)
 8004958:	edd3 6a00 	vldr	s13, [r3]
 800495c:	4b28      	ldr	r3, [pc, #160]	@ (8004a00 <motor+0x2f4>)
 800495e:	ed93 6a00 	vldr	s12, [r3]
 8004962:	4b28      	ldr	r3, [pc, #160]	@ (8004a04 <motor+0x2f8>)
 8004964:	edd3 5a00 	vldr	s11, [r3]
 8004968:	4b27      	ldr	r3, [pc, #156]	@ (8004a08 <motor+0x2fc>)
 800496a:	ed93 5a00 	vldr	s10, [r3]
 800496e:	4b27      	ldr	r3, [pc, #156]	@ (8004a0c <motor+0x300>)
 8004970:	edd3 4a00 	vldr	s9, [r3]
 8004974:	4b26      	ldr	r3, [pc, #152]	@ (8004a10 <motor+0x304>)
 8004976:	ed93 4a00 	vldr	s8, [r3]
 800497a:	eef0 3a44 	vmov.f32	s7, s8
 800497e:	eeb0 3a64 	vmov.f32	s6, s9
 8004982:	eef0 2a45 	vmov.f32	s5, s10
 8004986:	eeb0 2a65 	vmov.f32	s4, s11
 800498a:	eef0 1a46 	vmov.f32	s3, s12
 800498e:	eeb0 1a66 	vmov.f32	s2, s13
 8004992:	eef0 0a47 	vmov.f32	s1, s14
 8004996:	eeb0 0a67 	vmov.f32	s0, s15
 800499a:	f7fc ffbd 	bl	8001918 <sendJointState>


}
 800499e:	bf00      	nop
 80049a0:	bd80      	pop	{r7, pc}
 80049a2:	bf00      	nop
 80049a4:	20000360 	.word	0x20000360
 80049a8:	2000035c 	.word	0x2000035c
 80049ac:	20000358 	.word	0x20000358
 80049b0:	200003b0 	.word	0x200003b0
 80049b4:	200003f8 	.word	0x200003f8
 80049b8:	20000440 	.word	0x20000440
 80049bc:	20000488 	.word	0x20000488
 80049c0:	20000080 	.word	0x20000080
 80049c4:	20000084 	.word	0x20000084
 80049c8:	20000088 	.word	0x20000088
 80049cc:	2000049c 	.word	0x2000049c
 80049d0:	200004ac 	.word	0x200004ac
 80049d4:	20000498 	.word	0x20000498
 80049d8:	200004a0 	.word	0x200004a0
 80049dc:	200004b0 	.word	0x200004b0
 80049e0:	200004a4 	.word	0x200004a4
 80049e4:	200004b4 	.word	0x200004b4
 80049e8:	200004a8 	.word	0x200004a8
 80049ec:	20000374 	.word	0x20000374
 80049f0:	20000364 	.word	0x20000364
 80049f4:	20000368 	.word	0x20000368
 80049f8:	2000036c 	.word	0x2000036c
 80049fc:	20000370 	.word	0x20000370
 8004a00:	2000029c 	.word	0x2000029c
 8004a04:	200003ac 	.word	0x200003ac
 8004a08:	200003f4 	.word	0x200003f4
 8004a0c:	2000043c 	.word	0x2000043c
 8004a10:	20000484 	.word	0x20000484

08004a14 <Motor_Init>:

// PID control variables

#define MAX_PWM 1000 // Maximum PWM value
// MOTOR
void Motor_Init(void) {
 8004a14:	b580      	push	{r7, lr}
 8004a16:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // Init PWM1 -> RPWM
 8004a18:	2108      	movs	r1, #8
 8004a1a:	4810      	ldr	r0, [pc, #64]	@ (8004a5c <Motor_Init+0x48>)
 8004a1c:	f003 f954 	bl	8007cc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // Init PWM2 -> LPWM
 8004a20:	210c      	movs	r1, #12
 8004a22:	480e      	ldr	r0, [pc, #56]	@ (8004a5c <Motor_Init+0x48>)
 8004a24:	f003 f950 	bl	8007cc8 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Init PWM3 -> RPWM
 8004a28:	2108      	movs	r1, #8
 8004a2a:	480d      	ldr	r0, [pc, #52]	@ (8004a60 <Motor_Init+0x4c>)
 8004a2c:	f003 f94c 	bl	8007cc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Init PWM4 -> LPWM
 8004a30:	210c      	movs	r1, #12
 8004a32:	480b      	ldr	r0, [pc, #44]	@ (8004a60 <Motor_Init+0x4c>)
 8004a34:	f003 f948 	bl	8007cc8 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8004a38:	2100      	movs	r1, #0
 8004a3a:	480a      	ldr	r0, [pc, #40]	@ (8004a64 <Motor_Init+0x50>)
 8004a3c:	f003 f944 	bl	8007cc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 8004a40:	2104      	movs	r1, #4
 8004a42:	4808      	ldr	r0, [pc, #32]	@ (8004a64 <Motor_Init+0x50>)
 8004a44:	f003 f940 	bl	8007cc8 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Init PWM1 -> RPWM
 8004a48:	2100      	movs	r1, #0
 8004a4a:	4807      	ldr	r0, [pc, #28]	@ (8004a68 <Motor_Init+0x54>)
 8004a4c:	f003 f93c 	bl	8007cc8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Init PWM2 -> LPWM
 8004a50:	2104      	movs	r1, #4
 8004a52:	4805      	ldr	r0, [pc, #20]	@ (8004a68 <Motor_Init+0x54>)
 8004a54:	f003 f938 	bl	8007cc8 <HAL_TIM_PWM_Start>
}
 8004a58:	bf00      	nop
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	20000600 	.word	0x20000600
 8004a60:	20000570 	.word	0x20000570
 8004a64:	200006d8 	.word	0x200006d8
 8004a68:	20000720 	.word	0x20000720

08004a6c <Encoder_Init>:
	Motor_Control4(0, 0);

}
// ENCODER

void Encoder_Init(void) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Init Timer 1 -> mode Encoder
 8004a70:	213c      	movs	r1, #60	@ 0x3c
 8004a72:	4808      	ldr	r0, [pc, #32]	@ (8004a94 <Encoder_Init+0x28>)
 8004a74:	f003 fa96 	bl	8007fa4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Init Timer 3 -> mode Encoder
 8004a78:	213c      	movs	r1, #60	@ 0x3c
 8004a7a:	4807      	ldr	r0, [pc, #28]	@ (8004a98 <Encoder_Init+0x2c>)
 8004a7c:	f003 fa92 	bl	8007fa4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL); // Init Timer 5 -> mode Encoder
 8004a80:	213c      	movs	r1, #60	@ 0x3c
 8004a82:	4806      	ldr	r0, [pc, #24]	@ (8004a9c <Encoder_Init+0x30>)
 8004a84:	f003 fa8e 	bl	8007fa4 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); // Init Timer 8 -> mode Encoder
 8004a88:	213c      	movs	r1, #60	@ 0x3c
 8004a8a:	4805      	ldr	r0, [pc, #20]	@ (8004aa0 <Encoder_Init+0x34>)
 8004a8c:	f003 fa8a 	bl	8007fa4 <HAL_TIM_Encoder_Start>
}
 8004a90:	bf00      	nop
 8004a92:	bd80      	pop	{r7, pc}
 8004a94:	20000528 	.word	0x20000528
 8004a98:	200005b8 	.word	0x200005b8
 8004a9c:	20000690 	.word	0x20000690
 8004aa0:	20000648 	.word	0x20000648

08004aa4 <Reset_Encoder1>:
int16_t Read_Encoder1(void) {
	return __HAL_TIM_GET_COUNTER(&htim1);
}
void Reset_Encoder1(void) {
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8004aa8:	4b04      	ldr	r3, [pc, #16]	@ (8004abc <Reset_Encoder1+0x18>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	2200      	movs	r2, #0
 8004aae:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004ab0:	bf00      	nop
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	20000528 	.word	0x20000528

08004ac0 <Reset_Encoder2>:
int16_t Read_Encoder2(void) {
	return __HAL_TIM_GET_COUNTER(&htim3);
}
void Reset_Encoder2(void) {
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8004ac4:	4b04      	ldr	r3, [pc, #16]	@ (8004ad8 <Reset_Encoder2+0x18>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004acc:	bf00      	nop
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	200005b8 	.word	0x200005b8

08004adc <Reset_Encoder3>:
int16_t Read_Encoder3(void) {
	return __HAL_TIM_GET_COUNTER(&htim8);
}
void Reset_Encoder3(void) {
 8004adc:	b480      	push	{r7}
 8004ade:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8004ae0:	4b04      	ldr	r3, [pc, #16]	@ (8004af4 <Reset_Encoder3+0x18>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004ae8:	bf00      	nop
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	20000690 	.word	0x20000690

08004af8 <Reset_Encoder4>:
int16_t Read_Encoder4(void) {
	return __HAL_TIM_GET_COUNTER(&htim5);
}
void Reset_Encoder4(void) {
 8004af8:	b480      	push	{r7}
 8004afa:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 8004afc:	4b04      	ldr	r3, [pc, #16]	@ (8004b10 <Reset_Encoder4+0x18>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	2200      	movs	r2, #0
 8004b02:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8004b04:	bf00      	nop
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	20000648 	.word	0x20000648

08004b14 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004b1c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004b20:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8004b24:	f003 0301 	and.w	r3, r3, #1
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d013      	beq.n	8004b54 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8004b2c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004b30:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8004b34:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00b      	beq.n	8004b54 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8004b3c:	e000      	b.n	8004b40 <ITM_SendChar+0x2c>
    {
      __NOP();
 8004b3e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8004b40:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d0f9      	beq.n	8004b3e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8004b4a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8004b4e:	687a      	ldr	r2, [r7, #4]
 8004b50:	b2d2      	uxtb	r2, r2
 8004b52:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004b54:	687b      	ldr	r3, [r7, #4]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
	...

08004b64 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8004b64:	b580      	push	{r7, lr}
 8004b66:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
HAL_Init();
 8004b68:	f001 f874 	bl	8005c54 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8004b6c:	f000 f82a 	bl	8004bc4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8004b70:	f000 fc1e 	bl	80053b0 <MX_GPIO_Init>
	MX_TIM1_Init();
 8004b74:	f000 f8bc 	bl	8004cf0 <MX_TIM1_Init>
	MX_TIM2_Init();
 8004b78:	f000 f912 	bl	8004da0 <MX_TIM2_Init>
	MX_TIM3_Init();
 8004b7c:	f000 f990 	bl	8004ea0 <MX_TIM3_Init>
	MX_TIM5_Init();
 8004b80:	f000 fa64 	bl	800504c <MX_TIM5_Init>
	MX_TIM8_Init();
 8004b84:	f000 fab6 	bl	80050f4 <MX_TIM8_Init>
	MX_TIM9_Init();
 8004b88:	f000 fb0c 	bl	80051a4 <MX_TIM9_Init>
	MX_TIM12_Init();
 8004b8c:	f000 fb78 	bl	8005280 <MX_TIM12_Init>
	MX_TIM4_Init();
 8004b90:	f000 f9da 	bl	8004f48 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 8004b94:	f000 fbe2 	bl	800535c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8004b98:	f000 f87c 	bl	8004c94 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	Encoder_Init();  // Khi ng encoder
 8004b9c:	f7ff ff66 	bl	8004a6c <Encoder_Init>
	Motor_Init();    // Khi ng Motor
 8004ba0:	f7ff ff38 	bl	8004a14 <Motor_Init>
	Reset_Encoder1();
 8004ba4:	f7ff ff7e 	bl	8004aa4 <Reset_Encoder1>
	Reset_Encoder2();
 8004ba8:	f7ff ff8a 	bl	8004ac0 <Reset_Encoder2>
	Reset_Encoder3();
 8004bac:	f7ff ff96 	bl	8004adc <Reset_Encoder3>
	Reset_Encoder4();
 8004bb0:	f7ff ffa2 	bl	8004af8 <Reset_Encoder4>
	// Initialize BNO055

	BNO055_Init(&hi2c1);
 8004bb4:	4802      	ldr	r0, [pc, #8]	@ (8004bc0 <main+0x5c>)
 8004bb6:	f7fc fa15 	bl	8000fe4 <BNO055_Init>
	while (1) {
		/* USER CODE END WHILE */
	//	readEncoder();
		//standardMode(1);
		//HAL_Delay(500);
		motor();
 8004bba:	f7ff fda7 	bl	800470c <motor>
 8004bbe:	e7fc      	b.n	8004bba <main+0x56>
 8004bc0:	200004d4 	.word	0x200004d4

08004bc4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b094      	sub	sp, #80	@ 0x50
 8004bc8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8004bca:	f107 0320 	add.w	r3, r7, #32
 8004bce:	2230      	movs	r2, #48	@ 0x30
 8004bd0:	2100      	movs	r1, #0
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	f006 fb1c 	bl	800b210 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8004bd8:	f107 030c 	add.w	r3, r7, #12
 8004bdc:	2200      	movs	r2, #0
 8004bde:	601a      	str	r2, [r3, #0]
 8004be0:	605a      	str	r2, [r3, #4]
 8004be2:	609a      	str	r2, [r3, #8]
 8004be4:	60da      	str	r2, [r3, #12]
 8004be6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004be8:	2300      	movs	r3, #0
 8004bea:	60bb      	str	r3, [r7, #8]
 8004bec:	4b27      	ldr	r3, [pc, #156]	@ (8004c8c <SystemClock_Config+0xc8>)
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	4a26      	ldr	r2, [pc, #152]	@ (8004c8c <SystemClock_Config+0xc8>)
 8004bf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004bf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8004bf8:	4b24      	ldr	r3, [pc, #144]	@ (8004c8c <SystemClock_Config+0xc8>)
 8004bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c00:	60bb      	str	r3, [r7, #8]
 8004c02:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c04:	2300      	movs	r3, #0
 8004c06:	607b      	str	r3, [r7, #4]
 8004c08:	4b21      	ldr	r3, [pc, #132]	@ (8004c90 <SystemClock_Config+0xcc>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	4a20      	ldr	r2, [pc, #128]	@ (8004c90 <SystemClock_Config+0xcc>)
 8004c0e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c12:	6013      	str	r3, [r2, #0]
 8004c14:	4b1e      	ldr	r3, [pc, #120]	@ (8004c90 <SystemClock_Config+0xcc>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c1c:	607b      	str	r3, [r7, #4]
 8004c1e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004c20:	2302      	movs	r3, #2
 8004c22:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004c24:	2301      	movs	r3, #1
 8004c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004c28:	2310      	movs	r3, #16
 8004c2a:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c2c:	2302      	movs	r3, #2
 8004c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004c30:	2300      	movs	r3, #0
 8004c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8004c34:	2308      	movs	r3, #8
 8004c36:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 80;
 8004c38:	2350      	movs	r3, #80	@ 0x50
 8004c3a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004c40:	2304      	movs	r3, #4
 8004c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004c44:	f107 0320 	add.w	r3, r7, #32
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f002 fb3d 	bl	80072c8 <HAL_RCC_OscConfig>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <SystemClock_Config+0x94>
		Error_Handler();
 8004c54:	f000 fc1a 	bl	800548c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004c58:	230f      	movs	r3, #15
 8004c5a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c68:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8004c6e:	f107 030c 	add.w	r3, r7, #12
 8004c72:	2102      	movs	r1, #2
 8004c74:	4618      	mov	r0, r3
 8004c76:	f002 fd9f 	bl	80077b8 <HAL_RCC_ClockConfig>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <SystemClock_Config+0xc0>
		Error_Handler();
 8004c80:	f000 fc04 	bl	800548c <Error_Handler>
	}
}
 8004c84:	bf00      	nop
 8004c86:	3750      	adds	r7, #80	@ 0x50
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	40023800 	.word	0x40023800
 8004c90:	40007000 	.word	0x40007000

08004c94 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8004c94:	b580      	push	{r7, lr}
 8004c96:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8004c98:	4b12      	ldr	r3, [pc, #72]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004c9a:	4a13      	ldr	r2, [pc, #76]	@ (8004ce8 <MX_I2C1_Init+0x54>)
 8004c9c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8004c9e:	4b11      	ldr	r3, [pc, #68]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004ca0:	4a12      	ldr	r2, [pc, #72]	@ (8004cec <MX_I2C1_Init+0x58>)
 8004ca2:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8004caa:	4b0e      	ldr	r3, [pc, #56]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cb2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004cb6:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cba:	2200      	movs	r2, #0
 8004cbc:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8004cbe:	4b09      	ldr	r3, [pc, #36]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004cc4:	4b07      	ldr	r3, [pc, #28]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004cca:	4b06      	ldr	r3, [pc, #24]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8004cd0:	4804      	ldr	r0, [pc, #16]	@ (8004ce4 <MX_I2C1_Init+0x50>)
 8004cd2:	f001 fad5 	bl	8006280 <HAL_I2C_Init>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d001      	beq.n	8004ce0 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8004cdc:	f000 fbd6 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8004ce0:	bf00      	nop
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	200004d4 	.word	0x200004d4
 8004ce8:	40005400 	.word	0x40005400
 8004cec:	000186a0 	.word	0x000186a0

08004cf0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b08c      	sub	sp, #48	@ 0x30
 8004cf4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8004cf6:	f107 030c 	add.w	r3, r7, #12
 8004cfa:	2224      	movs	r2, #36	@ 0x24
 8004cfc:	2100      	movs	r1, #0
 8004cfe:	4618      	mov	r0, r3
 8004d00:	f006 fa86 	bl	800b210 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004d04:	1d3b      	adds	r3, r7, #4
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8004d0c:	4b22      	ldr	r3, [pc, #136]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d0e:	4a23      	ldr	r2, [pc, #140]	@ (8004d9c <MX_TIM1_Init+0xac>)
 8004d10:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 100 - 1;
 8004d12:	4b21      	ldr	r3, [pc, #132]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d14:	2263      	movs	r2, #99	@ 0x63
 8004d16:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004d18:	4b1f      	ldr	r3, [pc, #124]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8004d1e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004d24:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004d26:	4b1c      	ldr	r3, [pc, #112]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d28:	2200      	movs	r2, #0
 8004d2a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8004d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004d32:	4b19      	ldr	r3, [pc, #100]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d34:	2200      	movs	r2, #0
 8004d36:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004d40:	2301      	movs	r3, #1
 8004d42:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004d50:	2301      	movs	r3, #1
 8004d52:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004d54:	2300      	movs	r3, #0
 8004d56:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8004d58:	2300      	movs	r3, #0
 8004d5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8004d5c:	f107 030c 	add.w	r3, r7, #12
 8004d60:	4619      	mov	r1, r3
 8004d62:	480d      	ldr	r0, [pc, #52]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d64:	f003 f878 	bl	8007e58 <HAL_TIM_Encoder_Init>
 8004d68:	4603      	mov	r3, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d001      	beq.n	8004d72 <MX_TIM1_Init+0x82>
		Error_Handler();
 8004d6e:	f000 fb8d 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004d72:	2300      	movs	r3, #0
 8004d74:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004d76:	2300      	movs	r3, #0
 8004d78:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8004d7a:	1d3b      	adds	r3, r7, #4
 8004d7c:	4619      	mov	r1, r3
 8004d7e:	4806      	ldr	r0, [pc, #24]	@ (8004d98 <MX_TIM1_Init+0xa8>)
 8004d80:	f003 fe44 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d001      	beq.n	8004d8e <MX_TIM1_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8004d8a:	f000 fb7f 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8004d8e:	bf00      	nop
 8004d90:	3730      	adds	r7, #48	@ 0x30
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	20000528 	.word	0x20000528
 8004d9c:	40010000 	.word	0x40010000

08004da0 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b08e      	sub	sp, #56	@ 0x38
 8004da4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004da6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004daa:	2200      	movs	r2, #0
 8004dac:	601a      	str	r2, [r3, #0]
 8004dae:	605a      	str	r2, [r3, #4]
 8004db0:	609a      	str	r2, [r3, #8]
 8004db2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004db4:	f107 0320 	add.w	r3, r7, #32
 8004db8:	2200      	movs	r2, #0
 8004dba:	601a      	str	r2, [r3, #0]
 8004dbc:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004dbe:	1d3b      	adds	r3, r7, #4
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	601a      	str	r2, [r3, #0]
 8004dc4:	605a      	str	r2, [r3, #4]
 8004dc6:	609a      	str	r2, [r3, #8]
 8004dc8:	60da      	str	r2, [r3, #12]
 8004dca:	611a      	str	r2, [r3, #16]
 8004dcc:	615a      	str	r2, [r3, #20]
 8004dce:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8004dd0:	4b32      	ldr	r3, [pc, #200]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004dd2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004dd6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80 - 1;
 8004dd8:	4b30      	ldr	r3, [pc, #192]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004dda:	224f      	movs	r2, #79	@ 0x4f
 8004ddc:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004dde:	4b2f      	ldr	r3, [pc, #188]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004de0:	2200      	movs	r2, #0
 8004de2:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 8004de4:	4b2d      	ldr	r3, [pc, #180]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004de6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004dea:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004dec:	4b2b      	ldr	r3, [pc, #172]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004dee:	2200      	movs	r2, #0
 8004df0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004df2:	4b2a      	ldr	r3, [pc, #168]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004df4:	2200      	movs	r2, #0
 8004df6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8004df8:	4828      	ldr	r0, [pc, #160]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004dfa:	f002 febd 	bl	8007b78 <HAL_TIM_Base_Init>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d001      	beq.n	8004e08 <MX_TIM2_Init+0x68>
		Error_Handler();
 8004e04:	f000 fb42 	bl	800548c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004e08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004e0c:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8004e0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004e12:	4619      	mov	r1, r3
 8004e14:	4821      	ldr	r0, [pc, #132]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e16:	f003 fa15 	bl	8008244 <HAL_TIM_ConfigClockSource>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <MX_TIM2_Init+0x84>
		Error_Handler();
 8004e20:	f000 fb34 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8004e24:	481d      	ldr	r0, [pc, #116]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e26:	f002 fef6 	bl	8007c16 <HAL_TIM_PWM_Init>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d001      	beq.n	8004e34 <MX_TIM2_Init+0x94>
		Error_Handler();
 8004e30:	f000 fb2c 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e34:	2300      	movs	r3, #0
 8004e36:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8004e3c:	f107 0320 	add.w	r3, r7, #32
 8004e40:	4619      	mov	r1, r3
 8004e42:	4816      	ldr	r0, [pc, #88]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e44:	f003 fde2 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d001      	beq.n	8004e52 <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8004e4e:	f000 fb1d 	bl	800548c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004e52:	2360      	movs	r3, #96	@ 0x60
 8004e54:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8004e56:	2300      	movs	r3, #0
 8004e58:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004e5a:	2300      	movs	r3, #0
 8004e5c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8004e62:	1d3b      	adds	r3, r7, #4
 8004e64:	2208      	movs	r2, #8
 8004e66:	4619      	mov	r1, r3
 8004e68:	480c      	ldr	r0, [pc, #48]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e6a:	f003 f929 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8004e74:	f000 fb0a 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4)
 8004e78:	1d3b      	adds	r3, r7, #4
 8004e7a:	220c      	movs	r2, #12
 8004e7c:	4619      	mov	r1, r3
 8004e7e:	4807      	ldr	r0, [pc, #28]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e80:	f003 f91e 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 8004e84:	4603      	mov	r3, r0
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d001      	beq.n	8004e8e <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8004e8a:	f000 faff 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8004e8e:	4803      	ldr	r0, [pc, #12]	@ (8004e9c <MX_TIM2_Init+0xfc>)
 8004e90:	f000 fcbc 	bl	800580c <HAL_TIM_MspPostInit>

}
 8004e94:	bf00      	nop
 8004e96:	3738      	adds	r7, #56	@ 0x38
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	bd80      	pop	{r7, pc}
 8004e9c:	20000570 	.word	0x20000570

08004ea0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08c      	sub	sp, #48	@ 0x30
 8004ea4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8004ea6:	f107 030c 	add.w	r3, r7, #12
 8004eaa:	2224      	movs	r2, #36	@ 0x24
 8004eac:	2100      	movs	r1, #0
 8004eae:	4618      	mov	r0, r3
 8004eb0:	f006 f9ae 	bl	800b210 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004eb4:	1d3b      	adds	r3, r7, #4
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	601a      	str	r2, [r3, #0]
 8004eba:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8004ebc:	4b20      	ldr	r3, [pc, #128]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004ebe:	4a21      	ldr	r2, [pc, #132]	@ (8004f44 <MX_TIM3_Init+0xa4>)
 8004ec0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 80 - 1;
 8004ec2:	4b1f      	ldr	r3, [pc, #124]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004ec4:	224f      	movs	r2, #79	@ 0x4f
 8004ec6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ec8:	4b1d      	ldr	r3, [pc, #116]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004eca:	2200      	movs	r2, #0
 8004ecc:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8004ece:	4b1c      	ldr	r3, [pc, #112]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004ed0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004ed4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004ed8:	2200      	movs	r2, #0
 8004eda:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004edc:	4b18      	ldr	r3, [pc, #96]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004ee2:	2303      	movs	r3, #3
 8004ee4:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004eea:	2301      	movs	r3, #1
 8004eec:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004efa:	2301      	movs	r3, #1
 8004efc:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004efe:	2300      	movs	r3, #0
 8004f00:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8004f02:	2300      	movs	r3, #0
 8004f04:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 8004f06:	f107 030c 	add.w	r3, r7, #12
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	480c      	ldr	r0, [pc, #48]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004f0e:	f002 ffa3 	bl	8007e58 <HAL_TIM_Encoder_Init>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d001      	beq.n	8004f1c <MX_TIM3_Init+0x7c>
		Error_Handler();
 8004f18:	f000 fab8 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f20:	2300      	movs	r3, #0
 8004f22:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8004f24:	1d3b      	adds	r3, r7, #4
 8004f26:	4619      	mov	r1, r3
 8004f28:	4805      	ldr	r0, [pc, #20]	@ (8004f40 <MX_TIM3_Init+0xa0>)
 8004f2a:	f003 fd6f 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <MX_TIM3_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8004f34:	f000 faaa 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8004f38:	bf00      	nop
 8004f3a:	3730      	adds	r7, #48	@ 0x30
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	200005b8 	.word	0x200005b8
 8004f44:	40000400 	.word	0x40000400

08004f48 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b08e      	sub	sp, #56	@ 0x38
 8004f4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004f4e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004f52:	2200      	movs	r2, #0
 8004f54:	601a      	str	r2, [r3, #0]
 8004f56:	605a      	str	r2, [r3, #4]
 8004f58:	609a      	str	r2, [r3, #8]
 8004f5a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8004f5c:	f107 0320 	add.w	r3, r7, #32
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004f66:	1d3b      	adds	r3, r7, #4
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	605a      	str	r2, [r3, #4]
 8004f6e:	609a      	str	r2, [r3, #8]
 8004f70:	60da      	str	r2, [r3, #12]
 8004f72:	611a      	str	r2, [r3, #16]
 8004f74:	615a      	str	r2, [r3, #20]
 8004f76:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8004f78:	4b32      	ldr	r3, [pc, #200]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f7a:	4a33      	ldr	r2, [pc, #204]	@ (8005048 <MX_TIM4_Init+0x100>)
 8004f7c:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 80 - 1;
 8004f7e:	4b31      	ldr	r3, [pc, #196]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f80:	224f      	movs	r2, #79	@ 0x4f
 8004f82:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f84:	4b2f      	ldr	r3, [pc, #188]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f86:	2200      	movs	r2, #0
 8004f88:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1000 - 1;
 8004f8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f8c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004f90:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f92:	4b2c      	ldr	r3, [pc, #176]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f98:	4b2a      	ldr	r3, [pc, #168]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8004f9e:	4829      	ldr	r0, [pc, #164]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004fa0:	f002 fdea 	bl	8007b78 <HAL_TIM_Base_Init>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d001      	beq.n	8004fae <MX_TIM4_Init+0x66>
		Error_Handler();
 8004faa:	f000 fa6f 	bl	800548c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004fae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8004fb4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004fb8:	4619      	mov	r1, r3
 8004fba:	4822      	ldr	r0, [pc, #136]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004fbc:	f003 f942 	bl	8008244 <HAL_TIM_ConfigClockSource>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <MX_TIM4_Init+0x82>
		Error_Handler();
 8004fc6:	f000 fa61 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8004fca:	481e      	ldr	r0, [pc, #120]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004fcc:	f002 fe23 	bl	8007c16 <HAL_TIM_PWM_Init>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d001      	beq.n	8004fda <MX_TIM4_Init+0x92>
		Error_Handler();
 8004fd6:	f000 fa59 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8004fe2:	f107 0320 	add.w	r3, r7, #32
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	4816      	ldr	r0, [pc, #88]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8004fea:	f003 fd0f 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 8004fee:	4603      	mov	r3, r0
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d001      	beq.n	8004ff8 <MX_TIM4_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8004ff4:	f000 fa4a 	bl	800548c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ff8:	2360      	movs	r3, #96	@ 0x60
 8004ffa:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005000:	2300      	movs	r3, #0
 8005002:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005004:	2300      	movs	r3, #0
 8005006:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8005008:	1d3b      	adds	r3, r7, #4
 800500a:	2208      	movs	r2, #8
 800500c:	4619      	mov	r1, r3
 800500e:	480d      	ldr	r0, [pc, #52]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8005010:	f003 f856 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d001      	beq.n	800501e <MX_TIM4_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 800501a:	f000 fa37 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 800501e:	1d3b      	adds	r3, r7, #4
 8005020:	220c      	movs	r2, #12
 8005022:	4619      	mov	r1, r3
 8005024:	4807      	ldr	r0, [pc, #28]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8005026:	f003 f84b 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 800502a:	4603      	mov	r3, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	d001      	beq.n	8005034 <MX_TIM4_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 8005030:	f000 fa2c 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8005034:	4803      	ldr	r0, [pc, #12]	@ (8005044 <MX_TIM4_Init+0xfc>)
 8005036:	f000 fbe9 	bl	800580c <HAL_TIM_MspPostInit>

}
 800503a:	bf00      	nop
 800503c:	3738      	adds	r7, #56	@ 0x38
 800503e:	46bd      	mov	sp, r7
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	20000600 	.word	0x20000600
 8005048:	40000800 	.word	0x40000800

0800504c <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 800504c:	b580      	push	{r7, lr}
 800504e:	b08c      	sub	sp, #48	@ 0x30
 8005050:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8005052:	f107 030c 	add.w	r3, r7, #12
 8005056:	2224      	movs	r2, #36	@ 0x24
 8005058:	2100      	movs	r1, #0
 800505a:	4618      	mov	r0, r3
 800505c:	f006 f8d8 	bl	800b210 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005060:	1d3b      	adds	r3, r7, #4
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
 8005066:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8005068:	4b20      	ldr	r3, [pc, #128]	@ (80050ec <MX_TIM5_Init+0xa0>)
 800506a:	4a21      	ldr	r2, [pc, #132]	@ (80050f0 <MX_TIM5_Init+0xa4>)
 800506c:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 80 - 1;
 800506e:	4b1f      	ldr	r3, [pc, #124]	@ (80050ec <MX_TIM5_Init+0xa0>)
 8005070:	224f      	movs	r2, #79	@ 0x4f
 8005072:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005074:	4b1d      	ldr	r3, [pc, #116]	@ (80050ec <MX_TIM5_Init+0xa0>)
 8005076:	2200      	movs	r2, #0
 8005078:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 65535;
 800507a:	4b1c      	ldr	r3, [pc, #112]	@ (80050ec <MX_TIM5_Init+0xa0>)
 800507c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005080:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005082:	4b1a      	ldr	r3, [pc, #104]	@ (80050ec <MX_TIM5_Init+0xa0>)
 8005084:	2200      	movs	r2, #0
 8005086:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005088:	4b18      	ldr	r3, [pc, #96]	@ (80050ec <MX_TIM5_Init+0xa0>)
 800508a:	2200      	movs	r2, #0
 800508c:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800508e:	2303      	movs	r3, #3
 8005090:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005092:	2300      	movs	r3, #0
 8005094:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005096:	2301      	movs	r3, #1
 8005098:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800509a:	2300      	movs	r3, #0
 800509c:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800509e:	2300      	movs	r3, #0
 80050a0:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80050a2:	2300      	movs	r3, #0
 80050a4:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80050a6:	2301      	movs	r3, #1
 80050a8:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80050aa:	2300      	movs	r3, #0
 80050ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80050ae:	2300      	movs	r3, #0
 80050b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 80050b2:	f107 030c 	add.w	r3, r7, #12
 80050b6:	4619      	mov	r1, r3
 80050b8:	480c      	ldr	r0, [pc, #48]	@ (80050ec <MX_TIM5_Init+0xa0>)
 80050ba:	f002 fecd 	bl	8007e58 <HAL_TIM_Encoder_Init>
 80050be:	4603      	mov	r3, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d001      	beq.n	80050c8 <MX_TIM5_Init+0x7c>
		Error_Handler();
 80050c4:	f000 f9e2 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80050c8:	2300      	movs	r3, #0
 80050ca:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80050cc:	2300      	movs	r3, #0
 80050ce:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 80050d0:	1d3b      	adds	r3, r7, #4
 80050d2:	4619      	mov	r1, r3
 80050d4:	4805      	ldr	r0, [pc, #20]	@ (80050ec <MX_TIM5_Init+0xa0>)
 80050d6:	f003 fc99 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 80050e0:	f000 f9d4 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 80050e4:	bf00      	nop
 80050e6:	3730      	adds	r7, #48	@ 0x30
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	20000648 	.word	0x20000648
 80050f0:	40000c00 	.word	0x40000c00

080050f4 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b08c      	sub	sp, #48	@ 0x30
 80050f8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 80050fa:	f107 030c 	add.w	r3, r7, #12
 80050fe:	2224      	movs	r2, #36	@ 0x24
 8005100:	2100      	movs	r1, #0
 8005102:	4618      	mov	r0, r3
 8005104:	f006 f884 	bl	800b210 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8005108:	1d3b      	adds	r3, r7, #4
 800510a:	2200      	movs	r2, #0
 800510c:	601a      	str	r2, [r3, #0]
 800510e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 8005110:	4b22      	ldr	r3, [pc, #136]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005112:	4a23      	ldr	r2, [pc, #140]	@ (80051a0 <MX_TIM8_Init+0xac>)
 8005114:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 80 - 1;
 8005116:	4b21      	ldr	r3, [pc, #132]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005118:	224f      	movs	r2, #79	@ 0x4f
 800511a:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800511c:	4b1f      	ldr	r3, [pc, #124]	@ (800519c <MX_TIM8_Init+0xa8>)
 800511e:	2200      	movs	r2, #0
 8005120:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 8005122:	4b1e      	ldr	r3, [pc, #120]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005124:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005128:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800512a:	4b1c      	ldr	r3, [pc, #112]	@ (800519c <MX_TIM8_Init+0xa8>)
 800512c:	2200      	movs	r2, #0
 800512e:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 8005130:	4b1a      	ldr	r3, [pc, #104]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005132:	2200      	movs	r2, #0
 8005134:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005136:	4b19      	ldr	r3, [pc, #100]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005138:	2200      	movs	r2, #0
 800513a:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800513c:	2303      	movs	r3, #3
 800513e:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8005140:	2300      	movs	r3, #0
 8005142:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8005144:	2301      	movs	r3, #1
 8005146:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8005148:	2300      	movs	r3, #0
 800514a:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 800514c:	2300      	movs	r3, #0
 800514e:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8005150:	2300      	movs	r3, #0
 8005152:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8005154:	2301      	movs	r3, #1
 8005156:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8005158:	2300      	movs	r3, #0
 800515a:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 800515c:	2300      	movs	r3, #0
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK) {
 8005160:	f107 030c 	add.w	r3, r7, #12
 8005164:	4619      	mov	r1, r3
 8005166:	480d      	ldr	r0, [pc, #52]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005168:	f002 fe76 	bl	8007e58 <HAL_TIM_Encoder_Init>
 800516c:	4603      	mov	r3, r0
 800516e:	2b00      	cmp	r3, #0
 8005170:	d001      	beq.n	8005176 <MX_TIM8_Init+0x82>
		Error_Handler();
 8005172:	f000 f98b 	bl	800548c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005176:	2300      	movs	r3, #0
 8005178:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800517a:	2300      	movs	r3, #0
 800517c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 800517e:	1d3b      	adds	r3, r7, #4
 8005180:	4619      	mov	r1, r3
 8005182:	4806      	ldr	r0, [pc, #24]	@ (800519c <MX_TIM8_Init+0xa8>)
 8005184:	f003 fc42 	bl	8008a0c <HAL_TIMEx_MasterConfigSynchronization>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <MX_TIM8_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 800518e:	f000 f97d 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8005192:	bf00      	nop
 8005194:	3730      	adds	r7, #48	@ 0x30
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20000690 	.word	0x20000690
 80051a0:	40010400 	.word	0x40010400

080051a4 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b08c      	sub	sp, #48	@ 0x30
 80051a8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80051aa:	f107 0320 	add.w	r3, r7, #32
 80051ae:	2200      	movs	r2, #0
 80051b0:	601a      	str	r2, [r3, #0]
 80051b2:	605a      	str	r2, [r3, #4]
 80051b4:	609a      	str	r2, [r3, #8]
 80051b6:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80051b8:	1d3b      	adds	r3, r7, #4
 80051ba:	2200      	movs	r2, #0
 80051bc:	601a      	str	r2, [r3, #0]
 80051be:	605a      	str	r2, [r3, #4]
 80051c0:	609a      	str	r2, [r3, #8]
 80051c2:	60da      	str	r2, [r3, #12]
 80051c4:	611a      	str	r2, [r3, #16]
 80051c6:	615a      	str	r2, [r3, #20]
 80051c8:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 80051ca:	4b2b      	ldr	r3, [pc, #172]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051cc:	4a2b      	ldr	r2, [pc, #172]	@ (800527c <MX_TIM9_Init+0xd8>)
 80051ce:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 80 - 1;
 80051d0:	4b29      	ldr	r3, [pc, #164]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051d2:	224f      	movs	r2, #79	@ 0x4f
 80051d4:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80051d6:	4b28      	ldr	r3, [pc, #160]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051d8:	2200      	movs	r2, #0
 80051da:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1000 - 1;
 80051dc:	4b26      	ldr	r3, [pc, #152]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051de:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80051e2:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80051e4:	4b24      	ldr	r3, [pc, #144]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051e6:	2200      	movs	r2, #0
 80051e8:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80051ea:	4b23      	ldr	r3, [pc, #140]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051ec:	2200      	movs	r2, #0
 80051ee:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim9) != HAL_OK) {
 80051f0:	4821      	ldr	r0, [pc, #132]	@ (8005278 <MX_TIM9_Init+0xd4>)
 80051f2:	f002 fcc1 	bl	8007b78 <HAL_TIM_Base_Init>
 80051f6:	4603      	mov	r3, r0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <MX_TIM9_Init+0x5c>
		Error_Handler();
 80051fc:	f000 f946 	bl	800548c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005200:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005204:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK) {
 8005206:	f107 0320 	add.w	r3, r7, #32
 800520a:	4619      	mov	r1, r3
 800520c:	481a      	ldr	r0, [pc, #104]	@ (8005278 <MX_TIM9_Init+0xd4>)
 800520e:	f003 f819 	bl	8008244 <HAL_TIM_ConfigClockSource>
 8005212:	4603      	mov	r3, r0
 8005214:	2b00      	cmp	r3, #0
 8005216:	d001      	beq.n	800521c <MX_TIM9_Init+0x78>
		Error_Handler();
 8005218:	f000 f938 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim9) != HAL_OK) {
 800521c:	4816      	ldr	r0, [pc, #88]	@ (8005278 <MX_TIM9_Init+0xd4>)
 800521e:	f002 fcfa 	bl	8007c16 <HAL_TIM_PWM_Init>
 8005222:	4603      	mov	r3, r0
 8005224:	2b00      	cmp	r3, #0
 8005226:	d001      	beq.n	800522c <MX_TIM9_Init+0x88>
		Error_Handler();
 8005228:	f000 f930 	bl	800548c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800522c:	2360      	movs	r3, #96	@ 0x60
 800522e:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8005230:	2300      	movs	r3, #0
 8005232:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005234:	2300      	movs	r3, #0
 8005236:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005238:	2300      	movs	r3, #0
 800523a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1)
 800523c:	1d3b      	adds	r3, r7, #4
 800523e:	2200      	movs	r2, #0
 8005240:	4619      	mov	r1, r3
 8005242:	480d      	ldr	r0, [pc, #52]	@ (8005278 <MX_TIM9_Init+0xd4>)
 8005244:	f002 ff3c 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d001      	beq.n	8005252 <MX_TIM9_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 800524e:	f000 f91d 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2)
 8005252:	1d3b      	adds	r3, r7, #4
 8005254:	2204      	movs	r2, #4
 8005256:	4619      	mov	r1, r3
 8005258:	4807      	ldr	r0, [pc, #28]	@ (8005278 <MX_TIM9_Init+0xd4>)
 800525a:	f002 ff31 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 800525e:	4603      	mov	r3, r0
 8005260:	2b00      	cmp	r3, #0
 8005262:	d001      	beq.n	8005268 <MX_TIM9_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8005264:	f000 f912 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */
	HAL_TIM_MspPostInit(&htim9);
 8005268:	4803      	ldr	r0, [pc, #12]	@ (8005278 <MX_TIM9_Init+0xd4>)
 800526a:	f000 facf 	bl	800580c <HAL_TIM_MspPostInit>

}
 800526e:	bf00      	nop
 8005270:	3730      	adds	r7, #48	@ 0x30
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
 8005276:	bf00      	nop
 8005278:	200006d8 	.word	0x200006d8
 800527c:	40014000 	.word	0x40014000

08005280 <MX_TIM12_Init>:
/**
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void) {
 8005280:	b580      	push	{r7, lr}
 8005282:	b08c      	sub	sp, #48	@ 0x30
 8005284:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8005286:	f107 0320 	add.w	r3, r7, #32
 800528a:	2200      	movs	r2, #0
 800528c:	601a      	str	r2, [r3, #0]
 800528e:	605a      	str	r2, [r3, #4]
 8005290:	609a      	str	r2, [r3, #8]
 8005292:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8005294:	1d3b      	adds	r3, r7, #4
 8005296:	2200      	movs	r2, #0
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	605a      	str	r2, [r3, #4]
 800529c:	609a      	str	r2, [r3, #8]
 800529e:	60da      	str	r2, [r3, #12]
 80052a0:	611a      	str	r2, [r3, #16]
 80052a2:	615a      	str	r2, [r3, #20]
 80052a4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 80052a6:	4b2b      	ldr	r3, [pc, #172]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052a8:	4a2b      	ldr	r2, [pc, #172]	@ (8005358 <MX_TIM12_Init+0xd8>)
 80052aa:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 80 - 1;
 80052ac:	4b29      	ldr	r3, [pc, #164]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052ae:	224f      	movs	r2, #79	@ 0x4f
 80052b0:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80052b2:	4b28      	ldr	r3, [pc, #160]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 1000 - 1;
 80052b8:	4b26      	ldr	r3, [pc, #152]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052ba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80052be:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80052c0:	4b24      	ldr	r3, [pc, #144]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80052c6:	4b23      	ldr	r3, [pc, #140]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052c8:	2200      	movs	r2, #0
 80052ca:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim12) != HAL_OK) {
 80052cc:	4821      	ldr	r0, [pc, #132]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052ce:	f002 fc53 	bl	8007b78 <HAL_TIM_Base_Init>
 80052d2:	4603      	mov	r3, r0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d001      	beq.n	80052dc <MX_TIM12_Init+0x5c>
		Error_Handler();
 80052d8:	f000 f8d8 	bl	800548c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80052dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80052e0:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK) {
 80052e2:	f107 0320 	add.w	r3, r7, #32
 80052e6:	4619      	mov	r1, r3
 80052e8:	481a      	ldr	r0, [pc, #104]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052ea:	f002 ffab 	bl	8008244 <HAL_TIM_ConfigClockSource>
 80052ee:	4603      	mov	r3, r0
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d001      	beq.n	80052f8 <MX_TIM12_Init+0x78>
		Error_Handler();
 80052f4:	f000 f8ca 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK) {
 80052f8:	4816      	ldr	r0, [pc, #88]	@ (8005354 <MX_TIM12_Init+0xd4>)
 80052fa:	f002 fc8c 	bl	8007c16 <HAL_TIM_PWM_Init>
 80052fe:	4603      	mov	r3, r0
 8005300:	2b00      	cmp	r3, #0
 8005302:	d001      	beq.n	8005308 <MX_TIM12_Init+0x88>
		Error_Handler();
 8005304:	f000 f8c2 	bl	800548c <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005308:	2360      	movs	r3, #96	@ 0x60
 800530a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800530c:	2300      	movs	r3, #0
 800530e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005310:	2300      	movs	r3, #0
 8005312:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005314:	2300      	movs	r3, #0
 8005316:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1)
 8005318:	1d3b      	adds	r3, r7, #4
 800531a:	2200      	movs	r2, #0
 800531c:	4619      	mov	r1, r3
 800531e:	480d      	ldr	r0, [pc, #52]	@ (8005354 <MX_TIM12_Init+0xd4>)
 8005320:	f002 fece 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 8005324:	4603      	mov	r3, r0
 8005326:	2b00      	cmp	r3, #0
 8005328:	d001      	beq.n	800532e <MX_TIM12_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 800532a:	f000 f8af 	bl	800548c <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2)
 800532e:	1d3b      	adds	r3, r7, #4
 8005330:	2204      	movs	r2, #4
 8005332:	4619      	mov	r1, r3
 8005334:	4807      	ldr	r0, [pc, #28]	@ (8005354 <MX_TIM12_Init+0xd4>)
 8005336:	f002 fec3 	bl	80080c0 <HAL_TIM_PWM_ConfigChannel>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d001      	beq.n	8005344 <MX_TIM12_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 8005340:	f000 f8a4 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */
	HAL_TIM_MspPostInit(&htim12);
 8005344:	4803      	ldr	r0, [pc, #12]	@ (8005354 <MX_TIM12_Init+0xd4>)
 8005346:	f000 fa61 	bl	800580c <HAL_TIM_MspPostInit>

}
 800534a:	bf00      	nop
 800534c:	3730      	adds	r7, #48	@ 0x30
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	20000720 	.word	0x20000720
 8005358:	40001800 	.word	0x40001800

0800535c <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 800535c:	b580      	push	{r7, lr}
 800535e:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8005360:	4b11      	ldr	r3, [pc, #68]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005362:	4a12      	ldr	r2, [pc, #72]	@ (80053ac <MX_USART2_UART_Init+0x50>)
 8005364:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8005366:	4b10      	ldr	r3, [pc, #64]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005368:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800536c:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800536e:	4b0e      	ldr	r3, [pc, #56]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005370:	2200      	movs	r2, #0
 8005372:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8005374:	4b0c      	ldr	r3, [pc, #48]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005376:	2200      	movs	r2, #0
 8005378:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800537a:	4b0b      	ldr	r3, [pc, #44]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 800537c:	2200      	movs	r2, #0
 800537e:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8005380:	4b09      	ldr	r3, [pc, #36]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005382:	220c      	movs	r2, #12
 8005384:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005386:	4b08      	ldr	r3, [pc, #32]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005388:	2200      	movs	r2, #0
 800538a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800538c:	4b06      	ldr	r3, [pc, #24]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 800538e:	2200      	movs	r2, #0
 8005390:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8005392:	4805      	ldr	r0, [pc, #20]	@ (80053a8 <MX_USART2_UART_Init+0x4c>)
 8005394:	f003 fbb6 	bl	8008b04 <HAL_UART_Init>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 800539e:	f000 f875 	bl	800548c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80053a2:	bf00      	nop
 80053a4:	bd80      	pop	{r7, pc}
 80053a6:	bf00      	nop
 80053a8:	20000768 	.word	0x20000768
 80053ac:	40004400 	.word	0x40004400

080053b0 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80053b6:	2300      	movs	r3, #0
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	4b25      	ldr	r3, [pc, #148]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053be:	4a24      	ldr	r2, [pc, #144]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053c0:	f043 0310 	orr.w	r3, r3, #16
 80053c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80053c6:	4b22      	ldr	r3, [pc, #136]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053ca:	f003 0310 	and.w	r3, r3, #16
 80053ce:	617b      	str	r3, [r7, #20]
 80053d0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80053d2:	2300      	movs	r3, #0
 80053d4:	613b      	str	r3, [r7, #16]
 80053d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053da:	4a1d      	ldr	r2, [pc, #116]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053dc:	f043 0301 	orr.w	r3, r3, #1
 80053e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80053e2:	4b1b      	ldr	r3, [pc, #108]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e6:	f003 0301 	and.w	r3, r3, #1
 80053ea:	613b      	str	r3, [r7, #16]
 80053ec:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80053ee:	2300      	movs	r3, #0
 80053f0:	60fb      	str	r3, [r7, #12]
 80053f2:	4b17      	ldr	r3, [pc, #92]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f6:	4a16      	ldr	r2, [pc, #88]	@ (8005450 <MX_GPIO_Init+0xa0>)
 80053f8:	f043 0302 	orr.w	r3, r3, #2
 80053fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80053fe:	4b14      	ldr	r3, [pc, #80]	@ (8005450 <MX_GPIO_Init+0xa0>)
 8005400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005402:	f003 0302 	and.w	r3, r3, #2
 8005406:	60fb      	str	r3, [r7, #12]
 8005408:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800540a:	2300      	movs	r3, #0
 800540c:	60bb      	str	r3, [r7, #8]
 800540e:	4b10      	ldr	r3, [pc, #64]	@ (8005450 <MX_GPIO_Init+0xa0>)
 8005410:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005412:	4a0f      	ldr	r2, [pc, #60]	@ (8005450 <MX_GPIO_Init+0xa0>)
 8005414:	f043 0308 	orr.w	r3, r3, #8
 8005418:	6313      	str	r3, [r2, #48]	@ 0x30
 800541a:	4b0d      	ldr	r3, [pc, #52]	@ (8005450 <MX_GPIO_Init+0xa0>)
 800541c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800541e:	f003 0308 	and.w	r3, r3, #8
 8005422:	60bb      	str	r3, [r7, #8]
 8005424:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8005426:	2300      	movs	r3, #0
 8005428:	607b      	str	r3, [r7, #4]
 800542a:	4b09      	ldr	r3, [pc, #36]	@ (8005450 <MX_GPIO_Init+0xa0>)
 800542c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542e:	4a08      	ldr	r2, [pc, #32]	@ (8005450 <MX_GPIO_Init+0xa0>)
 8005430:	f043 0304 	orr.w	r3, r3, #4
 8005434:	6313      	str	r3, [r2, #48]	@ 0x30
 8005436:	4b06      	ldr	r3, [pc, #24]	@ (8005450 <MX_GPIO_Init+0xa0>)
 8005438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800543a:	f003 0304 	and.w	r3, r3, #4
 800543e:	607b      	str	r3, [r7, #4]
 8005440:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8005442:	bf00      	nop
 8005444:	371c      	adds	r7, #28
 8005446:	46bd      	mov	sp, r7
 8005448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544c:	4770      	bx	lr
 800544e:	bf00      	nop
 8005450:	40023800 	.word	0x40023800

08005454 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8005454:	b580      	push	{r7, lr}
 8005456:	b086      	sub	sp, #24
 8005458:	af00      	add	r7, sp, #0
 800545a:	60f8      	str	r0, [r7, #12]
 800545c:	60b9      	str	r1, [r7, #8]
 800545e:	607a      	str	r2, [r7, #4]

	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8005460:	2300      	movs	r3, #0
 8005462:	617b      	str	r3, [r7, #20]
 8005464:	e009      	b.n	800547a <_write+0x26>
		ITM_SendChar(*ptr++);
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	1c5a      	adds	r2, r3, #1
 800546a:	60ba      	str	r2, [r7, #8]
 800546c:	781b      	ldrb	r3, [r3, #0]
 800546e:	4618      	mov	r0, r3
 8005470:	f7ff fb50 	bl	8004b14 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	3301      	adds	r3, #1
 8005478:	617b      	str	r3, [r7, #20]
 800547a:	697a      	ldr	r2, [r7, #20]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	429a      	cmp	r2, r3
 8005480:	dbf1      	blt.n	8005466 <_write+0x12>
	}
	return len;
 8005482:	687b      	ldr	r3, [r7, #4]
}
 8005484:	4618      	mov	r0, r3
 8005486:	3718      	adds	r7, #24
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800548c:	b480      	push	{r7}
 800548e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005490:	b672      	cpsid	i
}
 8005492:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8005494:	bf00      	nop
 8005496:	e7fd      	b.n	8005494 <Error_Handler+0x8>

08005498 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005498:	b480      	push	{r7}
 800549a:	b083      	sub	sp, #12
 800549c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800549e:	2300      	movs	r3, #0
 80054a0:	607b      	str	r3, [r7, #4]
 80054a2:	4b10      	ldr	r3, [pc, #64]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054a6:	4a0f      	ldr	r2, [pc, #60]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80054ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80054ae:	4b0d      	ldr	r3, [pc, #52]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054b6:	607b      	str	r3, [r7, #4]
 80054b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80054ba:	2300      	movs	r3, #0
 80054bc:	603b      	str	r3, [r7, #0]
 80054be:	4b09      	ldr	r3, [pc, #36]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054c2:	4a08      	ldr	r2, [pc, #32]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80054ca:	4b06      	ldr	r3, [pc, #24]	@ (80054e4 <HAL_MspInit+0x4c>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054d2:	603b      	str	r3, [r7, #0]
 80054d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80054d6:	bf00      	nop
 80054d8:	370c      	adds	r7, #12
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr
 80054e2:	bf00      	nop
 80054e4:	40023800 	.word	0x40023800

080054e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80054e8:	b580      	push	{r7, lr}
 80054ea:	b08a      	sub	sp, #40	@ 0x28
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054f0:	f107 0314 	add.w	r3, r7, #20
 80054f4:	2200      	movs	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]
 80054f8:	605a      	str	r2, [r3, #4]
 80054fa:	609a      	str	r2, [r3, #8]
 80054fc:	60da      	str	r2, [r3, #12]
 80054fe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a19      	ldr	r2, [pc, #100]	@ (800556c <HAL_I2C_MspInit+0x84>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d12b      	bne.n	8005562 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800550a:	2300      	movs	r3, #0
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	4b18      	ldr	r3, [pc, #96]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 8005510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005512:	4a17      	ldr	r2, [pc, #92]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 8005514:	f043 0302 	orr.w	r3, r3, #2
 8005518:	6313      	str	r3, [r2, #48]	@ 0x30
 800551a:	4b15      	ldr	r3, [pc, #84]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 800551c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800551e:	f003 0302 	and.w	r3, r3, #2
 8005522:	613b      	str	r3, [r7, #16]
 8005524:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005526:	23c0      	movs	r3, #192	@ 0xc0
 8005528:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800552a:	2312      	movs	r3, #18
 800552c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800552e:	2300      	movs	r3, #0
 8005530:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005532:	2303      	movs	r3, #3
 8005534:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005536:	2304      	movs	r3, #4
 8005538:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800553a:	f107 0314 	add.w	r3, r7, #20
 800553e:	4619      	mov	r1, r3
 8005540:	480c      	ldr	r0, [pc, #48]	@ (8005574 <HAL_I2C_MspInit+0x8c>)
 8005542:	f000 fd01 	bl	8005f48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8005546:	2300      	movs	r3, #0
 8005548:	60fb      	str	r3, [r7, #12]
 800554a:	4b09      	ldr	r3, [pc, #36]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 800554c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800554e:	4a08      	ldr	r2, [pc, #32]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 8005550:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005554:	6413      	str	r3, [r2, #64]	@ 0x40
 8005556:	4b06      	ldr	r3, [pc, #24]	@ (8005570 <HAL_I2C_MspInit+0x88>)
 8005558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800555a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800555e:	60fb      	str	r3, [r7, #12]
 8005560:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8005562:	bf00      	nop
 8005564:	3728      	adds	r7, #40	@ 0x28
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	40005400 	.word	0x40005400
 8005570:	40023800 	.word	0x40023800
 8005574:	40020400 	.word	0x40020400

08005578 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b090      	sub	sp, #64	@ 0x40
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005580:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005584:	2200      	movs	r2, #0
 8005586:	601a      	str	r2, [r3, #0]
 8005588:	605a      	str	r2, [r3, #4]
 800558a:	609a      	str	r2, [r3, #8]
 800558c:	60da      	str	r2, [r3, #12]
 800558e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a64      	ldr	r2, [pc, #400]	@ (8005728 <HAL_TIM_Encoder_MspInit+0x1b0>)
 8005596:	4293      	cmp	r3, r2
 8005598:	d12d      	bne.n	80055f6 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800559a:	2300      	movs	r3, #0
 800559c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800559e:	4b63      	ldr	r3, [pc, #396]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a2:	4a62      	ldr	r2, [pc, #392]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055a4:	f043 0301 	orr.w	r3, r3, #1
 80055a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80055aa:	4b60      	ldr	r3, [pc, #384]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055ae:	f003 0301 	and.w	r3, r3, #1
 80055b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80055b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80055b6:	2300      	movs	r3, #0
 80055b8:	627b      	str	r3, [r7, #36]	@ 0x24
 80055ba:	4b5c      	ldr	r3, [pc, #368]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055be:	4a5b      	ldr	r2, [pc, #364]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055c0:	f043 0310 	orr.w	r3, r3, #16
 80055c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80055c6:	4b59      	ldr	r3, [pc, #356]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80055c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055ca:	f003 0310 	and.w	r3, r3, #16
 80055ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80055d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80055d2:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80055d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80055d8:	2302      	movs	r3, #2
 80055da:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80055dc:	2301      	movs	r3, #1
 80055de:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80055e0:	2300      	movs	r3, #0
 80055e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80055e4:	2301      	movs	r3, #1
 80055e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80055e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80055ec:	4619      	mov	r1, r3
 80055ee:	4850      	ldr	r0, [pc, #320]	@ (8005730 <HAL_TIM_Encoder_MspInit+0x1b8>)
 80055f0:	f000 fcaa 	bl	8005f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80055f4:	e094      	b.n	8005720 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a4e      	ldr	r2, [pc, #312]	@ (8005734 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d12c      	bne.n	800565a <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005600:	2300      	movs	r3, #0
 8005602:	623b      	str	r3, [r7, #32]
 8005604:	4b49      	ldr	r3, [pc, #292]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005608:	4a48      	ldr	r2, [pc, #288]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 800560a:	f043 0302 	orr.w	r3, r3, #2
 800560e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005610:	4b46      	ldr	r3, [pc, #280]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005612:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005614:	f003 0302 	and.w	r3, r3, #2
 8005618:	623b      	str	r3, [r7, #32]
 800561a:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800561c:	2300      	movs	r3, #0
 800561e:	61fb      	str	r3, [r7, #28]
 8005620:	4b42      	ldr	r3, [pc, #264]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005624:	4a41      	ldr	r2, [pc, #260]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005626:	f043 0301 	orr.w	r3, r3, #1
 800562a:	6313      	str	r3, [r2, #48]	@ 0x30
 800562c:	4b3f      	ldr	r3, [pc, #252]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 800562e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005630:	f003 0301 	and.w	r3, r3, #1
 8005634:	61fb      	str	r3, [r7, #28]
 8005636:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005638:	23c0      	movs	r3, #192	@ 0xc0
 800563a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800563c:	2302      	movs	r3, #2
 800563e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005640:	2300      	movs	r3, #0
 8005642:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005644:	2300      	movs	r3, #0
 8005646:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005648:	2302      	movs	r3, #2
 800564a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800564c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005650:	4619      	mov	r1, r3
 8005652:	4839      	ldr	r0, [pc, #228]	@ (8005738 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8005654:	f000 fc78 	bl	8005f48 <HAL_GPIO_Init>
}
 8005658:	e062      	b.n	8005720 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM5)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4a37      	ldr	r2, [pc, #220]	@ (800573c <HAL_TIM_Encoder_MspInit+0x1c4>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d12c      	bne.n	80056be <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8005664:	2300      	movs	r3, #0
 8005666:	61bb      	str	r3, [r7, #24]
 8005668:	4b30      	ldr	r3, [pc, #192]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 800566a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800566c:	4a2f      	ldr	r2, [pc, #188]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 800566e:	f043 0308 	orr.w	r3, r3, #8
 8005672:	6413      	str	r3, [r2, #64]	@ 0x40
 8005674:	4b2d      	ldr	r3, [pc, #180]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005676:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005678:	f003 0308 	and.w	r3, r3, #8
 800567c:	61bb      	str	r3, [r7, #24]
 800567e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005680:	2300      	movs	r3, #0
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	4b29      	ldr	r3, [pc, #164]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005688:	4a28      	ldr	r2, [pc, #160]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 800568a:	f043 0301 	orr.w	r3, r3, #1
 800568e:	6313      	str	r3, [r2, #48]	@ 0x30
 8005690:	4b26      	ldr	r3, [pc, #152]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 8005692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	617b      	str	r3, [r7, #20]
 800569a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800569c:	2303      	movs	r3, #3
 800569e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80056a0:	2302      	movs	r3, #2
 80056a2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a4:	2300      	movs	r3, #0
 80056a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056a8:	2300      	movs	r3, #0
 80056aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80056ac:	2302      	movs	r3, #2
 80056ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80056b4:	4619      	mov	r1, r3
 80056b6:	4820      	ldr	r0, [pc, #128]	@ (8005738 <HAL_TIM_Encoder_MspInit+0x1c0>)
 80056b8:	f000 fc46 	bl	8005f48 <HAL_GPIO_Init>
}
 80056bc:	e030      	b.n	8005720 <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM8)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	4a1f      	ldr	r2, [pc, #124]	@ (8005740 <HAL_TIM_Encoder_MspInit+0x1c8>)
 80056c4:	4293      	cmp	r3, r2
 80056c6:	d12b      	bne.n	8005720 <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80056c8:	2300      	movs	r3, #0
 80056ca:	613b      	str	r3, [r7, #16]
 80056cc:	4b17      	ldr	r3, [pc, #92]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056d0:	4a16      	ldr	r2, [pc, #88]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056d2:	f043 0302 	orr.w	r3, r3, #2
 80056d6:	6453      	str	r3, [r2, #68]	@ 0x44
 80056d8:	4b14      	ldr	r3, [pc, #80]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056dc:	f003 0302 	and.w	r3, r3, #2
 80056e0:	613b      	str	r3, [r7, #16]
 80056e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80056e4:	2300      	movs	r3, #0
 80056e6:	60fb      	str	r3, [r7, #12]
 80056e8:	4b10      	ldr	r3, [pc, #64]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056ec:	4a0f      	ldr	r2, [pc, #60]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056ee:	f043 0304 	orr.w	r3, r3, #4
 80056f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80056f4:	4b0d      	ldr	r3, [pc, #52]	@ (800572c <HAL_TIM_Encoder_MspInit+0x1b4>)
 80056f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	60fb      	str	r3, [r7, #12]
 80056fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8005700:	23c0      	movs	r3, #192	@ 0xc0
 8005702:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005704:	2302      	movs	r3, #2
 8005706:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005708:	2300      	movs	r3, #0
 800570a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800570c:	2300      	movs	r3, #0
 800570e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8005710:	2303      	movs	r3, #3
 8005712:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005714:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005718:	4619      	mov	r1, r3
 800571a:	480a      	ldr	r0, [pc, #40]	@ (8005744 <HAL_TIM_Encoder_MspInit+0x1cc>)
 800571c:	f000 fc14 	bl	8005f48 <HAL_GPIO_Init>
}
 8005720:	bf00      	nop
 8005722:	3740      	adds	r7, #64	@ 0x40
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}
 8005728:	40010000 	.word	0x40010000
 800572c:	40023800 	.word	0x40023800
 8005730:	40021000 	.word	0x40021000
 8005734:	40000400 	.word	0x40000400
 8005738:	40020000 	.word	0x40020000
 800573c:	40000c00 	.word	0x40000c00
 8005740:	40010400 	.word	0x40010400
 8005744:	40020800 	.word	0x40020800

08005748 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005748:	b480      	push	{r7}
 800574a:	b087      	sub	sp, #28
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005758:	d10e      	bne.n	8005778 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800575a:	2300      	movs	r3, #0
 800575c:	617b      	str	r3, [r7, #20]
 800575e:	4b27      	ldr	r3, [pc, #156]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	4a26      	ldr	r2, [pc, #152]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 8005764:	f043 0301 	orr.w	r3, r3, #1
 8005768:	6413      	str	r3, [r2, #64]	@ 0x40
 800576a:	4b24      	ldr	r3, [pc, #144]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 800576c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	617b      	str	r3, [r7, #20]
 8005774:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8005776:	e03a      	b.n	80057ee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a20      	ldr	r2, [pc, #128]	@ (8005800 <HAL_TIM_Base_MspInit+0xb8>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d10e      	bne.n	80057a0 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
 8005786:	4b1d      	ldr	r3, [pc, #116]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	4a1c      	ldr	r2, [pc, #112]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 800578c:	f043 0304 	orr.w	r3, r3, #4
 8005790:	6413      	str	r3, [r2, #64]	@ 0x40
 8005792:	4b1a      	ldr	r3, [pc, #104]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	f003 0304 	and.w	r3, r3, #4
 800579a:	613b      	str	r3, [r7, #16]
 800579c:	693b      	ldr	r3, [r7, #16]
}
 800579e:	e026      	b.n	80057ee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a17      	ldr	r2, [pc, #92]	@ (8005804 <HAL_TIM_Base_MspInit+0xbc>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d10e      	bne.n	80057c8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80057aa:	2300      	movs	r3, #0
 80057ac:	60fb      	str	r3, [r7, #12]
 80057ae:	4b13      	ldr	r3, [pc, #76]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057b2:	4a12      	ldr	r2, [pc, #72]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80057ba:	4b10      	ldr	r3, [pc, #64]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057c2:	60fb      	str	r3, [r7, #12]
 80057c4:	68fb      	ldr	r3, [r7, #12]
}
 80057c6:	e012      	b.n	80057ee <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a0e      	ldr	r2, [pc, #56]	@ (8005808 <HAL_TIM_Base_MspInit+0xc0>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d10d      	bne.n	80057ee <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80057d2:	2300      	movs	r3, #0
 80057d4:	60bb      	str	r3, [r7, #8]
 80057d6:	4b09      	ldr	r3, [pc, #36]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057da:	4a08      	ldr	r2, [pc, #32]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80057e2:	4b06      	ldr	r3, [pc, #24]	@ (80057fc <HAL_TIM_Base_MspInit+0xb4>)
 80057e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057ea:	60bb      	str	r3, [r7, #8]
 80057ec:	68bb      	ldr	r3, [r7, #8]
}
 80057ee:	bf00      	nop
 80057f0:	371c      	adds	r7, #28
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	40023800 	.word	0x40023800
 8005800:	40000800 	.word	0x40000800
 8005804:	40014000 	.word	0x40014000
 8005808:	40001800 	.word	0x40001800

0800580c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b08c      	sub	sp, #48	@ 0x30
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005814:	f107 031c 	add.w	r3, r7, #28
 8005818:	2200      	movs	r2, #0
 800581a:	601a      	str	r2, [r3, #0]
 800581c:	605a      	str	r2, [r3, #4]
 800581e:	609a      	str	r2, [r3, #8]
 8005820:	60da      	str	r2, [r3, #12]
 8005822:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800582c:	d11e      	bne.n	800586c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800582e:	2300      	movs	r3, #0
 8005830:	61bb      	str	r3, [r7, #24]
 8005832:	4b47      	ldr	r3, [pc, #284]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005836:	4a46      	ldr	r2, [pc, #280]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005838:	f043 0301 	orr.w	r3, r3, #1
 800583c:	6313      	str	r3, [r2, #48]	@ 0x30
 800583e:	4b44      	ldr	r3, [pc, #272]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	61bb      	str	r3, [r7, #24]
 8005848:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800584a:	230c      	movs	r3, #12
 800584c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800584e:	2302      	movs	r3, #2
 8005850:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005852:	2300      	movs	r3, #0
 8005854:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005856:	2300      	movs	r3, #0
 8005858:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800585a:	2301      	movs	r3, #1
 800585c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800585e:	f107 031c 	add.w	r3, r7, #28
 8005862:	4619      	mov	r1, r3
 8005864:	483b      	ldr	r0, [pc, #236]	@ (8005954 <HAL_TIM_MspPostInit+0x148>)
 8005866:	f000 fb6f 	bl	8005f48 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800586a:	e06c      	b.n	8005946 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM4)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a39      	ldr	r2, [pc, #228]	@ (8005958 <HAL_TIM_MspPostInit+0x14c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d11f      	bne.n	80058b6 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005876:	2300      	movs	r3, #0
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	4b35      	ldr	r3, [pc, #212]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 800587c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587e:	4a34      	ldr	r2, [pc, #208]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005880:	f043 0308 	orr.w	r3, r3, #8
 8005884:	6313      	str	r3, [r2, #48]	@ 0x30
 8005886:	4b32      	ldr	r3, [pc, #200]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800588a:	f003 0308 	and.w	r3, r3, #8
 800588e:	617b      	str	r3, [r7, #20]
 8005890:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005892:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8005896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005898:	2302      	movs	r3, #2
 800589a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800589c:	2300      	movs	r3, #0
 800589e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058a0:	2300      	movs	r3, #0
 80058a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80058a4:	2302      	movs	r3, #2
 80058a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80058a8:	f107 031c 	add.w	r3, r7, #28
 80058ac:	4619      	mov	r1, r3
 80058ae:	482b      	ldr	r0, [pc, #172]	@ (800595c <HAL_TIM_MspPostInit+0x150>)
 80058b0:	f000 fb4a 	bl	8005f48 <HAL_GPIO_Init>
}
 80058b4:	e047      	b.n	8005946 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM9)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	4a29      	ldr	r2, [pc, #164]	@ (8005960 <HAL_TIM_MspPostInit+0x154>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d11e      	bne.n	80058fe <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80058c0:	2300      	movs	r3, #0
 80058c2:	613b      	str	r3, [r7, #16]
 80058c4:	4b22      	ldr	r3, [pc, #136]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 80058c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058c8:	4a21      	ldr	r2, [pc, #132]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 80058ca:	f043 0310 	orr.w	r3, r3, #16
 80058ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80058d0:	4b1f      	ldr	r3, [pc, #124]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 80058d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058d4:	f003 0310 	and.w	r3, r3, #16
 80058d8:	613b      	str	r3, [r7, #16]
 80058da:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80058dc:	2360      	movs	r3, #96	@ 0x60
 80058de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80058e0:	2302      	movs	r3, #2
 80058e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80058e4:	2300      	movs	r3, #0
 80058e6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80058e8:	2300      	movs	r3, #0
 80058ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80058ec:	2303      	movs	r3, #3
 80058ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80058f0:	f107 031c 	add.w	r3, r7, #28
 80058f4:	4619      	mov	r1, r3
 80058f6:	481b      	ldr	r0, [pc, #108]	@ (8005964 <HAL_TIM_MspPostInit+0x158>)
 80058f8:	f000 fb26 	bl	8005f48 <HAL_GPIO_Init>
}
 80058fc:	e023      	b.n	8005946 <HAL_TIM_MspPostInit+0x13a>
  else if(htim->Instance==TIM12)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	4a19      	ldr	r2, [pc, #100]	@ (8005968 <HAL_TIM_MspPostInit+0x15c>)
 8005904:	4293      	cmp	r3, r2
 8005906:	d11e      	bne.n	8005946 <HAL_TIM_MspPostInit+0x13a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005908:	2300      	movs	r3, #0
 800590a:	60fb      	str	r3, [r7, #12]
 800590c:	4b10      	ldr	r3, [pc, #64]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 800590e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005910:	4a0f      	ldr	r2, [pc, #60]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 8005912:	f043 0302 	orr.w	r3, r3, #2
 8005916:	6313      	str	r3, [r2, #48]	@ 0x30
 8005918:	4b0d      	ldr	r3, [pc, #52]	@ (8005950 <HAL_TIM_MspPostInit+0x144>)
 800591a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	60fb      	str	r3, [r7, #12]
 8005922:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8005924:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8005928:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800592a:	2302      	movs	r3, #2
 800592c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800592e:	2301      	movs	r3, #1
 8005930:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005932:	2300      	movs	r3, #0
 8005934:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8005936:	2309      	movs	r3, #9
 8005938:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800593a:	f107 031c 	add.w	r3, r7, #28
 800593e:	4619      	mov	r1, r3
 8005940:	480a      	ldr	r0, [pc, #40]	@ (800596c <HAL_TIM_MspPostInit+0x160>)
 8005942:	f000 fb01 	bl	8005f48 <HAL_GPIO_Init>
}
 8005946:	bf00      	nop
 8005948:	3730      	adds	r7, #48	@ 0x30
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40023800 	.word	0x40023800
 8005954:	40020000 	.word	0x40020000
 8005958:	40000800 	.word	0x40000800
 800595c:	40020c00 	.word	0x40020c00
 8005960:	40014000 	.word	0x40014000
 8005964:	40021000 	.word	0x40021000
 8005968:	40001800 	.word	0x40001800
 800596c:	40020400 	.word	0x40020400

08005970 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b08a      	sub	sp, #40	@ 0x28
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005978:	f107 0314 	add.w	r3, r7, #20
 800597c:	2200      	movs	r2, #0
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	605a      	str	r2, [r3, #4]
 8005982:	609a      	str	r2, [r3, #8]
 8005984:	60da      	str	r2, [r3, #12]
 8005986:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a19      	ldr	r2, [pc, #100]	@ (80059f4 <HAL_UART_MspInit+0x84>)
 800598e:	4293      	cmp	r3, r2
 8005990:	d12b      	bne.n	80059ea <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005992:	2300      	movs	r3, #0
 8005994:	613b      	str	r3, [r7, #16]
 8005996:	4b18      	ldr	r3, [pc, #96]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 8005998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599a:	4a17      	ldr	r2, [pc, #92]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 800599c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80059a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80059a2:	4b15      	ldr	r3, [pc, #84]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 80059a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80059aa:	613b      	str	r3, [r7, #16]
 80059ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
 80059b2:	4b11      	ldr	r3, [pc, #68]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 80059b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b6:	4a10      	ldr	r2, [pc, #64]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 80059b8:	f043 0308 	orr.w	r3, r3, #8
 80059bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80059be:	4b0e      	ldr	r3, [pc, #56]	@ (80059f8 <HAL_UART_MspInit+0x88>)
 80059c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059c2:	f003 0308 	and.w	r3, r3, #8
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80059ca:	2360      	movs	r3, #96	@ 0x60
 80059cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059ce:	2302      	movs	r3, #2
 80059d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059d6:	2303      	movs	r3, #3
 80059d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80059da:	2307      	movs	r3, #7
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80059de:	f107 0314 	add.w	r3, r7, #20
 80059e2:	4619      	mov	r1, r3
 80059e4:	4805      	ldr	r0, [pc, #20]	@ (80059fc <HAL_UART_MspInit+0x8c>)
 80059e6:	f000 faaf 	bl	8005f48 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80059ea:	bf00      	nop
 80059ec:	3728      	adds	r7, #40	@ 0x28
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}
 80059f2:	bf00      	nop
 80059f4:	40004400 	.word	0x40004400
 80059f8:	40023800 	.word	0x40023800
 80059fc:	40020c00 	.word	0x40020c00

08005a00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005a04:	bf00      	nop
 8005a06:	e7fd      	b.n	8005a04 <NMI_Handler+0x4>

08005a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005a0c:	bf00      	nop
 8005a0e:	e7fd      	b.n	8005a0c <HardFault_Handler+0x4>

08005a10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005a14:	bf00      	nop
 8005a16:	e7fd      	b.n	8005a14 <MemManage_Handler+0x4>

08005a18 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a1c:	bf00      	nop
 8005a1e:	e7fd      	b.n	8005a1c <BusFault_Handler+0x4>

08005a20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a24:	bf00      	nop
 8005a26:	e7fd      	b.n	8005a24 <UsageFault_Handler+0x4>

08005a28 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005a2c:	bf00      	nop
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr

08005a36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a36:	b480      	push	{r7}
 8005a38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a3a:	bf00      	nop
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a42:	4770      	bx	lr

08005a44 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005a44:	b480      	push	{r7}
 8005a46:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005a48:	bf00      	nop
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a50:	4770      	bx	lr
	...

08005a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a58:	f000 f94e 	bl	8005cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  custom_tick++; // Increment your custom tick counter
 8005a5c:	4b03      	ldr	r3, [pc, #12]	@ (8005a6c <SysTick_Handler+0x18>)
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	3301      	adds	r3, #1
 8005a62:	4a02      	ldr	r2, [pc, #8]	@ (8005a6c <SysTick_Handler+0x18>)
 8005a64:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8005a66:	bf00      	nop
 8005a68:	bd80      	pop	{r7, pc}
 8005a6a:	bf00      	nop
 8005a6c:	200007b0 	.word	0x200007b0

08005a70 <get_custom_tick>:
/* USER CODE BEGIN 1 */
void reset_custom_tick(void) {
    custom_tick = 0; // Reset your custom tick counter
}

uint32_t get_custom_tick(void) {
 8005a70:	b480      	push	{r7}
 8005a72:	af00      	add	r7, sp, #0
    return custom_tick; // Return the current value of your custom tick counter
 8005a74:	4b03      	ldr	r3, [pc, #12]	@ (8005a84 <get_custom_tick+0x14>)
 8005a76:	681b      	ldr	r3, [r3, #0]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a80:	4770      	bx	lr
 8005a82:	bf00      	nop
 8005a84:	200007b0 	.word	0x200007b0

08005a88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	af00      	add	r7, sp, #0
  return 1;
 8005a8c:	2301      	movs	r3, #1
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	46bd      	mov	sp, r7
 8005a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a96:	4770      	bx	lr

08005a98 <_kill>:

int _kill(int pid, int sig)
{
 8005a98:	b580      	push	{r7, lr}
 8005a9a:	b082      	sub	sp, #8
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005aa2:	f005 fc8b 	bl	800b3bc <__errno>
 8005aa6:	4603      	mov	r3, r0
 8005aa8:	2216      	movs	r2, #22
 8005aaa:	601a      	str	r2, [r3, #0]
  return -1;
 8005aac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3708      	adds	r7, #8
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bd80      	pop	{r7, pc}

08005ab8 <_exit>:

void _exit (int status)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b082      	sub	sp, #8
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005ac0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ac4:	6878      	ldr	r0, [r7, #4]
 8005ac6:	f7ff ffe7 	bl	8005a98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005aca:	bf00      	nop
 8005acc:	e7fd      	b.n	8005aca <_exit+0x12>

08005ace <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b086      	sub	sp, #24
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	60f8      	str	r0, [r7, #12]
 8005ad6:	60b9      	str	r1, [r7, #8]
 8005ad8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005ada:	2300      	movs	r3, #0
 8005adc:	617b      	str	r3, [r7, #20]
 8005ade:	e00a      	b.n	8005af6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005ae0:	f3af 8000 	nop.w
 8005ae4:	4601      	mov	r1, r0
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	1c5a      	adds	r2, r3, #1
 8005aea:	60ba      	str	r2, [r7, #8]
 8005aec:	b2ca      	uxtb	r2, r1
 8005aee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	3301      	adds	r3, #1
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	dbf0      	blt.n	8005ae0 <_read+0x12>
  }

  return len;
 8005afe:	687b      	ldr	r3, [r7, #4]
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3718      	adds	r7, #24
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}

08005b08 <_close>:
  }
  return len;
}

int _close(int file)
{
 8005b08:	b480      	push	{r7}
 8005b0a:	b083      	sub	sp, #12
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005b10:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b30:	605a      	str	r2, [r3, #4]
  return 0;
 8005b32:	2300      	movs	r3, #0
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	370c      	adds	r7, #12
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr

08005b40 <_isatty>:

int _isatty(int file)
{
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005b48:	2301      	movs	r3, #1
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	370c      	adds	r7, #12
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b54:	4770      	bx	lr

08005b56 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005b56:	b480      	push	{r7}
 8005b58:	b085      	sub	sp, #20
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	60f8      	str	r0, [r7, #12]
 8005b5e:	60b9      	str	r1, [r7, #8]
 8005b60:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005b62:	2300      	movs	r3, #0
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	3714      	adds	r7, #20
 8005b68:	46bd      	mov	sp, r7
 8005b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6e:	4770      	bx	lr

08005b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005b78:	4a14      	ldr	r2, [pc, #80]	@ (8005bcc <_sbrk+0x5c>)
 8005b7a:	4b15      	ldr	r3, [pc, #84]	@ (8005bd0 <_sbrk+0x60>)
 8005b7c:	1ad3      	subs	r3, r2, r3
 8005b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005b84:	4b13      	ldr	r3, [pc, #76]	@ (8005bd4 <_sbrk+0x64>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d102      	bne.n	8005b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005b8c:	4b11      	ldr	r3, [pc, #68]	@ (8005bd4 <_sbrk+0x64>)
 8005b8e:	4a12      	ldr	r2, [pc, #72]	@ (8005bd8 <_sbrk+0x68>)
 8005b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005b92:	4b10      	ldr	r3, [pc, #64]	@ (8005bd4 <_sbrk+0x64>)
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4413      	add	r3, r2
 8005b9a:	693a      	ldr	r2, [r7, #16]
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d207      	bcs.n	8005bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ba0:	f005 fc0c 	bl	800b3bc <__errno>
 8005ba4:	4603      	mov	r3, r0
 8005ba6:	220c      	movs	r2, #12
 8005ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005baa:	f04f 33ff 	mov.w	r3, #4294967295
 8005bae:	e009      	b.n	8005bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005bb0:	4b08      	ldr	r3, [pc, #32]	@ (8005bd4 <_sbrk+0x64>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005bb6:	4b07      	ldr	r3, [pc, #28]	@ (8005bd4 <_sbrk+0x64>)
 8005bb8:	681a      	ldr	r2, [r3, #0]
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	4a05      	ldr	r2, [pc, #20]	@ (8005bd4 <_sbrk+0x64>)
 8005bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	20020000 	.word	0x20020000
 8005bd0:	00000400 	.word	0x00000400
 8005bd4:	200007b4 	.word	0x200007b4
 8005bd8:	20000908 	.word	0x20000908

08005bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005be0:	4b06      	ldr	r3, [pc, #24]	@ (8005bfc <SystemInit+0x20>)
 8005be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005be6:	4a05      	ldr	r2, [pc, #20]	@ (8005bfc <SystemInit+0x20>)
 8005be8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005bec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005bf0:	bf00      	nop
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
 8005bfa:	bf00      	nop
 8005bfc:	e000ed00 	.word	0xe000ed00

08005c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack     /* set stack pointer */
 8005c00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005c38 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005c04:	f7ff ffea 	bl	8005bdc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005c08:	480c      	ldr	r0, [pc, #48]	@ (8005c3c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c0a:	490d      	ldr	r1, [pc, #52]	@ (8005c40 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c0c:	4a0d      	ldr	r2, [pc, #52]	@ (8005c44 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c10:	e002      	b.n	8005c18 <LoopCopyDataInit>

08005c12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c16:	3304      	adds	r3, #4

08005c18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c1c:	d3f9      	bcc.n	8005c12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c1e:	4a0a      	ldr	r2, [pc, #40]	@ (8005c48 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c20:	4c0a      	ldr	r4, [pc, #40]	@ (8005c4c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c24:	e001      	b.n	8005c2a <LoopFillZerobss>

08005c26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c28:	3204      	adds	r2, #4

08005c2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c2c:	d3fb      	bcc.n	8005c26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c2e:	f005 fbcb 	bl	800b3c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c32:	f7fe ff97 	bl	8004b64 <main>
  bx  lr    
 8005c36:	4770      	bx	lr
   ldr   sp, =_estack     /* set stack pointer */
 8005c38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c40:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 8005c44:	0800fb70 	.word	0x0800fb70
  ldr r2, =_sbss
 8005c48:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8005c4c:	20000908 	.word	0x20000908

08005c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c50:	e7fe      	b.n	8005c50 <ADC_IRQHandler>
	...

08005c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005c58:	4b0e      	ldr	r3, [pc, #56]	@ (8005c94 <HAL_Init+0x40>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a0d      	ldr	r2, [pc, #52]	@ (8005c94 <HAL_Init+0x40>)
 8005c5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005c64:	4b0b      	ldr	r3, [pc, #44]	@ (8005c94 <HAL_Init+0x40>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	4a0a      	ldr	r2, [pc, #40]	@ (8005c94 <HAL_Init+0x40>)
 8005c6a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005c70:	4b08      	ldr	r3, [pc, #32]	@ (8005c94 <HAL_Init+0x40>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a07      	ldr	r2, [pc, #28]	@ (8005c94 <HAL_Init+0x40>)
 8005c76:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005c7c:	2003      	movs	r0, #3
 8005c7e:	f000 f92f 	bl	8005ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005c82:	200f      	movs	r0, #15
 8005c84:	f000 f808 	bl	8005c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005c88:	f7ff fc06 	bl	8005498 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005c8c:	2300      	movs	r3, #0
}
 8005c8e:	4618      	mov	r0, r3
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	40023c00 	.word	0x40023c00

08005c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b082      	sub	sp, #8
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ca0:	4b12      	ldr	r3, [pc, #72]	@ (8005cec <HAL_InitTick+0x54>)
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	4b12      	ldr	r3, [pc, #72]	@ (8005cf0 <HAL_InitTick+0x58>)
 8005ca6:	781b      	ldrb	r3, [r3, #0]
 8005ca8:	4619      	mov	r1, r3
 8005caa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f000 f939 	bl	8005f2e <HAL_SYSTICK_Config>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d001      	beq.n	8005cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e00e      	b.n	8005ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	2b0f      	cmp	r3, #15
 8005cca:	d80a      	bhi.n	8005ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ccc:	2200      	movs	r2, #0
 8005cce:	6879      	ldr	r1, [r7, #4]
 8005cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cd4:	f000 f90f 	bl	8005ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005cd8:	4a06      	ldr	r2, [pc, #24]	@ (8005cf4 <HAL_InitTick+0x5c>)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
 8005ce0:	e000      	b.n	8005ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
}
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}
 8005cec:	20000098 	.word	0x20000098
 8005cf0:	200000a0 	.word	0x200000a0
 8005cf4:	2000009c 	.word	0x2000009c

08005cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005cfc:	4b06      	ldr	r3, [pc, #24]	@ (8005d18 <HAL_IncTick+0x20>)
 8005cfe:	781b      	ldrb	r3, [r3, #0]
 8005d00:	461a      	mov	r2, r3
 8005d02:	4b06      	ldr	r3, [pc, #24]	@ (8005d1c <HAL_IncTick+0x24>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4413      	add	r3, r2
 8005d08:	4a04      	ldr	r2, [pc, #16]	@ (8005d1c <HAL_IncTick+0x24>)
 8005d0a:	6013      	str	r3, [r2, #0]
}
 8005d0c:	bf00      	nop
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d14:	4770      	bx	lr
 8005d16:	bf00      	nop
 8005d18:	200000a0 	.word	0x200000a0
 8005d1c:	200007b8 	.word	0x200007b8

08005d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d20:	b480      	push	{r7}
 8005d22:	af00      	add	r7, sp, #0

	return uwTick;
 8005d24:	4b03      	ldr	r3, [pc, #12]	@ (8005d34 <HAL_GetTick+0x14>)
 8005d26:	681b      	ldr	r3, [r3, #0]
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	200007b8 	.word	0x200007b8

08005d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d40:	f7ff ffee 	bl	8005d20 <HAL_GetTick>
 8005d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d50:	d005      	beq.n	8005d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d52:	4b09      	ldr	r3, [pc, #36]	@ (8005d78 <HAL_Delay+0x40>)
 8005d54:	781b      	ldrb	r3, [r3, #0]
 8005d56:	461a      	mov	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	60fb      	str	r3, [r7, #12]
  }

                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           while((HAL_GetTick() - tickstart) < wait)
 8005d5e:	f7ff ffdf 	bl	8005d20 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d8f7      	bhi.n	8005d5e <HAL_Delay+0x26>
  {
    }
}
 8005d6e:	bf00      	nop
 8005d70:	bf00      	nop
 8005d72:	3710      	adds	r7, #16
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	200000a0 	.word	0x200000a0

08005d7c <__NVIC_SetPriorityGrouping>:
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b085      	sub	sp, #20
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f003 0307 	and.w	r3, r3, #7
 8005d8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005d8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005d92:	68ba      	ldr	r2, [r7, #8]
 8005d94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005d98:	4013      	ands	r3, r2
 8005d9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005da4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005da8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005dac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dae:	4a04      	ldr	r2, [pc, #16]	@ (8005dc0 <__NVIC_SetPriorityGrouping+0x44>)
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	60d3      	str	r3, [r2, #12]
}
 8005db4:	bf00      	nop
 8005db6:	3714      	adds	r7, #20
 8005db8:	46bd      	mov	sp, r7
 8005dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbe:	4770      	bx	lr
 8005dc0:	e000ed00 	.word	0xe000ed00

08005dc4 <__NVIC_GetPriorityGrouping>:
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005dc8:	4b04      	ldr	r3, [pc, #16]	@ (8005ddc <__NVIC_GetPriorityGrouping+0x18>)
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	0a1b      	lsrs	r3, r3, #8
 8005dce:	f003 0307 	and.w	r3, r3, #7
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	46bd      	mov	sp, r7
 8005dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dda:	4770      	bx	lr
 8005ddc:	e000ed00 	.word	0xe000ed00

08005de0 <__NVIC_SetPriority>:
{
 8005de0:	b480      	push	{r7}
 8005de2:	b083      	sub	sp, #12
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	4603      	mov	r3, r0
 8005de8:	6039      	str	r1, [r7, #0]
 8005dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	db0a      	blt.n	8005e0a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	490c      	ldr	r1, [pc, #48]	@ (8005e2c <__NVIC_SetPriority+0x4c>)
 8005dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005dfe:	0112      	lsls	r2, r2, #4
 8005e00:	b2d2      	uxtb	r2, r2
 8005e02:	440b      	add	r3, r1
 8005e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005e08:	e00a      	b.n	8005e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	4908      	ldr	r1, [pc, #32]	@ (8005e30 <__NVIC_SetPriority+0x50>)
 8005e10:	79fb      	ldrb	r3, [r7, #7]
 8005e12:	f003 030f 	and.w	r3, r3, #15
 8005e16:	3b04      	subs	r3, #4
 8005e18:	0112      	lsls	r2, r2, #4
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	440b      	add	r3, r1
 8005e1e:	761a      	strb	r2, [r3, #24]
}
 8005e20:	bf00      	nop
 8005e22:	370c      	adds	r7, #12
 8005e24:	46bd      	mov	sp, r7
 8005e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2a:	4770      	bx	lr
 8005e2c:	e000e100 	.word	0xe000e100
 8005e30:	e000ed00 	.word	0xe000ed00

08005e34 <NVIC_EncodePriority>:
{
 8005e34:	b480      	push	{r7}
 8005e36:	b089      	sub	sp, #36	@ 0x24
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f003 0307 	and.w	r3, r3, #7
 8005e46:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005e48:	69fb      	ldr	r3, [r7, #28]
 8005e4a:	f1c3 0307 	rsb	r3, r3, #7
 8005e4e:	2b04      	cmp	r3, #4
 8005e50:	bf28      	it	cs
 8005e52:	2304      	movcs	r3, #4
 8005e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	3304      	adds	r3, #4
 8005e5a:	2b06      	cmp	r3, #6
 8005e5c:	d902      	bls.n	8005e64 <NVIC_EncodePriority+0x30>
 8005e5e:	69fb      	ldr	r3, [r7, #28]
 8005e60:	3b03      	subs	r3, #3
 8005e62:	e000      	b.n	8005e66 <NVIC_EncodePriority+0x32>
 8005e64:	2300      	movs	r3, #0
 8005e66:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e68:	f04f 32ff 	mov.w	r2, #4294967295
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e72:	43da      	mvns	r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	401a      	ands	r2, r3
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	fa01 f303 	lsl.w	r3, r1, r3
 8005e86:	43d9      	mvns	r1, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005e8c:	4313      	orrs	r3, r2
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3724      	adds	r7, #36	@ 0x24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr
	...

08005e9c <SysTick_Config>:
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b082      	sub	sp, #8
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	3b01      	subs	r3, #1
 8005ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005eac:	d301      	bcc.n	8005eb2 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e00f      	b.n	8005ed2 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8005edc <SysTick_Config+0x40>)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005eba:	210f      	movs	r1, #15
 8005ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8005ec0:	f7ff ff8e 	bl	8005de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005ec4:	4b05      	ldr	r3, [pc, #20]	@ (8005edc <SysTick_Config+0x40>)
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005eca:	4b04      	ldr	r3, [pc, #16]	@ (8005edc <SysTick_Config+0x40>)
 8005ecc:	2207      	movs	r2, #7
 8005ece:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3708      	adds	r7, #8
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	e000e010 	.word	0xe000e010

08005ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005ee0:	b580      	push	{r7, lr}
 8005ee2:	b082      	sub	sp, #8
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f7ff ff47 	bl	8005d7c <__NVIC_SetPriorityGrouping>
}
 8005eee:	bf00      	nop
 8005ef0:	3708      	adds	r7, #8
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}

08005ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005ef6:	b580      	push	{r7, lr}
 8005ef8:	b086      	sub	sp, #24
 8005efa:	af00      	add	r7, sp, #0
 8005efc:	4603      	mov	r3, r0
 8005efe:	60b9      	str	r1, [r7, #8]
 8005f00:	607a      	str	r2, [r7, #4]
 8005f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f04:	2300      	movs	r3, #0
 8005f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f08:	f7ff ff5c 	bl	8005dc4 <__NVIC_GetPriorityGrouping>
 8005f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f0e:	687a      	ldr	r2, [r7, #4]
 8005f10:	68b9      	ldr	r1, [r7, #8]
 8005f12:	6978      	ldr	r0, [r7, #20]
 8005f14:	f7ff ff8e 	bl	8005e34 <NVIC_EncodePriority>
 8005f18:	4602      	mov	r2, r0
 8005f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f7ff ff5d 	bl	8005de0 <__NVIC_SetPriority>
}
 8005f26:	bf00      	nop
 8005f28:	3718      	adds	r7, #24
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}

08005f2e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005f2e:	b580      	push	{r7, lr}
 8005f30:	b082      	sub	sp, #8
 8005f32:	af00      	add	r7, sp, #0
 8005f34:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f7ff ffb0 	bl	8005e9c <SysTick_Config>
 8005f3c:	4603      	mov	r3, r0
}
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3708      	adds	r7, #8
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
	...

08005f48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b089      	sub	sp, #36	@ 0x24
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
 8005f50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005f52:	2300      	movs	r3, #0
 8005f54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005f56:	2300      	movs	r3, #0
 8005f58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005f5e:	2300      	movs	r3, #0
 8005f60:	61fb      	str	r3, [r7, #28]
 8005f62:	e16b      	b.n	800623c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005f64:	2201      	movs	r2, #1
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	fa02 f303 	lsl.w	r3, r2, r3
 8005f6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005f6e:	683b      	ldr	r3, [r7, #0]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	697a      	ldr	r2, [r7, #20]
 8005f74:	4013      	ands	r3, r2
 8005f76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	f040 815a 	bne.w	8006236 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	f003 0303 	and.w	r3, r3, #3
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d005      	beq.n	8005f9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005f96:	2b02      	cmp	r3, #2
 8005f98:	d130      	bne.n	8005ffc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005fa0:	69fb      	ldr	r3, [r7, #28]
 8005fa2:	005b      	lsls	r3, r3, #1
 8005fa4:	2203      	movs	r2, #3
 8005fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8005faa:	43db      	mvns	r3, r3
 8005fac:	69ba      	ldr	r2, [r7, #24]
 8005fae:	4013      	ands	r3, r2
 8005fb0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	68da      	ldr	r2, [r3, #12]
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	005b      	lsls	r3, r3, #1
 8005fba:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbe:	69ba      	ldr	r2, [r7, #24]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	69ba      	ldr	r2, [r7, #24]
 8005fdc:	4013      	ands	r3, r2
 8005fde:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	685b      	ldr	r3, [r3, #4]
 8005fe4:	091b      	lsrs	r3, r3, #4
 8005fe6:	f003 0201 	and.w	r2, r3, #1
 8005fea:	69fb      	ldr	r3, [r7, #28]
 8005fec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ff0:	69ba      	ldr	r2, [r7, #24]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	69ba      	ldr	r2, [r7, #24]
 8005ffa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	685b      	ldr	r3, [r3, #4]
 8006000:	f003 0303 	and.w	r3, r3, #3
 8006004:	2b03      	cmp	r3, #3
 8006006:	d017      	beq.n	8006038 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800600e:	69fb      	ldr	r3, [r7, #28]
 8006010:	005b      	lsls	r3, r3, #1
 8006012:	2203      	movs	r2, #3
 8006014:	fa02 f303 	lsl.w	r3, r2, r3
 8006018:	43db      	mvns	r3, r3
 800601a:	69ba      	ldr	r2, [r7, #24]
 800601c:	4013      	ands	r3, r2
 800601e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	689a      	ldr	r2, [r3, #8]
 8006024:	69fb      	ldr	r3, [r7, #28]
 8006026:	005b      	lsls	r3, r3, #1
 8006028:	fa02 f303 	lsl.w	r3, r2, r3
 800602c:	69ba      	ldr	r2, [r7, #24]
 800602e:	4313      	orrs	r3, r2
 8006030:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69ba      	ldr	r2, [r7, #24]
 8006036:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	f003 0303 	and.w	r3, r3, #3
 8006040:	2b02      	cmp	r3, #2
 8006042:	d123      	bne.n	800608c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	08da      	lsrs	r2, r3, #3
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	3208      	adds	r2, #8
 800604c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006050:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	f003 0307 	and.w	r3, r3, #7
 8006058:	009b      	lsls	r3, r3, #2
 800605a:	220f      	movs	r2, #15
 800605c:	fa02 f303 	lsl.w	r3, r2, r3
 8006060:	43db      	mvns	r3, r3
 8006062:	69ba      	ldr	r2, [r7, #24]
 8006064:	4013      	ands	r3, r2
 8006066:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006068:	683b      	ldr	r3, [r7, #0]
 800606a:	691a      	ldr	r2, [r3, #16]
 800606c:	69fb      	ldr	r3, [r7, #28]
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	009b      	lsls	r3, r3, #2
 8006074:	fa02 f303 	lsl.w	r3, r2, r3
 8006078:	69ba      	ldr	r2, [r7, #24]
 800607a:	4313      	orrs	r3, r2
 800607c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	08da      	lsrs	r2, r3, #3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	3208      	adds	r2, #8
 8006086:	69b9      	ldr	r1, [r7, #24]
 8006088:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006092:	69fb      	ldr	r3, [r7, #28]
 8006094:	005b      	lsls	r3, r3, #1
 8006096:	2203      	movs	r2, #3
 8006098:	fa02 f303 	lsl.w	r3, r2, r3
 800609c:	43db      	mvns	r3, r3
 800609e:	69ba      	ldr	r2, [r7, #24]
 80060a0:	4013      	ands	r3, r2
 80060a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	f003 0203 	and.w	r2, r3, #3
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	005b      	lsls	r3, r3, #1
 80060b0:	fa02 f303 	lsl.w	r3, r2, r3
 80060b4:	69ba      	ldr	r2, [r7, #24]
 80060b6:	4313      	orrs	r3, r2
 80060b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	69ba      	ldr	r2, [r7, #24]
 80060be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 80b4 	beq.w	8006236 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060ce:	2300      	movs	r3, #0
 80060d0:	60fb      	str	r3, [r7, #12]
 80060d2:	4b60      	ldr	r3, [pc, #384]	@ (8006254 <HAL_GPIO_Init+0x30c>)
 80060d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060d6:	4a5f      	ldr	r2, [pc, #380]	@ (8006254 <HAL_GPIO_Init+0x30c>)
 80060d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80060dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80060de:	4b5d      	ldr	r3, [pc, #372]	@ (8006254 <HAL_GPIO_Init+0x30c>)
 80060e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060ea:	4a5b      	ldr	r2, [pc, #364]	@ (8006258 <HAL_GPIO_Init+0x310>)
 80060ec:	69fb      	ldr	r3, [r7, #28]
 80060ee:	089b      	lsrs	r3, r3, #2
 80060f0:	3302      	adds	r3, #2
 80060f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80060f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	f003 0303 	and.w	r3, r3, #3
 80060fe:	009b      	lsls	r3, r3, #2
 8006100:	220f      	movs	r2, #15
 8006102:	fa02 f303 	lsl.w	r3, r2, r3
 8006106:	43db      	mvns	r3, r3
 8006108:	69ba      	ldr	r2, [r7, #24]
 800610a:	4013      	ands	r3, r2
 800610c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	4a52      	ldr	r2, [pc, #328]	@ (800625c <HAL_GPIO_Init+0x314>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d02b      	beq.n	800616e <HAL_GPIO_Init+0x226>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	4a51      	ldr	r2, [pc, #324]	@ (8006260 <HAL_GPIO_Init+0x318>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d025      	beq.n	800616a <HAL_GPIO_Init+0x222>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	4a50      	ldr	r2, [pc, #320]	@ (8006264 <HAL_GPIO_Init+0x31c>)
 8006122:	4293      	cmp	r3, r2
 8006124:	d01f      	beq.n	8006166 <HAL_GPIO_Init+0x21e>
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	4a4f      	ldr	r2, [pc, #316]	@ (8006268 <HAL_GPIO_Init+0x320>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d019      	beq.n	8006162 <HAL_GPIO_Init+0x21a>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	4a4e      	ldr	r2, [pc, #312]	@ (800626c <HAL_GPIO_Init+0x324>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d013      	beq.n	800615e <HAL_GPIO_Init+0x216>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	4a4d      	ldr	r2, [pc, #308]	@ (8006270 <HAL_GPIO_Init+0x328>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d00d      	beq.n	800615a <HAL_GPIO_Init+0x212>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	4a4c      	ldr	r2, [pc, #304]	@ (8006274 <HAL_GPIO_Init+0x32c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d007      	beq.n	8006156 <HAL_GPIO_Init+0x20e>
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	4a4b      	ldr	r2, [pc, #300]	@ (8006278 <HAL_GPIO_Init+0x330>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d101      	bne.n	8006152 <HAL_GPIO_Init+0x20a>
 800614e:	2307      	movs	r3, #7
 8006150:	e00e      	b.n	8006170 <HAL_GPIO_Init+0x228>
 8006152:	2308      	movs	r3, #8
 8006154:	e00c      	b.n	8006170 <HAL_GPIO_Init+0x228>
 8006156:	2306      	movs	r3, #6
 8006158:	e00a      	b.n	8006170 <HAL_GPIO_Init+0x228>
 800615a:	2305      	movs	r3, #5
 800615c:	e008      	b.n	8006170 <HAL_GPIO_Init+0x228>
 800615e:	2304      	movs	r3, #4
 8006160:	e006      	b.n	8006170 <HAL_GPIO_Init+0x228>
 8006162:	2303      	movs	r3, #3
 8006164:	e004      	b.n	8006170 <HAL_GPIO_Init+0x228>
 8006166:	2302      	movs	r3, #2
 8006168:	e002      	b.n	8006170 <HAL_GPIO_Init+0x228>
 800616a:	2301      	movs	r3, #1
 800616c:	e000      	b.n	8006170 <HAL_GPIO_Init+0x228>
 800616e:	2300      	movs	r3, #0
 8006170:	69fa      	ldr	r2, [r7, #28]
 8006172:	f002 0203 	and.w	r2, r2, #3
 8006176:	0092      	lsls	r2, r2, #2
 8006178:	4093      	lsls	r3, r2
 800617a:	69ba      	ldr	r2, [r7, #24]
 800617c:	4313      	orrs	r3, r2
 800617e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006180:	4935      	ldr	r1, [pc, #212]	@ (8006258 <HAL_GPIO_Init+0x310>)
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	089b      	lsrs	r3, r3, #2
 8006186:	3302      	adds	r3, #2
 8006188:	69ba      	ldr	r2, [r7, #24]
 800618a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800618e:	4b3b      	ldr	r3, [pc, #236]	@ (800627c <HAL_GPIO_Init+0x334>)
 8006190:	689b      	ldr	r3, [r3, #8]
 8006192:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	43db      	mvns	r3, r3
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	4013      	ands	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d003      	beq.n	80061b2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80061aa:	69ba      	ldr	r2, [r7, #24]
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80061b2:	4a32      	ldr	r2, [pc, #200]	@ (800627c <HAL_GPIO_Init+0x334>)
 80061b4:	69bb      	ldr	r3, [r7, #24]
 80061b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80061b8:	4b30      	ldr	r3, [pc, #192]	@ (800627c <HAL_GPIO_Init+0x334>)
 80061ba:	68db      	ldr	r3, [r3, #12]
 80061bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	43db      	mvns	r3, r3
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	4013      	ands	r3, r2
 80061c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	685b      	ldr	r3, [r3, #4]
 80061cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d003      	beq.n	80061dc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	4313      	orrs	r3, r2
 80061da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80061dc:	4a27      	ldr	r2, [pc, #156]	@ (800627c <HAL_GPIO_Init+0x334>)
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80061e2:	4b26      	ldr	r3, [pc, #152]	@ (800627c <HAL_GPIO_Init+0x334>)
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	43db      	mvns	r3, r3
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	4013      	ands	r3, r2
 80061f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	685b      	ldr	r3, [r3, #4]
 80061f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80061fe:	69ba      	ldr	r2, [r7, #24]
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	4313      	orrs	r3, r2
 8006204:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006206:	4a1d      	ldr	r2, [pc, #116]	@ (800627c <HAL_GPIO_Init+0x334>)
 8006208:	69bb      	ldr	r3, [r7, #24]
 800620a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800620c:	4b1b      	ldr	r3, [pc, #108]	@ (800627c <HAL_GPIO_Init+0x334>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006212:	693b      	ldr	r3, [r7, #16]
 8006214:	43db      	mvns	r3, r3
 8006216:	69ba      	ldr	r2, [r7, #24]
 8006218:	4013      	ands	r3, r2
 800621a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d003      	beq.n	8006230 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006228:	69ba      	ldr	r2, [r7, #24]
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	4313      	orrs	r3, r2
 800622e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006230:	4a12      	ldr	r2, [pc, #72]	@ (800627c <HAL_GPIO_Init+0x334>)
 8006232:	69bb      	ldr	r3, [r7, #24]
 8006234:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	3301      	adds	r3, #1
 800623a:	61fb      	str	r3, [r7, #28]
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	2b0f      	cmp	r3, #15
 8006240:	f67f ae90 	bls.w	8005f64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006244:	bf00      	nop
 8006246:	bf00      	nop
 8006248:	3724      	adds	r7, #36	@ 0x24
 800624a:	46bd      	mov	sp, r7
 800624c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006250:	4770      	bx	lr
 8006252:	bf00      	nop
 8006254:	40023800 	.word	0x40023800
 8006258:	40013800 	.word	0x40013800
 800625c:	40020000 	.word	0x40020000
 8006260:	40020400 	.word	0x40020400
 8006264:	40020800 	.word	0x40020800
 8006268:	40020c00 	.word	0x40020c00
 800626c:	40021000 	.word	0x40021000
 8006270:	40021400 	.word	0x40021400
 8006274:	40021800 	.word	0x40021800
 8006278:	40021c00 	.word	0x40021c00
 800627c:	40013c00 	.word	0x40013c00

08006280 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b084      	sub	sp, #16
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d101      	bne.n	8006292 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800628e:	2301      	movs	r3, #1
 8006290:	e12b      	b.n	80064ea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006298:	b2db      	uxtb	r3, r3
 800629a:	2b00      	cmp	r3, #0
 800629c:	d106      	bne.n	80062ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	2200      	movs	r2, #0
 80062a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80062a6:	6878      	ldr	r0, [r7, #4]
 80062a8:	f7ff f91e 	bl	80054e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2224      	movs	r2, #36	@ 0x24
 80062b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0201 	bic.w	r2, r2, #1
 80062c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80062e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80062e4:	f001 fc20 	bl	8007b28 <HAL_RCC_GetPCLK1Freq>
 80062e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	685b      	ldr	r3, [r3, #4]
 80062ee:	4a81      	ldr	r2, [pc, #516]	@ (80064f4 <HAL_I2C_Init+0x274>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d807      	bhi.n	8006304 <HAL_I2C_Init+0x84>
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	4a80      	ldr	r2, [pc, #512]	@ (80064f8 <HAL_I2C_Init+0x278>)
 80062f8:	4293      	cmp	r3, r2
 80062fa:	bf94      	ite	ls
 80062fc:	2301      	movls	r3, #1
 80062fe:	2300      	movhi	r3, #0
 8006300:	b2db      	uxtb	r3, r3
 8006302:	e006      	b.n	8006312 <HAL_I2C_Init+0x92>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	4a7d      	ldr	r2, [pc, #500]	@ (80064fc <HAL_I2C_Init+0x27c>)
 8006308:	4293      	cmp	r3, r2
 800630a:	bf94      	ite	ls
 800630c:	2301      	movls	r3, #1
 800630e:	2300      	movhi	r3, #0
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d001      	beq.n	800631a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006316:	2301      	movs	r3, #1
 8006318:	e0e7      	b.n	80064ea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	4a78      	ldr	r2, [pc, #480]	@ (8006500 <HAL_I2C_Init+0x280>)
 800631e:	fba2 2303 	umull	r2, r3, r2, r3
 8006322:	0c9b      	lsrs	r3, r3, #18
 8006324:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	68ba      	ldr	r2, [r7, #8]
 8006336:	430a      	orrs	r2, r1
 8006338:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6a1b      	ldr	r3, [r3, #32]
 8006340:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	4a6a      	ldr	r2, [pc, #424]	@ (80064f4 <HAL_I2C_Init+0x274>)
 800634a:	4293      	cmp	r3, r2
 800634c:	d802      	bhi.n	8006354 <HAL_I2C_Init+0xd4>
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	3301      	adds	r3, #1
 8006352:	e009      	b.n	8006368 <HAL_I2C_Init+0xe8>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800635a:	fb02 f303 	mul.w	r3, r2, r3
 800635e:	4a69      	ldr	r2, [pc, #420]	@ (8006504 <HAL_I2C_Init+0x284>)
 8006360:	fba2 2303 	umull	r2, r3, r2, r3
 8006364:	099b      	lsrs	r3, r3, #6
 8006366:	3301      	adds	r3, #1
 8006368:	687a      	ldr	r2, [r7, #4]
 800636a:	6812      	ldr	r2, [r2, #0]
 800636c:	430b      	orrs	r3, r1
 800636e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800637a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	495c      	ldr	r1, [pc, #368]	@ (80064f4 <HAL_I2C_Init+0x274>)
 8006384:	428b      	cmp	r3, r1
 8006386:	d819      	bhi.n	80063bc <HAL_I2C_Init+0x13c>
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	1e59      	subs	r1, r3, #1
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	685b      	ldr	r3, [r3, #4]
 8006390:	005b      	lsls	r3, r3, #1
 8006392:	fbb1 f3f3 	udiv	r3, r1, r3
 8006396:	1c59      	adds	r1, r3, #1
 8006398:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800639c:	400b      	ands	r3, r1
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d00a      	beq.n	80063b8 <HAL_I2C_Init+0x138>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	1e59      	subs	r1, r3, #1
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	685b      	ldr	r3, [r3, #4]
 80063aa:	005b      	lsls	r3, r3, #1
 80063ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80063b0:	3301      	adds	r3, #1
 80063b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063b6:	e051      	b.n	800645c <HAL_I2C_Init+0x1dc>
 80063b8:	2304      	movs	r3, #4
 80063ba:	e04f      	b.n	800645c <HAL_I2C_Init+0x1dc>
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	689b      	ldr	r3, [r3, #8]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d111      	bne.n	80063e8 <HAL_I2C_Init+0x168>
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	1e58      	subs	r0, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6859      	ldr	r1, [r3, #4]
 80063cc:	460b      	mov	r3, r1
 80063ce:	005b      	lsls	r3, r3, #1
 80063d0:	440b      	add	r3, r1
 80063d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80063d6:	3301      	adds	r3, #1
 80063d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80063dc:	2b00      	cmp	r3, #0
 80063de:	bf0c      	ite	eq
 80063e0:	2301      	moveq	r3, #1
 80063e2:	2300      	movne	r3, #0
 80063e4:	b2db      	uxtb	r3, r3
 80063e6:	e012      	b.n	800640e <HAL_I2C_Init+0x18e>
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	1e58      	subs	r0, r3, #1
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6859      	ldr	r1, [r3, #4]
 80063f0:	460b      	mov	r3, r1
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	440b      	add	r3, r1
 80063f6:	0099      	lsls	r1, r3, #2
 80063f8:	440b      	add	r3, r1
 80063fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80063fe:	3301      	adds	r3, #1
 8006400:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006404:	2b00      	cmp	r3, #0
 8006406:	bf0c      	ite	eq
 8006408:	2301      	moveq	r3, #1
 800640a:	2300      	movne	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d001      	beq.n	8006416 <HAL_I2C_Init+0x196>
 8006412:	2301      	movs	r3, #1
 8006414:	e022      	b.n	800645c <HAL_I2C_Init+0x1dc>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d10e      	bne.n	800643c <HAL_I2C_Init+0x1bc>
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	1e58      	subs	r0, r3, #1
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6859      	ldr	r1, [r3, #4]
 8006426:	460b      	mov	r3, r1
 8006428:	005b      	lsls	r3, r3, #1
 800642a:	440b      	add	r3, r1
 800642c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006430:	3301      	adds	r3, #1
 8006432:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006436:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800643a:	e00f      	b.n	800645c <HAL_I2C_Init+0x1dc>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	1e58      	subs	r0, r3, #1
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6859      	ldr	r1, [r3, #4]
 8006444:	460b      	mov	r3, r1
 8006446:	009b      	lsls	r3, r3, #2
 8006448:	440b      	add	r3, r1
 800644a:	0099      	lsls	r1, r3, #2
 800644c:	440b      	add	r3, r1
 800644e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006452:	3301      	adds	r3, #1
 8006454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006458:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800645c:	6879      	ldr	r1, [r7, #4]
 800645e:	6809      	ldr	r1, [r1, #0]
 8006460:	4313      	orrs	r3, r2
 8006462:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	69da      	ldr	r2, [r3, #28]
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	6a1b      	ldr	r3, [r3, #32]
 8006476:	431a      	orrs	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	430a      	orrs	r2, r1
 800647e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800648a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800648e:	687a      	ldr	r2, [r7, #4]
 8006490:	6911      	ldr	r1, [r2, #16]
 8006492:	687a      	ldr	r2, [r7, #4]
 8006494:	68d2      	ldr	r2, [r2, #12]
 8006496:	4311      	orrs	r1, r2
 8006498:	687a      	ldr	r2, [r7, #4]
 800649a:	6812      	ldr	r2, [r2, #0]
 800649c:	430b      	orrs	r3, r1
 800649e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	695a      	ldr	r2, [r3, #20]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	699b      	ldr	r3, [r3, #24]
 80064b2:	431a      	orrs	r2, r3
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	430a      	orrs	r2, r1
 80064ba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f042 0201 	orr.w	r2, r2, #1
 80064ca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2220      	movs	r2, #32
 80064d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80064e8:	2300      	movs	r3, #0
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3710      	adds	r7, #16
 80064ee:	46bd      	mov	sp, r7
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	000186a0 	.word	0x000186a0
 80064f8:	001e847f 	.word	0x001e847f
 80064fc:	003d08ff 	.word	0x003d08ff
 8006500:	431bde83 	.word	0x431bde83
 8006504:	10624dd3 	.word	0x10624dd3

08006508 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b088      	sub	sp, #32
 800650c:	af02      	add	r7, sp, #8
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	4608      	mov	r0, r1
 8006512:	4611      	mov	r1, r2
 8006514:	461a      	mov	r2, r3
 8006516:	4603      	mov	r3, r0
 8006518:	817b      	strh	r3, [r7, #10]
 800651a:	460b      	mov	r3, r1
 800651c:	813b      	strh	r3, [r7, #8]
 800651e:	4613      	mov	r3, r2
 8006520:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006522:	f7ff fbfd 	bl	8005d20 <HAL_GetTick>
 8006526:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800652e:	b2db      	uxtb	r3, r3
 8006530:	2b20      	cmp	r3, #32
 8006532:	f040 80d9 	bne.w	80066e8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	9300      	str	r3, [sp, #0]
 800653a:	2319      	movs	r3, #25
 800653c:	2201      	movs	r2, #1
 800653e:	496d      	ldr	r1, [pc, #436]	@ (80066f4 <HAL_I2C_Mem_Write+0x1ec>)
 8006540:	68f8      	ldr	r0, [r7, #12]
 8006542:	f000 fc8b 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006546:	4603      	mov	r3, r0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d001      	beq.n	8006550 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800654c:	2302      	movs	r3, #2
 800654e:	e0cc      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006556:	2b01      	cmp	r3, #1
 8006558:	d101      	bne.n	800655e <HAL_I2C_Mem_Write+0x56>
 800655a:	2302      	movs	r3, #2
 800655c:	e0c5      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	2201      	movs	r2, #1
 8006562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b01      	cmp	r3, #1
 8006572:	d007      	beq.n	8006584 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f042 0201 	orr.w	r2, r2, #1
 8006582:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006592:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2221      	movs	r2, #33	@ 0x21
 8006598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	2240      	movs	r2, #64	@ 0x40
 80065a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	2200      	movs	r2, #0
 80065a8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	6a3a      	ldr	r2, [r7, #32]
 80065ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80065b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	4a4d      	ldr	r2, [pc, #308]	@ (80066f8 <HAL_I2C_Mem_Write+0x1f0>)
 80065c4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065c6:	88f8      	ldrh	r0, [r7, #6]
 80065c8:	893a      	ldrh	r2, [r7, #8]
 80065ca:	8979      	ldrh	r1, [r7, #10]
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	9301      	str	r3, [sp, #4]
 80065d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065d2:	9300      	str	r3, [sp, #0]
 80065d4:	4603      	mov	r3, r0
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f000 fac2 	bl	8006b60 <I2C_RequestMemoryWrite>
 80065dc:	4603      	mov	r3, r0
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d052      	beq.n	8006688 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	e081      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f000 fd50 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 80065f0:	4603      	mov	r3, r0
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d00d      	beq.n	8006612 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fa:	2b04      	cmp	r3, #4
 80065fc:	d107      	bne.n	800660e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800660c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800660e:	2301      	movs	r3, #1
 8006610:	e06b      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006612:	68fb      	ldr	r3, [r7, #12]
 8006614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006616:	781a      	ldrb	r2, [r3, #0]
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006622:	1c5a      	adds	r2, r3, #1
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800662c:	3b01      	subs	r3, #1
 800662e:	b29a      	uxth	r2, r3
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006638:	b29b      	uxth	r3, r3
 800663a:	3b01      	subs	r3, #1
 800663c:	b29a      	uxth	r2, r3
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	695b      	ldr	r3, [r3, #20]
 8006648:	f003 0304 	and.w	r3, r3, #4
 800664c:	2b04      	cmp	r3, #4
 800664e:	d11b      	bne.n	8006688 <HAL_I2C_Mem_Write+0x180>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006654:	2b00      	cmp	r3, #0
 8006656:	d017      	beq.n	8006688 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665c:	781a      	ldrb	r2, [r3, #0]
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006672:	3b01      	subs	r3, #1
 8006674:	b29a      	uxth	r2, r3
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800667e:	b29b      	uxth	r3, r3
 8006680:	3b01      	subs	r3, #1
 8006682:	b29a      	uxth	r2, r3
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800668c:	2b00      	cmp	r3, #0
 800668e:	d1aa      	bne.n	80065e6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006694:	68f8      	ldr	r0, [r7, #12]
 8006696:	f000 fd43 	bl	8007120 <I2C_WaitOnBTFFlagUntilTimeout>
 800669a:	4603      	mov	r3, r0
 800669c:	2b00      	cmp	r3, #0
 800669e:	d00d      	beq.n	80066bc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066a4:	2b04      	cmp	r3, #4
 80066a6:	d107      	bne.n	80066b8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	681a      	ldr	r2, [r3, #0]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066b6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e016      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	681a      	ldr	r2, [r3, #0]
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80066ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2220      	movs	r2, #32
 80066d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	2200      	movs	r2, #0
 80066d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80066e4:	2300      	movs	r3, #0
 80066e6:	e000      	b.n	80066ea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80066e8:	2302      	movs	r3, #2
  }
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3718      	adds	r7, #24
 80066ee:	46bd      	mov	sp, r7
 80066f0:	bd80      	pop	{r7, pc}
 80066f2:	bf00      	nop
 80066f4:	00100002 	.word	0x00100002
 80066f8:	ffff0000 	.word	0xffff0000

080066fc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80066fc:	b580      	push	{r7, lr}
 80066fe:	b08c      	sub	sp, #48	@ 0x30
 8006700:	af02      	add	r7, sp, #8
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	4608      	mov	r0, r1
 8006706:	4611      	mov	r1, r2
 8006708:	461a      	mov	r2, r3
 800670a:	4603      	mov	r3, r0
 800670c:	817b      	strh	r3, [r7, #10]
 800670e:	460b      	mov	r3, r1
 8006710:	813b      	strh	r3, [r7, #8]
 8006712:	4613      	mov	r3, r2
 8006714:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006716:	f7ff fb03 	bl	8005d20 <HAL_GetTick>
 800671a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b20      	cmp	r3, #32
 8006726:	f040 8214 	bne.w	8006b52 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800672a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800672c:	9300      	str	r3, [sp, #0]
 800672e:	2319      	movs	r3, #25
 8006730:	2201      	movs	r2, #1
 8006732:	497b      	ldr	r1, [pc, #492]	@ (8006920 <HAL_I2C_Mem_Read+0x224>)
 8006734:	68f8      	ldr	r0, [r7, #12]
 8006736:	f000 fb91 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 800673a:	4603      	mov	r3, r0
 800673c:	2b00      	cmp	r3, #0
 800673e:	d001      	beq.n	8006744 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006740:	2302      	movs	r3, #2
 8006742:	e207      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800674a:	2b01      	cmp	r3, #1
 800674c:	d101      	bne.n	8006752 <HAL_I2C_Mem_Read+0x56>
 800674e:	2302      	movs	r3, #2
 8006750:	e200      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	2201      	movs	r2, #1
 8006756:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	f003 0301 	and.w	r3, r3, #1
 8006764:	2b01      	cmp	r3, #1
 8006766:	d007      	beq.n	8006778 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	681a      	ldr	r2, [r3, #0]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	f042 0201 	orr.w	r2, r2, #1
 8006776:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006786:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	2222      	movs	r2, #34	@ 0x22
 800678c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2240      	movs	r2, #64	@ 0x40
 8006794:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2200      	movs	r2, #0
 800679c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80067a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067ae:	b29a      	uxth	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	4a5b      	ldr	r2, [pc, #364]	@ (8006924 <HAL_I2C_Mem_Read+0x228>)
 80067b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80067ba:	88f8      	ldrh	r0, [r7, #6]
 80067bc:	893a      	ldrh	r2, [r7, #8]
 80067be:	8979      	ldrh	r1, [r7, #10]
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	9301      	str	r3, [sp, #4]
 80067c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c6:	9300      	str	r3, [sp, #0]
 80067c8:	4603      	mov	r3, r0
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 fa5e 	bl	8006c8c <I2C_RequestMemoryRead>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e1bc      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d113      	bne.n	800680a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067e2:	2300      	movs	r3, #0
 80067e4:	623b      	str	r3, [r7, #32]
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	695b      	ldr	r3, [r3, #20]
 80067ec:	623b      	str	r3, [r7, #32]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	699b      	ldr	r3, [r3, #24]
 80067f4:	623b      	str	r3, [r7, #32]
 80067f6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006806:	601a      	str	r2, [r3, #0]
 8006808:	e190      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800680e:	2b01      	cmp	r3, #1
 8006810:	d11b      	bne.n	800684a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006812:	68fb      	ldr	r3, [r7, #12]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	681a      	ldr	r2, [r3, #0]
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006820:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006822:	2300      	movs	r3, #0
 8006824:	61fb      	str	r3, [r7, #28]
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695b      	ldr	r3, [r3, #20]
 800682c:	61fb      	str	r3, [r7, #28]
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	699b      	ldr	r3, [r3, #24]
 8006834:	61fb      	str	r3, [r7, #28]
 8006836:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006846:	601a      	str	r2, [r3, #0]
 8006848:	e170      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800684e:	2b02      	cmp	r3, #2
 8006850:	d11b      	bne.n	800688a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	681a      	ldr	r2, [r3, #0]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006860:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	681a      	ldr	r2, [r3, #0]
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006870:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006872:	2300      	movs	r3, #0
 8006874:	61bb      	str	r3, [r7, #24]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	695b      	ldr	r3, [r3, #20]
 800687c:	61bb      	str	r3, [r7, #24]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	61bb      	str	r3, [r7, #24]
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	e150      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800688a:	2300      	movs	r3, #0
 800688c:	617b      	str	r3, [r7, #20]
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	695b      	ldr	r3, [r3, #20]
 8006894:	617b      	str	r3, [r7, #20]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	617b      	str	r3, [r7, #20]
 800689e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80068a0:	e144      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	f200 80f1 	bhi.w	8006a8e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d123      	bne.n	80068fc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80068b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068b6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f000 fc79 	bl	80071b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80068be:	4603      	mov	r3, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d001      	beq.n	80068c8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e145      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691a      	ldr	r2, [r3, #16]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068d2:	b2d2      	uxtb	r2, r2
 80068d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068da:	1c5a      	adds	r2, r3, #1
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80068e4:	3b01      	subs	r3, #1
 80068e6:	b29a      	uxth	r2, r3
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	3b01      	subs	r3, #1
 80068f4:	b29a      	uxth	r2, r3
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80068fa:	e117      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006900:	2b02      	cmp	r3, #2
 8006902:	d14e      	bne.n	80069a2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006906:	9300      	str	r3, [sp, #0]
 8006908:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690a:	2200      	movs	r2, #0
 800690c:	4906      	ldr	r1, [pc, #24]	@ (8006928 <HAL_I2C_Mem_Read+0x22c>)
 800690e:	68f8      	ldr	r0, [r7, #12]
 8006910:	f000 faa4 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006914:	4603      	mov	r3, r0
 8006916:	2b00      	cmp	r3, #0
 8006918:	d008      	beq.n	800692c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800691a:	2301      	movs	r3, #1
 800691c:	e11a      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
 800691e:	bf00      	nop
 8006920:	00100002 	.word	0x00100002
 8006924:	ffff0000 	.word	0xffff0000
 8006928:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800693a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	691a      	ldr	r2, [r3, #16]
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006946:	b2d2      	uxtb	r2, r2
 8006948:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006958:	3b01      	subs	r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006964:	b29b      	uxth	r3, r3
 8006966:	3b01      	subs	r3, #1
 8006968:	b29a      	uxth	r2, r3
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	691a      	ldr	r2, [r3, #16]
 8006974:	68fb      	ldr	r3, [r7, #12]
 8006976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006978:	b2d2      	uxtb	r2, r2
 800697a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006980:	1c5a      	adds	r2, r3, #1
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800698a:	3b01      	subs	r3, #1
 800698c:	b29a      	uxth	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006996:	b29b      	uxth	r3, r3
 8006998:	3b01      	subs	r3, #1
 800699a:	b29a      	uxth	r2, r3
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80069a0:	e0c4      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a4:	9300      	str	r3, [sp, #0]
 80069a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80069a8:	2200      	movs	r2, #0
 80069aa:	496c      	ldr	r1, [pc, #432]	@ (8006b5c <HAL_I2C_Mem_Read+0x460>)
 80069ac:	68f8      	ldr	r0, [r7, #12]
 80069ae:	f000 fa55 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 80069b2:	4603      	mov	r3, r0
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d001      	beq.n	80069bc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80069b8:	2301      	movs	r3, #1
 80069ba:	e0cb      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069ca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691a      	ldr	r2, [r3, #16]
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d6:	b2d2      	uxtb	r2, r2
 80069d8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069de:	1c5a      	adds	r2, r3, #1
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80069e8:	3b01      	subs	r3, #1
 80069ea:	b29a      	uxth	r2, r3
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	3b01      	subs	r3, #1
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80069fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a00:	9300      	str	r3, [sp, #0]
 8006a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a04:	2200      	movs	r2, #0
 8006a06:	4955      	ldr	r1, [pc, #340]	@ (8006b5c <HAL_I2C_Mem_Read+0x460>)
 8006a08:	68f8      	ldr	r0, [r7, #12]
 8006a0a:	f000 fa27 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d001      	beq.n	8006a18 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e09d      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	681a      	ldr	r2, [r3, #0]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006a26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691a      	ldr	r2, [r3, #16]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a32:	b2d2      	uxtb	r2, r2
 8006a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a3a:	1c5a      	adds	r2, r3, #1
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a44:	3b01      	subs	r3, #1
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a50:	b29b      	uxth	r3, r3
 8006a52:	3b01      	subs	r3, #1
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a64:	b2d2      	uxtb	r2, r2
 8006a66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6c:	1c5a      	adds	r2, r3, #1
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006a76:	3b01      	subs	r3, #1
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a82:	b29b      	uxth	r3, r3
 8006a84:	3b01      	subs	r3, #1
 8006a86:	b29a      	uxth	r2, r3
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006a8c:	e04e      	b.n	8006b2c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006a8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a90:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006a92:	68f8      	ldr	r0, [r7, #12]
 8006a94:	f000 fb8c 	bl	80071b0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d001      	beq.n	8006aa2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e058      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	691a      	ldr	r2, [r3, #16]
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aac:	b2d2      	uxtb	r2, r2
 8006aae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ab4:	1c5a      	adds	r2, r3, #1
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006abe:	3b01      	subs	r3, #1
 8006ac0:	b29a      	uxth	r2, r3
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006aca:	b29b      	uxth	r3, r3
 8006acc:	3b01      	subs	r3, #1
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	f003 0304 	and.w	r3, r3, #4
 8006ade:	2b04      	cmp	r3, #4
 8006ae0:	d124      	bne.n	8006b2c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ae6:	2b03      	cmp	r3, #3
 8006ae8:	d107      	bne.n	8006afa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	681a      	ldr	r2, [r3, #0]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006af8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	691a      	ldr	r2, [r3, #16]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b04:	b2d2      	uxtb	r2, r2
 8006b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b0c:	1c5a      	adds	r2, r3, #1
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b16:	3b01      	subs	r3, #1
 8006b18:	b29a      	uxth	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	3b01      	subs	r3, #1
 8006b26:	b29a      	uxth	r2, r3
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	f47f aeb6 	bne.w	80068a2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	2220      	movs	r2, #32
 8006b3a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	e000      	b.n	8006b54 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8006b52:	2302      	movs	r3, #2
  }
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3728      	adds	r7, #40	@ 0x28
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	00010004 	.word	0x00010004

08006b60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b088      	sub	sp, #32
 8006b64:	af02      	add	r7, sp, #8
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	4608      	mov	r0, r1
 8006b6a:	4611      	mov	r1, r2
 8006b6c:	461a      	mov	r2, r3
 8006b6e:	4603      	mov	r3, r0
 8006b70:	817b      	strh	r3, [r7, #10]
 8006b72:	460b      	mov	r3, r1
 8006b74:	813b      	strh	r3, [r7, #8]
 8006b76:	4613      	mov	r3, r2
 8006b78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	9300      	str	r3, [sp, #0]
 8006b8e:	6a3b      	ldr	r3, [r7, #32]
 8006b90:	2200      	movs	r2, #0
 8006b92:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006b96:	68f8      	ldr	r0, [r7, #12]
 8006b98:	f000 f960 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006b9c:	4603      	mov	r3, r0
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d00d      	beq.n	8006bbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006bb0:	d103      	bne.n	8006bba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006bb8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	e05f      	b.n	8006c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006bbe:	897b      	ldrh	r3, [r7, #10]
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006bcc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bd0:	6a3a      	ldr	r2, [r7, #32]
 8006bd2:	492d      	ldr	r1, [pc, #180]	@ (8006c88 <I2C_RequestMemoryWrite+0x128>)
 8006bd4:	68f8      	ldr	r0, [r7, #12]
 8006bd6:	f000 f9bb 	bl	8006f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006bda:	4603      	mov	r3, r0
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d001      	beq.n	8006be4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e04c      	b.n	8006c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006be4:	2300      	movs	r3, #0
 8006be6:	617b      	str	r3, [r7, #20]
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	695b      	ldr	r3, [r3, #20]
 8006bee:	617b      	str	r3, [r7, #20]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	699b      	ldr	r3, [r3, #24]
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bfc:	6a39      	ldr	r1, [r7, #32]
 8006bfe:	68f8      	ldr	r0, [r7, #12]
 8006c00:	f000 fa46 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c04:	4603      	mov	r3, r0
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00d      	beq.n	8006c26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c0e:	2b04      	cmp	r3, #4
 8006c10:	d107      	bne.n	8006c22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006c22:	2301      	movs	r3, #1
 8006c24:	e02b      	b.n	8006c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006c26:	88fb      	ldrh	r3, [r7, #6]
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d105      	bne.n	8006c38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c2c:	893b      	ldrh	r3, [r7, #8]
 8006c2e:	b2da      	uxtb	r2, r3
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	611a      	str	r2, [r3, #16]
 8006c36:	e021      	b.n	8006c7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006c38:	893b      	ldrh	r3, [r7, #8]
 8006c3a:	0a1b      	lsrs	r3, r3, #8
 8006c3c:	b29b      	uxth	r3, r3
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006c46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c48:	6a39      	ldr	r1, [r7, #32]
 8006c4a:	68f8      	ldr	r0, [r7, #12]
 8006c4c:	f000 fa20 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c50:	4603      	mov	r3, r0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00d      	beq.n	8006c72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c5a:	2b04      	cmp	r3, #4
 8006c5c:	d107      	bne.n	8006c6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	681a      	ldr	r2, [r3, #0]
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006c6e:	2301      	movs	r3, #1
 8006c70:	e005      	b.n	8006c7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006c72:	893b      	ldrh	r3, [r7, #8]
 8006c74:	b2da      	uxtb	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	4618      	mov	r0, r3
 8006c80:	3718      	adds	r7, #24
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	00010002 	.word	0x00010002

08006c8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b088      	sub	sp, #32
 8006c90:	af02      	add	r7, sp, #8
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	4608      	mov	r0, r1
 8006c96:	4611      	mov	r1, r2
 8006c98:	461a      	mov	r2, r3
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	817b      	strh	r3, [r7, #10]
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	813b      	strh	r3, [r7, #8]
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006cb4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc8:	9300      	str	r3, [sp, #0]
 8006cca:	6a3b      	ldr	r3, [r7, #32]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cd2:	68f8      	ldr	r0, [r7, #12]
 8006cd4:	f000 f8c2 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00d      	beq.n	8006cfa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ce8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cec:	d103      	bne.n	8006cf6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006cf4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e0aa      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006cfa:	897b      	ldrh	r3, [r7, #10]
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	461a      	mov	r2, r3
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d0c:	6a3a      	ldr	r2, [r7, #32]
 8006d0e:	4952      	ldr	r1, [pc, #328]	@ (8006e58 <I2C_RequestMemoryRead+0x1cc>)
 8006d10:	68f8      	ldr	r0, [r7, #12]
 8006d12:	f000 f91d 	bl	8006f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d16:	4603      	mov	r3, r0
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d001      	beq.n	8006d20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	e097      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d20:	2300      	movs	r3, #0
 8006d22:	617b      	str	r3, [r7, #20]
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	695b      	ldr	r3, [r3, #20]
 8006d2a:	617b      	str	r3, [r7, #20]
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	699b      	ldr	r3, [r3, #24]
 8006d32:	617b      	str	r3, [r7, #20]
 8006d34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d38:	6a39      	ldr	r1, [r7, #32]
 8006d3a:	68f8      	ldr	r0, [r7, #12]
 8006d3c:	f000 f9a8 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d40:	4603      	mov	r3, r0
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d00d      	beq.n	8006d62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d4a:	2b04      	cmp	r3, #4
 8006d4c:	d107      	bne.n	8006d5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	e076      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d62:	88fb      	ldrh	r3, [r7, #6]
 8006d64:	2b01      	cmp	r3, #1
 8006d66:	d105      	bne.n	8006d74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d68:	893b      	ldrh	r3, [r7, #8]
 8006d6a:	b2da      	uxtb	r2, r3
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	611a      	str	r2, [r3, #16]
 8006d72:	e021      	b.n	8006db8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d74:	893b      	ldrh	r3, [r7, #8]
 8006d76:	0a1b      	lsrs	r3, r3, #8
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	b2da      	uxtb	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d82:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d84:	6a39      	ldr	r1, [r7, #32]
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f000 f982 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00d      	beq.n	8006dae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	d107      	bne.n	8006daa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006da8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e050      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dae:	893b      	ldrh	r3, [r7, #8]
 8006db0:	b2da      	uxtb	r2, r3
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006db8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006dba:	6a39      	ldr	r1, [r7, #32]
 8006dbc:	68f8      	ldr	r0, [r7, #12]
 8006dbe:	f000 f967 	bl	8007090 <I2C_WaitOnTXEFlagUntilTimeout>
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d00d      	beq.n	8006de4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dcc:	2b04      	cmp	r3, #4
 8006dce:	d107      	bne.n	8006de0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dde:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006de0:	2301      	movs	r3, #1
 8006de2:	e035      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006df2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006df6:	9300      	str	r3, [sp, #0]
 8006df8:	6a3b      	ldr	r3, [r7, #32]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f000 f82b 	bl	8006e5c <I2C_WaitOnFlagUntilTimeout>
 8006e06:	4603      	mov	r3, r0
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d00d      	beq.n	8006e28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e1a:	d103      	bne.n	8006e24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e22:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e013      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006e28:	897b      	ldrh	r3, [r7, #10]
 8006e2a:	b2db      	uxtb	r3, r3
 8006e2c:	f043 0301 	orr.w	r3, r3, #1
 8006e30:	b2da      	uxtb	r2, r3
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3a:	6a3a      	ldr	r2, [r7, #32]
 8006e3c:	4906      	ldr	r1, [pc, #24]	@ (8006e58 <I2C_RequestMemoryRead+0x1cc>)
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f000 f886 	bl	8006f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d001      	beq.n	8006e4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3718      	adds	r7, #24
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	00010002 	.word	0x00010002

08006e5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	60f8      	str	r0, [r7, #12]
 8006e64:	60b9      	str	r1, [r7, #8]
 8006e66:	603b      	str	r3, [r7, #0]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006e6c:	e048      	b.n	8006f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e74:	d044      	beq.n	8006f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006e76:	f7fe ff53 	bl	8005d20 <HAL_GetTick>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	69bb      	ldr	r3, [r7, #24]
 8006e7e:	1ad3      	subs	r3, r2, r3
 8006e80:	683a      	ldr	r2, [r7, #0]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d302      	bcc.n	8006e8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d139      	bne.n	8006f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006e8c:	68bb      	ldr	r3, [r7, #8]
 8006e8e:	0c1b      	lsrs	r3, r3, #16
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d10d      	bne.n	8006eb2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	695b      	ldr	r3, [r3, #20]
 8006e9c:	43da      	mvns	r2, r3
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	4013      	ands	r3, r2
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	bf0c      	ite	eq
 8006ea8:	2301      	moveq	r3, #1
 8006eaa:	2300      	movne	r3, #0
 8006eac:	b2db      	uxtb	r3, r3
 8006eae:	461a      	mov	r2, r3
 8006eb0:	e00c      	b.n	8006ecc <I2C_WaitOnFlagUntilTimeout+0x70>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	699b      	ldr	r3, [r3, #24]
 8006eb8:	43da      	mvns	r2, r3
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	b29b      	uxth	r3, r3
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	bf0c      	ite	eq
 8006ec4:	2301      	moveq	r3, #1
 8006ec6:	2300      	movne	r3, #0
 8006ec8:	b2db      	uxtb	r3, r3
 8006eca:	461a      	mov	r2, r3
 8006ecc:	79fb      	ldrb	r3, [r7, #7]
 8006ece:	429a      	cmp	r2, r3
 8006ed0:	d116      	bne.n	8006f00 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2220      	movs	r2, #32
 8006edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eec:	f043 0220 	orr.w	r2, r3, #32
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	e023      	b.n	8006f48 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	0c1b      	lsrs	r3, r3, #16
 8006f04:	b2db      	uxtb	r3, r3
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d10d      	bne.n	8006f26 <I2C_WaitOnFlagUntilTimeout+0xca>
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	695b      	ldr	r3, [r3, #20]
 8006f10:	43da      	mvns	r2, r3
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	4013      	ands	r3, r2
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	bf0c      	ite	eq
 8006f1c:	2301      	moveq	r3, #1
 8006f1e:	2300      	movne	r3, #0
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	461a      	mov	r2, r3
 8006f24:	e00c      	b.n	8006f40 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	43da      	mvns	r2, r3
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	4013      	ands	r3, r2
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	bf0c      	ite	eq
 8006f38:	2301      	moveq	r3, #1
 8006f3a:	2300      	movne	r3, #0
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	461a      	mov	r2, r3
 8006f40:	79fb      	ldrb	r3, [r7, #7]
 8006f42:	429a      	cmp	r2, r3
 8006f44:	d093      	beq.n	8006e6e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f46:	2300      	movs	r3, #0
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3710      	adds	r7, #16
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	bd80      	pop	{r7, pc}

08006f50 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	60f8      	str	r0, [r7, #12]
 8006f58:	60b9      	str	r1, [r7, #8]
 8006f5a:	607a      	str	r2, [r7, #4]
 8006f5c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006f5e:	e071      	b.n	8007044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	695b      	ldr	r3, [r3, #20]
 8006f66:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f6e:	d123      	bne.n	8006fb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	681a      	ldr	r2, [r3, #0]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f7e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006f88:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2220      	movs	r2, #32
 8006f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa4:	f043 0204 	orr.w	r2, r3, #4
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e067      	b.n	8007088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fbe:	d041      	beq.n	8007044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006fc0:	f7fe feae 	bl	8005d20 <HAL_GetTick>
 8006fc4:	4602      	mov	r2, r0
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	1ad3      	subs	r3, r2, r3
 8006fca:	687a      	ldr	r2, [r7, #4]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d302      	bcc.n	8006fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d136      	bne.n	8007044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8006fd6:	68bb      	ldr	r3, [r7, #8]
 8006fd8:	0c1b      	lsrs	r3, r3, #16
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d10c      	bne.n	8006ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	695b      	ldr	r3, [r3, #20]
 8006fe6:	43da      	mvns	r2, r3
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	4013      	ands	r3, r2
 8006fec:	b29b      	uxth	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	bf14      	ite	ne
 8006ff2:	2301      	movne	r3, #1
 8006ff4:	2300      	moveq	r3, #0
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	e00b      	b.n	8007012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	699b      	ldr	r3, [r3, #24]
 8007000:	43da      	mvns	r2, r3
 8007002:	68bb      	ldr	r3, [r7, #8]
 8007004:	4013      	ands	r3, r2
 8007006:	b29b      	uxth	r3, r3
 8007008:	2b00      	cmp	r3, #0
 800700a:	bf14      	ite	ne
 800700c:	2301      	movne	r3, #1
 800700e:	2300      	moveq	r3, #0
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	d016      	beq.n	8007044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2200      	movs	r2, #0
 800701a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	2220      	movs	r2, #32
 8007020:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	2200      	movs	r2, #0
 8007028:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007030:	f043 0220 	orr.w	r2, r3, #32
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	2200      	movs	r2, #0
 800703c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007040:	2301      	movs	r3, #1
 8007042:	e021      	b.n	8007088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	0c1b      	lsrs	r3, r3, #16
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b01      	cmp	r3, #1
 800704c:	d10c      	bne.n	8007068 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	695b      	ldr	r3, [r3, #20]
 8007054:	43da      	mvns	r2, r3
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	4013      	ands	r3, r2
 800705a:	b29b      	uxth	r3, r3
 800705c:	2b00      	cmp	r3, #0
 800705e:	bf14      	ite	ne
 8007060:	2301      	movne	r3, #1
 8007062:	2300      	moveq	r3, #0
 8007064:	b2db      	uxtb	r3, r3
 8007066:	e00b      	b.n	8007080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	699b      	ldr	r3, [r3, #24]
 800706e:	43da      	mvns	r2, r3
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	4013      	ands	r3, r2
 8007074:	b29b      	uxth	r3, r3
 8007076:	2b00      	cmp	r3, #0
 8007078:	bf14      	ite	ne
 800707a:	2301      	movne	r3, #1
 800707c:	2300      	moveq	r3, #0
 800707e:	b2db      	uxtb	r3, r3
 8007080:	2b00      	cmp	r3, #0
 8007082:	f47f af6d 	bne.w	8006f60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8007086:	2300      	movs	r3, #0
}
 8007088:	4618      	mov	r0, r3
 800708a:	3710      	adds	r7, #16
 800708c:	46bd      	mov	sp, r7
 800708e:	bd80      	pop	{r7, pc}

08007090 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b084      	sub	sp, #16
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800709c:	e034      	b.n	8007108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800709e:	68f8      	ldr	r0, [r7, #12]
 80070a0:	f000 f8e3 	bl	800726a <I2C_IsAcknowledgeFailed>
 80070a4:	4603      	mov	r3, r0
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d001      	beq.n	80070ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e034      	b.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070b4:	d028      	beq.n	8007108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80070b6:	f7fe fe33 	bl	8005d20 <HAL_GetTick>
 80070ba:	4602      	mov	r2, r0
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	1ad3      	subs	r3, r2, r3
 80070c0:	68ba      	ldr	r2, [r7, #8]
 80070c2:	429a      	cmp	r2, r3
 80070c4:	d302      	bcc.n	80070cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80070c6:	68bb      	ldr	r3, [r7, #8]
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d11d      	bne.n	8007108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	695b      	ldr	r3, [r3, #20]
 80070d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070d6:	2b80      	cmp	r3, #128	@ 0x80
 80070d8:	d016      	beq.n	8007108 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2220      	movs	r2, #32
 80070e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070f4:	f043 0220 	orr.w	r2, r3, #32
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	2200      	movs	r2, #0
 8007100:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e007      	b.n	8007118 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	695b      	ldr	r3, [r3, #20]
 800710e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007112:	2b80      	cmp	r3, #128	@ 0x80
 8007114:	d1c3      	bne.n	800709e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007116:	2300      	movs	r3, #0
}
 8007118:	4618      	mov	r0, r3
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	60f8      	str	r0, [r7, #12]
 8007128:	60b9      	str	r1, [r7, #8]
 800712a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800712c:	e034      	b.n	8007198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800712e:	68f8      	ldr	r0, [r7, #12]
 8007130:	f000 f89b 	bl	800726a <I2C_IsAcknowledgeFailed>
 8007134:	4603      	mov	r3, r0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d001      	beq.n	800713e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e034      	b.n	80071a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007144:	d028      	beq.n	8007198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007146:	f7fe fdeb 	bl	8005d20 <HAL_GetTick>
 800714a:	4602      	mov	r2, r0
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	1ad3      	subs	r3, r2, r3
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	429a      	cmp	r2, r3
 8007154:	d302      	bcc.n	800715c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d11d      	bne.n	8007198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	695b      	ldr	r3, [r3, #20]
 8007162:	f003 0304 	and.w	r3, r3, #4
 8007166:	2b04      	cmp	r3, #4
 8007168:	d016      	beq.n	8007198 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2200      	movs	r2, #0
 800716e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2220      	movs	r2, #32
 8007174:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	2200      	movs	r2, #0
 800717c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007184:	f043 0220 	orr.w	r2, r3, #32
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2200      	movs	r2, #0
 8007190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007194:	2301      	movs	r3, #1
 8007196:	e007      	b.n	80071a8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	695b      	ldr	r3, [r3, #20]
 800719e:	f003 0304 	and.w	r3, r3, #4
 80071a2:	2b04      	cmp	r3, #4
 80071a4:	d1c3      	bne.n	800712e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80071a6:	2300      	movs	r3, #0
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3710      	adds	r7, #16
 80071ac:	46bd      	mov	sp, r7
 80071ae:	bd80      	pop	{r7, pc}

080071b0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b084      	sub	sp, #16
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	60f8      	str	r0, [r7, #12]
 80071b8:	60b9      	str	r1, [r7, #8]
 80071ba:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80071bc:	e049      	b.n	8007252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	695b      	ldr	r3, [r3, #20]
 80071c4:	f003 0310 	and.w	r3, r3, #16
 80071c8:	2b10      	cmp	r3, #16
 80071ca:	d119      	bne.n	8007200 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f06f 0210 	mvn.w	r2, #16
 80071d4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2200      	movs	r2, #0
 80071da:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2220      	movs	r2, #32
 80071e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	2200      	movs	r2, #0
 80071e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80071fc:	2301      	movs	r3, #1
 80071fe:	e030      	b.n	8007262 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007200:	f7fe fd8e 	bl	8005d20 <HAL_GetTick>
 8007204:	4602      	mov	r2, r0
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	1ad3      	subs	r3, r2, r3
 800720a:	68ba      	ldr	r2, [r7, #8]
 800720c:	429a      	cmp	r2, r3
 800720e:	d302      	bcc.n	8007216 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d11d      	bne.n	8007252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007220:	2b40      	cmp	r3, #64	@ 0x40
 8007222:	d016      	beq.n	8007252 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	2220      	movs	r2, #32
 800722e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800723e:	f043 0220 	orr.w	r2, r3, #32
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	2200      	movs	r2, #0
 800724a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800724e:	2301      	movs	r3, #1
 8007250:	e007      	b.n	8007262 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	695b      	ldr	r3, [r3, #20]
 8007258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725c:	2b40      	cmp	r3, #64	@ 0x40
 800725e:	d1ae      	bne.n	80071be <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}

0800726a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800726a:	b480      	push	{r7}
 800726c:	b083      	sub	sp, #12
 800726e:	af00      	add	r7, sp, #0
 8007270:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	695b      	ldr	r3, [r3, #20]
 8007278:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800727c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007280:	d11b      	bne.n	80072ba <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800728a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2200      	movs	r2, #0
 8007290:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2220      	movs	r2, #32
 8007296:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2200      	movs	r2, #0
 800729e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072a6:	f043 0204 	orr.w	r2, r3, #4
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2200      	movs	r2, #0
 80072b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80072b6:	2301      	movs	r3, #1
 80072b8:	e000      	b.n	80072bc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80072ba:	2300      	movs	r3, #0
}
 80072bc:	4618      	mov	r0, r3
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr

080072c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b086      	sub	sp, #24
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d101      	bne.n	80072da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e267      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d075      	beq.n	80073d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80072e6:	4b88      	ldr	r3, [pc, #544]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 030c 	and.w	r3, r3, #12
 80072ee:	2b04      	cmp	r3, #4
 80072f0:	d00c      	beq.n	800730c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072f2:	4b85      	ldr	r3, [pc, #532]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80072fa:	2b08      	cmp	r3, #8
 80072fc:	d112      	bne.n	8007324 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80072fe:	4b82      	ldr	r3, [pc, #520]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007306:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800730a:	d10b      	bne.n	8007324 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800730c:	4b7e      	ldr	r3, [pc, #504]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007314:	2b00      	cmp	r3, #0
 8007316:	d05b      	beq.n	80073d0 <HAL_RCC_OscConfig+0x108>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	685b      	ldr	r3, [r3, #4]
 800731c:	2b00      	cmp	r3, #0
 800731e:	d157      	bne.n	80073d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007320:	2301      	movs	r3, #1
 8007322:	e242      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800732c:	d106      	bne.n	800733c <HAL_RCC_OscConfig+0x74>
 800732e:	4b76      	ldr	r3, [pc, #472]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4a75      	ldr	r2, [pc, #468]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007334:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007338:	6013      	str	r3, [r2, #0]
 800733a:	e01d      	b.n	8007378 <HAL_RCC_OscConfig+0xb0>
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	685b      	ldr	r3, [r3, #4]
 8007340:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007344:	d10c      	bne.n	8007360 <HAL_RCC_OscConfig+0x98>
 8007346:	4b70      	ldr	r3, [pc, #448]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a6f      	ldr	r2, [pc, #444]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800734c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007350:	6013      	str	r3, [r2, #0]
 8007352:	4b6d      	ldr	r3, [pc, #436]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	4a6c      	ldr	r2, [pc, #432]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007358:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800735c:	6013      	str	r3, [r2, #0]
 800735e:	e00b      	b.n	8007378 <HAL_RCC_OscConfig+0xb0>
 8007360:	4b69      	ldr	r3, [pc, #420]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a68      	ldr	r2, [pc, #416]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007366:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800736a:	6013      	str	r3, [r2, #0]
 800736c:	4b66      	ldr	r3, [pc, #408]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a65      	ldr	r2, [pc, #404]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007376:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d013      	beq.n	80073a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007380:	f7fe fcce 	bl	8005d20 <HAL_GetTick>
 8007384:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007386:	e008      	b.n	800739a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007388:	f7fe fcca 	bl	8005d20 <HAL_GetTick>
 800738c:	4602      	mov	r2, r0
 800738e:	693b      	ldr	r3, [r7, #16]
 8007390:	1ad3      	subs	r3, r2, r3
 8007392:	2b64      	cmp	r3, #100	@ 0x64
 8007394:	d901      	bls.n	800739a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007396:	2303      	movs	r3, #3
 8007398:	e207      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800739a:	4b5b      	ldr	r3, [pc, #364]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d0f0      	beq.n	8007388 <HAL_RCC_OscConfig+0xc0>
 80073a6:	e014      	b.n	80073d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a8:	f7fe fcba 	bl	8005d20 <HAL_GetTick>
 80073ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ae:	e008      	b.n	80073c2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073b0:	f7fe fcb6 	bl	8005d20 <HAL_GetTick>
 80073b4:	4602      	mov	r2, r0
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	1ad3      	subs	r3, r2, r3
 80073ba:	2b64      	cmp	r3, #100	@ 0x64
 80073bc:	d901      	bls.n	80073c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80073be:	2303      	movs	r3, #3
 80073c0:	e1f3      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073c2:	4b51      	ldr	r3, [pc, #324]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d1f0      	bne.n	80073b0 <HAL_RCC_OscConfig+0xe8>
 80073ce:	e000      	b.n	80073d2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d063      	beq.n	80074a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80073de:	4b4a      	ldr	r3, [pc, #296]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f003 030c 	and.w	r3, r3, #12
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00b      	beq.n	8007402 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073ea:	4b47      	ldr	r3, [pc, #284]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80073f2:	2b08      	cmp	r3, #8
 80073f4:	d11c      	bne.n	8007430 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80073f6:	4b44      	ldr	r3, [pc, #272]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d116      	bne.n	8007430 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007402:	4b41      	ldr	r3, [pc, #260]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	f003 0302 	and.w	r3, r3, #2
 800740a:	2b00      	cmp	r3, #0
 800740c:	d005      	beq.n	800741a <HAL_RCC_OscConfig+0x152>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	2b01      	cmp	r3, #1
 8007414:	d001      	beq.n	800741a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e1c7      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800741a:	4b3b      	ldr	r3, [pc, #236]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	691b      	ldr	r3, [r3, #16]
 8007426:	00db      	lsls	r3, r3, #3
 8007428:	4937      	ldr	r1, [pc, #220]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800742a:	4313      	orrs	r3, r2
 800742c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800742e:	e03a      	b.n	80074a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	68db      	ldr	r3, [r3, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d020      	beq.n	800747a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007438:	4b34      	ldr	r3, [pc, #208]	@ (800750c <HAL_RCC_OscConfig+0x244>)
 800743a:	2201      	movs	r2, #1
 800743c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800743e:	f7fe fc6f 	bl	8005d20 <HAL_GetTick>
 8007442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007444:	e008      	b.n	8007458 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007446:	f7fe fc6b 	bl	8005d20 <HAL_GetTick>
 800744a:	4602      	mov	r2, r0
 800744c:	693b      	ldr	r3, [r7, #16]
 800744e:	1ad3      	subs	r3, r2, r3
 8007450:	2b02      	cmp	r3, #2
 8007452:	d901      	bls.n	8007458 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007454:	2303      	movs	r3, #3
 8007456:	e1a8      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007458:	4b2b      	ldr	r3, [pc, #172]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0302 	and.w	r3, r3, #2
 8007460:	2b00      	cmp	r3, #0
 8007462:	d0f0      	beq.n	8007446 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007464:	4b28      	ldr	r3, [pc, #160]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	691b      	ldr	r3, [r3, #16]
 8007470:	00db      	lsls	r3, r3, #3
 8007472:	4925      	ldr	r1, [pc, #148]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 8007474:	4313      	orrs	r3, r2
 8007476:	600b      	str	r3, [r1, #0]
 8007478:	e015      	b.n	80074a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800747a:	4b24      	ldr	r3, [pc, #144]	@ (800750c <HAL_RCC_OscConfig+0x244>)
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007480:	f7fe fc4e 	bl	8005d20 <HAL_GetTick>
 8007484:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007486:	e008      	b.n	800749a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007488:	f7fe fc4a 	bl	8005d20 <HAL_GetTick>
 800748c:	4602      	mov	r2, r0
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	1ad3      	subs	r3, r2, r3
 8007492:	2b02      	cmp	r3, #2
 8007494:	d901      	bls.n	800749a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007496:	2303      	movs	r3, #3
 8007498:	e187      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800749a:	4b1b      	ldr	r3, [pc, #108]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	f003 0302 	and.w	r3, r3, #2
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d1f0      	bne.n	8007488 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0308 	and.w	r3, r3, #8
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d036      	beq.n	8007520 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	695b      	ldr	r3, [r3, #20]
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d016      	beq.n	80074e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074ba:	4b15      	ldr	r3, [pc, #84]	@ (8007510 <HAL_RCC_OscConfig+0x248>)
 80074bc:	2201      	movs	r2, #1
 80074be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074c0:	f7fe fc2e 	bl	8005d20 <HAL_GetTick>
 80074c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074c6:	e008      	b.n	80074da <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074c8:	f7fe fc2a 	bl	8005d20 <HAL_GetTick>
 80074cc:	4602      	mov	r2, r0
 80074ce:	693b      	ldr	r3, [r7, #16]
 80074d0:	1ad3      	subs	r3, r2, r3
 80074d2:	2b02      	cmp	r3, #2
 80074d4:	d901      	bls.n	80074da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80074d6:	2303      	movs	r3, #3
 80074d8:	e167      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074da:	4b0b      	ldr	r3, [pc, #44]	@ (8007508 <HAL_RCC_OscConfig+0x240>)
 80074dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80074de:	f003 0302 	and.w	r3, r3, #2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d0f0      	beq.n	80074c8 <HAL_RCC_OscConfig+0x200>
 80074e6:	e01b      	b.n	8007520 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074e8:	4b09      	ldr	r3, [pc, #36]	@ (8007510 <HAL_RCC_OscConfig+0x248>)
 80074ea:	2200      	movs	r2, #0
 80074ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074ee:	f7fe fc17 	bl	8005d20 <HAL_GetTick>
 80074f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f4:	e00e      	b.n	8007514 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074f6:	f7fe fc13 	bl	8005d20 <HAL_GetTick>
 80074fa:	4602      	mov	r2, r0
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	1ad3      	subs	r3, r2, r3
 8007500:	2b02      	cmp	r3, #2
 8007502:	d907      	bls.n	8007514 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007504:	2303      	movs	r3, #3
 8007506:	e150      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
 8007508:	40023800 	.word	0x40023800
 800750c:	42470000 	.word	0x42470000
 8007510:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007514:	4b88      	ldr	r3, [pc, #544]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007516:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007518:	f003 0302 	and.w	r3, r3, #2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1ea      	bne.n	80074f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 8097 	beq.w	800765c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800752e:	2300      	movs	r3, #0
 8007530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007532:	4b81      	ldr	r3, [pc, #516]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10f      	bne.n	800755e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800753e:	2300      	movs	r3, #0
 8007540:	60bb      	str	r3, [r7, #8]
 8007542:	4b7d      	ldr	r3, [pc, #500]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007546:	4a7c      	ldr	r2, [pc, #496]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007548:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800754c:	6413      	str	r3, [r2, #64]	@ 0x40
 800754e:	4b7a      	ldr	r3, [pc, #488]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007550:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007552:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007556:	60bb      	str	r3, [r7, #8]
 8007558:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800755a:	2301      	movs	r3, #1
 800755c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800755e:	4b77      	ldr	r3, [pc, #476]	@ (800773c <HAL_RCC_OscConfig+0x474>)
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007566:	2b00      	cmp	r3, #0
 8007568:	d118      	bne.n	800759c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800756a:	4b74      	ldr	r3, [pc, #464]	@ (800773c <HAL_RCC_OscConfig+0x474>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	4a73      	ldr	r2, [pc, #460]	@ (800773c <HAL_RCC_OscConfig+0x474>)
 8007570:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007574:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007576:	f7fe fbd3 	bl	8005d20 <HAL_GetTick>
 800757a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757c:	e008      	b.n	8007590 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800757e:	f7fe fbcf 	bl	8005d20 <HAL_GetTick>
 8007582:	4602      	mov	r2, r0
 8007584:	693b      	ldr	r3, [r7, #16]
 8007586:	1ad3      	subs	r3, r2, r3
 8007588:	2b02      	cmp	r3, #2
 800758a:	d901      	bls.n	8007590 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800758c:	2303      	movs	r3, #3
 800758e:	e10c      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007590:	4b6a      	ldr	r3, [pc, #424]	@ (800773c <HAL_RCC_OscConfig+0x474>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007598:	2b00      	cmp	r3, #0
 800759a:	d0f0      	beq.n	800757e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	2b01      	cmp	r3, #1
 80075a2:	d106      	bne.n	80075b2 <HAL_RCC_OscConfig+0x2ea>
 80075a4:	4b64      	ldr	r3, [pc, #400]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075a8:	4a63      	ldr	r2, [pc, #396]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075aa:	f043 0301 	orr.w	r3, r3, #1
 80075ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80075b0:	e01c      	b.n	80075ec <HAL_RCC_OscConfig+0x324>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	689b      	ldr	r3, [r3, #8]
 80075b6:	2b05      	cmp	r3, #5
 80075b8:	d10c      	bne.n	80075d4 <HAL_RCC_OscConfig+0x30c>
 80075ba:	4b5f      	ldr	r3, [pc, #380]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075be:	4a5e      	ldr	r2, [pc, #376]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075c0:	f043 0304 	orr.w	r3, r3, #4
 80075c4:	6713      	str	r3, [r2, #112]	@ 0x70
 80075c6:	4b5c      	ldr	r3, [pc, #368]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075ca:	4a5b      	ldr	r2, [pc, #364]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075cc:	f043 0301 	orr.w	r3, r3, #1
 80075d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80075d2:	e00b      	b.n	80075ec <HAL_RCC_OscConfig+0x324>
 80075d4:	4b58      	ldr	r3, [pc, #352]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075d8:	4a57      	ldr	r2, [pc, #348]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075da:	f023 0301 	bic.w	r3, r3, #1
 80075de:	6713      	str	r3, [r2, #112]	@ 0x70
 80075e0:	4b55      	ldr	r3, [pc, #340]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80075e4:	4a54      	ldr	r2, [pc, #336]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80075e6:	f023 0304 	bic.w	r3, r3, #4
 80075ea:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	689b      	ldr	r3, [r3, #8]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d015      	beq.n	8007620 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80075f4:	f7fe fb94 	bl	8005d20 <HAL_GetTick>
 80075f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80075fa:	e00a      	b.n	8007612 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075fc:	f7fe fb90 	bl	8005d20 <HAL_GetTick>
 8007600:	4602      	mov	r2, r0
 8007602:	693b      	ldr	r3, [r7, #16]
 8007604:	1ad3      	subs	r3, r2, r3
 8007606:	f241 3288 	movw	r2, #5000	@ 0x1388
 800760a:	4293      	cmp	r3, r2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e0cb      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007612:	4b49      	ldr	r3, [pc, #292]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007616:	f003 0302 	and.w	r3, r3, #2
 800761a:	2b00      	cmp	r3, #0
 800761c:	d0ee      	beq.n	80075fc <HAL_RCC_OscConfig+0x334>
 800761e:	e014      	b.n	800764a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007620:	f7fe fb7e 	bl	8005d20 <HAL_GetTick>
 8007624:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007626:	e00a      	b.n	800763e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007628:	f7fe fb7a 	bl	8005d20 <HAL_GetTick>
 800762c:	4602      	mov	r2, r0
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	1ad3      	subs	r3, r2, r3
 8007632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007636:	4293      	cmp	r3, r2
 8007638:	d901      	bls.n	800763e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800763a:	2303      	movs	r3, #3
 800763c:	e0b5      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800763e:	4b3e      	ldr	r3, [pc, #248]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d1ee      	bne.n	8007628 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800764a:	7dfb      	ldrb	r3, [r7, #23]
 800764c:	2b01      	cmp	r3, #1
 800764e:	d105      	bne.n	800765c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007650:	4b39      	ldr	r3, [pc, #228]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007652:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007654:	4a38      	ldr	r2, [pc, #224]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800765a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	699b      	ldr	r3, [r3, #24]
 8007660:	2b00      	cmp	r3, #0
 8007662:	f000 80a1 	beq.w	80077a8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007666:	4b34      	ldr	r3, [pc, #208]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007668:	689b      	ldr	r3, [r3, #8]
 800766a:	f003 030c 	and.w	r3, r3, #12
 800766e:	2b08      	cmp	r3, #8
 8007670:	d05c      	beq.n	800772c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	2b02      	cmp	r3, #2
 8007678:	d141      	bne.n	80076fe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800767a:	4b31      	ldr	r3, [pc, #196]	@ (8007740 <HAL_RCC_OscConfig+0x478>)
 800767c:	2200      	movs	r2, #0
 800767e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007680:	f7fe fb4e 	bl	8005d20 <HAL_GetTick>
 8007684:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007688:	f7fe fb4a 	bl	8005d20 <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b02      	cmp	r3, #2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e087      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800769a:	4b27      	ldr	r3, [pc, #156]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1f0      	bne.n	8007688 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	69da      	ldr	r2, [r3, #28]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	431a      	orrs	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b4:	019b      	lsls	r3, r3, #6
 80076b6:	431a      	orrs	r2, r3
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076bc:	085b      	lsrs	r3, r3, #1
 80076be:	3b01      	subs	r3, #1
 80076c0:	041b      	lsls	r3, r3, #16
 80076c2:	431a      	orrs	r2, r3
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076c8:	061b      	lsls	r3, r3, #24
 80076ca:	491b      	ldr	r1, [pc, #108]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80076cc:	4313      	orrs	r3, r2
 80076ce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076d0:	4b1b      	ldr	r3, [pc, #108]	@ (8007740 <HAL_RCC_OscConfig+0x478>)
 80076d2:	2201      	movs	r2, #1
 80076d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076d6:	f7fe fb23 	bl	8005d20 <HAL_GetTick>
 80076da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076dc:	e008      	b.n	80076f0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076de:	f7fe fb1f 	bl	8005d20 <HAL_GetTick>
 80076e2:	4602      	mov	r2, r0
 80076e4:	693b      	ldr	r3, [r7, #16]
 80076e6:	1ad3      	subs	r3, r2, r3
 80076e8:	2b02      	cmp	r3, #2
 80076ea:	d901      	bls.n	80076f0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80076ec:	2303      	movs	r3, #3
 80076ee:	e05c      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80076f0:	4b11      	ldr	r3, [pc, #68]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d0f0      	beq.n	80076de <HAL_RCC_OscConfig+0x416>
 80076fc:	e054      	b.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076fe:	4b10      	ldr	r3, [pc, #64]	@ (8007740 <HAL_RCC_OscConfig+0x478>)
 8007700:	2200      	movs	r2, #0
 8007702:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007704:	f7fe fb0c 	bl	8005d20 <HAL_GetTick>
 8007708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800770a:	e008      	b.n	800771e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800770c:	f7fe fb08 	bl	8005d20 <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b02      	cmp	r3, #2
 8007718:	d901      	bls.n	800771e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e045      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800771e:	4b06      	ldr	r3, [pc, #24]	@ (8007738 <HAL_RCC_OscConfig+0x470>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007726:	2b00      	cmp	r3, #0
 8007728:	d1f0      	bne.n	800770c <HAL_RCC_OscConfig+0x444>
 800772a:	e03d      	b.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	699b      	ldr	r3, [r3, #24]
 8007730:	2b01      	cmp	r3, #1
 8007732:	d107      	bne.n	8007744 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e038      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
 8007738:	40023800 	.word	0x40023800
 800773c:	40007000 	.word	0x40007000
 8007740:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007744:	4b1b      	ldr	r3, [pc, #108]	@ (80077b4 <HAL_RCC_OscConfig+0x4ec>)
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	699b      	ldr	r3, [r3, #24]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d028      	beq.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800775c:	429a      	cmp	r2, r3
 800775e:	d121      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800776a:	429a      	cmp	r2, r3
 800776c:	d11a      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007774:	4013      	ands	r3, r2
 8007776:	687a      	ldr	r2, [r7, #4]
 8007778:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800777a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800777c:	4293      	cmp	r3, r2
 800777e:	d111      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800778a:	085b      	lsrs	r3, r3, #1
 800778c:	3b01      	subs	r3, #1
 800778e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007790:	429a      	cmp	r2, r3
 8007792:	d107      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800779e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d001      	beq.n	80077a8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80077a4:	2301      	movs	r3, #1
 80077a6:	e000      	b.n	80077aa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80077a8:	2300      	movs	r3, #0
}
 80077aa:	4618      	mov	r0, r3
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	40023800 	.word	0x40023800

080077b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d101      	bne.n	80077cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e0cc      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077cc:	4b68      	ldr	r3, [pc, #416]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 0307 	and.w	r3, r3, #7
 80077d4:	683a      	ldr	r2, [r7, #0]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d90c      	bls.n	80077f4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077da:	4b65      	ldr	r3, [pc, #404]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077dc:	683a      	ldr	r2, [r7, #0]
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077e2:	4b63      	ldr	r3, [pc, #396]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f003 0307 	and.w	r3, r3, #7
 80077ea:	683a      	ldr	r2, [r7, #0]
 80077ec:	429a      	cmp	r2, r3
 80077ee:	d001      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80077f0:	2301      	movs	r3, #1
 80077f2:	e0b8      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0302 	and.w	r3, r3, #2
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d020      	beq.n	8007842 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f003 0304 	and.w	r3, r3, #4
 8007808:	2b00      	cmp	r3, #0
 800780a:	d005      	beq.n	8007818 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800780c:	4b59      	ldr	r3, [pc, #356]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800780e:	689b      	ldr	r3, [r3, #8]
 8007810:	4a58      	ldr	r2, [pc, #352]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007812:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007816:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f003 0308 	and.w	r3, r3, #8
 8007820:	2b00      	cmp	r3, #0
 8007822:	d005      	beq.n	8007830 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007824:	4b53      	ldr	r3, [pc, #332]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	4a52      	ldr	r2, [pc, #328]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800782e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007830:	4b50      	ldr	r3, [pc, #320]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	689b      	ldr	r3, [r3, #8]
 800783c:	494d      	ldr	r1, [pc, #308]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800783e:	4313      	orrs	r3, r2
 8007840:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b00      	cmp	r3, #0
 800784c:	d044      	beq.n	80078d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	2b01      	cmp	r3, #1
 8007854:	d107      	bne.n	8007866 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007856:	4b47      	ldr	r3, [pc, #284]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d119      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e07f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	2b02      	cmp	r3, #2
 800786c:	d003      	beq.n	8007876 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007872:	2b03      	cmp	r3, #3
 8007874:	d107      	bne.n	8007886 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007876:	4b3f      	ldr	r3, [pc, #252]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800787e:	2b00      	cmp	r3, #0
 8007880:	d109      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007882:	2301      	movs	r3, #1
 8007884:	e06f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007886:	4b3b      	ldr	r3, [pc, #236]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f003 0302 	and.w	r3, r3, #2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d101      	bne.n	8007896 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e067      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007896:	4b37      	ldr	r3, [pc, #220]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f023 0203 	bic.w	r2, r3, #3
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	685b      	ldr	r3, [r3, #4]
 80078a2:	4934      	ldr	r1, [pc, #208]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078a8:	f7fe fa3a 	bl	8005d20 <HAL_GetTick>
 80078ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ae:	e00a      	b.n	80078c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078b0:	f7fe fa36 	bl	8005d20 <HAL_GetTick>
 80078b4:	4602      	mov	r2, r0
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	1ad3      	subs	r3, r2, r3
 80078ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078be:	4293      	cmp	r3, r2
 80078c0:	d901      	bls.n	80078c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e04f      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078c6:	4b2b      	ldr	r3, [pc, #172]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f003 020c 	and.w	r2, r3, #12
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	009b      	lsls	r3, r3, #2
 80078d4:	429a      	cmp	r2, r3
 80078d6:	d1eb      	bne.n	80078b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078d8:	4b25      	ldr	r3, [pc, #148]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	683a      	ldr	r2, [r7, #0]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d20c      	bcs.n	8007900 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078e6:	4b22      	ldr	r3, [pc, #136]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078e8:	683a      	ldr	r2, [r7, #0]
 80078ea:	b2d2      	uxtb	r2, r2
 80078ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078ee:	4b20      	ldr	r3, [pc, #128]	@ (8007970 <HAL_RCC_ClockConfig+0x1b8>)
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f003 0307 	and.w	r3, r3, #7
 80078f6:	683a      	ldr	r2, [r7, #0]
 80078f8:	429a      	cmp	r2, r3
 80078fa:	d001      	beq.n	8007900 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80078fc:	2301      	movs	r3, #1
 80078fe:	e032      	b.n	8007966 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0304 	and.w	r3, r3, #4
 8007908:	2b00      	cmp	r3, #0
 800790a:	d008      	beq.n	800791e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800790c:	4b19      	ldr	r3, [pc, #100]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	68db      	ldr	r3, [r3, #12]
 8007918:	4916      	ldr	r1, [pc, #88]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800791a:	4313      	orrs	r3, r2
 800791c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0308 	and.w	r3, r3, #8
 8007926:	2b00      	cmp	r3, #0
 8007928:	d009      	beq.n	800793e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800792a:	4b12      	ldr	r3, [pc, #72]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	691b      	ldr	r3, [r3, #16]
 8007936:	00db      	lsls	r3, r3, #3
 8007938:	490e      	ldr	r1, [pc, #56]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 800793a:	4313      	orrs	r3, r2
 800793c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800793e:	f000 f821 	bl	8007984 <HAL_RCC_GetSysClockFreq>
 8007942:	4602      	mov	r2, r0
 8007944:	4b0b      	ldr	r3, [pc, #44]	@ (8007974 <HAL_RCC_ClockConfig+0x1bc>)
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	091b      	lsrs	r3, r3, #4
 800794a:	f003 030f 	and.w	r3, r3, #15
 800794e:	490a      	ldr	r1, [pc, #40]	@ (8007978 <HAL_RCC_ClockConfig+0x1c0>)
 8007950:	5ccb      	ldrb	r3, [r1, r3]
 8007952:	fa22 f303 	lsr.w	r3, r2, r3
 8007956:	4a09      	ldr	r2, [pc, #36]	@ (800797c <HAL_RCC_ClockConfig+0x1c4>)
 8007958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800795a:	4b09      	ldr	r3, [pc, #36]	@ (8007980 <HAL_RCC_ClockConfig+0x1c8>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4618      	mov	r0, r3
 8007960:	f7fe f99a 	bl	8005c98 <HAL_InitTick>

  return HAL_OK;
 8007964:	2300      	movs	r3, #0
}
 8007966:	4618      	mov	r0, r3
 8007968:	3710      	adds	r7, #16
 800796a:	46bd      	mov	sp, r7
 800796c:	bd80      	pop	{r7, pc}
 800796e:	bf00      	nop
 8007970:	40023c00 	.word	0x40023c00
 8007974:	40023800 	.word	0x40023800
 8007978:	0800f4d4 	.word	0x0800f4d4
 800797c:	20000098 	.word	0x20000098
 8007980:	2000009c 	.word	0x2000009c

08007984 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007988:	b090      	sub	sp, #64	@ 0x40
 800798a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800798c:	2300      	movs	r3, #0
 800798e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8007990:	2300      	movs	r3, #0
 8007992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8007994:	2300      	movs	r3, #0
 8007996:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8007998:	2300      	movs	r3, #0
 800799a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800799c:	4b59      	ldr	r3, [pc, #356]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 800799e:	689b      	ldr	r3, [r3, #8]
 80079a0:	f003 030c 	and.w	r3, r3, #12
 80079a4:	2b08      	cmp	r3, #8
 80079a6:	d00d      	beq.n	80079c4 <HAL_RCC_GetSysClockFreq+0x40>
 80079a8:	2b08      	cmp	r3, #8
 80079aa:	f200 80a1 	bhi.w	8007af0 <HAL_RCC_GetSysClockFreq+0x16c>
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d002      	beq.n	80079b8 <HAL_RCC_GetSysClockFreq+0x34>
 80079b2:	2b04      	cmp	r3, #4
 80079b4:	d003      	beq.n	80079be <HAL_RCC_GetSysClockFreq+0x3a>
 80079b6:	e09b      	b.n	8007af0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80079b8:	4b53      	ldr	r3, [pc, #332]	@ (8007b08 <HAL_RCC_GetSysClockFreq+0x184>)
 80079ba:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80079bc:	e09b      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80079be:	4b53      	ldr	r3, [pc, #332]	@ (8007b0c <HAL_RCC_GetSysClockFreq+0x188>)
 80079c0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80079c2:	e098      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80079c4:	4b4f      	ldr	r3, [pc, #316]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80079cc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80079ce:	4b4d      	ldr	r3, [pc, #308]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 80079d0:	685b      	ldr	r3, [r3, #4]
 80079d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d028      	beq.n	8007a2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80079da:	4b4a      	ldr	r3, [pc, #296]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	099b      	lsrs	r3, r3, #6
 80079e0:	2200      	movs	r2, #0
 80079e2:	623b      	str	r3, [r7, #32]
 80079e4:	627a      	str	r2, [r7, #36]	@ 0x24
 80079e6:	6a3b      	ldr	r3, [r7, #32]
 80079e8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80079ec:	2100      	movs	r1, #0
 80079ee:	4b47      	ldr	r3, [pc, #284]	@ (8007b0c <HAL_RCC_GetSysClockFreq+0x188>)
 80079f0:	fb03 f201 	mul.w	r2, r3, r1
 80079f4:	2300      	movs	r3, #0
 80079f6:	fb00 f303 	mul.w	r3, r0, r3
 80079fa:	4413      	add	r3, r2
 80079fc:	4a43      	ldr	r2, [pc, #268]	@ (8007b0c <HAL_RCC_GetSysClockFreq+0x188>)
 80079fe:	fba0 1202 	umull	r1, r2, r0, r2
 8007a02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a04:	460a      	mov	r2, r1
 8007a06:	62ba      	str	r2, [r7, #40]	@ 0x28
 8007a08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a0a:	4413      	add	r3, r2
 8007a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007a0e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a10:	2200      	movs	r2, #0
 8007a12:	61bb      	str	r3, [r7, #24]
 8007a14:	61fa      	str	r2, [r7, #28]
 8007a16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007a1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8007a1e:	f7f9 f933 	bl	8000c88 <__aeabi_uldivmod>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	4613      	mov	r3, r2
 8007a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007a2a:	e053      	b.n	8007ad4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007a2c:	4b35      	ldr	r3, [pc, #212]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	099b      	lsrs	r3, r3, #6
 8007a32:	2200      	movs	r2, #0
 8007a34:	613b      	str	r3, [r7, #16]
 8007a36:	617a      	str	r2, [r7, #20]
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8007a3e:	f04f 0b00 	mov.w	fp, #0
 8007a42:	4652      	mov	r2, sl
 8007a44:	465b      	mov	r3, fp
 8007a46:	f04f 0000 	mov.w	r0, #0
 8007a4a:	f04f 0100 	mov.w	r1, #0
 8007a4e:	0159      	lsls	r1, r3, #5
 8007a50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007a54:	0150      	lsls	r0, r2, #5
 8007a56:	4602      	mov	r2, r0
 8007a58:	460b      	mov	r3, r1
 8007a5a:	ebb2 080a 	subs.w	r8, r2, sl
 8007a5e:	eb63 090b 	sbc.w	r9, r3, fp
 8007a62:	f04f 0200 	mov.w	r2, #0
 8007a66:	f04f 0300 	mov.w	r3, #0
 8007a6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8007a6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8007a72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8007a76:	ebb2 0408 	subs.w	r4, r2, r8
 8007a7a:	eb63 0509 	sbc.w	r5, r3, r9
 8007a7e:	f04f 0200 	mov.w	r2, #0
 8007a82:	f04f 0300 	mov.w	r3, #0
 8007a86:	00eb      	lsls	r3, r5, #3
 8007a88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007a8c:	00e2      	lsls	r2, r4, #3
 8007a8e:	4614      	mov	r4, r2
 8007a90:	461d      	mov	r5, r3
 8007a92:	eb14 030a 	adds.w	r3, r4, sl
 8007a96:	603b      	str	r3, [r7, #0]
 8007a98:	eb45 030b 	adc.w	r3, r5, fp
 8007a9c:	607b      	str	r3, [r7, #4]
 8007a9e:	f04f 0200 	mov.w	r2, #0
 8007aa2:	f04f 0300 	mov.w	r3, #0
 8007aa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007aaa:	4629      	mov	r1, r5
 8007aac:	028b      	lsls	r3, r1, #10
 8007aae:	4621      	mov	r1, r4
 8007ab0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007ab4:	4621      	mov	r1, r4
 8007ab6:	028a      	lsls	r2, r1, #10
 8007ab8:	4610      	mov	r0, r2
 8007aba:	4619      	mov	r1, r3
 8007abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007abe:	2200      	movs	r2, #0
 8007ac0:	60bb      	str	r3, [r7, #8]
 8007ac2:	60fa      	str	r2, [r7, #12]
 8007ac4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007ac8:	f7f9 f8de 	bl	8000c88 <__aeabi_uldivmod>
 8007acc:	4602      	mov	r2, r0
 8007ace:	460b      	mov	r3, r1
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <HAL_RCC_GetSysClockFreq+0x180>)
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	0c1b      	lsrs	r3, r3, #16
 8007ada:	f003 0303 	and.w	r3, r3, #3
 8007ade:	3301      	adds	r3, #1
 8007ae0:	005b      	lsls	r3, r3, #1
 8007ae2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8007ae4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007aec:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007aee:	e002      	b.n	8007af6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007af0:	4b05      	ldr	r3, [pc, #20]	@ (8007b08 <HAL_RCC_GetSysClockFreq+0x184>)
 8007af2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8007af4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8007af8:	4618      	mov	r0, r3
 8007afa:	3740      	adds	r7, #64	@ 0x40
 8007afc:	46bd      	mov	sp, r7
 8007afe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007b02:	bf00      	nop
 8007b04:	40023800 	.word	0x40023800
 8007b08:	00f42400 	.word	0x00f42400
 8007b0c:	017d7840 	.word	0x017d7840

08007b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007b10:	b480      	push	{r7}
 8007b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007b14:	4b03      	ldr	r3, [pc, #12]	@ (8007b24 <HAL_RCC_GetHCLKFreq+0x14>)
 8007b16:	681b      	ldr	r3, [r3, #0]
}
 8007b18:	4618      	mov	r0, r3
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	20000098 	.word	0x20000098

08007b28 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007b2c:	f7ff fff0 	bl	8007b10 <HAL_RCC_GetHCLKFreq>
 8007b30:	4602      	mov	r2, r0
 8007b32:	4b05      	ldr	r3, [pc, #20]	@ (8007b48 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	0a9b      	lsrs	r3, r3, #10
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	4903      	ldr	r1, [pc, #12]	@ (8007b4c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b3e:	5ccb      	ldrb	r3, [r1, r3]
 8007b40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b44:	4618      	mov	r0, r3
 8007b46:	bd80      	pop	{r7, pc}
 8007b48:	40023800 	.word	0x40023800
 8007b4c:	0800f4e4 	.word	0x0800f4e4

08007b50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007b54:	f7ff ffdc 	bl	8007b10 <HAL_RCC_GetHCLKFreq>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	4b05      	ldr	r3, [pc, #20]	@ (8007b70 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007b5c:	689b      	ldr	r3, [r3, #8]
 8007b5e:	0b5b      	lsrs	r3, r3, #13
 8007b60:	f003 0307 	and.w	r3, r3, #7
 8007b64:	4903      	ldr	r1, [pc, #12]	@ (8007b74 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b66:	5ccb      	ldrb	r3, [r1, r3]
 8007b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	40023800 	.word	0x40023800
 8007b74:	0800f4e4 	.word	0x0800f4e4

08007b78 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d101      	bne.n	8007b8a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007b86:	2301      	movs	r3, #1
 8007b88:	e041      	b.n	8007c0e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d106      	bne.n	8007ba4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007b9e:	6878      	ldr	r0, [r7, #4]
 8007ba0:	f7fd fdd2 	bl	8005748 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2202      	movs	r2, #2
 8007ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681a      	ldr	r2, [r3, #0]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	3304      	adds	r3, #4
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	4610      	mov	r0, r2
 8007bb8:	f000 fc0c 	bl	80083d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2201      	movs	r2, #1
 8007bc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2201      	movs	r2, #1
 8007bd0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2201      	movs	r2, #1
 8007be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2201      	movs	r2, #1
 8007be8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	2201      	movs	r2, #1
 8007bf0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2201      	movs	r2, #1
 8007c00:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	2201      	movs	r2, #1
 8007c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007c0c:	2300      	movs	r3, #0
}
 8007c0e:	4618      	mov	r0, r3
 8007c10:	3708      	adds	r7, #8
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bd80      	pop	{r7, pc}

08007c16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c16:	b580      	push	{r7, lr}
 8007c18:	b082      	sub	sp, #8
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d101      	bne.n	8007c28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	e041      	b.n	8007cac <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d106      	bne.n	8007c42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c3c:	6878      	ldr	r0, [r7, #4]
 8007c3e:	f000 f839 	bl	8007cb4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2202      	movs	r2, #2
 8007c46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681a      	ldr	r2, [r3, #0]
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	3304      	adds	r3, #4
 8007c52:	4619      	mov	r1, r3
 8007c54:	4610      	mov	r0, r2
 8007c56:	f000 fbbd 	bl	80083d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	2201      	movs	r2, #1
 8007c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2201      	movs	r2, #1
 8007c86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2201      	movs	r2, #1
 8007c96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2201      	movs	r2, #1
 8007c9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc6:	4770      	bx	lr

08007cc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d109      	bne.n	8007cec <HAL_TIM_PWM_Start+0x24>
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007cde:	b2db      	uxtb	r3, r3
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	bf14      	ite	ne
 8007ce4:	2301      	movne	r3, #1
 8007ce6:	2300      	moveq	r3, #0
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	e022      	b.n	8007d32 <HAL_TIM_PWM_Start+0x6a>
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	2b04      	cmp	r3, #4
 8007cf0:	d109      	bne.n	8007d06 <HAL_TIM_PWM_Start+0x3e>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b01      	cmp	r3, #1
 8007cfc:	bf14      	ite	ne
 8007cfe:	2301      	movne	r3, #1
 8007d00:	2300      	moveq	r3, #0
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	e015      	b.n	8007d32 <HAL_TIM_PWM_Start+0x6a>
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	2b08      	cmp	r3, #8
 8007d0a:	d109      	bne.n	8007d20 <HAL_TIM_PWM_Start+0x58>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d12:	b2db      	uxtb	r3, r3
 8007d14:	2b01      	cmp	r3, #1
 8007d16:	bf14      	ite	ne
 8007d18:	2301      	movne	r3, #1
 8007d1a:	2300      	moveq	r3, #0
 8007d1c:	b2db      	uxtb	r3, r3
 8007d1e:	e008      	b.n	8007d32 <HAL_TIM_PWM_Start+0x6a>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	bf14      	ite	ne
 8007d2c:	2301      	movne	r3, #1
 8007d2e:	2300      	moveq	r3, #0
 8007d30:	b2db      	uxtb	r3, r3
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007d36:	2301      	movs	r3, #1
 8007d38:	e07c      	b.n	8007e34 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007d3a:	683b      	ldr	r3, [r7, #0]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d104      	bne.n	8007d4a <HAL_TIM_PWM_Start+0x82>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2202      	movs	r2, #2
 8007d44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007d48:	e013      	b.n	8007d72 <HAL_TIM_PWM_Start+0xaa>
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	2b04      	cmp	r3, #4
 8007d4e:	d104      	bne.n	8007d5a <HAL_TIM_PWM_Start+0x92>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2202      	movs	r2, #2
 8007d54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007d58:	e00b      	b.n	8007d72 <HAL_TIM_PWM_Start+0xaa>
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	2b08      	cmp	r3, #8
 8007d5e:	d104      	bne.n	8007d6a <HAL_TIM_PWM_Start+0xa2>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2202      	movs	r2, #2
 8007d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007d68:	e003      	b.n	8007d72 <HAL_TIM_PWM_Start+0xaa>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2202      	movs	r2, #2
 8007d6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	2201      	movs	r2, #1
 8007d78:	6839      	ldr	r1, [r7, #0]
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f000 fe20 	bl	80089c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	4a2d      	ldr	r2, [pc, #180]	@ (8007e3c <HAL_TIM_PWM_Start+0x174>)
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d004      	beq.n	8007d94 <HAL_TIM_PWM_Start+0xcc>
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	4a2c      	ldr	r2, [pc, #176]	@ (8007e40 <HAL_TIM_PWM_Start+0x178>)
 8007d90:	4293      	cmp	r3, r2
 8007d92:	d101      	bne.n	8007d98 <HAL_TIM_PWM_Start+0xd0>
 8007d94:	2301      	movs	r3, #1
 8007d96:	e000      	b.n	8007d9a <HAL_TIM_PWM_Start+0xd2>
 8007d98:	2300      	movs	r3, #0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d007      	beq.n	8007dae <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007dac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a22      	ldr	r2, [pc, #136]	@ (8007e3c <HAL_TIM_PWM_Start+0x174>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d022      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007dc0:	d01d      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a1f      	ldr	r2, [pc, #124]	@ (8007e44 <HAL_TIM_PWM_Start+0x17c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d018      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a1d      	ldr	r2, [pc, #116]	@ (8007e48 <HAL_TIM_PWM_Start+0x180>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d013      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a1c      	ldr	r2, [pc, #112]	@ (8007e4c <HAL_TIM_PWM_Start+0x184>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d00e      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a16      	ldr	r2, [pc, #88]	@ (8007e40 <HAL_TIM_PWM_Start+0x178>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d009      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a18      	ldr	r2, [pc, #96]	@ (8007e50 <HAL_TIM_PWM_Start+0x188>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d004      	beq.n	8007dfe <HAL_TIM_PWM_Start+0x136>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a16      	ldr	r2, [pc, #88]	@ (8007e54 <HAL_TIM_PWM_Start+0x18c>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d111      	bne.n	8007e22 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	689b      	ldr	r3, [r3, #8]
 8007e04:	f003 0307 	and.w	r3, r3, #7
 8007e08:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	2b06      	cmp	r3, #6
 8007e0e:	d010      	beq.n	8007e32 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681a      	ldr	r2, [r3, #0]
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	f042 0201 	orr.w	r2, r2, #1
 8007e1e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007e20:	e007      	b.n	8007e32 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f042 0201 	orr.w	r2, r2, #1
 8007e30:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007e32:	2300      	movs	r3, #0
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}
 8007e3c:	40010000 	.word	0x40010000
 8007e40:	40010400 	.word	0x40010400
 8007e44:	40000400 	.word	0x40000400
 8007e48:	40000800 	.word	0x40000800
 8007e4c:	40000c00 	.word	0x40000c00
 8007e50:	40014000 	.word	0x40014000
 8007e54:	40001800 	.word	0x40001800

08007e58 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b086      	sub	sp, #24
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	6078      	str	r0, [r7, #4]
 8007e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d101      	bne.n	8007e6c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e097      	b.n	8007f9c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d106      	bne.n	8007e86 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f7fd fb79 	bl	8005578 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	2202      	movs	r2, #2
 8007e8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	6812      	ldr	r2, [r2, #0]
 8007e98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007e9c:	f023 0307 	bic.w	r3, r3, #7
 8007ea0:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	3304      	adds	r3, #4
 8007eaa:	4619      	mov	r1, r3
 8007eac:	4610      	mov	r0, r2
 8007eae:	f000 fa91 	bl	80083d4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	689b      	ldr	r3, [r3, #8]
 8007eb8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	697a      	ldr	r2, [r7, #20]
 8007ed0:	4313      	orrs	r3, r2
 8007ed2:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007eda:	f023 0303 	bic.w	r3, r3, #3
 8007ede:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	689a      	ldr	r2, [r3, #8]
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	699b      	ldr	r3, [r3, #24]
 8007ee8:	021b      	lsls	r3, r3, #8
 8007eea:	4313      	orrs	r3, r2
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007ef2:	693b      	ldr	r3, [r7, #16]
 8007ef4:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007ef8:	f023 030c 	bic.w	r3, r3, #12
 8007efc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f04:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007f0a:	683b      	ldr	r3, [r7, #0]
 8007f0c:	68da      	ldr	r2, [r3, #12]
 8007f0e:	683b      	ldr	r3, [r7, #0]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	021b      	lsls	r3, r3, #8
 8007f14:	4313      	orrs	r3, r2
 8007f16:	693a      	ldr	r2, [r7, #16]
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	691b      	ldr	r3, [r3, #16]
 8007f20:	011a      	lsls	r2, r3, #4
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	6a1b      	ldr	r3, [r3, #32]
 8007f26:	031b      	lsls	r3, r3, #12
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	4313      	orrs	r3, r2
 8007f2e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007f36:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007f3e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	685a      	ldr	r2, [r3, #4]
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	695b      	ldr	r3, [r3, #20]
 8007f48:	011b      	lsls	r3, r3, #4
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	697a      	ldr	r2, [r7, #20]
 8007f58:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	68fa      	ldr	r2, [r7, #12]
 8007f68:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2201      	movs	r2, #1
 8007f76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	2201      	movs	r2, #1
 8007f7e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2201      	movs	r2, #1
 8007f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007f9a:	2300      	movs	r3, #0
}
 8007f9c:	4618      	mov	r0, r3
 8007f9e:	3718      	adds	r7, #24
 8007fa0:	46bd      	mov	sp, r7
 8007fa2:	bd80      	pop	{r7, pc}

08007fa4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b084      	sub	sp, #16
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007fb4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007fbc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007fc4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8007fcc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d110      	bne.n	8007ff6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007fd4:	7bfb      	ldrb	r3, [r7, #15]
 8007fd6:	2b01      	cmp	r3, #1
 8007fd8:	d102      	bne.n	8007fe0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007fda:	7b7b      	ldrb	r3, [r7, #13]
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d001      	beq.n	8007fe4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e069      	b.n	80080b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ff4:	e031      	b.n	800805a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d110      	bne.n	800801e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ffc:	7bbb      	ldrb	r3, [r7, #14]
 8007ffe:	2b01      	cmp	r3, #1
 8008000:	d102      	bne.n	8008008 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008002:	7b3b      	ldrb	r3, [r7, #12]
 8008004:	2b01      	cmp	r3, #1
 8008006:	d001      	beq.n	800800c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	e055      	b.n	80080b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2202      	movs	r2, #2
 8008010:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	2202      	movs	r2, #2
 8008018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800801c:	e01d      	b.n	800805a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800801e:	7bfb      	ldrb	r3, [r7, #15]
 8008020:	2b01      	cmp	r3, #1
 8008022:	d108      	bne.n	8008036 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008024:	7bbb      	ldrb	r3, [r7, #14]
 8008026:	2b01      	cmp	r3, #1
 8008028:	d105      	bne.n	8008036 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800802a:	7b7b      	ldrb	r3, [r7, #13]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d102      	bne.n	8008036 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008030:	7b3b      	ldrb	r3, [r7, #12]
 8008032:	2b01      	cmp	r3, #1
 8008034:	d001      	beq.n	800803a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	e03e      	b.n	80080b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	2202      	movs	r2, #2
 800803e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2202      	movs	r2, #2
 8008046:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	2202      	movs	r2, #2
 800804e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2202      	movs	r2, #2
 8008056:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d003      	beq.n	8008068 <HAL_TIM_Encoder_Start+0xc4>
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	2b04      	cmp	r3, #4
 8008064:	d008      	beq.n	8008078 <HAL_TIM_Encoder_Start+0xd4>
 8008066:	e00f      	b.n	8008088 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	2201      	movs	r2, #1
 800806e:	2100      	movs	r1, #0
 8008070:	4618      	mov	r0, r3
 8008072:	f000 fca5 	bl	80089c0 <TIM_CCxChannelCmd>
      break;
 8008076:	e016      	b.n	80080a6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	2201      	movs	r2, #1
 800807e:	2104      	movs	r1, #4
 8008080:	4618      	mov	r0, r3
 8008082:	f000 fc9d 	bl	80089c0 <TIM_CCxChannelCmd>
      break;
 8008086:	e00e      	b.n	80080a6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	2201      	movs	r2, #1
 800808e:	2100      	movs	r1, #0
 8008090:	4618      	mov	r0, r3
 8008092:	f000 fc95 	bl	80089c0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	2201      	movs	r2, #1
 800809c:	2104      	movs	r1, #4
 800809e:	4618      	mov	r0, r3
 80080a0:	f000 fc8e 	bl	80089c0 <TIM_CCxChannelCmd>
      break;
 80080a4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f042 0201 	orr.w	r2, r2, #1
 80080b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b086      	sub	sp, #24
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	60f8      	str	r0, [r7, #12]
 80080c8:	60b9      	str	r1, [r7, #8]
 80080ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080cc:	2300      	movs	r3, #0
 80080ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80080d6:	2b01      	cmp	r3, #1
 80080d8:	d101      	bne.n	80080de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80080da:	2302      	movs	r3, #2
 80080dc:	e0ae      	b.n	800823c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2b0c      	cmp	r3, #12
 80080ea:	f200 809f 	bhi.w	800822c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80080ee:	a201      	add	r2, pc, #4	@ (adr r2, 80080f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80080f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f4:	08008129 	.word	0x08008129
 80080f8:	0800822d 	.word	0x0800822d
 80080fc:	0800822d 	.word	0x0800822d
 8008100:	0800822d 	.word	0x0800822d
 8008104:	08008169 	.word	0x08008169
 8008108:	0800822d 	.word	0x0800822d
 800810c:	0800822d 	.word	0x0800822d
 8008110:	0800822d 	.word	0x0800822d
 8008114:	080081ab 	.word	0x080081ab
 8008118:	0800822d 	.word	0x0800822d
 800811c:	0800822d 	.word	0x0800822d
 8008120:	0800822d 	.word	0x0800822d
 8008124:	080081eb 	.word	0x080081eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	68b9      	ldr	r1, [r7, #8]
 800812e:	4618      	mov	r0, r3
 8008130:	f000 f9fc 	bl	800852c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	699a      	ldr	r2, [r3, #24]
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f042 0208 	orr.w	r2, r2, #8
 8008142:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	699a      	ldr	r2, [r3, #24]
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f022 0204 	bic.w	r2, r2, #4
 8008152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	6999      	ldr	r1, [r3, #24]
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	691a      	ldr	r2, [r3, #16]
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	430a      	orrs	r2, r1
 8008164:	619a      	str	r2, [r3, #24]
      break;
 8008166:	e064      	b.n	8008232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	68b9      	ldr	r1, [r7, #8]
 800816e:	4618      	mov	r0, r3
 8008170:	f000 fa4c 	bl	800860c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	699a      	ldr	r2, [r3, #24]
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	699a      	ldr	r2, [r3, #24]
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	6999      	ldr	r1, [r3, #24]
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	021a      	lsls	r2, r3, #8
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	430a      	orrs	r2, r1
 80081a6:	619a      	str	r2, [r3, #24]
      break;
 80081a8:	e043      	b.n	8008232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68b9      	ldr	r1, [r7, #8]
 80081b0:	4618      	mov	r0, r3
 80081b2:	f000 faa1 	bl	80086f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80081b6:	68fb      	ldr	r3, [r7, #12]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	69da      	ldr	r2, [r3, #28]
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f042 0208 	orr.w	r2, r2, #8
 80081c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	69da      	ldr	r2, [r3, #28]
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	f022 0204 	bic.w	r2, r2, #4
 80081d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	69d9      	ldr	r1, [r3, #28]
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	691a      	ldr	r2, [r3, #16]
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	430a      	orrs	r2, r1
 80081e6:	61da      	str	r2, [r3, #28]
      break;
 80081e8:	e023      	b.n	8008232 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	68b9      	ldr	r1, [r7, #8]
 80081f0:	4618      	mov	r0, r3
 80081f2:	f000 faf5 	bl	80087e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	69da      	ldr	r2, [r3, #28]
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008204:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	69da      	ldr	r2, [r3, #28]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	69d9      	ldr	r1, [r3, #28]
 800821c:	68bb      	ldr	r3, [r7, #8]
 800821e:	691b      	ldr	r3, [r3, #16]
 8008220:	021a      	lsls	r2, r3, #8
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	61da      	str	r2, [r3, #28]
      break;
 800822a:	e002      	b.n	8008232 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800822c:	2301      	movs	r3, #1
 800822e:	75fb      	strb	r3, [r7, #23]
      break;
 8008230:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2200      	movs	r2, #0
 8008236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800823a:	7dfb      	ldrb	r3, [r7, #23]
}
 800823c:	4618      	mov	r0, r3
 800823e:	3718      	adds	r7, #24
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}

08008244 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008244:	b580      	push	{r7, lr}
 8008246:	b084      	sub	sp, #16
 8008248:	af00      	add	r7, sp, #0
 800824a:	6078      	str	r0, [r7, #4]
 800824c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800824e:	2300      	movs	r3, #0
 8008250:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008258:	2b01      	cmp	r3, #1
 800825a:	d101      	bne.n	8008260 <HAL_TIM_ConfigClockSource+0x1c>
 800825c:	2302      	movs	r3, #2
 800825e:	e0b4      	b.n	80083ca <HAL_TIM_ConfigClockSource+0x186>
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2202      	movs	r2, #2
 800826c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	689b      	ldr	r3, [r3, #8]
 8008276:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800827e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008286:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	68ba      	ldr	r2, [r7, #8]
 800828e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008298:	d03e      	beq.n	8008318 <HAL_TIM_ConfigClockSource+0xd4>
 800829a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800829e:	f200 8087 	bhi.w	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082a6:	f000 8086 	beq.w	80083b6 <HAL_TIM_ConfigClockSource+0x172>
 80082aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082ae:	d87f      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082b0:	2b70      	cmp	r3, #112	@ 0x70
 80082b2:	d01a      	beq.n	80082ea <HAL_TIM_ConfigClockSource+0xa6>
 80082b4:	2b70      	cmp	r3, #112	@ 0x70
 80082b6:	d87b      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082b8:	2b60      	cmp	r3, #96	@ 0x60
 80082ba:	d050      	beq.n	800835e <HAL_TIM_ConfigClockSource+0x11a>
 80082bc:	2b60      	cmp	r3, #96	@ 0x60
 80082be:	d877      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082c0:	2b50      	cmp	r3, #80	@ 0x50
 80082c2:	d03c      	beq.n	800833e <HAL_TIM_ConfigClockSource+0xfa>
 80082c4:	2b50      	cmp	r3, #80	@ 0x50
 80082c6:	d873      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082c8:	2b40      	cmp	r3, #64	@ 0x40
 80082ca:	d058      	beq.n	800837e <HAL_TIM_ConfigClockSource+0x13a>
 80082cc:	2b40      	cmp	r3, #64	@ 0x40
 80082ce:	d86f      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082d0:	2b30      	cmp	r3, #48	@ 0x30
 80082d2:	d064      	beq.n	800839e <HAL_TIM_ConfigClockSource+0x15a>
 80082d4:	2b30      	cmp	r3, #48	@ 0x30
 80082d6:	d86b      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082d8:	2b20      	cmp	r3, #32
 80082da:	d060      	beq.n	800839e <HAL_TIM_ConfigClockSource+0x15a>
 80082dc:	2b20      	cmp	r3, #32
 80082de:	d867      	bhi.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d05c      	beq.n	800839e <HAL_TIM_ConfigClockSource+0x15a>
 80082e4:	2b10      	cmp	r3, #16
 80082e6:	d05a      	beq.n	800839e <HAL_TIM_ConfigClockSource+0x15a>
 80082e8:	e062      	b.n	80083b0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80082f6:	683b      	ldr	r3, [r7, #0]
 80082f8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80082fa:	f000 fb41 	bl	8008980 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800830c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68ba      	ldr	r2, [r7, #8]
 8008314:	609a      	str	r2, [r3, #8]
      break;
 8008316:	e04f      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008324:	683b      	ldr	r3, [r7, #0]
 8008326:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008328:	f000 fb2a 	bl	8008980 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	689a      	ldr	r2, [r3, #8]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800833a:	609a      	str	r2, [r3, #8]
      break;
 800833c:	e03c      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800834a:	461a      	mov	r2, r3
 800834c:	f000 fa9e 	bl	800888c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	2150      	movs	r1, #80	@ 0x50
 8008356:	4618      	mov	r0, r3
 8008358:	f000 faf7 	bl	800894a <TIM_ITRx_SetConfig>
      break;
 800835c:	e02c      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800836a:	461a      	mov	r2, r3
 800836c:	f000 fabd 	bl	80088ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	2160      	movs	r1, #96	@ 0x60
 8008376:	4618      	mov	r0, r3
 8008378:	f000 fae7 	bl	800894a <TIM_ITRx_SetConfig>
      break;
 800837c:	e01c      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800838a:	461a      	mov	r2, r3
 800838c:	f000 fa7e 	bl	800888c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	2140      	movs	r1, #64	@ 0x40
 8008396:	4618      	mov	r0, r3
 8008398:	f000 fad7 	bl	800894a <TIM_ITRx_SetConfig>
      break;
 800839c:	e00c      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	4619      	mov	r1, r3
 80083a8:	4610      	mov	r0, r2
 80083aa:	f000 face 	bl	800894a <TIM_ITRx_SetConfig>
      break;
 80083ae:	e003      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80083b0:	2301      	movs	r3, #1
 80083b2:	73fb      	strb	r3, [r7, #15]
      break;
 80083b4:	e000      	b.n	80083b8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80083b6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2201      	movs	r2, #1
 80083bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3710      	adds	r7, #16
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}
	...

080083d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80083d4:	b480      	push	{r7}
 80083d6:	b085      	sub	sp, #20
 80083d8:	af00      	add	r7, sp, #0
 80083da:	6078      	str	r0, [r7, #4]
 80083dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a46      	ldr	r2, [pc, #280]	@ (8008500 <TIM_Base_SetConfig+0x12c>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d013      	beq.n	8008414 <TIM_Base_SetConfig+0x40>
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083f2:	d00f      	beq.n	8008414 <TIM_Base_SetConfig+0x40>
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	4a43      	ldr	r2, [pc, #268]	@ (8008504 <TIM_Base_SetConfig+0x130>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d00b      	beq.n	8008414 <TIM_Base_SetConfig+0x40>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	4a42      	ldr	r2, [pc, #264]	@ (8008508 <TIM_Base_SetConfig+0x134>)
 8008400:	4293      	cmp	r3, r2
 8008402:	d007      	beq.n	8008414 <TIM_Base_SetConfig+0x40>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	4a41      	ldr	r2, [pc, #260]	@ (800850c <TIM_Base_SetConfig+0x138>)
 8008408:	4293      	cmp	r3, r2
 800840a:	d003      	beq.n	8008414 <TIM_Base_SetConfig+0x40>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	4a40      	ldr	r2, [pc, #256]	@ (8008510 <TIM_Base_SetConfig+0x13c>)
 8008410:	4293      	cmp	r3, r2
 8008412:	d108      	bne.n	8008426 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800841a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	685b      	ldr	r3, [r3, #4]
 8008420:	68fa      	ldr	r2, [r7, #12]
 8008422:	4313      	orrs	r3, r2
 8008424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a35      	ldr	r2, [pc, #212]	@ (8008500 <TIM_Base_SetConfig+0x12c>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d02b      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008434:	d027      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a32      	ldr	r2, [pc, #200]	@ (8008504 <TIM_Base_SetConfig+0x130>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d023      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a31      	ldr	r2, [pc, #196]	@ (8008508 <TIM_Base_SetConfig+0x134>)
 8008442:	4293      	cmp	r3, r2
 8008444:	d01f      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	4a30      	ldr	r2, [pc, #192]	@ (800850c <TIM_Base_SetConfig+0x138>)
 800844a:	4293      	cmp	r3, r2
 800844c:	d01b      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	4a2f      	ldr	r2, [pc, #188]	@ (8008510 <TIM_Base_SetConfig+0x13c>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d017      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	4a2e      	ldr	r2, [pc, #184]	@ (8008514 <TIM_Base_SetConfig+0x140>)
 800845a:	4293      	cmp	r3, r2
 800845c:	d013      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	4a2d      	ldr	r2, [pc, #180]	@ (8008518 <TIM_Base_SetConfig+0x144>)
 8008462:	4293      	cmp	r3, r2
 8008464:	d00f      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a2c      	ldr	r2, [pc, #176]	@ (800851c <TIM_Base_SetConfig+0x148>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d00b      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a2b      	ldr	r2, [pc, #172]	@ (8008520 <TIM_Base_SetConfig+0x14c>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d007      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a2a      	ldr	r2, [pc, #168]	@ (8008524 <TIM_Base_SetConfig+0x150>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d003      	beq.n	8008486 <TIM_Base_SetConfig+0xb2>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a29      	ldr	r2, [pc, #164]	@ (8008528 <TIM_Base_SetConfig+0x154>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d108      	bne.n	8008498 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800848c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	68db      	ldr	r3, [r3, #12]
 8008492:	68fa      	ldr	r2, [r7, #12]
 8008494:	4313      	orrs	r3, r2
 8008496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	695b      	ldr	r3, [r3, #20]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	68fa      	ldr	r2, [r7, #12]
 80084aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	689a      	ldr	r2, [r3, #8]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	681a      	ldr	r2, [r3, #0]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	4a10      	ldr	r2, [pc, #64]	@ (8008500 <TIM_Base_SetConfig+0x12c>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d003      	beq.n	80084cc <TIM_Base_SetConfig+0xf8>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	4a12      	ldr	r2, [pc, #72]	@ (8008510 <TIM_Base_SetConfig+0x13c>)
 80084c8:	4293      	cmp	r3, r2
 80084ca:	d103      	bne.n	80084d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80084cc:	683b      	ldr	r3, [r7, #0]
 80084ce:	691a      	ldr	r2, [r3, #16]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2201      	movs	r2, #1
 80084d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	f003 0301 	and.w	r3, r3, #1
 80084e2:	2b01      	cmp	r3, #1
 80084e4:	d105      	bne.n	80084f2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	691b      	ldr	r3, [r3, #16]
 80084ea:	f023 0201 	bic.w	r2, r3, #1
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	611a      	str	r2, [r3, #16]
  }
}
 80084f2:	bf00      	nop
 80084f4:	3714      	adds	r7, #20
 80084f6:	46bd      	mov	sp, r7
 80084f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084fc:	4770      	bx	lr
 80084fe:	bf00      	nop
 8008500:	40010000 	.word	0x40010000
 8008504:	40000400 	.word	0x40000400
 8008508:	40000800 	.word	0x40000800
 800850c:	40000c00 	.word	0x40000c00
 8008510:	40010400 	.word	0x40010400
 8008514:	40014000 	.word	0x40014000
 8008518:	40014400 	.word	0x40014400
 800851c:	40014800 	.word	0x40014800
 8008520:	40001800 	.word	0x40001800
 8008524:	40001c00 	.word	0x40001c00
 8008528:	40002000 	.word	0x40002000

0800852c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800852c:	b480      	push	{r7}
 800852e:	b087      	sub	sp, #28
 8008530:	af00      	add	r7, sp, #0
 8008532:	6078      	str	r0, [r7, #4]
 8008534:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6a1b      	ldr	r3, [r3, #32]
 800853a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	6a1b      	ldr	r3, [r3, #32]
 8008540:	f023 0201 	bic.w	r2, r3, #1
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	699b      	ldr	r3, [r3, #24]
 8008552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800855a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	f023 0303 	bic.w	r3, r3, #3
 8008562:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008564:	683b      	ldr	r3, [r7, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	68fa      	ldr	r2, [r7, #12]
 800856a:	4313      	orrs	r3, r2
 800856c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800856e:	697b      	ldr	r3, [r7, #20]
 8008570:	f023 0302 	bic.w	r3, r3, #2
 8008574:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	689b      	ldr	r3, [r3, #8]
 800857a:	697a      	ldr	r2, [r7, #20]
 800857c:	4313      	orrs	r3, r2
 800857e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a20      	ldr	r2, [pc, #128]	@ (8008604 <TIM_OC1_SetConfig+0xd8>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d003      	beq.n	8008590 <TIM_OC1_SetConfig+0x64>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a1f      	ldr	r2, [pc, #124]	@ (8008608 <TIM_OC1_SetConfig+0xdc>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d10c      	bne.n	80085aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	f023 0308 	bic.w	r3, r3, #8
 8008596:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	4313      	orrs	r3, r2
 80085a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085a2:	697b      	ldr	r3, [r7, #20]
 80085a4:	f023 0304 	bic.w	r3, r3, #4
 80085a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	4a15      	ldr	r2, [pc, #84]	@ (8008604 <TIM_OC1_SetConfig+0xd8>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d003      	beq.n	80085ba <TIM_OC1_SetConfig+0x8e>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	4a14      	ldr	r2, [pc, #80]	@ (8008608 <TIM_OC1_SetConfig+0xdc>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d111      	bne.n	80085de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80085c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80085c2:	693b      	ldr	r3, [r7, #16]
 80085c4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80085c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	695b      	ldr	r3, [r3, #20]
 80085ce:	693a      	ldr	r2, [r7, #16]
 80085d0:	4313      	orrs	r3, r2
 80085d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	4313      	orrs	r3, r2
 80085dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	68fa      	ldr	r2, [r7, #12]
 80085e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	685a      	ldr	r2, [r3, #4]
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	697a      	ldr	r2, [r7, #20]
 80085f6:	621a      	str	r2, [r3, #32]
}
 80085f8:	bf00      	nop
 80085fa:	371c      	adds	r7, #28
 80085fc:	46bd      	mov	sp, r7
 80085fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008602:	4770      	bx	lr
 8008604:	40010000 	.word	0x40010000
 8008608:	40010400 	.word	0x40010400

0800860c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800860c:	b480      	push	{r7}
 800860e:	b087      	sub	sp, #28
 8008610:	af00      	add	r7, sp, #0
 8008612:	6078      	str	r0, [r7, #4]
 8008614:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6a1b      	ldr	r3, [r3, #32]
 8008620:	f023 0210 	bic.w	r2, r3, #16
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	685b      	ldr	r3, [r3, #4]
 800862c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	699b      	ldr	r3, [r3, #24]
 8008632:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800863a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008642:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	021b      	lsls	r3, r3, #8
 800864a:	68fa      	ldr	r2, [r7, #12]
 800864c:	4313      	orrs	r3, r2
 800864e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008650:	697b      	ldr	r3, [r7, #20]
 8008652:	f023 0320 	bic.w	r3, r3, #32
 8008656:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	689b      	ldr	r3, [r3, #8]
 800865c:	011b      	lsls	r3, r3, #4
 800865e:	697a      	ldr	r2, [r7, #20]
 8008660:	4313      	orrs	r3, r2
 8008662:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	4a22      	ldr	r2, [pc, #136]	@ (80086f0 <TIM_OC2_SetConfig+0xe4>)
 8008668:	4293      	cmp	r3, r2
 800866a:	d003      	beq.n	8008674 <TIM_OC2_SetConfig+0x68>
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	4a21      	ldr	r2, [pc, #132]	@ (80086f4 <TIM_OC2_SetConfig+0xe8>)
 8008670:	4293      	cmp	r3, r2
 8008672:	d10d      	bne.n	8008690 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800867a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	68db      	ldr	r3, [r3, #12]
 8008680:	011b      	lsls	r3, r3, #4
 8008682:	697a      	ldr	r2, [r7, #20]
 8008684:	4313      	orrs	r3, r2
 8008686:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008688:	697b      	ldr	r3, [r7, #20]
 800868a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800868e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a17      	ldr	r2, [pc, #92]	@ (80086f0 <TIM_OC2_SetConfig+0xe4>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d003      	beq.n	80086a0 <TIM_OC2_SetConfig+0x94>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	4a16      	ldr	r2, [pc, #88]	@ (80086f4 <TIM_OC2_SetConfig+0xe8>)
 800869c:	4293      	cmp	r3, r2
 800869e:	d113      	bne.n	80086c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80086a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80086ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	009b      	lsls	r3, r3, #2
 80086b6:	693a      	ldr	r2, [r7, #16]
 80086b8:	4313      	orrs	r3, r2
 80086ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80086bc:	683b      	ldr	r3, [r7, #0]
 80086be:	699b      	ldr	r3, [r3, #24]
 80086c0:	009b      	lsls	r3, r3, #2
 80086c2:	693a      	ldr	r2, [r7, #16]
 80086c4:	4313      	orrs	r3, r2
 80086c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	693a      	ldr	r2, [r7, #16]
 80086cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	68fa      	ldr	r2, [r7, #12]
 80086d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	685a      	ldr	r2, [r3, #4]
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	697a      	ldr	r2, [r7, #20]
 80086e0:	621a      	str	r2, [r3, #32]
}
 80086e2:	bf00      	nop
 80086e4:	371c      	adds	r7, #28
 80086e6:	46bd      	mov	sp, r7
 80086e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop
 80086f0:	40010000 	.word	0x40010000
 80086f4:	40010400 	.word	0x40010400

080086f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80086f8:	b480      	push	{r7}
 80086fa:	b087      	sub	sp, #28
 80086fc:	af00      	add	r7, sp, #0
 80086fe:	6078      	str	r0, [r7, #4]
 8008700:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	6a1b      	ldr	r3, [r3, #32]
 8008706:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	6a1b      	ldr	r3, [r3, #32]
 800870c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	685b      	ldr	r3, [r3, #4]
 8008718:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	69db      	ldr	r3, [r3, #28]
 800871e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008726:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f023 0303 	bic.w	r3, r3, #3
 800872e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008730:	683b      	ldr	r3, [r7, #0]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	4313      	orrs	r3, r2
 8008738:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008740:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	021b      	lsls	r3, r3, #8
 8008748:	697a      	ldr	r2, [r7, #20]
 800874a:	4313      	orrs	r3, r2
 800874c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	4a21      	ldr	r2, [pc, #132]	@ (80087d8 <TIM_OC3_SetConfig+0xe0>)
 8008752:	4293      	cmp	r3, r2
 8008754:	d003      	beq.n	800875e <TIM_OC3_SetConfig+0x66>
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	4a20      	ldr	r2, [pc, #128]	@ (80087dc <TIM_OC3_SetConfig+0xe4>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d10d      	bne.n	800877a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800875e:	697b      	ldr	r3, [r7, #20]
 8008760:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008764:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	68db      	ldr	r3, [r3, #12]
 800876a:	021b      	lsls	r3, r3, #8
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008778:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	4a16      	ldr	r2, [pc, #88]	@ (80087d8 <TIM_OC3_SetConfig+0xe0>)
 800877e:	4293      	cmp	r3, r2
 8008780:	d003      	beq.n	800878a <TIM_OC3_SetConfig+0x92>
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a15      	ldr	r2, [pc, #84]	@ (80087dc <TIM_OC3_SetConfig+0xe4>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d113      	bne.n	80087b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008790:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008792:	693b      	ldr	r3, [r7, #16]
 8008794:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008798:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	011b      	lsls	r3, r3, #4
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	699b      	ldr	r3, [r3, #24]
 80087aa:	011b      	lsls	r3, r3, #4
 80087ac:	693a      	ldr	r2, [r7, #16]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	68fa      	ldr	r2, [r7, #12]
 80087bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	697a      	ldr	r2, [r7, #20]
 80087ca:	621a      	str	r2, [r3, #32]
}
 80087cc:	bf00      	nop
 80087ce:	371c      	adds	r7, #28
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr
 80087d8:	40010000 	.word	0x40010000
 80087dc:	40010400 	.word	0x40010400

080087e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b087      	sub	sp, #28
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	6a1b      	ldr	r3, [r3, #32]
 80087ee:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a1b      	ldr	r3, [r3, #32]
 80087f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	69db      	ldr	r3, [r3, #28]
 8008806:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800880e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008816:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	021b      	lsls	r3, r3, #8
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	4313      	orrs	r3, r2
 8008822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800882a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	031b      	lsls	r3, r3, #12
 8008832:	693a      	ldr	r2, [r7, #16]
 8008834:	4313      	orrs	r3, r2
 8008836:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	4a12      	ldr	r2, [pc, #72]	@ (8008884 <TIM_OC4_SetConfig+0xa4>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d003      	beq.n	8008848 <TIM_OC4_SetConfig+0x68>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	4a11      	ldr	r2, [pc, #68]	@ (8008888 <TIM_OC4_SetConfig+0xa8>)
 8008844:	4293      	cmp	r3, r2
 8008846:	d109      	bne.n	800885c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800884e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	695b      	ldr	r3, [r3, #20]
 8008854:	019b      	lsls	r3, r3, #6
 8008856:	697a      	ldr	r2, [r7, #20]
 8008858:	4313      	orrs	r3, r2
 800885a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	697a      	ldr	r2, [r7, #20]
 8008860:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	68fa      	ldr	r2, [r7, #12]
 8008866:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	685a      	ldr	r2, [r3, #4]
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	693a      	ldr	r2, [r7, #16]
 8008874:	621a      	str	r2, [r3, #32]
}
 8008876:	bf00      	nop
 8008878:	371c      	adds	r7, #28
 800887a:	46bd      	mov	sp, r7
 800887c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008880:	4770      	bx	lr
 8008882:	bf00      	nop
 8008884:	40010000 	.word	0x40010000
 8008888:	40010400 	.word	0x40010400

0800888c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800888c:	b480      	push	{r7}
 800888e:	b087      	sub	sp, #28
 8008890:	af00      	add	r7, sp, #0
 8008892:	60f8      	str	r0, [r7, #12]
 8008894:	60b9      	str	r1, [r7, #8]
 8008896:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6a1b      	ldr	r3, [r3, #32]
 800889c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	6a1b      	ldr	r3, [r3, #32]
 80088a2:	f023 0201 	bic.w	r2, r3, #1
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	699b      	ldr	r3, [r3, #24]
 80088ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088b0:	693b      	ldr	r3, [r7, #16]
 80088b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	011b      	lsls	r3, r3, #4
 80088bc:	693a      	ldr	r2, [r7, #16]
 80088be:	4313      	orrs	r3, r2
 80088c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088c2:	697b      	ldr	r3, [r7, #20]
 80088c4:	f023 030a 	bic.w	r3, r3, #10
 80088c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	4313      	orrs	r3, r2
 80088d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	693a      	ldr	r2, [r7, #16]
 80088d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	621a      	str	r2, [r3, #32]
}
 80088de:	bf00      	nop
 80088e0:	371c      	adds	r7, #28
 80088e2:	46bd      	mov	sp, r7
 80088e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e8:	4770      	bx	lr

080088ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088ea:	b480      	push	{r7}
 80088ec:	b087      	sub	sp, #28
 80088ee:	af00      	add	r7, sp, #0
 80088f0:	60f8      	str	r0, [r7, #12]
 80088f2:	60b9      	str	r1, [r7, #8]
 80088f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	6a1b      	ldr	r3, [r3, #32]
 8008900:	f023 0210 	bic.w	r2, r3, #16
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	699b      	ldr	r3, [r3, #24]
 800890c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800890e:	693b      	ldr	r3, [r7, #16]
 8008910:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008914:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	031b      	lsls	r3, r3, #12
 800891a:	693a      	ldr	r2, [r7, #16]
 800891c:	4313      	orrs	r3, r2
 800891e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008920:	697b      	ldr	r3, [r7, #20]
 8008922:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008926:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	011b      	lsls	r3, r3, #4
 800892c:	697a      	ldr	r2, [r7, #20]
 800892e:	4313      	orrs	r3, r2
 8008930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	693a      	ldr	r2, [r7, #16]
 8008936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	697a      	ldr	r2, [r7, #20]
 800893c:	621a      	str	r2, [r3, #32]
}
 800893e:	bf00      	nop
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr

0800894a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800894a:	b480      	push	{r7}
 800894c:	b085      	sub	sp, #20
 800894e:	af00      	add	r7, sp, #0
 8008950:	6078      	str	r0, [r7, #4]
 8008952:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	689b      	ldr	r3, [r3, #8]
 8008958:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008960:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008962:	683a      	ldr	r2, [r7, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	4313      	orrs	r3, r2
 8008968:	f043 0307 	orr.w	r3, r3, #7
 800896c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	68fa      	ldr	r2, [r7, #12]
 8008972:	609a      	str	r2, [r3, #8]
}
 8008974:	bf00      	nop
 8008976:	3714      	adds	r7, #20
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008980:	b480      	push	{r7}
 8008982:	b087      	sub	sp, #28
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	607a      	str	r2, [r7, #4]
 800898c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	689b      	ldr	r3, [r3, #8]
 8008992:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800899a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	021a      	lsls	r2, r3, #8
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	431a      	orrs	r2, r3
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	697a      	ldr	r2, [r7, #20]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	697a      	ldr	r2, [r7, #20]
 80089b2:	609a      	str	r2, [r3, #8]
}
 80089b4:	bf00      	nop
 80089b6:	371c      	adds	r7, #28
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr

080089c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b087      	sub	sp, #28
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	60f8      	str	r0, [r7, #12]
 80089c8:	60b9      	str	r1, [r7, #8]
 80089ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80089cc:	68bb      	ldr	r3, [r7, #8]
 80089ce:	f003 031f 	and.w	r3, r3, #31
 80089d2:	2201      	movs	r2, #1
 80089d4:	fa02 f303 	lsl.w	r3, r2, r3
 80089d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6a1a      	ldr	r2, [r3, #32]
 80089de:	697b      	ldr	r3, [r7, #20]
 80089e0:	43db      	mvns	r3, r3
 80089e2:	401a      	ands	r2, r3
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	6a1a      	ldr	r2, [r3, #32]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	f003 031f 	and.w	r3, r3, #31
 80089f2:	6879      	ldr	r1, [r7, #4]
 80089f4:	fa01 f303 	lsl.w	r3, r1, r3
 80089f8:	431a      	orrs	r2, r3
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	621a      	str	r2, [r3, #32]
}
 80089fe:	bf00      	nop
 8008a00:	371c      	adds	r7, #28
 8008a02:	46bd      	mov	sp, r7
 8008a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a08:	4770      	bx	lr
	...

08008a0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b085      	sub	sp, #20
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
 8008a14:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d101      	bne.n	8008a24 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a20:	2302      	movs	r3, #2
 8008a22:	e05a      	b.n	8008ada <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	2201      	movs	r2, #1
 8008a28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2202      	movs	r2, #2
 8008a30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a4a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	68fa      	ldr	r2, [r7, #12]
 8008a52:	4313      	orrs	r3, r2
 8008a54:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	68fa      	ldr	r2, [r7, #12]
 8008a5c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a21      	ldr	r2, [pc, #132]	@ (8008ae8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d022      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a70:	d01d      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	4a1d      	ldr	r2, [pc, #116]	@ (8008aec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d018      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a1b      	ldr	r2, [pc, #108]	@ (8008af0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d013      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	4a1a      	ldr	r2, [pc, #104]	@ (8008af4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d00e      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	4a18      	ldr	r2, [pc, #96]	@ (8008af8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d009      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a17      	ldr	r2, [pc, #92]	@ (8008afc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d004      	beq.n	8008aae <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a15      	ldr	r2, [pc, #84]	@ (8008b00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d10c      	bne.n	8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008ab4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	68ba      	ldr	r2, [r7, #8]
 8008abc:	4313      	orrs	r3, r2
 8008abe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	68ba      	ldr	r2, [r7, #8]
 8008ac6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2201      	movs	r2, #1
 8008acc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008ad8:	2300      	movs	r3, #0
}
 8008ada:	4618      	mov	r0, r3
 8008adc:	3714      	adds	r7, #20
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr
 8008ae6:	bf00      	nop
 8008ae8:	40010000 	.word	0x40010000
 8008aec:	40000400 	.word	0x40000400
 8008af0:	40000800 	.word	0x40000800
 8008af4:	40000c00 	.word	0x40000c00
 8008af8:	40010400 	.word	0x40010400
 8008afc:	40014000 	.word	0x40014000
 8008b00:	40001800 	.word	0x40001800

08008b04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b082      	sub	sp, #8
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d101      	bne.n	8008b16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b12:	2301      	movs	r3, #1
 8008b14:	e042      	b.n	8008b9c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b1c:	b2db      	uxtb	r3, r3
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d106      	bne.n	8008b30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	2200      	movs	r2, #0
 8008b26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f7fc ff20 	bl	8005970 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2224      	movs	r2, #36	@ 0x24
 8008b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68da      	ldr	r2, [r3, #12]
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f000 fa09 	bl	8008f60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	691a      	ldr	r2, [r3, #16]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	68da      	ldr	r2, [r3, #12]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008b7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2200      	movs	r2, #0
 8008b82:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	2220      	movs	r2, #32
 8008b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2220      	movs	r2, #32
 8008b90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008b9a:	2300      	movs	r3, #0
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3708      	adds	r7, #8
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b08a      	sub	sp, #40	@ 0x28
 8008ba8:	af02      	add	r7, sp, #8
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	603b      	str	r3, [r7, #0]
 8008bb0:	4613      	mov	r3, r2
 8008bb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008bb4:	2300      	movs	r3, #0
 8008bb6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b20      	cmp	r3, #32
 8008bc2:	d175      	bne.n	8008cb0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bc4:	68bb      	ldr	r3, [r7, #8]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d002      	beq.n	8008bd0 <HAL_UART_Transmit+0x2c>
 8008bca:	88fb      	ldrh	r3, [r7, #6]
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d101      	bne.n	8008bd4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008bd0:	2301      	movs	r3, #1
 8008bd2:	e06e      	b.n	8008cb2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	2221      	movs	r2, #33	@ 0x21
 8008bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008be2:	f7fd f89d 	bl	8005d20 <HAL_GetTick>
 8008be6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	88fa      	ldrh	r2, [r7, #6]
 8008bec:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	88fa      	ldrh	r2, [r7, #6]
 8008bf2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bf4:	68fb      	ldr	r3, [r7, #12]
 8008bf6:	689b      	ldr	r3, [r3, #8]
 8008bf8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bfc:	d108      	bne.n	8008c10 <HAL_UART_Transmit+0x6c>
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	691b      	ldr	r3, [r3, #16]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d104      	bne.n	8008c10 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c06:	2300      	movs	r3, #0
 8008c08:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	61bb      	str	r3, [r7, #24]
 8008c0e:	e003      	b.n	8008c18 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c14:	2300      	movs	r3, #0
 8008c16:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c18:	e02e      	b.n	8008c78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c1a:	683b      	ldr	r3, [r7, #0]
 8008c1c:	9300      	str	r3, [sp, #0]
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	2200      	movs	r2, #0
 8008c22:	2180      	movs	r1, #128	@ 0x80
 8008c24:	68f8      	ldr	r0, [r7, #12]
 8008c26:	f000 f8df 	bl	8008de8 <UART_WaitOnFlagUntilTimeout>
 8008c2a:	4603      	mov	r3, r0
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d005      	beq.n	8008c3c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2220      	movs	r2, #32
 8008c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008c38:	2303      	movs	r3, #3
 8008c3a:	e03a      	b.n	8008cb2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008c3c:	69fb      	ldr	r3, [r7, #28]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d10b      	bne.n	8008c5a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c42:	69bb      	ldr	r3, [r7, #24]
 8008c44:	881b      	ldrh	r3, [r3, #0]
 8008c46:	461a      	mov	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c50:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c52:	69bb      	ldr	r3, [r7, #24]
 8008c54:	3302      	adds	r3, #2
 8008c56:	61bb      	str	r3, [r7, #24]
 8008c58:	e007      	b.n	8008c6a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c5a:	69fb      	ldr	r3, [r7, #28]
 8008c5c:	781a      	ldrb	r2, [r3, #0]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c64:	69fb      	ldr	r3, [r7, #28]
 8008c66:	3301      	adds	r3, #1
 8008c68:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c6e:	b29b      	uxth	r3, r3
 8008c70:	3b01      	subs	r3, #1
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c7c:	b29b      	uxth	r3, r3
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d1cb      	bne.n	8008c1a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	9300      	str	r3, [sp, #0]
 8008c86:	697b      	ldr	r3, [r7, #20]
 8008c88:	2200      	movs	r2, #0
 8008c8a:	2140      	movs	r1, #64	@ 0x40
 8008c8c:	68f8      	ldr	r0, [r7, #12]
 8008c8e:	f000 f8ab 	bl	8008de8 <UART_WaitOnFlagUntilTimeout>
 8008c92:	4603      	mov	r3, r0
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d005      	beq.n	8008ca4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2220      	movs	r2, #32
 8008c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008ca0:	2303      	movs	r3, #3
 8008ca2:	e006      	b.n	8008cb2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2220      	movs	r2, #32
 8008ca8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008cac:	2300      	movs	r3, #0
 8008cae:	e000      	b.n	8008cb2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008cb0:	2302      	movs	r3, #2
  }
}
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	3720      	adds	r7, #32
 8008cb6:	46bd      	mov	sp, r7
 8008cb8:	bd80      	pop	{r7, pc}

08008cba <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008cba:	b580      	push	{r7, lr}
 8008cbc:	b08a      	sub	sp, #40	@ 0x28
 8008cbe:	af02      	add	r7, sp, #8
 8008cc0:	60f8      	str	r0, [r7, #12]
 8008cc2:	60b9      	str	r1, [r7, #8]
 8008cc4:	603b      	str	r3, [r7, #0]
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008cca:	2300      	movs	r3, #0
 8008ccc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	2b20      	cmp	r3, #32
 8008cd8:	f040 8081 	bne.w	8008dde <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d002      	beq.n	8008ce8 <HAL_UART_Receive+0x2e>
 8008ce2:	88fb      	ldrh	r3, [r7, #6]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d101      	bne.n	8008cec <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e079      	b.n	8008de0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2222      	movs	r2, #34	@ 0x22
 8008cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	2200      	movs	r2, #0
 8008cfe:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008d00:	f7fd f80e 	bl	8005d20 <HAL_GetTick>
 8008d04:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	88fa      	ldrh	r2, [r7, #6]
 8008d0a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	88fa      	ldrh	r2, [r7, #6]
 8008d10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d1a:	d108      	bne.n	8008d2e <HAL_UART_Receive+0x74>
 8008d1c:	68fb      	ldr	r3, [r7, #12]
 8008d1e:	691b      	ldr	r3, [r3, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d104      	bne.n	8008d2e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8008d24:	2300      	movs	r3, #0
 8008d26:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008d28:	68bb      	ldr	r3, [r7, #8]
 8008d2a:	61bb      	str	r3, [r7, #24]
 8008d2c:	e003      	b.n	8008d36 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8008d2e:	68bb      	ldr	r3, [r7, #8]
 8008d30:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d32:	2300      	movs	r3, #0
 8008d34:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8008d36:	e047      	b.n	8008dc8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	9300      	str	r3, [sp, #0]
 8008d3c:	697b      	ldr	r3, [r7, #20]
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2120      	movs	r1, #32
 8008d42:	68f8      	ldr	r0, [r7, #12]
 8008d44:	f000 f850 	bl	8008de8 <UART_WaitOnFlagUntilTimeout>
 8008d48:	4603      	mov	r3, r0
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d005      	beq.n	8008d5a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	2220      	movs	r2, #32
 8008d52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8008d56:	2303      	movs	r3, #3
 8008d58:	e042      	b.n	8008de0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8008d5a:	69fb      	ldr	r3, [r7, #28]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d10c      	bne.n	8008d7a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d6c:	b29a      	uxth	r2, r3
 8008d6e:	69bb      	ldr	r3, [r7, #24]
 8008d70:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	3302      	adds	r3, #2
 8008d76:	61bb      	str	r3, [r7, #24]
 8008d78:	e01f      	b.n	8008dba <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d82:	d007      	beq.n	8008d94 <HAL_UART_Receive+0xda>
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	689b      	ldr	r3, [r3, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d10a      	bne.n	8008da2 <HAL_UART_Receive+0xe8>
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	691b      	ldr	r3, [r3, #16]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d106      	bne.n	8008da2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	b2da      	uxtb	r2, r3
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	701a      	strb	r2, [r3, #0]
 8008da0:	e008      	b.n	8008db4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	685b      	ldr	r3, [r3, #4]
 8008da8:	b2db      	uxtb	r3, r3
 8008daa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dae:	b2da      	uxtb	r2, r3
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008db4:	69fb      	ldr	r3, [r7, #28]
 8008db6:	3301      	adds	r3, #1
 8008db8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dbe:	b29b      	uxth	r3, r3
 8008dc0:	3b01      	subs	r3, #1
 8008dc2:	b29a      	uxth	r2, r3
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dcc:	b29b      	uxth	r3, r3
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1b2      	bne.n	8008d38 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2220      	movs	r2, #32
 8008dd6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	e000      	b.n	8008de0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8008dde:	2302      	movs	r3, #2
  }
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3720      	adds	r7, #32
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	60f8      	str	r0, [r7, #12]
 8008df0:	60b9      	str	r1, [r7, #8]
 8008df2:	603b      	str	r3, [r7, #0]
 8008df4:	4613      	mov	r3, r2
 8008df6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008df8:	e03b      	b.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008dfa:	6a3b      	ldr	r3, [r7, #32]
 8008dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e00:	d037      	beq.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e02:	f7fc ff8d 	bl	8005d20 <HAL_GetTick>
 8008e06:	4602      	mov	r2, r0
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	1ad3      	subs	r3, r2, r3
 8008e0c:	6a3a      	ldr	r2, [r7, #32]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d302      	bcc.n	8008e18 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e12:	6a3b      	ldr	r3, [r7, #32]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d101      	bne.n	8008e1c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008e18:	2303      	movs	r3, #3
 8008e1a:	e03a      	b.n	8008e92 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	68db      	ldr	r3, [r3, #12]
 8008e22:	f003 0304 	and.w	r3, r3, #4
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d023      	beq.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	2b80      	cmp	r3, #128	@ 0x80
 8008e2e:	d020      	beq.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	2b40      	cmp	r3, #64	@ 0x40
 8008e34:	d01d      	beq.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	f003 0308 	and.w	r3, r3, #8
 8008e40:	2b08      	cmp	r3, #8
 8008e42:	d116      	bne.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008e44:	2300      	movs	r3, #0
 8008e46:	617b      	str	r3, [r7, #20]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	617b      	str	r3, [r7, #20]
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	685b      	ldr	r3, [r3, #4]
 8008e56:	617b      	str	r3, [r7, #20]
 8008e58:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008e5a:	68f8      	ldr	r0, [r7, #12]
 8008e5c:	f000 f81d 	bl	8008e9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	2208      	movs	r2, #8
 8008e64:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008e6e:	2301      	movs	r3, #1
 8008e70:	e00f      	b.n	8008e92 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	681a      	ldr	r2, [r3, #0]
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	68ba      	ldr	r2, [r7, #8]
 8008e7e:	429a      	cmp	r2, r3
 8008e80:	bf0c      	ite	eq
 8008e82:	2301      	moveq	r3, #1
 8008e84:	2300      	movne	r3, #0
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	461a      	mov	r2, r3
 8008e8a:	79fb      	ldrb	r3, [r7, #7]
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d0b4      	beq.n	8008dfa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3718      	adds	r7, #24
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e9a:	b480      	push	{r7}
 8008e9c:	b095      	sub	sp, #84	@ 0x54
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	330c      	adds	r3, #12
 8008ea8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008eac:	e853 3f00 	ldrex	r3, [r3]
 8008eb0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008eb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008eb8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	330c      	adds	r3, #12
 8008ec0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ec2:	643a      	str	r2, [r7, #64]	@ 0x40
 8008ec4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ec6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008ec8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008eca:	e841 2300 	strex	r3, r2, [r1]
 8008ece:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1e5      	bne.n	8008ea2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	3314      	adds	r3, #20
 8008edc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ede:	6a3b      	ldr	r3, [r7, #32]
 8008ee0:	e853 3f00 	ldrex	r3, [r3]
 8008ee4:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ee6:	69fb      	ldr	r3, [r7, #28]
 8008ee8:	f023 0301 	bic.w	r3, r3, #1
 8008eec:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	3314      	adds	r3, #20
 8008ef4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008ef6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008efa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008efc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008efe:	e841 2300 	strex	r3, r2, [r1]
 8008f02:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d1e5      	bne.n	8008ed6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f0e:	2b01      	cmp	r3, #1
 8008f10:	d119      	bne.n	8008f46 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	330c      	adds	r3, #12
 8008f18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	60bb      	str	r3, [r7, #8]
   return(result);
 8008f22:	68bb      	ldr	r3, [r7, #8]
 8008f24:	f023 0310 	bic.w	r3, r3, #16
 8008f28:	647b      	str	r3, [r7, #68]	@ 0x44
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	330c      	adds	r3, #12
 8008f30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008f32:	61ba      	str	r2, [r7, #24]
 8008f34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6979      	ldr	r1, [r7, #20]
 8008f38:	69ba      	ldr	r2, [r7, #24]
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	613b      	str	r3, [r7, #16]
   return(result);
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e5      	bne.n	8008f12 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	2220      	movs	r2, #32
 8008f4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008f54:	bf00      	nop
 8008f56:	3754      	adds	r7, #84	@ 0x54
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr

08008f60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f64:	b0c0      	sub	sp, #256	@ 0x100
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	691b      	ldr	r3, [r3, #16]
 8008f74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f7c:	68d9      	ldr	r1, [r3, #12]
 8008f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	ea40 0301 	orr.w	r3, r0, r1
 8008f88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f8e:	689a      	ldr	r2, [r3, #8]
 8008f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f94:	691b      	ldr	r3, [r3, #16]
 8008f96:	431a      	orrs	r2, r3
 8008f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f9c:	695b      	ldr	r3, [r3, #20]
 8008f9e:	431a      	orrs	r2, r3
 8008fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa4:	69db      	ldr	r3, [r3, #28]
 8008fa6:	4313      	orrs	r3, r2
 8008fa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	68db      	ldr	r3, [r3, #12]
 8008fb4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008fb8:	f021 010c 	bic.w	r1, r1, #12
 8008fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008fc6:	430b      	orrs	r3, r1
 8008fc8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	695b      	ldr	r3, [r3, #20]
 8008fd2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008fd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fda:	6999      	ldr	r1, [r3, #24]
 8008fdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fe0:	681a      	ldr	r2, [r3, #0]
 8008fe2:	ea40 0301 	orr.w	r3, r0, r1
 8008fe6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008fe8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	4b8f      	ldr	r3, [pc, #572]	@ (800922c <UART_SetConfig+0x2cc>)
 8008ff0:	429a      	cmp	r2, r3
 8008ff2:	d005      	beq.n	8009000 <UART_SetConfig+0xa0>
 8008ff4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff8:	681a      	ldr	r2, [r3, #0]
 8008ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8009230 <UART_SetConfig+0x2d0>)
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	d104      	bne.n	800900a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009000:	f7fe fda6 	bl	8007b50 <HAL_RCC_GetPCLK2Freq>
 8009004:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8009008:	e003      	b.n	8009012 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800900a:	f7fe fd8d 	bl	8007b28 <HAL_RCC_GetPCLK1Freq>
 800900e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009012:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009016:	69db      	ldr	r3, [r3, #28]
 8009018:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800901c:	f040 810c 	bne.w	8009238 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009020:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009024:	2200      	movs	r2, #0
 8009026:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800902a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800902e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009032:	4622      	mov	r2, r4
 8009034:	462b      	mov	r3, r5
 8009036:	1891      	adds	r1, r2, r2
 8009038:	65b9      	str	r1, [r7, #88]	@ 0x58
 800903a:	415b      	adcs	r3, r3
 800903c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800903e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009042:	4621      	mov	r1, r4
 8009044:	eb12 0801 	adds.w	r8, r2, r1
 8009048:	4629      	mov	r1, r5
 800904a:	eb43 0901 	adc.w	r9, r3, r1
 800904e:	f04f 0200 	mov.w	r2, #0
 8009052:	f04f 0300 	mov.w	r3, #0
 8009056:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800905a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800905e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009062:	4690      	mov	r8, r2
 8009064:	4699      	mov	r9, r3
 8009066:	4623      	mov	r3, r4
 8009068:	eb18 0303 	adds.w	r3, r8, r3
 800906c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009070:	462b      	mov	r3, r5
 8009072:	eb49 0303 	adc.w	r3, r9, r3
 8009076:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800907a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800907e:	685b      	ldr	r3, [r3, #4]
 8009080:	2200      	movs	r2, #0
 8009082:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009086:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800908a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800908e:	460b      	mov	r3, r1
 8009090:	18db      	adds	r3, r3, r3
 8009092:	653b      	str	r3, [r7, #80]	@ 0x50
 8009094:	4613      	mov	r3, r2
 8009096:	eb42 0303 	adc.w	r3, r2, r3
 800909a:	657b      	str	r3, [r7, #84]	@ 0x54
 800909c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80090a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80090a4:	f7f7 fdf0 	bl	8000c88 <__aeabi_uldivmod>
 80090a8:	4602      	mov	r2, r0
 80090aa:	460b      	mov	r3, r1
 80090ac:	4b61      	ldr	r3, [pc, #388]	@ (8009234 <UART_SetConfig+0x2d4>)
 80090ae:	fba3 2302 	umull	r2, r3, r3, r2
 80090b2:	095b      	lsrs	r3, r3, #5
 80090b4:	011c      	lsls	r4, r3, #4
 80090b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80090ba:	2200      	movs	r2, #0
 80090bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80090c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80090c8:	4642      	mov	r2, r8
 80090ca:	464b      	mov	r3, r9
 80090cc:	1891      	adds	r1, r2, r2
 80090ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 80090d0:	415b      	adcs	r3, r3
 80090d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80090d8:	4641      	mov	r1, r8
 80090da:	eb12 0a01 	adds.w	sl, r2, r1
 80090de:	4649      	mov	r1, r9
 80090e0:	eb43 0b01 	adc.w	fp, r3, r1
 80090e4:	f04f 0200 	mov.w	r2, #0
 80090e8:	f04f 0300 	mov.w	r3, #0
 80090ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090f8:	4692      	mov	sl, r2
 80090fa:	469b      	mov	fp, r3
 80090fc:	4643      	mov	r3, r8
 80090fe:	eb1a 0303 	adds.w	r3, sl, r3
 8009102:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009106:	464b      	mov	r3, r9
 8009108:	eb4b 0303 	adc.w	r3, fp, r3
 800910c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800911c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009120:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009124:	460b      	mov	r3, r1
 8009126:	18db      	adds	r3, r3, r3
 8009128:	643b      	str	r3, [r7, #64]	@ 0x40
 800912a:	4613      	mov	r3, r2
 800912c:	eb42 0303 	adc.w	r3, r2, r3
 8009130:	647b      	str	r3, [r7, #68]	@ 0x44
 8009132:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009136:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800913a:	f7f7 fda5 	bl	8000c88 <__aeabi_uldivmod>
 800913e:	4602      	mov	r2, r0
 8009140:	460b      	mov	r3, r1
 8009142:	4611      	mov	r1, r2
 8009144:	4b3b      	ldr	r3, [pc, #236]	@ (8009234 <UART_SetConfig+0x2d4>)
 8009146:	fba3 2301 	umull	r2, r3, r3, r1
 800914a:	095b      	lsrs	r3, r3, #5
 800914c:	2264      	movs	r2, #100	@ 0x64
 800914e:	fb02 f303 	mul.w	r3, r2, r3
 8009152:	1acb      	subs	r3, r1, r3
 8009154:	00db      	lsls	r3, r3, #3
 8009156:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800915a:	4b36      	ldr	r3, [pc, #216]	@ (8009234 <UART_SetConfig+0x2d4>)
 800915c:	fba3 2302 	umull	r2, r3, r3, r2
 8009160:	095b      	lsrs	r3, r3, #5
 8009162:	005b      	lsls	r3, r3, #1
 8009164:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009168:	441c      	add	r4, r3
 800916a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800916e:	2200      	movs	r2, #0
 8009170:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009174:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009178:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800917c:	4642      	mov	r2, r8
 800917e:	464b      	mov	r3, r9
 8009180:	1891      	adds	r1, r2, r2
 8009182:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009184:	415b      	adcs	r3, r3
 8009186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009188:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800918c:	4641      	mov	r1, r8
 800918e:	1851      	adds	r1, r2, r1
 8009190:	6339      	str	r1, [r7, #48]	@ 0x30
 8009192:	4649      	mov	r1, r9
 8009194:	414b      	adcs	r3, r1
 8009196:	637b      	str	r3, [r7, #52]	@ 0x34
 8009198:	f04f 0200 	mov.w	r2, #0
 800919c:	f04f 0300 	mov.w	r3, #0
 80091a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80091a4:	4659      	mov	r1, fp
 80091a6:	00cb      	lsls	r3, r1, #3
 80091a8:	4651      	mov	r1, sl
 80091aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091ae:	4651      	mov	r1, sl
 80091b0:	00ca      	lsls	r2, r1, #3
 80091b2:	4610      	mov	r0, r2
 80091b4:	4619      	mov	r1, r3
 80091b6:	4603      	mov	r3, r0
 80091b8:	4642      	mov	r2, r8
 80091ba:	189b      	adds	r3, r3, r2
 80091bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091c0:	464b      	mov	r3, r9
 80091c2:	460a      	mov	r2, r1
 80091c4:	eb42 0303 	adc.w	r3, r2, r3
 80091c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091d0:	685b      	ldr	r3, [r3, #4]
 80091d2:	2200      	movs	r2, #0
 80091d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80091d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80091dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80091e0:	460b      	mov	r3, r1
 80091e2:	18db      	adds	r3, r3, r3
 80091e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091e6:	4613      	mov	r3, r2
 80091e8:	eb42 0303 	adc.w	r3, r2, r3
 80091ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80091f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80091f6:	f7f7 fd47 	bl	8000c88 <__aeabi_uldivmod>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009234 <UART_SetConfig+0x2d4>)
 8009200:	fba3 1302 	umull	r1, r3, r3, r2
 8009204:	095b      	lsrs	r3, r3, #5
 8009206:	2164      	movs	r1, #100	@ 0x64
 8009208:	fb01 f303 	mul.w	r3, r1, r3
 800920c:	1ad3      	subs	r3, r2, r3
 800920e:	00db      	lsls	r3, r3, #3
 8009210:	3332      	adds	r3, #50	@ 0x32
 8009212:	4a08      	ldr	r2, [pc, #32]	@ (8009234 <UART_SetConfig+0x2d4>)
 8009214:	fba2 2303 	umull	r2, r3, r2, r3
 8009218:	095b      	lsrs	r3, r3, #5
 800921a:	f003 0207 	and.w	r2, r3, #7
 800921e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	4422      	add	r2, r4
 8009226:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009228:	e106      	b.n	8009438 <UART_SetConfig+0x4d8>
 800922a:	bf00      	nop
 800922c:	40011000 	.word	0x40011000
 8009230:	40011400 	.word	0x40011400
 8009234:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009238:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800923c:	2200      	movs	r2, #0
 800923e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009242:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009246:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800924a:	4642      	mov	r2, r8
 800924c:	464b      	mov	r3, r9
 800924e:	1891      	adds	r1, r2, r2
 8009250:	6239      	str	r1, [r7, #32]
 8009252:	415b      	adcs	r3, r3
 8009254:	627b      	str	r3, [r7, #36]	@ 0x24
 8009256:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800925a:	4641      	mov	r1, r8
 800925c:	1854      	adds	r4, r2, r1
 800925e:	4649      	mov	r1, r9
 8009260:	eb43 0501 	adc.w	r5, r3, r1
 8009264:	f04f 0200 	mov.w	r2, #0
 8009268:	f04f 0300 	mov.w	r3, #0
 800926c:	00eb      	lsls	r3, r5, #3
 800926e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009272:	00e2      	lsls	r2, r4, #3
 8009274:	4614      	mov	r4, r2
 8009276:	461d      	mov	r5, r3
 8009278:	4643      	mov	r3, r8
 800927a:	18e3      	adds	r3, r4, r3
 800927c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009280:	464b      	mov	r3, r9
 8009282:	eb45 0303 	adc.w	r3, r5, r3
 8009286:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800928a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	2200      	movs	r2, #0
 8009292:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009296:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800929a:	f04f 0200 	mov.w	r2, #0
 800929e:	f04f 0300 	mov.w	r3, #0
 80092a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80092a6:	4629      	mov	r1, r5
 80092a8:	008b      	lsls	r3, r1, #2
 80092aa:	4621      	mov	r1, r4
 80092ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80092b0:	4621      	mov	r1, r4
 80092b2:	008a      	lsls	r2, r1, #2
 80092b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80092b8:	f7f7 fce6 	bl	8000c88 <__aeabi_uldivmod>
 80092bc:	4602      	mov	r2, r0
 80092be:	460b      	mov	r3, r1
 80092c0:	4b60      	ldr	r3, [pc, #384]	@ (8009444 <UART_SetConfig+0x4e4>)
 80092c2:	fba3 2302 	umull	r2, r3, r3, r2
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	011c      	lsls	r4, r3, #4
 80092ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092ce:	2200      	movs	r2, #0
 80092d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80092d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80092dc:	4642      	mov	r2, r8
 80092de:	464b      	mov	r3, r9
 80092e0:	1891      	adds	r1, r2, r2
 80092e2:	61b9      	str	r1, [r7, #24]
 80092e4:	415b      	adcs	r3, r3
 80092e6:	61fb      	str	r3, [r7, #28]
 80092e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092ec:	4641      	mov	r1, r8
 80092ee:	1851      	adds	r1, r2, r1
 80092f0:	6139      	str	r1, [r7, #16]
 80092f2:	4649      	mov	r1, r9
 80092f4:	414b      	adcs	r3, r1
 80092f6:	617b      	str	r3, [r7, #20]
 80092f8:	f04f 0200 	mov.w	r2, #0
 80092fc:	f04f 0300 	mov.w	r3, #0
 8009300:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009304:	4659      	mov	r1, fp
 8009306:	00cb      	lsls	r3, r1, #3
 8009308:	4651      	mov	r1, sl
 800930a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800930e:	4651      	mov	r1, sl
 8009310:	00ca      	lsls	r2, r1, #3
 8009312:	4610      	mov	r0, r2
 8009314:	4619      	mov	r1, r3
 8009316:	4603      	mov	r3, r0
 8009318:	4642      	mov	r2, r8
 800931a:	189b      	adds	r3, r3, r2
 800931c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009320:	464b      	mov	r3, r9
 8009322:	460a      	mov	r2, r1
 8009324:	eb42 0303 	adc.w	r3, r2, r3
 8009328:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009330:	685b      	ldr	r3, [r3, #4]
 8009332:	2200      	movs	r2, #0
 8009334:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009336:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009338:	f04f 0200 	mov.w	r2, #0
 800933c:	f04f 0300 	mov.w	r3, #0
 8009340:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009344:	4649      	mov	r1, r9
 8009346:	008b      	lsls	r3, r1, #2
 8009348:	4641      	mov	r1, r8
 800934a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800934e:	4641      	mov	r1, r8
 8009350:	008a      	lsls	r2, r1, #2
 8009352:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009356:	f7f7 fc97 	bl	8000c88 <__aeabi_uldivmod>
 800935a:	4602      	mov	r2, r0
 800935c:	460b      	mov	r3, r1
 800935e:	4611      	mov	r1, r2
 8009360:	4b38      	ldr	r3, [pc, #224]	@ (8009444 <UART_SetConfig+0x4e4>)
 8009362:	fba3 2301 	umull	r2, r3, r3, r1
 8009366:	095b      	lsrs	r3, r3, #5
 8009368:	2264      	movs	r2, #100	@ 0x64
 800936a:	fb02 f303 	mul.w	r3, r2, r3
 800936e:	1acb      	subs	r3, r1, r3
 8009370:	011b      	lsls	r3, r3, #4
 8009372:	3332      	adds	r3, #50	@ 0x32
 8009374:	4a33      	ldr	r2, [pc, #204]	@ (8009444 <UART_SetConfig+0x4e4>)
 8009376:	fba2 2303 	umull	r2, r3, r2, r3
 800937a:	095b      	lsrs	r3, r3, #5
 800937c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009380:	441c      	add	r4, r3
 8009382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009386:	2200      	movs	r2, #0
 8009388:	673b      	str	r3, [r7, #112]	@ 0x70
 800938a:	677a      	str	r2, [r7, #116]	@ 0x74
 800938c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009390:	4642      	mov	r2, r8
 8009392:	464b      	mov	r3, r9
 8009394:	1891      	adds	r1, r2, r2
 8009396:	60b9      	str	r1, [r7, #8]
 8009398:	415b      	adcs	r3, r3
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80093a0:	4641      	mov	r1, r8
 80093a2:	1851      	adds	r1, r2, r1
 80093a4:	6039      	str	r1, [r7, #0]
 80093a6:	4649      	mov	r1, r9
 80093a8:	414b      	adcs	r3, r1
 80093aa:	607b      	str	r3, [r7, #4]
 80093ac:	f04f 0200 	mov.w	r2, #0
 80093b0:	f04f 0300 	mov.w	r3, #0
 80093b4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80093b8:	4659      	mov	r1, fp
 80093ba:	00cb      	lsls	r3, r1, #3
 80093bc:	4651      	mov	r1, sl
 80093be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093c2:	4651      	mov	r1, sl
 80093c4:	00ca      	lsls	r2, r1, #3
 80093c6:	4610      	mov	r0, r2
 80093c8:	4619      	mov	r1, r3
 80093ca:	4603      	mov	r3, r0
 80093cc:	4642      	mov	r2, r8
 80093ce:	189b      	adds	r3, r3, r2
 80093d0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093d2:	464b      	mov	r3, r9
 80093d4:	460a      	mov	r2, r1
 80093d6:	eb42 0303 	adc.w	r3, r2, r3
 80093da:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093e0:	685b      	ldr	r3, [r3, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	663b      	str	r3, [r7, #96]	@ 0x60
 80093e6:	667a      	str	r2, [r7, #100]	@ 0x64
 80093e8:	f04f 0200 	mov.w	r2, #0
 80093ec:	f04f 0300 	mov.w	r3, #0
 80093f0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80093f4:	4649      	mov	r1, r9
 80093f6:	008b      	lsls	r3, r1, #2
 80093f8:	4641      	mov	r1, r8
 80093fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093fe:	4641      	mov	r1, r8
 8009400:	008a      	lsls	r2, r1, #2
 8009402:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8009406:	f7f7 fc3f 	bl	8000c88 <__aeabi_uldivmod>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	4b0d      	ldr	r3, [pc, #52]	@ (8009444 <UART_SetConfig+0x4e4>)
 8009410:	fba3 1302 	umull	r1, r3, r3, r2
 8009414:	095b      	lsrs	r3, r3, #5
 8009416:	2164      	movs	r1, #100	@ 0x64
 8009418:	fb01 f303 	mul.w	r3, r1, r3
 800941c:	1ad3      	subs	r3, r2, r3
 800941e:	011b      	lsls	r3, r3, #4
 8009420:	3332      	adds	r3, #50	@ 0x32
 8009422:	4a08      	ldr	r2, [pc, #32]	@ (8009444 <UART_SetConfig+0x4e4>)
 8009424:	fba2 2303 	umull	r2, r3, r2, r3
 8009428:	095b      	lsrs	r3, r3, #5
 800942a:	f003 020f 	and.w	r2, r3, #15
 800942e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	4422      	add	r2, r4
 8009436:	609a      	str	r2, [r3, #8]
}
 8009438:	bf00      	nop
 800943a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800943e:	46bd      	mov	sp, r7
 8009440:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009444:	51eb851f 	.word	0x51eb851f

08009448 <atof>:
 8009448:	2100      	movs	r1, #0
 800944a:	f000 be0b 	b.w	800a064 <strtod>

0800944e <sulp>:
 800944e:	b570      	push	{r4, r5, r6, lr}
 8009450:	4604      	mov	r4, r0
 8009452:	460d      	mov	r5, r1
 8009454:	ec45 4b10 	vmov	d0, r4, r5
 8009458:	4616      	mov	r6, r2
 800945a:	f003 fe25 	bl	800d0a8 <__ulp>
 800945e:	ec51 0b10 	vmov	r0, r1, d0
 8009462:	b17e      	cbz	r6, 8009484 <sulp+0x36>
 8009464:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009468:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800946c:	2b00      	cmp	r3, #0
 800946e:	dd09      	ble.n	8009484 <sulp+0x36>
 8009470:	051b      	lsls	r3, r3, #20
 8009472:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009476:	2400      	movs	r4, #0
 8009478:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800947c:	4622      	mov	r2, r4
 800947e:	462b      	mov	r3, r5
 8009480:	f7f7 f8ba 	bl	80005f8 <__aeabi_dmul>
 8009484:	ec41 0b10 	vmov	d0, r0, r1
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	0000      	movs	r0, r0
 800948c:	0000      	movs	r0, r0
	...

08009490 <_strtod_l>:
 8009490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009494:	b09f      	sub	sp, #124	@ 0x7c
 8009496:	460c      	mov	r4, r1
 8009498:	9217      	str	r2, [sp, #92]	@ 0x5c
 800949a:	2200      	movs	r2, #0
 800949c:	921a      	str	r2, [sp, #104]	@ 0x68
 800949e:	9005      	str	r0, [sp, #20]
 80094a0:	f04f 0a00 	mov.w	sl, #0
 80094a4:	f04f 0b00 	mov.w	fp, #0
 80094a8:	460a      	mov	r2, r1
 80094aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80094ac:	7811      	ldrb	r1, [r2, #0]
 80094ae:	292b      	cmp	r1, #43	@ 0x2b
 80094b0:	d04a      	beq.n	8009548 <_strtod_l+0xb8>
 80094b2:	d838      	bhi.n	8009526 <_strtod_l+0x96>
 80094b4:	290d      	cmp	r1, #13
 80094b6:	d832      	bhi.n	800951e <_strtod_l+0x8e>
 80094b8:	2908      	cmp	r1, #8
 80094ba:	d832      	bhi.n	8009522 <_strtod_l+0x92>
 80094bc:	2900      	cmp	r1, #0
 80094be:	d03b      	beq.n	8009538 <_strtod_l+0xa8>
 80094c0:	2200      	movs	r2, #0
 80094c2:	920b      	str	r2, [sp, #44]	@ 0x2c
 80094c4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80094c6:	782a      	ldrb	r2, [r5, #0]
 80094c8:	2a30      	cmp	r2, #48	@ 0x30
 80094ca:	f040 80b3 	bne.w	8009634 <_strtod_l+0x1a4>
 80094ce:	786a      	ldrb	r2, [r5, #1]
 80094d0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80094d4:	2a58      	cmp	r2, #88	@ 0x58
 80094d6:	d16e      	bne.n	80095b6 <_strtod_l+0x126>
 80094d8:	9302      	str	r3, [sp, #8]
 80094da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80094dc:	9301      	str	r3, [sp, #4]
 80094de:	ab1a      	add	r3, sp, #104	@ 0x68
 80094e0:	9300      	str	r3, [sp, #0]
 80094e2:	4a8e      	ldr	r2, [pc, #568]	@ (800971c <_strtod_l+0x28c>)
 80094e4:	9805      	ldr	r0, [sp, #20]
 80094e6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80094e8:	a919      	add	r1, sp, #100	@ 0x64
 80094ea:	f002 fecf 	bl	800c28c <__gethex>
 80094ee:	f010 060f 	ands.w	r6, r0, #15
 80094f2:	4604      	mov	r4, r0
 80094f4:	d005      	beq.n	8009502 <_strtod_l+0x72>
 80094f6:	2e06      	cmp	r6, #6
 80094f8:	d128      	bne.n	800954c <_strtod_l+0xbc>
 80094fa:	3501      	adds	r5, #1
 80094fc:	2300      	movs	r3, #0
 80094fe:	9519      	str	r5, [sp, #100]	@ 0x64
 8009500:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009502:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009504:	2b00      	cmp	r3, #0
 8009506:	f040 858e 	bne.w	800a026 <_strtod_l+0xb96>
 800950a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800950c:	b1cb      	cbz	r3, 8009542 <_strtod_l+0xb2>
 800950e:	4652      	mov	r2, sl
 8009510:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009514:	ec43 2b10 	vmov	d0, r2, r3
 8009518:	b01f      	add	sp, #124	@ 0x7c
 800951a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800951e:	2920      	cmp	r1, #32
 8009520:	d1ce      	bne.n	80094c0 <_strtod_l+0x30>
 8009522:	3201      	adds	r2, #1
 8009524:	e7c1      	b.n	80094aa <_strtod_l+0x1a>
 8009526:	292d      	cmp	r1, #45	@ 0x2d
 8009528:	d1ca      	bne.n	80094c0 <_strtod_l+0x30>
 800952a:	2101      	movs	r1, #1
 800952c:	910b      	str	r1, [sp, #44]	@ 0x2c
 800952e:	1c51      	adds	r1, r2, #1
 8009530:	9119      	str	r1, [sp, #100]	@ 0x64
 8009532:	7852      	ldrb	r2, [r2, #1]
 8009534:	2a00      	cmp	r2, #0
 8009536:	d1c5      	bne.n	80094c4 <_strtod_l+0x34>
 8009538:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800953a:	9419      	str	r4, [sp, #100]	@ 0x64
 800953c:	2b00      	cmp	r3, #0
 800953e:	f040 8570 	bne.w	800a022 <_strtod_l+0xb92>
 8009542:	4652      	mov	r2, sl
 8009544:	465b      	mov	r3, fp
 8009546:	e7e5      	b.n	8009514 <_strtod_l+0x84>
 8009548:	2100      	movs	r1, #0
 800954a:	e7ef      	b.n	800952c <_strtod_l+0x9c>
 800954c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800954e:	b13a      	cbz	r2, 8009560 <_strtod_l+0xd0>
 8009550:	2135      	movs	r1, #53	@ 0x35
 8009552:	a81c      	add	r0, sp, #112	@ 0x70
 8009554:	f003 fea2 	bl	800d29c <__copybits>
 8009558:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800955a:	9805      	ldr	r0, [sp, #20]
 800955c:	f003 fa70 	bl	800ca40 <_Bfree>
 8009560:	3e01      	subs	r6, #1
 8009562:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009564:	2e04      	cmp	r6, #4
 8009566:	d806      	bhi.n	8009576 <_strtod_l+0xe6>
 8009568:	e8df f006 	tbb	[pc, r6]
 800956c:	201d0314 	.word	0x201d0314
 8009570:	14          	.byte	0x14
 8009571:	00          	.byte	0x00
 8009572:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009576:	05e1      	lsls	r1, r4, #23
 8009578:	bf48      	it	mi
 800957a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800957e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009582:	0d1b      	lsrs	r3, r3, #20
 8009584:	051b      	lsls	r3, r3, #20
 8009586:	2b00      	cmp	r3, #0
 8009588:	d1bb      	bne.n	8009502 <_strtod_l+0x72>
 800958a:	f001 ff17 	bl	800b3bc <__errno>
 800958e:	2322      	movs	r3, #34	@ 0x22
 8009590:	6003      	str	r3, [r0, #0]
 8009592:	e7b6      	b.n	8009502 <_strtod_l+0x72>
 8009594:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009598:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800959c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80095a0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80095a4:	e7e7      	b.n	8009576 <_strtod_l+0xe6>
 80095a6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009724 <_strtod_l+0x294>
 80095aa:	e7e4      	b.n	8009576 <_strtod_l+0xe6>
 80095ac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80095b0:	f04f 3aff 	mov.w	sl, #4294967295
 80095b4:	e7df      	b.n	8009576 <_strtod_l+0xe6>
 80095b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80095bc:	785b      	ldrb	r3, [r3, #1]
 80095be:	2b30      	cmp	r3, #48	@ 0x30
 80095c0:	d0f9      	beq.n	80095b6 <_strtod_l+0x126>
 80095c2:	2b00      	cmp	r3, #0
 80095c4:	d09d      	beq.n	8009502 <_strtod_l+0x72>
 80095c6:	2301      	movs	r3, #1
 80095c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80095ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80095cc:	930c      	str	r3, [sp, #48]	@ 0x30
 80095ce:	2300      	movs	r3, #0
 80095d0:	9308      	str	r3, [sp, #32]
 80095d2:	930a      	str	r3, [sp, #40]	@ 0x28
 80095d4:	461f      	mov	r7, r3
 80095d6:	220a      	movs	r2, #10
 80095d8:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80095da:	7805      	ldrb	r5, [r0, #0]
 80095dc:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80095e0:	b2d9      	uxtb	r1, r3
 80095e2:	2909      	cmp	r1, #9
 80095e4:	d928      	bls.n	8009638 <_strtod_l+0x1a8>
 80095e6:	494e      	ldr	r1, [pc, #312]	@ (8009720 <_strtod_l+0x290>)
 80095e8:	2201      	movs	r2, #1
 80095ea:	f001 fe19 	bl	800b220 <strncmp>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d032      	beq.n	8009658 <_strtod_l+0x1c8>
 80095f2:	2000      	movs	r0, #0
 80095f4:	462a      	mov	r2, r5
 80095f6:	4681      	mov	r9, r0
 80095f8:	463d      	mov	r5, r7
 80095fa:	4603      	mov	r3, r0
 80095fc:	2a65      	cmp	r2, #101	@ 0x65
 80095fe:	d001      	beq.n	8009604 <_strtod_l+0x174>
 8009600:	2a45      	cmp	r2, #69	@ 0x45
 8009602:	d114      	bne.n	800962e <_strtod_l+0x19e>
 8009604:	b91d      	cbnz	r5, 800960e <_strtod_l+0x17e>
 8009606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009608:	4302      	orrs	r2, r0
 800960a:	d095      	beq.n	8009538 <_strtod_l+0xa8>
 800960c:	2500      	movs	r5, #0
 800960e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009610:	1c62      	adds	r2, r4, #1
 8009612:	9219      	str	r2, [sp, #100]	@ 0x64
 8009614:	7862      	ldrb	r2, [r4, #1]
 8009616:	2a2b      	cmp	r2, #43	@ 0x2b
 8009618:	d077      	beq.n	800970a <_strtod_l+0x27a>
 800961a:	2a2d      	cmp	r2, #45	@ 0x2d
 800961c:	d07b      	beq.n	8009716 <_strtod_l+0x286>
 800961e:	f04f 0c00 	mov.w	ip, #0
 8009622:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009626:	2909      	cmp	r1, #9
 8009628:	f240 8082 	bls.w	8009730 <_strtod_l+0x2a0>
 800962c:	9419      	str	r4, [sp, #100]	@ 0x64
 800962e:	f04f 0800 	mov.w	r8, #0
 8009632:	e0a2      	b.n	800977a <_strtod_l+0x2ea>
 8009634:	2300      	movs	r3, #0
 8009636:	e7c7      	b.n	80095c8 <_strtod_l+0x138>
 8009638:	2f08      	cmp	r7, #8
 800963a:	bfd5      	itete	le
 800963c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800963e:	9908      	ldrgt	r1, [sp, #32]
 8009640:	fb02 3301 	mlale	r3, r2, r1, r3
 8009644:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009648:	f100 0001 	add.w	r0, r0, #1
 800964c:	bfd4      	ite	le
 800964e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009650:	9308      	strgt	r3, [sp, #32]
 8009652:	3701      	adds	r7, #1
 8009654:	9019      	str	r0, [sp, #100]	@ 0x64
 8009656:	e7bf      	b.n	80095d8 <_strtod_l+0x148>
 8009658:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800965a:	1c5a      	adds	r2, r3, #1
 800965c:	9219      	str	r2, [sp, #100]	@ 0x64
 800965e:	785a      	ldrb	r2, [r3, #1]
 8009660:	b37f      	cbz	r7, 80096c2 <_strtod_l+0x232>
 8009662:	4681      	mov	r9, r0
 8009664:	463d      	mov	r5, r7
 8009666:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800966a:	2b09      	cmp	r3, #9
 800966c:	d912      	bls.n	8009694 <_strtod_l+0x204>
 800966e:	2301      	movs	r3, #1
 8009670:	e7c4      	b.n	80095fc <_strtod_l+0x16c>
 8009672:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009674:	1c5a      	adds	r2, r3, #1
 8009676:	9219      	str	r2, [sp, #100]	@ 0x64
 8009678:	785a      	ldrb	r2, [r3, #1]
 800967a:	3001      	adds	r0, #1
 800967c:	2a30      	cmp	r2, #48	@ 0x30
 800967e:	d0f8      	beq.n	8009672 <_strtod_l+0x1e2>
 8009680:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009684:	2b08      	cmp	r3, #8
 8009686:	f200 84d3 	bhi.w	800a030 <_strtod_l+0xba0>
 800968a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800968c:	930c      	str	r3, [sp, #48]	@ 0x30
 800968e:	4681      	mov	r9, r0
 8009690:	2000      	movs	r0, #0
 8009692:	4605      	mov	r5, r0
 8009694:	3a30      	subs	r2, #48	@ 0x30
 8009696:	f100 0301 	add.w	r3, r0, #1
 800969a:	d02a      	beq.n	80096f2 <_strtod_l+0x262>
 800969c:	4499      	add	r9, r3
 800969e:	eb00 0c05 	add.w	ip, r0, r5
 80096a2:	462b      	mov	r3, r5
 80096a4:	210a      	movs	r1, #10
 80096a6:	4563      	cmp	r3, ip
 80096a8:	d10d      	bne.n	80096c6 <_strtod_l+0x236>
 80096aa:	1c69      	adds	r1, r5, #1
 80096ac:	4401      	add	r1, r0
 80096ae:	4428      	add	r0, r5
 80096b0:	2808      	cmp	r0, #8
 80096b2:	dc16      	bgt.n	80096e2 <_strtod_l+0x252>
 80096b4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80096b6:	230a      	movs	r3, #10
 80096b8:	fb03 2300 	mla	r3, r3, r0, r2
 80096bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80096be:	2300      	movs	r3, #0
 80096c0:	e018      	b.n	80096f4 <_strtod_l+0x264>
 80096c2:	4638      	mov	r0, r7
 80096c4:	e7da      	b.n	800967c <_strtod_l+0x1ec>
 80096c6:	2b08      	cmp	r3, #8
 80096c8:	f103 0301 	add.w	r3, r3, #1
 80096cc:	dc03      	bgt.n	80096d6 <_strtod_l+0x246>
 80096ce:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80096d0:	434e      	muls	r6, r1
 80096d2:	960a      	str	r6, [sp, #40]	@ 0x28
 80096d4:	e7e7      	b.n	80096a6 <_strtod_l+0x216>
 80096d6:	2b10      	cmp	r3, #16
 80096d8:	bfde      	ittt	le
 80096da:	9e08      	ldrle	r6, [sp, #32]
 80096dc:	434e      	mulle	r6, r1
 80096de:	9608      	strle	r6, [sp, #32]
 80096e0:	e7e1      	b.n	80096a6 <_strtod_l+0x216>
 80096e2:	280f      	cmp	r0, #15
 80096e4:	dceb      	bgt.n	80096be <_strtod_l+0x22e>
 80096e6:	9808      	ldr	r0, [sp, #32]
 80096e8:	230a      	movs	r3, #10
 80096ea:	fb03 2300 	mla	r3, r3, r0, r2
 80096ee:	9308      	str	r3, [sp, #32]
 80096f0:	e7e5      	b.n	80096be <_strtod_l+0x22e>
 80096f2:	4629      	mov	r1, r5
 80096f4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80096f6:	1c50      	adds	r0, r2, #1
 80096f8:	9019      	str	r0, [sp, #100]	@ 0x64
 80096fa:	7852      	ldrb	r2, [r2, #1]
 80096fc:	4618      	mov	r0, r3
 80096fe:	460d      	mov	r5, r1
 8009700:	e7b1      	b.n	8009666 <_strtod_l+0x1d6>
 8009702:	f04f 0900 	mov.w	r9, #0
 8009706:	2301      	movs	r3, #1
 8009708:	e77d      	b.n	8009606 <_strtod_l+0x176>
 800970a:	f04f 0c00 	mov.w	ip, #0
 800970e:	1ca2      	adds	r2, r4, #2
 8009710:	9219      	str	r2, [sp, #100]	@ 0x64
 8009712:	78a2      	ldrb	r2, [r4, #2]
 8009714:	e785      	b.n	8009622 <_strtod_l+0x192>
 8009716:	f04f 0c01 	mov.w	ip, #1
 800971a:	e7f8      	b.n	800970e <_strtod_l+0x27e>
 800971c:	0800f504 	.word	0x0800f504
 8009720:	0800f4ec 	.word	0x0800f4ec
 8009724:	7ff00000 	.word	0x7ff00000
 8009728:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800972a:	1c51      	adds	r1, r2, #1
 800972c:	9119      	str	r1, [sp, #100]	@ 0x64
 800972e:	7852      	ldrb	r2, [r2, #1]
 8009730:	2a30      	cmp	r2, #48	@ 0x30
 8009732:	d0f9      	beq.n	8009728 <_strtod_l+0x298>
 8009734:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009738:	2908      	cmp	r1, #8
 800973a:	f63f af78 	bhi.w	800962e <_strtod_l+0x19e>
 800973e:	3a30      	subs	r2, #48	@ 0x30
 8009740:	920e      	str	r2, [sp, #56]	@ 0x38
 8009742:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009744:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009746:	f04f 080a 	mov.w	r8, #10
 800974a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800974c:	1c56      	adds	r6, r2, #1
 800974e:	9619      	str	r6, [sp, #100]	@ 0x64
 8009750:	7852      	ldrb	r2, [r2, #1]
 8009752:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009756:	f1be 0f09 	cmp.w	lr, #9
 800975a:	d939      	bls.n	80097d0 <_strtod_l+0x340>
 800975c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800975e:	1a76      	subs	r6, r6, r1
 8009760:	2e08      	cmp	r6, #8
 8009762:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009766:	dc03      	bgt.n	8009770 <_strtod_l+0x2e0>
 8009768:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800976a:	4588      	cmp	r8, r1
 800976c:	bfa8      	it	ge
 800976e:	4688      	movge	r8, r1
 8009770:	f1bc 0f00 	cmp.w	ip, #0
 8009774:	d001      	beq.n	800977a <_strtod_l+0x2ea>
 8009776:	f1c8 0800 	rsb	r8, r8, #0
 800977a:	2d00      	cmp	r5, #0
 800977c:	d14e      	bne.n	800981c <_strtod_l+0x38c>
 800977e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009780:	4308      	orrs	r0, r1
 8009782:	f47f aebe 	bne.w	8009502 <_strtod_l+0x72>
 8009786:	2b00      	cmp	r3, #0
 8009788:	f47f aed6 	bne.w	8009538 <_strtod_l+0xa8>
 800978c:	2a69      	cmp	r2, #105	@ 0x69
 800978e:	d028      	beq.n	80097e2 <_strtod_l+0x352>
 8009790:	dc25      	bgt.n	80097de <_strtod_l+0x34e>
 8009792:	2a49      	cmp	r2, #73	@ 0x49
 8009794:	d025      	beq.n	80097e2 <_strtod_l+0x352>
 8009796:	2a4e      	cmp	r2, #78	@ 0x4e
 8009798:	f47f aece 	bne.w	8009538 <_strtod_l+0xa8>
 800979c:	499b      	ldr	r1, [pc, #620]	@ (8009a0c <_strtod_l+0x57c>)
 800979e:	a819      	add	r0, sp, #100	@ 0x64
 80097a0:	f002 ff96 	bl	800c6d0 <__match>
 80097a4:	2800      	cmp	r0, #0
 80097a6:	f43f aec7 	beq.w	8009538 <_strtod_l+0xa8>
 80097aa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097ac:	781b      	ldrb	r3, [r3, #0]
 80097ae:	2b28      	cmp	r3, #40	@ 0x28
 80097b0:	d12e      	bne.n	8009810 <_strtod_l+0x380>
 80097b2:	4997      	ldr	r1, [pc, #604]	@ (8009a10 <_strtod_l+0x580>)
 80097b4:	aa1c      	add	r2, sp, #112	@ 0x70
 80097b6:	a819      	add	r0, sp, #100	@ 0x64
 80097b8:	f002 ff9e 	bl	800c6f8 <__hexnan>
 80097bc:	2805      	cmp	r0, #5
 80097be:	d127      	bne.n	8009810 <_strtod_l+0x380>
 80097c0:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80097c2:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80097c6:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80097ca:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80097ce:	e698      	b.n	8009502 <_strtod_l+0x72>
 80097d0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097d2:	fb08 2101 	mla	r1, r8, r1, r2
 80097d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80097da:	920e      	str	r2, [sp, #56]	@ 0x38
 80097dc:	e7b5      	b.n	800974a <_strtod_l+0x2ba>
 80097de:	2a6e      	cmp	r2, #110	@ 0x6e
 80097e0:	e7da      	b.n	8009798 <_strtod_l+0x308>
 80097e2:	498c      	ldr	r1, [pc, #560]	@ (8009a14 <_strtod_l+0x584>)
 80097e4:	a819      	add	r0, sp, #100	@ 0x64
 80097e6:	f002 ff73 	bl	800c6d0 <__match>
 80097ea:	2800      	cmp	r0, #0
 80097ec:	f43f aea4 	beq.w	8009538 <_strtod_l+0xa8>
 80097f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80097f2:	4989      	ldr	r1, [pc, #548]	@ (8009a18 <_strtod_l+0x588>)
 80097f4:	3b01      	subs	r3, #1
 80097f6:	a819      	add	r0, sp, #100	@ 0x64
 80097f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80097fa:	f002 ff69 	bl	800c6d0 <__match>
 80097fe:	b910      	cbnz	r0, 8009806 <_strtod_l+0x376>
 8009800:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009802:	3301      	adds	r3, #1
 8009804:	9319      	str	r3, [sp, #100]	@ 0x64
 8009806:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009a28 <_strtod_l+0x598>
 800980a:	f04f 0a00 	mov.w	sl, #0
 800980e:	e678      	b.n	8009502 <_strtod_l+0x72>
 8009810:	4882      	ldr	r0, [pc, #520]	@ (8009a1c <_strtod_l+0x58c>)
 8009812:	f001 fe11 	bl	800b438 <nan>
 8009816:	ec5b ab10 	vmov	sl, fp, d0
 800981a:	e672      	b.n	8009502 <_strtod_l+0x72>
 800981c:	eba8 0309 	sub.w	r3, r8, r9
 8009820:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009822:	9309      	str	r3, [sp, #36]	@ 0x24
 8009824:	2f00      	cmp	r7, #0
 8009826:	bf08      	it	eq
 8009828:	462f      	moveq	r7, r5
 800982a:	2d10      	cmp	r5, #16
 800982c:	462c      	mov	r4, r5
 800982e:	bfa8      	it	ge
 8009830:	2410      	movge	r4, #16
 8009832:	f7f6 fe67 	bl	8000504 <__aeabi_ui2d>
 8009836:	2d09      	cmp	r5, #9
 8009838:	4682      	mov	sl, r0
 800983a:	468b      	mov	fp, r1
 800983c:	dc13      	bgt.n	8009866 <_strtod_l+0x3d6>
 800983e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009840:	2b00      	cmp	r3, #0
 8009842:	f43f ae5e 	beq.w	8009502 <_strtod_l+0x72>
 8009846:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009848:	dd78      	ble.n	800993c <_strtod_l+0x4ac>
 800984a:	2b16      	cmp	r3, #22
 800984c:	dc5f      	bgt.n	800990e <_strtod_l+0x47e>
 800984e:	4974      	ldr	r1, [pc, #464]	@ (8009a20 <_strtod_l+0x590>)
 8009850:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009854:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009858:	4652      	mov	r2, sl
 800985a:	465b      	mov	r3, fp
 800985c:	f7f6 fecc 	bl	80005f8 <__aeabi_dmul>
 8009860:	4682      	mov	sl, r0
 8009862:	468b      	mov	fp, r1
 8009864:	e64d      	b.n	8009502 <_strtod_l+0x72>
 8009866:	4b6e      	ldr	r3, [pc, #440]	@ (8009a20 <_strtod_l+0x590>)
 8009868:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800986c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009870:	f7f6 fec2 	bl	80005f8 <__aeabi_dmul>
 8009874:	4682      	mov	sl, r0
 8009876:	9808      	ldr	r0, [sp, #32]
 8009878:	468b      	mov	fp, r1
 800987a:	f7f6 fe43 	bl	8000504 <__aeabi_ui2d>
 800987e:	4602      	mov	r2, r0
 8009880:	460b      	mov	r3, r1
 8009882:	4650      	mov	r0, sl
 8009884:	4659      	mov	r1, fp
 8009886:	f7f6 fd01 	bl	800028c <__adddf3>
 800988a:	2d0f      	cmp	r5, #15
 800988c:	4682      	mov	sl, r0
 800988e:	468b      	mov	fp, r1
 8009890:	ddd5      	ble.n	800983e <_strtod_l+0x3ae>
 8009892:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009894:	1b2c      	subs	r4, r5, r4
 8009896:	441c      	add	r4, r3
 8009898:	2c00      	cmp	r4, #0
 800989a:	f340 8096 	ble.w	80099ca <_strtod_l+0x53a>
 800989e:	f014 030f 	ands.w	r3, r4, #15
 80098a2:	d00a      	beq.n	80098ba <_strtod_l+0x42a>
 80098a4:	495e      	ldr	r1, [pc, #376]	@ (8009a20 <_strtod_l+0x590>)
 80098a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098aa:	4652      	mov	r2, sl
 80098ac:	465b      	mov	r3, fp
 80098ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098b2:	f7f6 fea1 	bl	80005f8 <__aeabi_dmul>
 80098b6:	4682      	mov	sl, r0
 80098b8:	468b      	mov	fp, r1
 80098ba:	f034 040f 	bics.w	r4, r4, #15
 80098be:	d073      	beq.n	80099a8 <_strtod_l+0x518>
 80098c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80098c4:	dd48      	ble.n	8009958 <_strtod_l+0x4c8>
 80098c6:	2400      	movs	r4, #0
 80098c8:	46a0      	mov	r8, r4
 80098ca:	940a      	str	r4, [sp, #40]	@ 0x28
 80098cc:	46a1      	mov	r9, r4
 80098ce:	9a05      	ldr	r2, [sp, #20]
 80098d0:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009a28 <_strtod_l+0x598>
 80098d4:	2322      	movs	r3, #34	@ 0x22
 80098d6:	6013      	str	r3, [r2, #0]
 80098d8:	f04f 0a00 	mov.w	sl, #0
 80098dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80098de:	2b00      	cmp	r3, #0
 80098e0:	f43f ae0f 	beq.w	8009502 <_strtod_l+0x72>
 80098e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80098e6:	9805      	ldr	r0, [sp, #20]
 80098e8:	f003 f8aa 	bl	800ca40 <_Bfree>
 80098ec:	9805      	ldr	r0, [sp, #20]
 80098ee:	4649      	mov	r1, r9
 80098f0:	f003 f8a6 	bl	800ca40 <_Bfree>
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	4641      	mov	r1, r8
 80098f8:	f003 f8a2 	bl	800ca40 <_Bfree>
 80098fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80098fe:	9805      	ldr	r0, [sp, #20]
 8009900:	f003 f89e 	bl	800ca40 <_Bfree>
 8009904:	9805      	ldr	r0, [sp, #20]
 8009906:	4621      	mov	r1, r4
 8009908:	f003 f89a 	bl	800ca40 <_Bfree>
 800990c:	e5f9      	b.n	8009502 <_strtod_l+0x72>
 800990e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009910:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009914:	4293      	cmp	r3, r2
 8009916:	dbbc      	blt.n	8009892 <_strtod_l+0x402>
 8009918:	4c41      	ldr	r4, [pc, #260]	@ (8009a20 <_strtod_l+0x590>)
 800991a:	f1c5 050f 	rsb	r5, r5, #15
 800991e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009922:	4652      	mov	r2, sl
 8009924:	465b      	mov	r3, fp
 8009926:	e9d1 0100 	ldrd	r0, r1, [r1]
 800992a:	f7f6 fe65 	bl	80005f8 <__aeabi_dmul>
 800992e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009930:	1b5d      	subs	r5, r3, r5
 8009932:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009936:	e9d4 2300 	ldrd	r2, r3, [r4]
 800993a:	e78f      	b.n	800985c <_strtod_l+0x3cc>
 800993c:	3316      	adds	r3, #22
 800993e:	dba8      	blt.n	8009892 <_strtod_l+0x402>
 8009940:	4b37      	ldr	r3, [pc, #220]	@ (8009a20 <_strtod_l+0x590>)
 8009942:	eba9 0808 	sub.w	r8, r9, r8
 8009946:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800994a:	e9d8 2300 	ldrd	r2, r3, [r8]
 800994e:	4650      	mov	r0, sl
 8009950:	4659      	mov	r1, fp
 8009952:	f7f6 ff7b 	bl	800084c <__aeabi_ddiv>
 8009956:	e783      	b.n	8009860 <_strtod_l+0x3d0>
 8009958:	4b32      	ldr	r3, [pc, #200]	@ (8009a24 <_strtod_l+0x594>)
 800995a:	9308      	str	r3, [sp, #32]
 800995c:	2300      	movs	r3, #0
 800995e:	1124      	asrs	r4, r4, #4
 8009960:	4650      	mov	r0, sl
 8009962:	4659      	mov	r1, fp
 8009964:	461e      	mov	r6, r3
 8009966:	2c01      	cmp	r4, #1
 8009968:	dc21      	bgt.n	80099ae <_strtod_l+0x51e>
 800996a:	b10b      	cbz	r3, 8009970 <_strtod_l+0x4e0>
 800996c:	4682      	mov	sl, r0
 800996e:	468b      	mov	fp, r1
 8009970:	492c      	ldr	r1, [pc, #176]	@ (8009a24 <_strtod_l+0x594>)
 8009972:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009976:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800997a:	4652      	mov	r2, sl
 800997c:	465b      	mov	r3, fp
 800997e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009982:	f7f6 fe39 	bl	80005f8 <__aeabi_dmul>
 8009986:	4b28      	ldr	r3, [pc, #160]	@ (8009a28 <_strtod_l+0x598>)
 8009988:	460a      	mov	r2, r1
 800998a:	400b      	ands	r3, r1
 800998c:	4927      	ldr	r1, [pc, #156]	@ (8009a2c <_strtod_l+0x59c>)
 800998e:	428b      	cmp	r3, r1
 8009990:	4682      	mov	sl, r0
 8009992:	d898      	bhi.n	80098c6 <_strtod_l+0x436>
 8009994:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009998:	428b      	cmp	r3, r1
 800999a:	bf86      	itte	hi
 800999c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009a30 <_strtod_l+0x5a0>
 80099a0:	f04f 3aff 	movhi.w	sl, #4294967295
 80099a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80099a8:	2300      	movs	r3, #0
 80099aa:	9308      	str	r3, [sp, #32]
 80099ac:	e07a      	b.n	8009aa4 <_strtod_l+0x614>
 80099ae:	07e2      	lsls	r2, r4, #31
 80099b0:	d505      	bpl.n	80099be <_strtod_l+0x52e>
 80099b2:	9b08      	ldr	r3, [sp, #32]
 80099b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099b8:	f7f6 fe1e 	bl	80005f8 <__aeabi_dmul>
 80099bc:	2301      	movs	r3, #1
 80099be:	9a08      	ldr	r2, [sp, #32]
 80099c0:	3208      	adds	r2, #8
 80099c2:	3601      	adds	r6, #1
 80099c4:	1064      	asrs	r4, r4, #1
 80099c6:	9208      	str	r2, [sp, #32]
 80099c8:	e7cd      	b.n	8009966 <_strtod_l+0x4d6>
 80099ca:	d0ed      	beq.n	80099a8 <_strtod_l+0x518>
 80099cc:	4264      	negs	r4, r4
 80099ce:	f014 020f 	ands.w	r2, r4, #15
 80099d2:	d00a      	beq.n	80099ea <_strtod_l+0x55a>
 80099d4:	4b12      	ldr	r3, [pc, #72]	@ (8009a20 <_strtod_l+0x590>)
 80099d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80099da:	4650      	mov	r0, sl
 80099dc:	4659      	mov	r1, fp
 80099de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e2:	f7f6 ff33 	bl	800084c <__aeabi_ddiv>
 80099e6:	4682      	mov	sl, r0
 80099e8:	468b      	mov	fp, r1
 80099ea:	1124      	asrs	r4, r4, #4
 80099ec:	d0dc      	beq.n	80099a8 <_strtod_l+0x518>
 80099ee:	2c1f      	cmp	r4, #31
 80099f0:	dd20      	ble.n	8009a34 <_strtod_l+0x5a4>
 80099f2:	2400      	movs	r4, #0
 80099f4:	46a0      	mov	r8, r4
 80099f6:	940a      	str	r4, [sp, #40]	@ 0x28
 80099f8:	46a1      	mov	r9, r4
 80099fa:	9a05      	ldr	r2, [sp, #20]
 80099fc:	2322      	movs	r3, #34	@ 0x22
 80099fe:	f04f 0a00 	mov.w	sl, #0
 8009a02:	f04f 0b00 	mov.w	fp, #0
 8009a06:	6013      	str	r3, [r2, #0]
 8009a08:	e768      	b.n	80098dc <_strtod_l+0x44c>
 8009a0a:	bf00      	nop
 8009a0c:	0800f54d 	.word	0x0800f54d
 8009a10:	0800f4f0 	.word	0x0800f4f0
 8009a14:	0800f545 	.word	0x0800f545
 8009a18:	0800f631 	.word	0x0800f631
 8009a1c:	0800f62d 	.word	0x0800f62d
 8009a20:	0800f798 	.word	0x0800f798
 8009a24:	0800f770 	.word	0x0800f770
 8009a28:	7ff00000 	.word	0x7ff00000
 8009a2c:	7ca00000 	.word	0x7ca00000
 8009a30:	7fefffff 	.word	0x7fefffff
 8009a34:	f014 0310 	ands.w	r3, r4, #16
 8009a38:	bf18      	it	ne
 8009a3a:	236a      	movne	r3, #106	@ 0x6a
 8009a3c:	4ea9      	ldr	r6, [pc, #676]	@ (8009ce4 <_strtod_l+0x854>)
 8009a3e:	9308      	str	r3, [sp, #32]
 8009a40:	4650      	mov	r0, sl
 8009a42:	4659      	mov	r1, fp
 8009a44:	2300      	movs	r3, #0
 8009a46:	07e2      	lsls	r2, r4, #31
 8009a48:	d504      	bpl.n	8009a54 <_strtod_l+0x5c4>
 8009a4a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a4e:	f7f6 fdd3 	bl	80005f8 <__aeabi_dmul>
 8009a52:	2301      	movs	r3, #1
 8009a54:	1064      	asrs	r4, r4, #1
 8009a56:	f106 0608 	add.w	r6, r6, #8
 8009a5a:	d1f4      	bne.n	8009a46 <_strtod_l+0x5b6>
 8009a5c:	b10b      	cbz	r3, 8009a62 <_strtod_l+0x5d2>
 8009a5e:	4682      	mov	sl, r0
 8009a60:	468b      	mov	fp, r1
 8009a62:	9b08      	ldr	r3, [sp, #32]
 8009a64:	b1b3      	cbz	r3, 8009a94 <_strtod_l+0x604>
 8009a66:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009a6a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	4659      	mov	r1, fp
 8009a72:	dd0f      	ble.n	8009a94 <_strtod_l+0x604>
 8009a74:	2b1f      	cmp	r3, #31
 8009a76:	dd55      	ble.n	8009b24 <_strtod_l+0x694>
 8009a78:	2b34      	cmp	r3, #52	@ 0x34
 8009a7a:	bfde      	ittt	le
 8009a7c:	f04f 33ff 	movle.w	r3, #4294967295
 8009a80:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009a84:	4093      	lslle	r3, r2
 8009a86:	f04f 0a00 	mov.w	sl, #0
 8009a8a:	bfcc      	ite	gt
 8009a8c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009a90:	ea03 0b01 	andle.w	fp, r3, r1
 8009a94:	2200      	movs	r2, #0
 8009a96:	2300      	movs	r3, #0
 8009a98:	4650      	mov	r0, sl
 8009a9a:	4659      	mov	r1, fp
 8009a9c:	f7f7 f814 	bl	8000ac8 <__aeabi_dcmpeq>
 8009aa0:	2800      	cmp	r0, #0
 8009aa2:	d1a6      	bne.n	80099f2 <_strtod_l+0x562>
 8009aa4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aa6:	9300      	str	r3, [sp, #0]
 8009aa8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009aaa:	9805      	ldr	r0, [sp, #20]
 8009aac:	462b      	mov	r3, r5
 8009aae:	463a      	mov	r2, r7
 8009ab0:	f003 f82e 	bl	800cb10 <__s2b>
 8009ab4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009ab6:	2800      	cmp	r0, #0
 8009ab8:	f43f af05 	beq.w	80098c6 <_strtod_l+0x436>
 8009abc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009abe:	2a00      	cmp	r2, #0
 8009ac0:	eba9 0308 	sub.w	r3, r9, r8
 8009ac4:	bfa8      	it	ge
 8009ac6:	2300      	movge	r3, #0
 8009ac8:	9312      	str	r3, [sp, #72]	@ 0x48
 8009aca:	2400      	movs	r4, #0
 8009acc:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ad0:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ad2:	46a0      	mov	r8, r4
 8009ad4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ad6:	9805      	ldr	r0, [sp, #20]
 8009ad8:	6859      	ldr	r1, [r3, #4]
 8009ada:	f002 ff71 	bl	800c9c0 <_Balloc>
 8009ade:	4681      	mov	r9, r0
 8009ae0:	2800      	cmp	r0, #0
 8009ae2:	f43f aef4 	beq.w	80098ce <_strtod_l+0x43e>
 8009ae6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ae8:	691a      	ldr	r2, [r3, #16]
 8009aea:	3202      	adds	r2, #2
 8009aec:	f103 010c 	add.w	r1, r3, #12
 8009af0:	0092      	lsls	r2, r2, #2
 8009af2:	300c      	adds	r0, #12
 8009af4:	f001 fc8f 	bl	800b416 <memcpy>
 8009af8:	ec4b ab10 	vmov	d0, sl, fp
 8009afc:	9805      	ldr	r0, [sp, #20]
 8009afe:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b00:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b02:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b06:	f003 fb3f 	bl	800d188 <__d2b>
 8009b0a:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	f43f aede 	beq.w	80098ce <_strtod_l+0x43e>
 8009b12:	9805      	ldr	r0, [sp, #20]
 8009b14:	2101      	movs	r1, #1
 8009b16:	f003 f891 	bl	800cc3c <__i2b>
 8009b1a:	4680      	mov	r8, r0
 8009b1c:	b948      	cbnz	r0, 8009b32 <_strtod_l+0x6a2>
 8009b1e:	f04f 0800 	mov.w	r8, #0
 8009b22:	e6d4      	b.n	80098ce <_strtod_l+0x43e>
 8009b24:	f04f 32ff 	mov.w	r2, #4294967295
 8009b28:	fa02 f303 	lsl.w	r3, r2, r3
 8009b2c:	ea03 0a0a 	and.w	sl, r3, sl
 8009b30:	e7b0      	b.n	8009a94 <_strtod_l+0x604>
 8009b32:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009b34:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009b36:	2d00      	cmp	r5, #0
 8009b38:	bfab      	itete	ge
 8009b3a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009b3c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009b3e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009b40:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009b42:	bfac      	ite	ge
 8009b44:	18ef      	addge	r7, r5, r3
 8009b46:	1b5e      	sublt	r6, r3, r5
 8009b48:	9b08      	ldr	r3, [sp, #32]
 8009b4a:	1aed      	subs	r5, r5, r3
 8009b4c:	4415      	add	r5, r2
 8009b4e:	4b66      	ldr	r3, [pc, #408]	@ (8009ce8 <_strtod_l+0x858>)
 8009b50:	3d01      	subs	r5, #1
 8009b52:	429d      	cmp	r5, r3
 8009b54:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009b58:	da50      	bge.n	8009bfc <_strtod_l+0x76c>
 8009b5a:	1b5b      	subs	r3, r3, r5
 8009b5c:	2b1f      	cmp	r3, #31
 8009b5e:	eba2 0203 	sub.w	r2, r2, r3
 8009b62:	f04f 0101 	mov.w	r1, #1
 8009b66:	dc3d      	bgt.n	8009be4 <_strtod_l+0x754>
 8009b68:	fa01 f303 	lsl.w	r3, r1, r3
 8009b6c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009b6e:	2300      	movs	r3, #0
 8009b70:	9310      	str	r3, [sp, #64]	@ 0x40
 8009b72:	18bd      	adds	r5, r7, r2
 8009b74:	9b08      	ldr	r3, [sp, #32]
 8009b76:	42af      	cmp	r7, r5
 8009b78:	4416      	add	r6, r2
 8009b7a:	441e      	add	r6, r3
 8009b7c:	463b      	mov	r3, r7
 8009b7e:	bfa8      	it	ge
 8009b80:	462b      	movge	r3, r5
 8009b82:	42b3      	cmp	r3, r6
 8009b84:	bfa8      	it	ge
 8009b86:	4633      	movge	r3, r6
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	bfc2      	ittt	gt
 8009b8c:	1aed      	subgt	r5, r5, r3
 8009b8e:	1af6      	subgt	r6, r6, r3
 8009b90:	1aff      	subgt	r7, r7, r3
 8009b92:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	dd16      	ble.n	8009bc6 <_strtod_l+0x736>
 8009b98:	4641      	mov	r1, r8
 8009b9a:	9805      	ldr	r0, [sp, #20]
 8009b9c:	461a      	mov	r2, r3
 8009b9e:	f003 f90d 	bl	800cdbc <__pow5mult>
 8009ba2:	4680      	mov	r8, r0
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d0ba      	beq.n	8009b1e <_strtod_l+0x68e>
 8009ba8:	4601      	mov	r1, r0
 8009baa:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009bac:	9805      	ldr	r0, [sp, #20]
 8009bae:	f003 f85b 	bl	800cc68 <__multiply>
 8009bb2:	900e      	str	r0, [sp, #56]	@ 0x38
 8009bb4:	2800      	cmp	r0, #0
 8009bb6:	f43f ae8a 	beq.w	80098ce <_strtod_l+0x43e>
 8009bba:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009bbc:	9805      	ldr	r0, [sp, #20]
 8009bbe:	f002 ff3f 	bl	800ca40 <_Bfree>
 8009bc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009bc4:	931a      	str	r3, [sp, #104]	@ 0x68
 8009bc6:	2d00      	cmp	r5, #0
 8009bc8:	dc1d      	bgt.n	8009c06 <_strtod_l+0x776>
 8009bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	dd23      	ble.n	8009c18 <_strtod_l+0x788>
 8009bd0:	4649      	mov	r1, r9
 8009bd2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009bd4:	9805      	ldr	r0, [sp, #20]
 8009bd6:	f003 f8f1 	bl	800cdbc <__pow5mult>
 8009bda:	4681      	mov	r9, r0
 8009bdc:	b9e0      	cbnz	r0, 8009c18 <_strtod_l+0x788>
 8009bde:	f04f 0900 	mov.w	r9, #0
 8009be2:	e674      	b.n	80098ce <_strtod_l+0x43e>
 8009be4:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009be8:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009bec:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009bf0:	35e2      	adds	r5, #226	@ 0xe2
 8009bf2:	fa01 f305 	lsl.w	r3, r1, r5
 8009bf6:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bf8:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009bfa:	e7ba      	b.n	8009b72 <_strtod_l+0x6e2>
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c00:	2301      	movs	r3, #1
 8009c02:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c04:	e7b5      	b.n	8009b72 <_strtod_l+0x6e2>
 8009c06:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c08:	9805      	ldr	r0, [sp, #20]
 8009c0a:	462a      	mov	r2, r5
 8009c0c:	f003 f930 	bl	800ce70 <__lshift>
 8009c10:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c12:	2800      	cmp	r0, #0
 8009c14:	d1d9      	bne.n	8009bca <_strtod_l+0x73a>
 8009c16:	e65a      	b.n	80098ce <_strtod_l+0x43e>
 8009c18:	2e00      	cmp	r6, #0
 8009c1a:	dd07      	ble.n	8009c2c <_strtod_l+0x79c>
 8009c1c:	4649      	mov	r1, r9
 8009c1e:	9805      	ldr	r0, [sp, #20]
 8009c20:	4632      	mov	r2, r6
 8009c22:	f003 f925 	bl	800ce70 <__lshift>
 8009c26:	4681      	mov	r9, r0
 8009c28:	2800      	cmp	r0, #0
 8009c2a:	d0d8      	beq.n	8009bde <_strtod_l+0x74e>
 8009c2c:	2f00      	cmp	r7, #0
 8009c2e:	dd08      	ble.n	8009c42 <_strtod_l+0x7b2>
 8009c30:	4641      	mov	r1, r8
 8009c32:	9805      	ldr	r0, [sp, #20]
 8009c34:	463a      	mov	r2, r7
 8009c36:	f003 f91b 	bl	800ce70 <__lshift>
 8009c3a:	4680      	mov	r8, r0
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	f43f ae46 	beq.w	80098ce <_strtod_l+0x43e>
 8009c42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c44:	9805      	ldr	r0, [sp, #20]
 8009c46:	464a      	mov	r2, r9
 8009c48:	f003 f99a 	bl	800cf80 <__mdiff>
 8009c4c:	4604      	mov	r4, r0
 8009c4e:	2800      	cmp	r0, #0
 8009c50:	f43f ae3d 	beq.w	80098ce <_strtod_l+0x43e>
 8009c54:	68c3      	ldr	r3, [r0, #12]
 8009c56:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009c58:	2300      	movs	r3, #0
 8009c5a:	60c3      	str	r3, [r0, #12]
 8009c5c:	4641      	mov	r1, r8
 8009c5e:	f003 f973 	bl	800cf48 <__mcmp>
 8009c62:	2800      	cmp	r0, #0
 8009c64:	da46      	bge.n	8009cf4 <_strtod_l+0x864>
 8009c66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c68:	ea53 030a 	orrs.w	r3, r3, sl
 8009c6c:	d16c      	bne.n	8009d48 <_strtod_l+0x8b8>
 8009c6e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009c72:	2b00      	cmp	r3, #0
 8009c74:	d168      	bne.n	8009d48 <_strtod_l+0x8b8>
 8009c76:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009c7a:	0d1b      	lsrs	r3, r3, #20
 8009c7c:	051b      	lsls	r3, r3, #20
 8009c7e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009c82:	d961      	bls.n	8009d48 <_strtod_l+0x8b8>
 8009c84:	6963      	ldr	r3, [r4, #20]
 8009c86:	b913      	cbnz	r3, 8009c8e <_strtod_l+0x7fe>
 8009c88:	6923      	ldr	r3, [r4, #16]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	dd5c      	ble.n	8009d48 <_strtod_l+0x8b8>
 8009c8e:	4621      	mov	r1, r4
 8009c90:	2201      	movs	r2, #1
 8009c92:	9805      	ldr	r0, [sp, #20]
 8009c94:	f003 f8ec 	bl	800ce70 <__lshift>
 8009c98:	4641      	mov	r1, r8
 8009c9a:	4604      	mov	r4, r0
 8009c9c:	f003 f954 	bl	800cf48 <__mcmp>
 8009ca0:	2800      	cmp	r0, #0
 8009ca2:	dd51      	ble.n	8009d48 <_strtod_l+0x8b8>
 8009ca4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009ca8:	9a08      	ldr	r2, [sp, #32]
 8009caa:	0d1b      	lsrs	r3, r3, #20
 8009cac:	051b      	lsls	r3, r3, #20
 8009cae:	2a00      	cmp	r2, #0
 8009cb0:	d06b      	beq.n	8009d8a <_strtod_l+0x8fa>
 8009cb2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009cb6:	d868      	bhi.n	8009d8a <_strtod_l+0x8fa>
 8009cb8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009cbc:	f67f ae9d 	bls.w	80099fa <_strtod_l+0x56a>
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <_strtod_l+0x85c>)
 8009cc2:	4650      	mov	r0, sl
 8009cc4:	4659      	mov	r1, fp
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f7f6 fc96 	bl	80005f8 <__aeabi_dmul>
 8009ccc:	4b08      	ldr	r3, [pc, #32]	@ (8009cf0 <_strtod_l+0x860>)
 8009cce:	400b      	ands	r3, r1
 8009cd0:	4682      	mov	sl, r0
 8009cd2:	468b      	mov	fp, r1
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f47f ae05 	bne.w	80098e4 <_strtod_l+0x454>
 8009cda:	9a05      	ldr	r2, [sp, #20]
 8009cdc:	2322      	movs	r3, #34	@ 0x22
 8009cde:	6013      	str	r3, [r2, #0]
 8009ce0:	e600      	b.n	80098e4 <_strtod_l+0x454>
 8009ce2:	bf00      	nop
 8009ce4:	0800f518 	.word	0x0800f518
 8009ce8:	fffffc02 	.word	0xfffffc02
 8009cec:	39500000 	.word	0x39500000
 8009cf0:	7ff00000 	.word	0x7ff00000
 8009cf4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009cf8:	d165      	bne.n	8009dc6 <_strtod_l+0x936>
 8009cfa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009cfc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d00:	b35a      	cbz	r2, 8009d5a <_strtod_l+0x8ca>
 8009d02:	4a9f      	ldr	r2, [pc, #636]	@ (8009f80 <_strtod_l+0xaf0>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d12b      	bne.n	8009d60 <_strtod_l+0x8d0>
 8009d08:	9b08      	ldr	r3, [sp, #32]
 8009d0a:	4651      	mov	r1, sl
 8009d0c:	b303      	cbz	r3, 8009d50 <_strtod_l+0x8c0>
 8009d0e:	4b9d      	ldr	r3, [pc, #628]	@ (8009f84 <_strtod_l+0xaf4>)
 8009d10:	465a      	mov	r2, fp
 8009d12:	4013      	ands	r3, r2
 8009d14:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009d18:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1c:	d81b      	bhi.n	8009d56 <_strtod_l+0x8c6>
 8009d1e:	0d1b      	lsrs	r3, r3, #20
 8009d20:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009d24:	fa02 f303 	lsl.w	r3, r2, r3
 8009d28:	4299      	cmp	r1, r3
 8009d2a:	d119      	bne.n	8009d60 <_strtod_l+0x8d0>
 8009d2c:	4b96      	ldr	r3, [pc, #600]	@ (8009f88 <_strtod_l+0xaf8>)
 8009d2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d102      	bne.n	8009d3a <_strtod_l+0x8aa>
 8009d34:	3101      	adds	r1, #1
 8009d36:	f43f adca 	beq.w	80098ce <_strtod_l+0x43e>
 8009d3a:	4b92      	ldr	r3, [pc, #584]	@ (8009f84 <_strtod_l+0xaf4>)
 8009d3c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d3e:	401a      	ands	r2, r3
 8009d40:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009d44:	f04f 0a00 	mov.w	sl, #0
 8009d48:	9b08      	ldr	r3, [sp, #32]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d1b8      	bne.n	8009cc0 <_strtod_l+0x830>
 8009d4e:	e5c9      	b.n	80098e4 <_strtod_l+0x454>
 8009d50:	f04f 33ff 	mov.w	r3, #4294967295
 8009d54:	e7e8      	b.n	8009d28 <_strtod_l+0x898>
 8009d56:	4613      	mov	r3, r2
 8009d58:	e7e6      	b.n	8009d28 <_strtod_l+0x898>
 8009d5a:	ea53 030a 	orrs.w	r3, r3, sl
 8009d5e:	d0a1      	beq.n	8009ca4 <_strtod_l+0x814>
 8009d60:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009d62:	b1db      	cbz	r3, 8009d9c <_strtod_l+0x90c>
 8009d64:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d66:	4213      	tst	r3, r2
 8009d68:	d0ee      	beq.n	8009d48 <_strtod_l+0x8b8>
 8009d6a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d6c:	9a08      	ldr	r2, [sp, #32]
 8009d6e:	4650      	mov	r0, sl
 8009d70:	4659      	mov	r1, fp
 8009d72:	b1bb      	cbz	r3, 8009da4 <_strtod_l+0x914>
 8009d74:	f7ff fb6b 	bl	800944e <sulp>
 8009d78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009d7c:	ec53 2b10 	vmov	r2, r3, d0
 8009d80:	f7f6 fa84 	bl	800028c <__adddf3>
 8009d84:	4682      	mov	sl, r0
 8009d86:	468b      	mov	fp, r1
 8009d88:	e7de      	b.n	8009d48 <_strtod_l+0x8b8>
 8009d8a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009d8e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009d92:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009d96:	f04f 3aff 	mov.w	sl, #4294967295
 8009d9a:	e7d5      	b.n	8009d48 <_strtod_l+0x8b8>
 8009d9c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009d9e:	ea13 0f0a 	tst.w	r3, sl
 8009da2:	e7e1      	b.n	8009d68 <_strtod_l+0x8d8>
 8009da4:	f7ff fb53 	bl	800944e <sulp>
 8009da8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009dac:	ec53 2b10 	vmov	r2, r3, d0
 8009db0:	f7f6 fa6a 	bl	8000288 <__aeabi_dsub>
 8009db4:	2200      	movs	r2, #0
 8009db6:	2300      	movs	r3, #0
 8009db8:	4682      	mov	sl, r0
 8009dba:	468b      	mov	fp, r1
 8009dbc:	f7f6 fe84 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dc0:	2800      	cmp	r0, #0
 8009dc2:	d0c1      	beq.n	8009d48 <_strtod_l+0x8b8>
 8009dc4:	e619      	b.n	80099fa <_strtod_l+0x56a>
 8009dc6:	4641      	mov	r1, r8
 8009dc8:	4620      	mov	r0, r4
 8009dca:	f003 fa35 	bl	800d238 <__ratio>
 8009dce:	ec57 6b10 	vmov	r6, r7, d0
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009dd8:	4630      	mov	r0, r6
 8009dda:	4639      	mov	r1, r7
 8009ddc:	f7f6 fe88 	bl	8000af0 <__aeabi_dcmple>
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d06f      	beq.n	8009ec4 <_strtod_l+0xa34>
 8009de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d17a      	bne.n	8009ee0 <_strtod_l+0xa50>
 8009dea:	f1ba 0f00 	cmp.w	sl, #0
 8009dee:	d158      	bne.n	8009ea2 <_strtod_l+0xa12>
 8009df0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009df2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d15a      	bne.n	8009eb0 <_strtod_l+0xa20>
 8009dfa:	4b64      	ldr	r3, [pc, #400]	@ (8009f8c <_strtod_l+0xafc>)
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	4630      	mov	r0, r6
 8009e00:	4639      	mov	r1, r7
 8009e02:	f7f6 fe6b 	bl	8000adc <__aeabi_dcmplt>
 8009e06:	2800      	cmp	r0, #0
 8009e08:	d159      	bne.n	8009ebe <_strtod_l+0xa2e>
 8009e0a:	4630      	mov	r0, r6
 8009e0c:	4639      	mov	r1, r7
 8009e0e:	4b60      	ldr	r3, [pc, #384]	@ (8009f90 <_strtod_l+0xb00>)
 8009e10:	2200      	movs	r2, #0
 8009e12:	f7f6 fbf1 	bl	80005f8 <__aeabi_dmul>
 8009e16:	4606      	mov	r6, r0
 8009e18:	460f      	mov	r7, r1
 8009e1a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009e1e:	9606      	str	r6, [sp, #24]
 8009e20:	9307      	str	r3, [sp, #28]
 8009e22:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e26:	4d57      	ldr	r5, [pc, #348]	@ (8009f84 <_strtod_l+0xaf4>)
 8009e28:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009e2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e2e:	401d      	ands	r5, r3
 8009e30:	4b58      	ldr	r3, [pc, #352]	@ (8009f94 <_strtod_l+0xb04>)
 8009e32:	429d      	cmp	r5, r3
 8009e34:	f040 80b2 	bne.w	8009f9c <_strtod_l+0xb0c>
 8009e38:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e3a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009e3e:	ec4b ab10 	vmov	d0, sl, fp
 8009e42:	f003 f931 	bl	800d0a8 <__ulp>
 8009e46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009e4a:	ec51 0b10 	vmov	r0, r1, d0
 8009e4e:	f7f6 fbd3 	bl	80005f8 <__aeabi_dmul>
 8009e52:	4652      	mov	r2, sl
 8009e54:	465b      	mov	r3, fp
 8009e56:	f7f6 fa19 	bl	800028c <__adddf3>
 8009e5a:	460b      	mov	r3, r1
 8009e5c:	4949      	ldr	r1, [pc, #292]	@ (8009f84 <_strtod_l+0xaf4>)
 8009e5e:	4a4e      	ldr	r2, [pc, #312]	@ (8009f98 <_strtod_l+0xb08>)
 8009e60:	4019      	ands	r1, r3
 8009e62:	4291      	cmp	r1, r2
 8009e64:	4682      	mov	sl, r0
 8009e66:	d942      	bls.n	8009eee <_strtod_l+0xa5e>
 8009e68:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009e6a:	4b47      	ldr	r3, [pc, #284]	@ (8009f88 <_strtod_l+0xaf8>)
 8009e6c:	429a      	cmp	r2, r3
 8009e6e:	d103      	bne.n	8009e78 <_strtod_l+0x9e8>
 8009e70:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009e72:	3301      	adds	r3, #1
 8009e74:	f43f ad2b 	beq.w	80098ce <_strtod_l+0x43e>
 8009e78:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009f88 <_strtod_l+0xaf8>
 8009e7c:	f04f 3aff 	mov.w	sl, #4294967295
 8009e80:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009e82:	9805      	ldr	r0, [sp, #20]
 8009e84:	f002 fddc 	bl	800ca40 <_Bfree>
 8009e88:	9805      	ldr	r0, [sp, #20]
 8009e8a:	4649      	mov	r1, r9
 8009e8c:	f002 fdd8 	bl	800ca40 <_Bfree>
 8009e90:	9805      	ldr	r0, [sp, #20]
 8009e92:	4641      	mov	r1, r8
 8009e94:	f002 fdd4 	bl	800ca40 <_Bfree>
 8009e98:	9805      	ldr	r0, [sp, #20]
 8009e9a:	4621      	mov	r1, r4
 8009e9c:	f002 fdd0 	bl	800ca40 <_Bfree>
 8009ea0:	e618      	b.n	8009ad4 <_strtod_l+0x644>
 8009ea2:	f1ba 0f01 	cmp.w	sl, #1
 8009ea6:	d103      	bne.n	8009eb0 <_strtod_l+0xa20>
 8009ea8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	f43f ada5 	beq.w	80099fa <_strtod_l+0x56a>
 8009eb0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009f60 <_strtod_l+0xad0>
 8009eb4:	4f35      	ldr	r7, [pc, #212]	@ (8009f8c <_strtod_l+0xafc>)
 8009eb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009eba:	2600      	movs	r6, #0
 8009ebc:	e7b1      	b.n	8009e22 <_strtod_l+0x992>
 8009ebe:	4f34      	ldr	r7, [pc, #208]	@ (8009f90 <_strtod_l+0xb00>)
 8009ec0:	2600      	movs	r6, #0
 8009ec2:	e7aa      	b.n	8009e1a <_strtod_l+0x98a>
 8009ec4:	4b32      	ldr	r3, [pc, #200]	@ (8009f90 <_strtod_l+0xb00>)
 8009ec6:	4630      	mov	r0, r6
 8009ec8:	4639      	mov	r1, r7
 8009eca:	2200      	movs	r2, #0
 8009ecc:	f7f6 fb94 	bl	80005f8 <__aeabi_dmul>
 8009ed0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ed2:	4606      	mov	r6, r0
 8009ed4:	460f      	mov	r7, r1
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d09f      	beq.n	8009e1a <_strtod_l+0x98a>
 8009eda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009ede:	e7a0      	b.n	8009e22 <_strtod_l+0x992>
 8009ee0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009f68 <_strtod_l+0xad8>
 8009ee4:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009ee8:	ec57 6b17 	vmov	r6, r7, d7
 8009eec:	e799      	b.n	8009e22 <_strtod_l+0x992>
 8009eee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009ef2:	9b08      	ldr	r3, [sp, #32]
 8009ef4:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d1c1      	bne.n	8009e80 <_strtod_l+0x9f0>
 8009efc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f00:	0d1b      	lsrs	r3, r3, #20
 8009f02:	051b      	lsls	r3, r3, #20
 8009f04:	429d      	cmp	r5, r3
 8009f06:	d1bb      	bne.n	8009e80 <_strtod_l+0x9f0>
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 fed4 	bl	8000cb8 <__aeabi_d2lz>
 8009f10:	f7f6 fb44 	bl	800059c <__aeabi_l2d>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4630      	mov	r0, r6
 8009f1a:	4639      	mov	r1, r7
 8009f1c:	f7f6 f9b4 	bl	8000288 <__aeabi_dsub>
 8009f20:	460b      	mov	r3, r1
 8009f22:	4602      	mov	r2, r0
 8009f24:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009f28:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009f2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f2e:	ea46 060a 	orr.w	r6, r6, sl
 8009f32:	431e      	orrs	r6, r3
 8009f34:	d06f      	beq.n	800a016 <_strtod_l+0xb86>
 8009f36:	a30e      	add	r3, pc, #56	@ (adr r3, 8009f70 <_strtod_l+0xae0>)
 8009f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f3c:	f7f6 fdce 	bl	8000adc <__aeabi_dcmplt>
 8009f40:	2800      	cmp	r0, #0
 8009f42:	f47f accf 	bne.w	80098e4 <_strtod_l+0x454>
 8009f46:	a30c      	add	r3, pc, #48	@ (adr r3, 8009f78 <_strtod_l+0xae8>)
 8009f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009f50:	f7f6 fde2 	bl	8000b18 <__aeabi_dcmpgt>
 8009f54:	2800      	cmp	r0, #0
 8009f56:	d093      	beq.n	8009e80 <_strtod_l+0x9f0>
 8009f58:	e4c4      	b.n	80098e4 <_strtod_l+0x454>
 8009f5a:	bf00      	nop
 8009f5c:	f3af 8000 	nop.w
 8009f60:	00000000 	.word	0x00000000
 8009f64:	bff00000 	.word	0xbff00000
 8009f68:	00000000 	.word	0x00000000
 8009f6c:	3ff00000 	.word	0x3ff00000
 8009f70:	94a03595 	.word	0x94a03595
 8009f74:	3fdfffff 	.word	0x3fdfffff
 8009f78:	35afe535 	.word	0x35afe535
 8009f7c:	3fe00000 	.word	0x3fe00000
 8009f80:	000fffff 	.word	0x000fffff
 8009f84:	7ff00000 	.word	0x7ff00000
 8009f88:	7fefffff 	.word	0x7fefffff
 8009f8c:	3ff00000 	.word	0x3ff00000
 8009f90:	3fe00000 	.word	0x3fe00000
 8009f94:	7fe00000 	.word	0x7fe00000
 8009f98:	7c9fffff 	.word	0x7c9fffff
 8009f9c:	9b08      	ldr	r3, [sp, #32]
 8009f9e:	b323      	cbz	r3, 8009fea <_strtod_l+0xb5a>
 8009fa0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009fa4:	d821      	bhi.n	8009fea <_strtod_l+0xb5a>
 8009fa6:	a328      	add	r3, pc, #160	@ (adr r3, 800a048 <_strtod_l+0xbb8>)
 8009fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fac:	4630      	mov	r0, r6
 8009fae:	4639      	mov	r1, r7
 8009fb0:	f7f6 fd9e 	bl	8000af0 <__aeabi_dcmple>
 8009fb4:	b1a0      	cbz	r0, 8009fe0 <_strtod_l+0xb50>
 8009fb6:	4639      	mov	r1, r7
 8009fb8:	4630      	mov	r0, r6
 8009fba:	f7f6 fdf5 	bl	8000ba8 <__aeabi_d2uiz>
 8009fbe:	2801      	cmp	r0, #1
 8009fc0:	bf38      	it	cc
 8009fc2:	2001      	movcc	r0, #1
 8009fc4:	f7f6 fa9e 	bl	8000504 <__aeabi_ui2d>
 8009fc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fca:	4606      	mov	r6, r0
 8009fcc:	460f      	mov	r7, r1
 8009fce:	b9fb      	cbnz	r3, 800a010 <_strtod_l+0xb80>
 8009fd0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009fd4:	9014      	str	r0, [sp, #80]	@ 0x50
 8009fd6:	9315      	str	r3, [sp, #84]	@ 0x54
 8009fd8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009fdc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009fe0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009fe2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009fe6:	1b5b      	subs	r3, r3, r5
 8009fe8:	9311      	str	r3, [sp, #68]	@ 0x44
 8009fea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009fee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009ff2:	f003 f859 	bl	800d0a8 <__ulp>
 8009ff6:	4650      	mov	r0, sl
 8009ff8:	ec53 2b10 	vmov	r2, r3, d0
 8009ffc:	4659      	mov	r1, fp
 8009ffe:	f7f6 fafb 	bl	80005f8 <__aeabi_dmul>
 800a002:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a006:	f7f6 f941 	bl	800028c <__adddf3>
 800a00a:	4682      	mov	sl, r0
 800a00c:	468b      	mov	fp, r1
 800a00e:	e770      	b.n	8009ef2 <_strtod_l+0xa62>
 800a010:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a014:	e7e0      	b.n	8009fd8 <_strtod_l+0xb48>
 800a016:	a30e      	add	r3, pc, #56	@ (adr r3, 800a050 <_strtod_l+0xbc0>)
 800a018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a01c:	f7f6 fd5e 	bl	8000adc <__aeabi_dcmplt>
 800a020:	e798      	b.n	8009f54 <_strtod_l+0xac4>
 800a022:	2300      	movs	r3, #0
 800a024:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a026:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a028:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a02a:	6013      	str	r3, [r2, #0]
 800a02c:	f7ff ba6d 	b.w	800950a <_strtod_l+0x7a>
 800a030:	2a65      	cmp	r2, #101	@ 0x65
 800a032:	f43f ab66 	beq.w	8009702 <_strtod_l+0x272>
 800a036:	2a45      	cmp	r2, #69	@ 0x45
 800a038:	f43f ab63 	beq.w	8009702 <_strtod_l+0x272>
 800a03c:	2301      	movs	r3, #1
 800a03e:	f7ff bb9e 	b.w	800977e <_strtod_l+0x2ee>
 800a042:	bf00      	nop
 800a044:	f3af 8000 	nop.w
 800a048:	ffc00000 	.word	0xffc00000
 800a04c:	41dfffff 	.word	0x41dfffff
 800a050:	94a03595 	.word	0x94a03595
 800a054:	3fcfffff 	.word	0x3fcfffff

0800a058 <_strtod_r>:
 800a058:	4b01      	ldr	r3, [pc, #4]	@ (800a060 <_strtod_r+0x8>)
 800a05a:	f7ff ba19 	b.w	8009490 <_strtod_l>
 800a05e:	bf00      	nop
 800a060:	200000b0 	.word	0x200000b0

0800a064 <strtod>:
 800a064:	460a      	mov	r2, r1
 800a066:	4601      	mov	r1, r0
 800a068:	4802      	ldr	r0, [pc, #8]	@ (800a074 <strtod+0x10>)
 800a06a:	4b03      	ldr	r3, [pc, #12]	@ (800a078 <strtod+0x14>)
 800a06c:	6800      	ldr	r0, [r0, #0]
 800a06e:	f7ff ba0f 	b.w	8009490 <_strtod_l>
 800a072:	bf00      	nop
 800a074:	2000021c 	.word	0x2000021c
 800a078:	200000b0 	.word	0x200000b0

0800a07c <__cvt>:
 800a07c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a080:	ec57 6b10 	vmov	r6, r7, d0
 800a084:	2f00      	cmp	r7, #0
 800a086:	460c      	mov	r4, r1
 800a088:	4619      	mov	r1, r3
 800a08a:	463b      	mov	r3, r7
 800a08c:	bfbb      	ittet	lt
 800a08e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a092:	461f      	movlt	r7, r3
 800a094:	2300      	movge	r3, #0
 800a096:	232d      	movlt	r3, #45	@ 0x2d
 800a098:	700b      	strb	r3, [r1, #0]
 800a09a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a09c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a0a0:	4691      	mov	r9, r2
 800a0a2:	f023 0820 	bic.w	r8, r3, #32
 800a0a6:	bfbc      	itt	lt
 800a0a8:	4632      	movlt	r2, r6
 800a0aa:	4616      	movlt	r6, r2
 800a0ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a0b0:	d005      	beq.n	800a0be <__cvt+0x42>
 800a0b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a0b6:	d100      	bne.n	800a0ba <__cvt+0x3e>
 800a0b8:	3401      	adds	r4, #1
 800a0ba:	2102      	movs	r1, #2
 800a0bc:	e000      	b.n	800a0c0 <__cvt+0x44>
 800a0be:	2103      	movs	r1, #3
 800a0c0:	ab03      	add	r3, sp, #12
 800a0c2:	9301      	str	r3, [sp, #4]
 800a0c4:	ab02      	add	r3, sp, #8
 800a0c6:	9300      	str	r3, [sp, #0]
 800a0c8:	ec47 6b10 	vmov	d0, r6, r7
 800a0cc:	4653      	mov	r3, sl
 800a0ce:	4622      	mov	r2, r4
 800a0d0:	f001 fa66 	bl	800b5a0 <_dtoa_r>
 800a0d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a0d8:	4605      	mov	r5, r0
 800a0da:	d119      	bne.n	800a110 <__cvt+0x94>
 800a0dc:	f019 0f01 	tst.w	r9, #1
 800a0e0:	d00e      	beq.n	800a100 <__cvt+0x84>
 800a0e2:	eb00 0904 	add.w	r9, r0, r4
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	4639      	mov	r1, r7
 800a0ee:	f7f6 fceb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0f2:	b108      	cbz	r0, 800a0f8 <__cvt+0x7c>
 800a0f4:	f8cd 900c 	str.w	r9, [sp, #12]
 800a0f8:	2230      	movs	r2, #48	@ 0x30
 800a0fa:	9b03      	ldr	r3, [sp, #12]
 800a0fc:	454b      	cmp	r3, r9
 800a0fe:	d31e      	bcc.n	800a13e <__cvt+0xc2>
 800a100:	9b03      	ldr	r3, [sp, #12]
 800a102:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a104:	1b5b      	subs	r3, r3, r5
 800a106:	4628      	mov	r0, r5
 800a108:	6013      	str	r3, [r2, #0]
 800a10a:	b004      	add	sp, #16
 800a10c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a110:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a114:	eb00 0904 	add.w	r9, r0, r4
 800a118:	d1e5      	bne.n	800a0e6 <__cvt+0x6a>
 800a11a:	7803      	ldrb	r3, [r0, #0]
 800a11c:	2b30      	cmp	r3, #48	@ 0x30
 800a11e:	d10a      	bne.n	800a136 <__cvt+0xba>
 800a120:	2200      	movs	r2, #0
 800a122:	2300      	movs	r3, #0
 800a124:	4630      	mov	r0, r6
 800a126:	4639      	mov	r1, r7
 800a128:	f7f6 fcce 	bl	8000ac8 <__aeabi_dcmpeq>
 800a12c:	b918      	cbnz	r0, 800a136 <__cvt+0xba>
 800a12e:	f1c4 0401 	rsb	r4, r4, #1
 800a132:	f8ca 4000 	str.w	r4, [sl]
 800a136:	f8da 3000 	ldr.w	r3, [sl]
 800a13a:	4499      	add	r9, r3
 800a13c:	e7d3      	b.n	800a0e6 <__cvt+0x6a>
 800a13e:	1c59      	adds	r1, r3, #1
 800a140:	9103      	str	r1, [sp, #12]
 800a142:	701a      	strb	r2, [r3, #0]
 800a144:	e7d9      	b.n	800a0fa <__cvt+0x7e>

0800a146 <__exponent>:
 800a146:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a148:	2900      	cmp	r1, #0
 800a14a:	bfba      	itte	lt
 800a14c:	4249      	neglt	r1, r1
 800a14e:	232d      	movlt	r3, #45	@ 0x2d
 800a150:	232b      	movge	r3, #43	@ 0x2b
 800a152:	2909      	cmp	r1, #9
 800a154:	7002      	strb	r2, [r0, #0]
 800a156:	7043      	strb	r3, [r0, #1]
 800a158:	dd29      	ble.n	800a1ae <__exponent+0x68>
 800a15a:	f10d 0307 	add.w	r3, sp, #7
 800a15e:	461d      	mov	r5, r3
 800a160:	270a      	movs	r7, #10
 800a162:	461a      	mov	r2, r3
 800a164:	fbb1 f6f7 	udiv	r6, r1, r7
 800a168:	fb07 1416 	mls	r4, r7, r6, r1
 800a16c:	3430      	adds	r4, #48	@ 0x30
 800a16e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800a172:	460c      	mov	r4, r1
 800a174:	2c63      	cmp	r4, #99	@ 0x63
 800a176:	f103 33ff 	add.w	r3, r3, #4294967295
 800a17a:	4631      	mov	r1, r6
 800a17c:	dcf1      	bgt.n	800a162 <__exponent+0x1c>
 800a17e:	3130      	adds	r1, #48	@ 0x30
 800a180:	1e94      	subs	r4, r2, #2
 800a182:	f803 1c01 	strb.w	r1, [r3, #-1]
 800a186:	1c41      	adds	r1, r0, #1
 800a188:	4623      	mov	r3, r4
 800a18a:	42ab      	cmp	r3, r5
 800a18c:	d30a      	bcc.n	800a1a4 <__exponent+0x5e>
 800a18e:	f10d 0309 	add.w	r3, sp, #9
 800a192:	1a9b      	subs	r3, r3, r2
 800a194:	42ac      	cmp	r4, r5
 800a196:	bf88      	it	hi
 800a198:	2300      	movhi	r3, #0
 800a19a:	3302      	adds	r3, #2
 800a19c:	4403      	add	r3, r0
 800a19e:	1a18      	subs	r0, r3, r0
 800a1a0:	b003      	add	sp, #12
 800a1a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 800a1a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 800a1ac:	e7ed      	b.n	800a18a <__exponent+0x44>
 800a1ae:	2330      	movs	r3, #48	@ 0x30
 800a1b0:	3130      	adds	r1, #48	@ 0x30
 800a1b2:	7083      	strb	r3, [r0, #2]
 800a1b4:	70c1      	strb	r1, [r0, #3]
 800a1b6:	1d03      	adds	r3, r0, #4
 800a1b8:	e7f1      	b.n	800a19e <__exponent+0x58>
	...

0800a1bc <_printf_float>:
 800a1bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1c0:	b08d      	sub	sp, #52	@ 0x34
 800a1c2:	460c      	mov	r4, r1
 800a1c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800a1c8:	4616      	mov	r6, r2
 800a1ca:	461f      	mov	r7, r3
 800a1cc:	4605      	mov	r5, r0
 800a1ce:	f001 f8ab 	bl	800b328 <_localeconv_r>
 800a1d2:	6803      	ldr	r3, [r0, #0]
 800a1d4:	9304      	str	r3, [sp, #16]
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f7f6 f84a 	bl	8000270 <strlen>
 800a1dc:	2300      	movs	r3, #0
 800a1de:	930a      	str	r3, [sp, #40]	@ 0x28
 800a1e0:	f8d8 3000 	ldr.w	r3, [r8]
 800a1e4:	9005      	str	r0, [sp, #20]
 800a1e6:	3307      	adds	r3, #7
 800a1e8:	f023 0307 	bic.w	r3, r3, #7
 800a1ec:	f103 0208 	add.w	r2, r3, #8
 800a1f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800a1f4:	f8d4 b000 	ldr.w	fp, [r4]
 800a1f8:	f8c8 2000 	str.w	r2, [r8]
 800a1fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a200:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800a204:	9307      	str	r3, [sp, #28]
 800a206:	f8cd 8018 	str.w	r8, [sp, #24]
 800a20a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800a20e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a212:	4b9c      	ldr	r3, [pc, #624]	@ (800a484 <_printf_float+0x2c8>)
 800a214:	f04f 32ff 	mov.w	r2, #4294967295
 800a218:	f7f6 fc88 	bl	8000b2c <__aeabi_dcmpun>
 800a21c:	bb70      	cbnz	r0, 800a27c <_printf_float+0xc0>
 800a21e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a222:	4b98      	ldr	r3, [pc, #608]	@ (800a484 <_printf_float+0x2c8>)
 800a224:	f04f 32ff 	mov.w	r2, #4294967295
 800a228:	f7f6 fc62 	bl	8000af0 <__aeabi_dcmple>
 800a22c:	bb30      	cbnz	r0, 800a27c <_printf_float+0xc0>
 800a22e:	2200      	movs	r2, #0
 800a230:	2300      	movs	r3, #0
 800a232:	4640      	mov	r0, r8
 800a234:	4649      	mov	r1, r9
 800a236:	f7f6 fc51 	bl	8000adc <__aeabi_dcmplt>
 800a23a:	b110      	cbz	r0, 800a242 <_printf_float+0x86>
 800a23c:	232d      	movs	r3, #45	@ 0x2d
 800a23e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a242:	4a91      	ldr	r2, [pc, #580]	@ (800a488 <_printf_float+0x2cc>)
 800a244:	4b91      	ldr	r3, [pc, #580]	@ (800a48c <_printf_float+0x2d0>)
 800a246:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800a24a:	bf94      	ite	ls
 800a24c:	4690      	movls	r8, r2
 800a24e:	4698      	movhi	r8, r3
 800a250:	2303      	movs	r3, #3
 800a252:	6123      	str	r3, [r4, #16]
 800a254:	f02b 0304 	bic.w	r3, fp, #4
 800a258:	6023      	str	r3, [r4, #0]
 800a25a:	f04f 0900 	mov.w	r9, #0
 800a25e:	9700      	str	r7, [sp, #0]
 800a260:	4633      	mov	r3, r6
 800a262:	aa0b      	add	r2, sp, #44	@ 0x2c
 800a264:	4621      	mov	r1, r4
 800a266:	4628      	mov	r0, r5
 800a268:	f000 f9d2 	bl	800a610 <_printf_common>
 800a26c:	3001      	adds	r0, #1
 800a26e:	f040 808d 	bne.w	800a38c <_printf_float+0x1d0>
 800a272:	f04f 30ff 	mov.w	r0, #4294967295
 800a276:	b00d      	add	sp, #52	@ 0x34
 800a278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a27c:	4642      	mov	r2, r8
 800a27e:	464b      	mov	r3, r9
 800a280:	4640      	mov	r0, r8
 800a282:	4649      	mov	r1, r9
 800a284:	f7f6 fc52 	bl	8000b2c <__aeabi_dcmpun>
 800a288:	b140      	cbz	r0, 800a29c <_printf_float+0xe0>
 800a28a:	464b      	mov	r3, r9
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	bfbc      	itt	lt
 800a290:	232d      	movlt	r3, #45	@ 0x2d
 800a292:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800a296:	4a7e      	ldr	r2, [pc, #504]	@ (800a490 <_printf_float+0x2d4>)
 800a298:	4b7e      	ldr	r3, [pc, #504]	@ (800a494 <_printf_float+0x2d8>)
 800a29a:	e7d4      	b.n	800a246 <_printf_float+0x8a>
 800a29c:	6863      	ldr	r3, [r4, #4]
 800a29e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800a2a2:	9206      	str	r2, [sp, #24]
 800a2a4:	1c5a      	adds	r2, r3, #1
 800a2a6:	d13b      	bne.n	800a320 <_printf_float+0x164>
 800a2a8:	2306      	movs	r3, #6
 800a2aa:	6063      	str	r3, [r4, #4]
 800a2ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	6022      	str	r2, [r4, #0]
 800a2b4:	9303      	str	r3, [sp, #12]
 800a2b6:	ab0a      	add	r3, sp, #40	@ 0x28
 800a2b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 800a2bc:	ab09      	add	r3, sp, #36	@ 0x24
 800a2be:	9300      	str	r3, [sp, #0]
 800a2c0:	6861      	ldr	r1, [r4, #4]
 800a2c2:	ec49 8b10 	vmov	d0, r8, r9
 800a2c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800a2ca:	4628      	mov	r0, r5
 800a2cc:	f7ff fed6 	bl	800a07c <__cvt>
 800a2d0:	9b06      	ldr	r3, [sp, #24]
 800a2d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a2d4:	2b47      	cmp	r3, #71	@ 0x47
 800a2d6:	4680      	mov	r8, r0
 800a2d8:	d129      	bne.n	800a32e <_printf_float+0x172>
 800a2da:	1cc8      	adds	r0, r1, #3
 800a2dc:	db02      	blt.n	800a2e4 <_printf_float+0x128>
 800a2de:	6863      	ldr	r3, [r4, #4]
 800a2e0:	4299      	cmp	r1, r3
 800a2e2:	dd41      	ble.n	800a368 <_printf_float+0x1ac>
 800a2e4:	f1aa 0a02 	sub.w	sl, sl, #2
 800a2e8:	fa5f fa8a 	uxtb.w	sl, sl
 800a2ec:	3901      	subs	r1, #1
 800a2ee:	4652      	mov	r2, sl
 800a2f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800a2f4:	9109      	str	r1, [sp, #36]	@ 0x24
 800a2f6:	f7ff ff26 	bl	800a146 <__exponent>
 800a2fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a2fc:	1813      	adds	r3, r2, r0
 800a2fe:	2a01      	cmp	r2, #1
 800a300:	4681      	mov	r9, r0
 800a302:	6123      	str	r3, [r4, #16]
 800a304:	dc02      	bgt.n	800a30c <_printf_float+0x150>
 800a306:	6822      	ldr	r2, [r4, #0]
 800a308:	07d2      	lsls	r2, r2, #31
 800a30a:	d501      	bpl.n	800a310 <_printf_float+0x154>
 800a30c:	3301      	adds	r3, #1
 800a30e:	6123      	str	r3, [r4, #16]
 800a310:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800a314:	2b00      	cmp	r3, #0
 800a316:	d0a2      	beq.n	800a25e <_printf_float+0xa2>
 800a318:	232d      	movs	r3, #45	@ 0x2d
 800a31a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a31e:	e79e      	b.n	800a25e <_printf_float+0xa2>
 800a320:	9a06      	ldr	r2, [sp, #24]
 800a322:	2a47      	cmp	r2, #71	@ 0x47
 800a324:	d1c2      	bne.n	800a2ac <_printf_float+0xf0>
 800a326:	2b00      	cmp	r3, #0
 800a328:	d1c0      	bne.n	800a2ac <_printf_float+0xf0>
 800a32a:	2301      	movs	r3, #1
 800a32c:	e7bd      	b.n	800a2aa <_printf_float+0xee>
 800a32e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a332:	d9db      	bls.n	800a2ec <_printf_float+0x130>
 800a334:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800a338:	d118      	bne.n	800a36c <_printf_float+0x1b0>
 800a33a:	2900      	cmp	r1, #0
 800a33c:	6863      	ldr	r3, [r4, #4]
 800a33e:	dd0b      	ble.n	800a358 <_printf_float+0x19c>
 800a340:	6121      	str	r1, [r4, #16]
 800a342:	b913      	cbnz	r3, 800a34a <_printf_float+0x18e>
 800a344:	6822      	ldr	r2, [r4, #0]
 800a346:	07d0      	lsls	r0, r2, #31
 800a348:	d502      	bpl.n	800a350 <_printf_float+0x194>
 800a34a:	3301      	adds	r3, #1
 800a34c:	440b      	add	r3, r1
 800a34e:	6123      	str	r3, [r4, #16]
 800a350:	65a1      	str	r1, [r4, #88]	@ 0x58
 800a352:	f04f 0900 	mov.w	r9, #0
 800a356:	e7db      	b.n	800a310 <_printf_float+0x154>
 800a358:	b913      	cbnz	r3, 800a360 <_printf_float+0x1a4>
 800a35a:	6822      	ldr	r2, [r4, #0]
 800a35c:	07d2      	lsls	r2, r2, #31
 800a35e:	d501      	bpl.n	800a364 <_printf_float+0x1a8>
 800a360:	3302      	adds	r3, #2
 800a362:	e7f4      	b.n	800a34e <_printf_float+0x192>
 800a364:	2301      	movs	r3, #1
 800a366:	e7f2      	b.n	800a34e <_printf_float+0x192>
 800a368:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800a36c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a36e:	4299      	cmp	r1, r3
 800a370:	db05      	blt.n	800a37e <_printf_float+0x1c2>
 800a372:	6823      	ldr	r3, [r4, #0]
 800a374:	6121      	str	r1, [r4, #16]
 800a376:	07d8      	lsls	r0, r3, #31
 800a378:	d5ea      	bpl.n	800a350 <_printf_float+0x194>
 800a37a:	1c4b      	adds	r3, r1, #1
 800a37c:	e7e7      	b.n	800a34e <_printf_float+0x192>
 800a37e:	2900      	cmp	r1, #0
 800a380:	bfd4      	ite	le
 800a382:	f1c1 0202 	rsble	r2, r1, #2
 800a386:	2201      	movgt	r2, #1
 800a388:	4413      	add	r3, r2
 800a38a:	e7e0      	b.n	800a34e <_printf_float+0x192>
 800a38c:	6823      	ldr	r3, [r4, #0]
 800a38e:	055a      	lsls	r2, r3, #21
 800a390:	d407      	bmi.n	800a3a2 <_printf_float+0x1e6>
 800a392:	6923      	ldr	r3, [r4, #16]
 800a394:	4642      	mov	r2, r8
 800a396:	4631      	mov	r1, r6
 800a398:	4628      	mov	r0, r5
 800a39a:	47b8      	blx	r7
 800a39c:	3001      	adds	r0, #1
 800a39e:	d12b      	bne.n	800a3f8 <_printf_float+0x23c>
 800a3a0:	e767      	b.n	800a272 <_printf_float+0xb6>
 800a3a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800a3a6:	f240 80dd 	bls.w	800a564 <_printf_float+0x3a8>
 800a3aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a3ae:	2200      	movs	r2, #0
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	f7f6 fb89 	bl	8000ac8 <__aeabi_dcmpeq>
 800a3b6:	2800      	cmp	r0, #0
 800a3b8:	d033      	beq.n	800a422 <_printf_float+0x266>
 800a3ba:	4a37      	ldr	r2, [pc, #220]	@ (800a498 <_printf_float+0x2dc>)
 800a3bc:	2301      	movs	r3, #1
 800a3be:	4631      	mov	r1, r6
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	47b8      	blx	r7
 800a3c4:	3001      	adds	r0, #1
 800a3c6:	f43f af54 	beq.w	800a272 <_printf_float+0xb6>
 800a3ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800a3ce:	4543      	cmp	r3, r8
 800a3d0:	db02      	blt.n	800a3d8 <_printf_float+0x21c>
 800a3d2:	6823      	ldr	r3, [r4, #0]
 800a3d4:	07d8      	lsls	r0, r3, #31
 800a3d6:	d50f      	bpl.n	800a3f8 <_printf_float+0x23c>
 800a3d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a3dc:	4631      	mov	r1, r6
 800a3de:	4628      	mov	r0, r5
 800a3e0:	47b8      	blx	r7
 800a3e2:	3001      	adds	r0, #1
 800a3e4:	f43f af45 	beq.w	800a272 <_printf_float+0xb6>
 800a3e8:	f04f 0900 	mov.w	r9, #0
 800a3ec:	f108 38ff 	add.w	r8, r8, #4294967295
 800a3f0:	f104 0a1a 	add.w	sl, r4, #26
 800a3f4:	45c8      	cmp	r8, r9
 800a3f6:	dc09      	bgt.n	800a40c <_printf_float+0x250>
 800a3f8:	6823      	ldr	r3, [r4, #0]
 800a3fa:	079b      	lsls	r3, r3, #30
 800a3fc:	f100 8103 	bmi.w	800a606 <_printf_float+0x44a>
 800a400:	68e0      	ldr	r0, [r4, #12]
 800a402:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a404:	4298      	cmp	r0, r3
 800a406:	bfb8      	it	lt
 800a408:	4618      	movlt	r0, r3
 800a40a:	e734      	b.n	800a276 <_printf_float+0xba>
 800a40c:	2301      	movs	r3, #1
 800a40e:	4652      	mov	r2, sl
 800a410:	4631      	mov	r1, r6
 800a412:	4628      	mov	r0, r5
 800a414:	47b8      	blx	r7
 800a416:	3001      	adds	r0, #1
 800a418:	f43f af2b 	beq.w	800a272 <_printf_float+0xb6>
 800a41c:	f109 0901 	add.w	r9, r9, #1
 800a420:	e7e8      	b.n	800a3f4 <_printf_float+0x238>
 800a422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a424:	2b00      	cmp	r3, #0
 800a426:	dc39      	bgt.n	800a49c <_printf_float+0x2e0>
 800a428:	4a1b      	ldr	r2, [pc, #108]	@ (800a498 <_printf_float+0x2dc>)
 800a42a:	2301      	movs	r3, #1
 800a42c:	4631      	mov	r1, r6
 800a42e:	4628      	mov	r0, r5
 800a430:	47b8      	blx	r7
 800a432:	3001      	adds	r0, #1
 800a434:	f43f af1d 	beq.w	800a272 <_printf_float+0xb6>
 800a438:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800a43c:	ea59 0303 	orrs.w	r3, r9, r3
 800a440:	d102      	bne.n	800a448 <_printf_float+0x28c>
 800a442:	6823      	ldr	r3, [r4, #0]
 800a444:	07d9      	lsls	r1, r3, #31
 800a446:	d5d7      	bpl.n	800a3f8 <_printf_float+0x23c>
 800a448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a44c:	4631      	mov	r1, r6
 800a44e:	4628      	mov	r0, r5
 800a450:	47b8      	blx	r7
 800a452:	3001      	adds	r0, #1
 800a454:	f43f af0d 	beq.w	800a272 <_printf_float+0xb6>
 800a458:	f04f 0a00 	mov.w	sl, #0
 800a45c:	f104 0b1a 	add.w	fp, r4, #26
 800a460:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a462:	425b      	negs	r3, r3
 800a464:	4553      	cmp	r3, sl
 800a466:	dc01      	bgt.n	800a46c <_printf_float+0x2b0>
 800a468:	464b      	mov	r3, r9
 800a46a:	e793      	b.n	800a394 <_printf_float+0x1d8>
 800a46c:	2301      	movs	r3, #1
 800a46e:	465a      	mov	r2, fp
 800a470:	4631      	mov	r1, r6
 800a472:	4628      	mov	r0, r5
 800a474:	47b8      	blx	r7
 800a476:	3001      	adds	r0, #1
 800a478:	f43f aefb 	beq.w	800a272 <_printf_float+0xb6>
 800a47c:	f10a 0a01 	add.w	sl, sl, #1
 800a480:	e7ee      	b.n	800a460 <_printf_float+0x2a4>
 800a482:	bf00      	nop
 800a484:	7fefffff 	.word	0x7fefffff
 800a488:	0800f540 	.word	0x0800f540
 800a48c:	0800f544 	.word	0x0800f544
 800a490:	0800f548 	.word	0x0800f548
 800a494:	0800f54c 	.word	0x0800f54c
 800a498:	0800f550 	.word	0x0800f550
 800a49c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a49e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a4a2:	4553      	cmp	r3, sl
 800a4a4:	bfa8      	it	ge
 800a4a6:	4653      	movge	r3, sl
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	4699      	mov	r9, r3
 800a4ac:	dc36      	bgt.n	800a51c <_printf_float+0x360>
 800a4ae:	f04f 0b00 	mov.w	fp, #0
 800a4b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a4b6:	f104 021a 	add.w	r2, r4, #26
 800a4ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800a4bc:	9306      	str	r3, [sp, #24]
 800a4be:	eba3 0309 	sub.w	r3, r3, r9
 800a4c2:	455b      	cmp	r3, fp
 800a4c4:	dc31      	bgt.n	800a52a <_printf_float+0x36e>
 800a4c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4c8:	459a      	cmp	sl, r3
 800a4ca:	dc3a      	bgt.n	800a542 <_printf_float+0x386>
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	07da      	lsls	r2, r3, #31
 800a4d0:	d437      	bmi.n	800a542 <_printf_float+0x386>
 800a4d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4d4:	ebaa 0903 	sub.w	r9, sl, r3
 800a4d8:	9b06      	ldr	r3, [sp, #24]
 800a4da:	ebaa 0303 	sub.w	r3, sl, r3
 800a4de:	4599      	cmp	r9, r3
 800a4e0:	bfa8      	it	ge
 800a4e2:	4699      	movge	r9, r3
 800a4e4:	f1b9 0f00 	cmp.w	r9, #0
 800a4e8:	dc33      	bgt.n	800a552 <_printf_float+0x396>
 800a4ea:	f04f 0800 	mov.w	r8, #0
 800a4ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a4f2:	f104 0b1a 	add.w	fp, r4, #26
 800a4f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4f8:	ebaa 0303 	sub.w	r3, sl, r3
 800a4fc:	eba3 0309 	sub.w	r3, r3, r9
 800a500:	4543      	cmp	r3, r8
 800a502:	f77f af79 	ble.w	800a3f8 <_printf_float+0x23c>
 800a506:	2301      	movs	r3, #1
 800a508:	465a      	mov	r2, fp
 800a50a:	4631      	mov	r1, r6
 800a50c:	4628      	mov	r0, r5
 800a50e:	47b8      	blx	r7
 800a510:	3001      	adds	r0, #1
 800a512:	f43f aeae 	beq.w	800a272 <_printf_float+0xb6>
 800a516:	f108 0801 	add.w	r8, r8, #1
 800a51a:	e7ec      	b.n	800a4f6 <_printf_float+0x33a>
 800a51c:	4642      	mov	r2, r8
 800a51e:	4631      	mov	r1, r6
 800a520:	4628      	mov	r0, r5
 800a522:	47b8      	blx	r7
 800a524:	3001      	adds	r0, #1
 800a526:	d1c2      	bne.n	800a4ae <_printf_float+0x2f2>
 800a528:	e6a3      	b.n	800a272 <_printf_float+0xb6>
 800a52a:	2301      	movs	r3, #1
 800a52c:	4631      	mov	r1, r6
 800a52e:	4628      	mov	r0, r5
 800a530:	9206      	str	r2, [sp, #24]
 800a532:	47b8      	blx	r7
 800a534:	3001      	adds	r0, #1
 800a536:	f43f ae9c 	beq.w	800a272 <_printf_float+0xb6>
 800a53a:	9a06      	ldr	r2, [sp, #24]
 800a53c:	f10b 0b01 	add.w	fp, fp, #1
 800a540:	e7bb      	b.n	800a4ba <_printf_float+0x2fe>
 800a542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a546:	4631      	mov	r1, r6
 800a548:	4628      	mov	r0, r5
 800a54a:	47b8      	blx	r7
 800a54c:	3001      	adds	r0, #1
 800a54e:	d1c0      	bne.n	800a4d2 <_printf_float+0x316>
 800a550:	e68f      	b.n	800a272 <_printf_float+0xb6>
 800a552:	9a06      	ldr	r2, [sp, #24]
 800a554:	464b      	mov	r3, r9
 800a556:	4442      	add	r2, r8
 800a558:	4631      	mov	r1, r6
 800a55a:	4628      	mov	r0, r5
 800a55c:	47b8      	blx	r7
 800a55e:	3001      	adds	r0, #1
 800a560:	d1c3      	bne.n	800a4ea <_printf_float+0x32e>
 800a562:	e686      	b.n	800a272 <_printf_float+0xb6>
 800a564:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800a568:	f1ba 0f01 	cmp.w	sl, #1
 800a56c:	dc01      	bgt.n	800a572 <_printf_float+0x3b6>
 800a56e:	07db      	lsls	r3, r3, #31
 800a570:	d536      	bpl.n	800a5e0 <_printf_float+0x424>
 800a572:	2301      	movs	r3, #1
 800a574:	4642      	mov	r2, r8
 800a576:	4631      	mov	r1, r6
 800a578:	4628      	mov	r0, r5
 800a57a:	47b8      	blx	r7
 800a57c:	3001      	adds	r0, #1
 800a57e:	f43f ae78 	beq.w	800a272 <_printf_float+0xb6>
 800a582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a586:	4631      	mov	r1, r6
 800a588:	4628      	mov	r0, r5
 800a58a:	47b8      	blx	r7
 800a58c:	3001      	adds	r0, #1
 800a58e:	f43f ae70 	beq.w	800a272 <_printf_float+0xb6>
 800a592:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800a596:	2200      	movs	r2, #0
 800a598:	2300      	movs	r3, #0
 800a59a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a59e:	f7f6 fa93 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5a2:	b9c0      	cbnz	r0, 800a5d6 <_printf_float+0x41a>
 800a5a4:	4653      	mov	r3, sl
 800a5a6:	f108 0201 	add.w	r2, r8, #1
 800a5aa:	4631      	mov	r1, r6
 800a5ac:	4628      	mov	r0, r5
 800a5ae:	47b8      	blx	r7
 800a5b0:	3001      	adds	r0, #1
 800a5b2:	d10c      	bne.n	800a5ce <_printf_float+0x412>
 800a5b4:	e65d      	b.n	800a272 <_printf_float+0xb6>
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	465a      	mov	r2, fp
 800a5ba:	4631      	mov	r1, r6
 800a5bc:	4628      	mov	r0, r5
 800a5be:	47b8      	blx	r7
 800a5c0:	3001      	adds	r0, #1
 800a5c2:	f43f ae56 	beq.w	800a272 <_printf_float+0xb6>
 800a5c6:	f108 0801 	add.w	r8, r8, #1
 800a5ca:	45d0      	cmp	r8, sl
 800a5cc:	dbf3      	blt.n	800a5b6 <_printf_float+0x3fa>
 800a5ce:	464b      	mov	r3, r9
 800a5d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800a5d4:	e6df      	b.n	800a396 <_printf_float+0x1da>
 800a5d6:	f04f 0800 	mov.w	r8, #0
 800a5da:	f104 0b1a 	add.w	fp, r4, #26
 800a5de:	e7f4      	b.n	800a5ca <_printf_float+0x40e>
 800a5e0:	2301      	movs	r3, #1
 800a5e2:	4642      	mov	r2, r8
 800a5e4:	e7e1      	b.n	800a5aa <_printf_float+0x3ee>
 800a5e6:	2301      	movs	r3, #1
 800a5e8:	464a      	mov	r2, r9
 800a5ea:	4631      	mov	r1, r6
 800a5ec:	4628      	mov	r0, r5
 800a5ee:	47b8      	blx	r7
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	f43f ae3e 	beq.w	800a272 <_printf_float+0xb6>
 800a5f6:	f108 0801 	add.w	r8, r8, #1
 800a5fa:	68e3      	ldr	r3, [r4, #12]
 800a5fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5fe:	1a5b      	subs	r3, r3, r1
 800a600:	4543      	cmp	r3, r8
 800a602:	dcf0      	bgt.n	800a5e6 <_printf_float+0x42a>
 800a604:	e6fc      	b.n	800a400 <_printf_float+0x244>
 800a606:	f04f 0800 	mov.w	r8, #0
 800a60a:	f104 0919 	add.w	r9, r4, #25
 800a60e:	e7f4      	b.n	800a5fa <_printf_float+0x43e>

0800a610 <_printf_common>:
 800a610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a614:	4616      	mov	r6, r2
 800a616:	4698      	mov	r8, r3
 800a618:	688a      	ldr	r2, [r1, #8]
 800a61a:	690b      	ldr	r3, [r1, #16]
 800a61c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a620:	4293      	cmp	r3, r2
 800a622:	bfb8      	it	lt
 800a624:	4613      	movlt	r3, r2
 800a626:	6033      	str	r3, [r6, #0]
 800a628:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a62c:	4607      	mov	r7, r0
 800a62e:	460c      	mov	r4, r1
 800a630:	b10a      	cbz	r2, 800a636 <_printf_common+0x26>
 800a632:	3301      	adds	r3, #1
 800a634:	6033      	str	r3, [r6, #0]
 800a636:	6823      	ldr	r3, [r4, #0]
 800a638:	0699      	lsls	r1, r3, #26
 800a63a:	bf42      	ittt	mi
 800a63c:	6833      	ldrmi	r3, [r6, #0]
 800a63e:	3302      	addmi	r3, #2
 800a640:	6033      	strmi	r3, [r6, #0]
 800a642:	6825      	ldr	r5, [r4, #0]
 800a644:	f015 0506 	ands.w	r5, r5, #6
 800a648:	d106      	bne.n	800a658 <_printf_common+0x48>
 800a64a:	f104 0a19 	add.w	sl, r4, #25
 800a64e:	68e3      	ldr	r3, [r4, #12]
 800a650:	6832      	ldr	r2, [r6, #0]
 800a652:	1a9b      	subs	r3, r3, r2
 800a654:	42ab      	cmp	r3, r5
 800a656:	dc26      	bgt.n	800a6a6 <_printf_common+0x96>
 800a658:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a65c:	6822      	ldr	r2, [r4, #0]
 800a65e:	3b00      	subs	r3, #0
 800a660:	bf18      	it	ne
 800a662:	2301      	movne	r3, #1
 800a664:	0692      	lsls	r2, r2, #26
 800a666:	d42b      	bmi.n	800a6c0 <_printf_common+0xb0>
 800a668:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a66c:	4641      	mov	r1, r8
 800a66e:	4638      	mov	r0, r7
 800a670:	47c8      	blx	r9
 800a672:	3001      	adds	r0, #1
 800a674:	d01e      	beq.n	800a6b4 <_printf_common+0xa4>
 800a676:	6823      	ldr	r3, [r4, #0]
 800a678:	6922      	ldr	r2, [r4, #16]
 800a67a:	f003 0306 	and.w	r3, r3, #6
 800a67e:	2b04      	cmp	r3, #4
 800a680:	bf02      	ittt	eq
 800a682:	68e5      	ldreq	r5, [r4, #12]
 800a684:	6833      	ldreq	r3, [r6, #0]
 800a686:	1aed      	subeq	r5, r5, r3
 800a688:	68a3      	ldr	r3, [r4, #8]
 800a68a:	bf0c      	ite	eq
 800a68c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a690:	2500      	movne	r5, #0
 800a692:	4293      	cmp	r3, r2
 800a694:	bfc4      	itt	gt
 800a696:	1a9b      	subgt	r3, r3, r2
 800a698:	18ed      	addgt	r5, r5, r3
 800a69a:	2600      	movs	r6, #0
 800a69c:	341a      	adds	r4, #26
 800a69e:	42b5      	cmp	r5, r6
 800a6a0:	d11a      	bne.n	800a6d8 <_printf_common+0xc8>
 800a6a2:	2000      	movs	r0, #0
 800a6a4:	e008      	b.n	800a6b8 <_printf_common+0xa8>
 800a6a6:	2301      	movs	r3, #1
 800a6a8:	4652      	mov	r2, sl
 800a6aa:	4641      	mov	r1, r8
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	47c8      	blx	r9
 800a6b0:	3001      	adds	r0, #1
 800a6b2:	d103      	bne.n	800a6bc <_printf_common+0xac>
 800a6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6bc:	3501      	adds	r5, #1
 800a6be:	e7c6      	b.n	800a64e <_printf_common+0x3e>
 800a6c0:	18e1      	adds	r1, r4, r3
 800a6c2:	1c5a      	adds	r2, r3, #1
 800a6c4:	2030      	movs	r0, #48	@ 0x30
 800a6c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a6ca:	4422      	add	r2, r4
 800a6cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a6d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a6d4:	3302      	adds	r3, #2
 800a6d6:	e7c7      	b.n	800a668 <_printf_common+0x58>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	4622      	mov	r2, r4
 800a6dc:	4641      	mov	r1, r8
 800a6de:	4638      	mov	r0, r7
 800a6e0:	47c8      	blx	r9
 800a6e2:	3001      	adds	r0, #1
 800a6e4:	d0e6      	beq.n	800a6b4 <_printf_common+0xa4>
 800a6e6:	3601      	adds	r6, #1
 800a6e8:	e7d9      	b.n	800a69e <_printf_common+0x8e>
	...

0800a6ec <_printf_i>:
 800a6ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a6f0:	7e0f      	ldrb	r7, [r1, #24]
 800a6f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a6f4:	2f78      	cmp	r7, #120	@ 0x78
 800a6f6:	4691      	mov	r9, r2
 800a6f8:	4680      	mov	r8, r0
 800a6fa:	460c      	mov	r4, r1
 800a6fc:	469a      	mov	sl, r3
 800a6fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a702:	d807      	bhi.n	800a714 <_printf_i+0x28>
 800a704:	2f62      	cmp	r7, #98	@ 0x62
 800a706:	d80a      	bhi.n	800a71e <_printf_i+0x32>
 800a708:	2f00      	cmp	r7, #0
 800a70a:	f000 80d2 	beq.w	800a8b2 <_printf_i+0x1c6>
 800a70e:	2f58      	cmp	r7, #88	@ 0x58
 800a710:	f000 80b9 	beq.w	800a886 <_printf_i+0x19a>
 800a714:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a718:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a71c:	e03a      	b.n	800a794 <_printf_i+0xa8>
 800a71e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a722:	2b15      	cmp	r3, #21
 800a724:	d8f6      	bhi.n	800a714 <_printf_i+0x28>
 800a726:	a101      	add	r1, pc, #4	@ (adr r1, 800a72c <_printf_i+0x40>)
 800a728:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a72c:	0800a785 	.word	0x0800a785
 800a730:	0800a799 	.word	0x0800a799
 800a734:	0800a715 	.word	0x0800a715
 800a738:	0800a715 	.word	0x0800a715
 800a73c:	0800a715 	.word	0x0800a715
 800a740:	0800a715 	.word	0x0800a715
 800a744:	0800a799 	.word	0x0800a799
 800a748:	0800a715 	.word	0x0800a715
 800a74c:	0800a715 	.word	0x0800a715
 800a750:	0800a715 	.word	0x0800a715
 800a754:	0800a715 	.word	0x0800a715
 800a758:	0800a899 	.word	0x0800a899
 800a75c:	0800a7c3 	.word	0x0800a7c3
 800a760:	0800a853 	.word	0x0800a853
 800a764:	0800a715 	.word	0x0800a715
 800a768:	0800a715 	.word	0x0800a715
 800a76c:	0800a8bb 	.word	0x0800a8bb
 800a770:	0800a715 	.word	0x0800a715
 800a774:	0800a7c3 	.word	0x0800a7c3
 800a778:	0800a715 	.word	0x0800a715
 800a77c:	0800a715 	.word	0x0800a715
 800a780:	0800a85b 	.word	0x0800a85b
 800a784:	6833      	ldr	r3, [r6, #0]
 800a786:	1d1a      	adds	r2, r3, #4
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	6032      	str	r2, [r6, #0]
 800a78c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a790:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a794:	2301      	movs	r3, #1
 800a796:	e09d      	b.n	800a8d4 <_printf_i+0x1e8>
 800a798:	6833      	ldr	r3, [r6, #0]
 800a79a:	6820      	ldr	r0, [r4, #0]
 800a79c:	1d19      	adds	r1, r3, #4
 800a79e:	6031      	str	r1, [r6, #0]
 800a7a0:	0606      	lsls	r6, r0, #24
 800a7a2:	d501      	bpl.n	800a7a8 <_printf_i+0xbc>
 800a7a4:	681d      	ldr	r5, [r3, #0]
 800a7a6:	e003      	b.n	800a7b0 <_printf_i+0xc4>
 800a7a8:	0645      	lsls	r5, r0, #25
 800a7aa:	d5fb      	bpl.n	800a7a4 <_printf_i+0xb8>
 800a7ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a7b0:	2d00      	cmp	r5, #0
 800a7b2:	da03      	bge.n	800a7bc <_printf_i+0xd0>
 800a7b4:	232d      	movs	r3, #45	@ 0x2d
 800a7b6:	426d      	negs	r5, r5
 800a7b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7bc:	4859      	ldr	r0, [pc, #356]	@ (800a924 <_printf_i+0x238>)
 800a7be:	230a      	movs	r3, #10
 800a7c0:	e011      	b.n	800a7e6 <_printf_i+0xfa>
 800a7c2:	6821      	ldr	r1, [r4, #0]
 800a7c4:	6833      	ldr	r3, [r6, #0]
 800a7c6:	0608      	lsls	r0, r1, #24
 800a7c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800a7cc:	d402      	bmi.n	800a7d4 <_printf_i+0xe8>
 800a7ce:	0649      	lsls	r1, r1, #25
 800a7d0:	bf48      	it	mi
 800a7d2:	b2ad      	uxthmi	r5, r5
 800a7d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800a7d6:	4853      	ldr	r0, [pc, #332]	@ (800a924 <_printf_i+0x238>)
 800a7d8:	6033      	str	r3, [r6, #0]
 800a7da:	bf14      	ite	ne
 800a7dc:	230a      	movne	r3, #10
 800a7de:	2308      	moveq	r3, #8
 800a7e0:	2100      	movs	r1, #0
 800a7e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a7e6:	6866      	ldr	r6, [r4, #4]
 800a7e8:	60a6      	str	r6, [r4, #8]
 800a7ea:	2e00      	cmp	r6, #0
 800a7ec:	bfa2      	ittt	ge
 800a7ee:	6821      	ldrge	r1, [r4, #0]
 800a7f0:	f021 0104 	bicge.w	r1, r1, #4
 800a7f4:	6021      	strge	r1, [r4, #0]
 800a7f6:	b90d      	cbnz	r5, 800a7fc <_printf_i+0x110>
 800a7f8:	2e00      	cmp	r6, #0
 800a7fa:	d04b      	beq.n	800a894 <_printf_i+0x1a8>
 800a7fc:	4616      	mov	r6, r2
 800a7fe:	fbb5 f1f3 	udiv	r1, r5, r3
 800a802:	fb03 5711 	mls	r7, r3, r1, r5
 800a806:	5dc7      	ldrb	r7, [r0, r7]
 800a808:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a80c:	462f      	mov	r7, r5
 800a80e:	42bb      	cmp	r3, r7
 800a810:	460d      	mov	r5, r1
 800a812:	d9f4      	bls.n	800a7fe <_printf_i+0x112>
 800a814:	2b08      	cmp	r3, #8
 800a816:	d10b      	bne.n	800a830 <_printf_i+0x144>
 800a818:	6823      	ldr	r3, [r4, #0]
 800a81a:	07df      	lsls	r7, r3, #31
 800a81c:	d508      	bpl.n	800a830 <_printf_i+0x144>
 800a81e:	6923      	ldr	r3, [r4, #16]
 800a820:	6861      	ldr	r1, [r4, #4]
 800a822:	4299      	cmp	r1, r3
 800a824:	bfde      	ittt	le
 800a826:	2330      	movle	r3, #48	@ 0x30
 800a828:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a82c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a830:	1b92      	subs	r2, r2, r6
 800a832:	6122      	str	r2, [r4, #16]
 800a834:	f8cd a000 	str.w	sl, [sp]
 800a838:	464b      	mov	r3, r9
 800a83a:	aa03      	add	r2, sp, #12
 800a83c:	4621      	mov	r1, r4
 800a83e:	4640      	mov	r0, r8
 800a840:	f7ff fee6 	bl	800a610 <_printf_common>
 800a844:	3001      	adds	r0, #1
 800a846:	d14a      	bne.n	800a8de <_printf_i+0x1f2>
 800a848:	f04f 30ff 	mov.w	r0, #4294967295
 800a84c:	b004      	add	sp, #16
 800a84e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a852:	6823      	ldr	r3, [r4, #0]
 800a854:	f043 0320 	orr.w	r3, r3, #32
 800a858:	6023      	str	r3, [r4, #0]
 800a85a:	4833      	ldr	r0, [pc, #204]	@ (800a928 <_printf_i+0x23c>)
 800a85c:	2778      	movs	r7, #120	@ 0x78
 800a85e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a862:	6823      	ldr	r3, [r4, #0]
 800a864:	6831      	ldr	r1, [r6, #0]
 800a866:	061f      	lsls	r7, r3, #24
 800a868:	f851 5b04 	ldr.w	r5, [r1], #4
 800a86c:	d402      	bmi.n	800a874 <_printf_i+0x188>
 800a86e:	065f      	lsls	r7, r3, #25
 800a870:	bf48      	it	mi
 800a872:	b2ad      	uxthmi	r5, r5
 800a874:	6031      	str	r1, [r6, #0]
 800a876:	07d9      	lsls	r1, r3, #31
 800a878:	bf44      	itt	mi
 800a87a:	f043 0320 	orrmi.w	r3, r3, #32
 800a87e:	6023      	strmi	r3, [r4, #0]
 800a880:	b11d      	cbz	r5, 800a88a <_printf_i+0x19e>
 800a882:	2310      	movs	r3, #16
 800a884:	e7ac      	b.n	800a7e0 <_printf_i+0xf4>
 800a886:	4827      	ldr	r0, [pc, #156]	@ (800a924 <_printf_i+0x238>)
 800a888:	e7e9      	b.n	800a85e <_printf_i+0x172>
 800a88a:	6823      	ldr	r3, [r4, #0]
 800a88c:	f023 0320 	bic.w	r3, r3, #32
 800a890:	6023      	str	r3, [r4, #0]
 800a892:	e7f6      	b.n	800a882 <_printf_i+0x196>
 800a894:	4616      	mov	r6, r2
 800a896:	e7bd      	b.n	800a814 <_printf_i+0x128>
 800a898:	6833      	ldr	r3, [r6, #0]
 800a89a:	6825      	ldr	r5, [r4, #0]
 800a89c:	6961      	ldr	r1, [r4, #20]
 800a89e:	1d18      	adds	r0, r3, #4
 800a8a0:	6030      	str	r0, [r6, #0]
 800a8a2:	062e      	lsls	r6, r5, #24
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	d501      	bpl.n	800a8ac <_printf_i+0x1c0>
 800a8a8:	6019      	str	r1, [r3, #0]
 800a8aa:	e002      	b.n	800a8b2 <_printf_i+0x1c6>
 800a8ac:	0668      	lsls	r0, r5, #25
 800a8ae:	d5fb      	bpl.n	800a8a8 <_printf_i+0x1bc>
 800a8b0:	8019      	strh	r1, [r3, #0]
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	6123      	str	r3, [r4, #16]
 800a8b6:	4616      	mov	r6, r2
 800a8b8:	e7bc      	b.n	800a834 <_printf_i+0x148>
 800a8ba:	6833      	ldr	r3, [r6, #0]
 800a8bc:	1d1a      	adds	r2, r3, #4
 800a8be:	6032      	str	r2, [r6, #0]
 800a8c0:	681e      	ldr	r6, [r3, #0]
 800a8c2:	6862      	ldr	r2, [r4, #4]
 800a8c4:	2100      	movs	r1, #0
 800a8c6:	4630      	mov	r0, r6
 800a8c8:	f7f5 fc82 	bl	80001d0 <memchr>
 800a8cc:	b108      	cbz	r0, 800a8d2 <_printf_i+0x1e6>
 800a8ce:	1b80      	subs	r0, r0, r6
 800a8d0:	6060      	str	r0, [r4, #4]
 800a8d2:	6863      	ldr	r3, [r4, #4]
 800a8d4:	6123      	str	r3, [r4, #16]
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a8dc:	e7aa      	b.n	800a834 <_printf_i+0x148>
 800a8de:	6923      	ldr	r3, [r4, #16]
 800a8e0:	4632      	mov	r2, r6
 800a8e2:	4649      	mov	r1, r9
 800a8e4:	4640      	mov	r0, r8
 800a8e6:	47d0      	blx	sl
 800a8e8:	3001      	adds	r0, #1
 800a8ea:	d0ad      	beq.n	800a848 <_printf_i+0x15c>
 800a8ec:	6823      	ldr	r3, [r4, #0]
 800a8ee:	079b      	lsls	r3, r3, #30
 800a8f0:	d413      	bmi.n	800a91a <_printf_i+0x22e>
 800a8f2:	68e0      	ldr	r0, [r4, #12]
 800a8f4:	9b03      	ldr	r3, [sp, #12]
 800a8f6:	4298      	cmp	r0, r3
 800a8f8:	bfb8      	it	lt
 800a8fa:	4618      	movlt	r0, r3
 800a8fc:	e7a6      	b.n	800a84c <_printf_i+0x160>
 800a8fe:	2301      	movs	r3, #1
 800a900:	4632      	mov	r2, r6
 800a902:	4649      	mov	r1, r9
 800a904:	4640      	mov	r0, r8
 800a906:	47d0      	blx	sl
 800a908:	3001      	adds	r0, #1
 800a90a:	d09d      	beq.n	800a848 <_printf_i+0x15c>
 800a90c:	3501      	adds	r5, #1
 800a90e:	68e3      	ldr	r3, [r4, #12]
 800a910:	9903      	ldr	r1, [sp, #12]
 800a912:	1a5b      	subs	r3, r3, r1
 800a914:	42ab      	cmp	r3, r5
 800a916:	dcf2      	bgt.n	800a8fe <_printf_i+0x212>
 800a918:	e7eb      	b.n	800a8f2 <_printf_i+0x206>
 800a91a:	2500      	movs	r5, #0
 800a91c:	f104 0619 	add.w	r6, r4, #25
 800a920:	e7f5      	b.n	800a90e <_printf_i+0x222>
 800a922:	bf00      	nop
 800a924:	0800f552 	.word	0x0800f552
 800a928:	0800f563 	.word	0x0800f563

0800a92c <_scanf_float>:
 800a92c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a930:	b087      	sub	sp, #28
 800a932:	4617      	mov	r7, r2
 800a934:	9303      	str	r3, [sp, #12]
 800a936:	688b      	ldr	r3, [r1, #8]
 800a938:	1e5a      	subs	r2, r3, #1
 800a93a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a93e:	bf81      	itttt	hi
 800a940:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a944:	eb03 0b05 	addhi.w	fp, r3, r5
 800a948:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a94c:	608b      	strhi	r3, [r1, #8]
 800a94e:	680b      	ldr	r3, [r1, #0]
 800a950:	460a      	mov	r2, r1
 800a952:	f04f 0500 	mov.w	r5, #0
 800a956:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800a95a:	f842 3b1c 	str.w	r3, [r2], #28
 800a95e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a962:	4680      	mov	r8, r0
 800a964:	460c      	mov	r4, r1
 800a966:	bf98      	it	ls
 800a968:	f04f 0b00 	movls.w	fp, #0
 800a96c:	9201      	str	r2, [sp, #4]
 800a96e:	4616      	mov	r6, r2
 800a970:	46aa      	mov	sl, r5
 800a972:	46a9      	mov	r9, r5
 800a974:	9502      	str	r5, [sp, #8]
 800a976:	68a2      	ldr	r2, [r4, #8]
 800a978:	b152      	cbz	r2, 800a990 <_scanf_float+0x64>
 800a97a:	683b      	ldr	r3, [r7, #0]
 800a97c:	781b      	ldrb	r3, [r3, #0]
 800a97e:	2b4e      	cmp	r3, #78	@ 0x4e
 800a980:	d864      	bhi.n	800aa4c <_scanf_float+0x120>
 800a982:	2b40      	cmp	r3, #64	@ 0x40
 800a984:	d83c      	bhi.n	800aa00 <_scanf_float+0xd4>
 800a986:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800a98a:	b2c8      	uxtb	r0, r1
 800a98c:	280e      	cmp	r0, #14
 800a98e:	d93a      	bls.n	800aa06 <_scanf_float+0xda>
 800a990:	f1b9 0f00 	cmp.w	r9, #0
 800a994:	d003      	beq.n	800a99e <_scanf_float+0x72>
 800a996:	6823      	ldr	r3, [r4, #0]
 800a998:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a99c:	6023      	str	r3, [r4, #0]
 800a99e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a9a2:	f1ba 0f01 	cmp.w	sl, #1
 800a9a6:	f200 8117 	bhi.w	800abd8 <_scanf_float+0x2ac>
 800a9aa:	9b01      	ldr	r3, [sp, #4]
 800a9ac:	429e      	cmp	r6, r3
 800a9ae:	f200 8108 	bhi.w	800abc2 <_scanf_float+0x296>
 800a9b2:	2001      	movs	r0, #1
 800a9b4:	b007      	add	sp, #28
 800a9b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9ba:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800a9be:	2a0d      	cmp	r2, #13
 800a9c0:	d8e6      	bhi.n	800a990 <_scanf_float+0x64>
 800a9c2:	a101      	add	r1, pc, #4	@ (adr r1, 800a9c8 <_scanf_float+0x9c>)
 800a9c4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a9c8:	0800ab0f 	.word	0x0800ab0f
 800a9cc:	0800a991 	.word	0x0800a991
 800a9d0:	0800a991 	.word	0x0800a991
 800a9d4:	0800a991 	.word	0x0800a991
 800a9d8:	0800ab6f 	.word	0x0800ab6f
 800a9dc:	0800ab47 	.word	0x0800ab47
 800a9e0:	0800a991 	.word	0x0800a991
 800a9e4:	0800a991 	.word	0x0800a991
 800a9e8:	0800ab1d 	.word	0x0800ab1d
 800a9ec:	0800a991 	.word	0x0800a991
 800a9f0:	0800a991 	.word	0x0800a991
 800a9f4:	0800a991 	.word	0x0800a991
 800a9f8:	0800a991 	.word	0x0800a991
 800a9fc:	0800aad5 	.word	0x0800aad5
 800aa00:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800aa04:	e7db      	b.n	800a9be <_scanf_float+0x92>
 800aa06:	290e      	cmp	r1, #14
 800aa08:	d8c2      	bhi.n	800a990 <_scanf_float+0x64>
 800aa0a:	a001      	add	r0, pc, #4	@ (adr r0, 800aa10 <_scanf_float+0xe4>)
 800aa0c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800aa10:	0800aac5 	.word	0x0800aac5
 800aa14:	0800a991 	.word	0x0800a991
 800aa18:	0800aac5 	.word	0x0800aac5
 800aa1c:	0800ab5b 	.word	0x0800ab5b
 800aa20:	0800a991 	.word	0x0800a991
 800aa24:	0800aa6d 	.word	0x0800aa6d
 800aa28:	0800aaab 	.word	0x0800aaab
 800aa2c:	0800aaab 	.word	0x0800aaab
 800aa30:	0800aaab 	.word	0x0800aaab
 800aa34:	0800aaab 	.word	0x0800aaab
 800aa38:	0800aaab 	.word	0x0800aaab
 800aa3c:	0800aaab 	.word	0x0800aaab
 800aa40:	0800aaab 	.word	0x0800aaab
 800aa44:	0800aaab 	.word	0x0800aaab
 800aa48:	0800aaab 	.word	0x0800aaab
 800aa4c:	2b6e      	cmp	r3, #110	@ 0x6e
 800aa4e:	d809      	bhi.n	800aa64 <_scanf_float+0x138>
 800aa50:	2b60      	cmp	r3, #96	@ 0x60
 800aa52:	d8b2      	bhi.n	800a9ba <_scanf_float+0x8e>
 800aa54:	2b54      	cmp	r3, #84	@ 0x54
 800aa56:	d07b      	beq.n	800ab50 <_scanf_float+0x224>
 800aa58:	2b59      	cmp	r3, #89	@ 0x59
 800aa5a:	d199      	bne.n	800a990 <_scanf_float+0x64>
 800aa5c:	2d07      	cmp	r5, #7
 800aa5e:	d197      	bne.n	800a990 <_scanf_float+0x64>
 800aa60:	2508      	movs	r5, #8
 800aa62:	e02c      	b.n	800aabe <_scanf_float+0x192>
 800aa64:	2b74      	cmp	r3, #116	@ 0x74
 800aa66:	d073      	beq.n	800ab50 <_scanf_float+0x224>
 800aa68:	2b79      	cmp	r3, #121	@ 0x79
 800aa6a:	e7f6      	b.n	800aa5a <_scanf_float+0x12e>
 800aa6c:	6821      	ldr	r1, [r4, #0]
 800aa6e:	05c8      	lsls	r0, r1, #23
 800aa70:	d51b      	bpl.n	800aaaa <_scanf_float+0x17e>
 800aa72:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800aa76:	6021      	str	r1, [r4, #0]
 800aa78:	f109 0901 	add.w	r9, r9, #1
 800aa7c:	f1bb 0f00 	cmp.w	fp, #0
 800aa80:	d003      	beq.n	800aa8a <_scanf_float+0x15e>
 800aa82:	3201      	adds	r2, #1
 800aa84:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa88:	60a2      	str	r2, [r4, #8]
 800aa8a:	68a3      	ldr	r3, [r4, #8]
 800aa8c:	3b01      	subs	r3, #1
 800aa8e:	60a3      	str	r3, [r4, #8]
 800aa90:	6923      	ldr	r3, [r4, #16]
 800aa92:	3301      	adds	r3, #1
 800aa94:	6123      	str	r3, [r4, #16]
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	3b01      	subs	r3, #1
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	607b      	str	r3, [r7, #4]
 800aa9e:	f340 8087 	ble.w	800abb0 <_scanf_float+0x284>
 800aaa2:	683b      	ldr	r3, [r7, #0]
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	603b      	str	r3, [r7, #0]
 800aaa8:	e765      	b.n	800a976 <_scanf_float+0x4a>
 800aaaa:	eb1a 0105 	adds.w	r1, sl, r5
 800aaae:	f47f af6f 	bne.w	800a990 <_scanf_float+0x64>
 800aab2:	6822      	ldr	r2, [r4, #0]
 800aab4:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800aab8:	6022      	str	r2, [r4, #0]
 800aaba:	460d      	mov	r5, r1
 800aabc:	468a      	mov	sl, r1
 800aabe:	f806 3b01 	strb.w	r3, [r6], #1
 800aac2:	e7e2      	b.n	800aa8a <_scanf_float+0x15e>
 800aac4:	6822      	ldr	r2, [r4, #0]
 800aac6:	0610      	lsls	r0, r2, #24
 800aac8:	f57f af62 	bpl.w	800a990 <_scanf_float+0x64>
 800aacc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800aad0:	6022      	str	r2, [r4, #0]
 800aad2:	e7f4      	b.n	800aabe <_scanf_float+0x192>
 800aad4:	f1ba 0f00 	cmp.w	sl, #0
 800aad8:	d10e      	bne.n	800aaf8 <_scanf_float+0x1cc>
 800aada:	f1b9 0f00 	cmp.w	r9, #0
 800aade:	d10e      	bne.n	800aafe <_scanf_float+0x1d2>
 800aae0:	6822      	ldr	r2, [r4, #0]
 800aae2:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800aae6:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800aaea:	d108      	bne.n	800aafe <_scanf_float+0x1d2>
 800aaec:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800aaf0:	6022      	str	r2, [r4, #0]
 800aaf2:	f04f 0a01 	mov.w	sl, #1
 800aaf6:	e7e2      	b.n	800aabe <_scanf_float+0x192>
 800aaf8:	f1ba 0f02 	cmp.w	sl, #2
 800aafc:	d055      	beq.n	800abaa <_scanf_float+0x27e>
 800aafe:	2d01      	cmp	r5, #1
 800ab00:	d002      	beq.n	800ab08 <_scanf_float+0x1dc>
 800ab02:	2d04      	cmp	r5, #4
 800ab04:	f47f af44 	bne.w	800a990 <_scanf_float+0x64>
 800ab08:	3501      	adds	r5, #1
 800ab0a:	b2ed      	uxtb	r5, r5
 800ab0c:	e7d7      	b.n	800aabe <_scanf_float+0x192>
 800ab0e:	f1ba 0f01 	cmp.w	sl, #1
 800ab12:	f47f af3d 	bne.w	800a990 <_scanf_float+0x64>
 800ab16:	f04f 0a02 	mov.w	sl, #2
 800ab1a:	e7d0      	b.n	800aabe <_scanf_float+0x192>
 800ab1c:	b97d      	cbnz	r5, 800ab3e <_scanf_float+0x212>
 800ab1e:	f1b9 0f00 	cmp.w	r9, #0
 800ab22:	f47f af38 	bne.w	800a996 <_scanf_float+0x6a>
 800ab26:	6822      	ldr	r2, [r4, #0]
 800ab28:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800ab2c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800ab30:	f040 8108 	bne.w	800ad44 <_scanf_float+0x418>
 800ab34:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ab38:	6022      	str	r2, [r4, #0]
 800ab3a:	2501      	movs	r5, #1
 800ab3c:	e7bf      	b.n	800aabe <_scanf_float+0x192>
 800ab3e:	2d03      	cmp	r5, #3
 800ab40:	d0e2      	beq.n	800ab08 <_scanf_float+0x1dc>
 800ab42:	2d05      	cmp	r5, #5
 800ab44:	e7de      	b.n	800ab04 <_scanf_float+0x1d8>
 800ab46:	2d02      	cmp	r5, #2
 800ab48:	f47f af22 	bne.w	800a990 <_scanf_float+0x64>
 800ab4c:	2503      	movs	r5, #3
 800ab4e:	e7b6      	b.n	800aabe <_scanf_float+0x192>
 800ab50:	2d06      	cmp	r5, #6
 800ab52:	f47f af1d 	bne.w	800a990 <_scanf_float+0x64>
 800ab56:	2507      	movs	r5, #7
 800ab58:	e7b1      	b.n	800aabe <_scanf_float+0x192>
 800ab5a:	6822      	ldr	r2, [r4, #0]
 800ab5c:	0591      	lsls	r1, r2, #22
 800ab5e:	f57f af17 	bpl.w	800a990 <_scanf_float+0x64>
 800ab62:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800ab66:	6022      	str	r2, [r4, #0]
 800ab68:	f8cd 9008 	str.w	r9, [sp, #8]
 800ab6c:	e7a7      	b.n	800aabe <_scanf_float+0x192>
 800ab6e:	6822      	ldr	r2, [r4, #0]
 800ab70:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800ab74:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ab78:	d006      	beq.n	800ab88 <_scanf_float+0x25c>
 800ab7a:	0550      	lsls	r0, r2, #21
 800ab7c:	f57f af08 	bpl.w	800a990 <_scanf_float+0x64>
 800ab80:	f1b9 0f00 	cmp.w	r9, #0
 800ab84:	f000 80de 	beq.w	800ad44 <_scanf_float+0x418>
 800ab88:	0591      	lsls	r1, r2, #22
 800ab8a:	bf58      	it	pl
 800ab8c:	9902      	ldrpl	r1, [sp, #8]
 800ab8e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800ab92:	bf58      	it	pl
 800ab94:	eba9 0101 	subpl.w	r1, r9, r1
 800ab98:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800ab9c:	bf58      	it	pl
 800ab9e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800aba2:	6022      	str	r2, [r4, #0]
 800aba4:	f04f 0900 	mov.w	r9, #0
 800aba8:	e789      	b.n	800aabe <_scanf_float+0x192>
 800abaa:	f04f 0a03 	mov.w	sl, #3
 800abae:	e786      	b.n	800aabe <_scanf_float+0x192>
 800abb0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800abb4:	4639      	mov	r1, r7
 800abb6:	4640      	mov	r0, r8
 800abb8:	4798      	blx	r3
 800abba:	2800      	cmp	r0, #0
 800abbc:	f43f aedb 	beq.w	800a976 <_scanf_float+0x4a>
 800abc0:	e6e6      	b.n	800a990 <_scanf_float+0x64>
 800abc2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800abc6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800abca:	463a      	mov	r2, r7
 800abcc:	4640      	mov	r0, r8
 800abce:	4798      	blx	r3
 800abd0:	6923      	ldr	r3, [r4, #16]
 800abd2:	3b01      	subs	r3, #1
 800abd4:	6123      	str	r3, [r4, #16]
 800abd6:	e6e8      	b.n	800a9aa <_scanf_float+0x7e>
 800abd8:	1e6b      	subs	r3, r5, #1
 800abda:	2b06      	cmp	r3, #6
 800abdc:	d824      	bhi.n	800ac28 <_scanf_float+0x2fc>
 800abde:	2d02      	cmp	r5, #2
 800abe0:	d836      	bhi.n	800ac50 <_scanf_float+0x324>
 800abe2:	9b01      	ldr	r3, [sp, #4]
 800abe4:	429e      	cmp	r6, r3
 800abe6:	f67f aee4 	bls.w	800a9b2 <_scanf_float+0x86>
 800abea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800abee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800abf2:	463a      	mov	r2, r7
 800abf4:	4640      	mov	r0, r8
 800abf6:	4798      	blx	r3
 800abf8:	6923      	ldr	r3, [r4, #16]
 800abfa:	3b01      	subs	r3, #1
 800abfc:	6123      	str	r3, [r4, #16]
 800abfe:	e7f0      	b.n	800abe2 <_scanf_float+0x2b6>
 800ac00:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac04:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800ac08:	463a      	mov	r2, r7
 800ac0a:	4640      	mov	r0, r8
 800ac0c:	4798      	blx	r3
 800ac0e:	6923      	ldr	r3, [r4, #16]
 800ac10:	3b01      	subs	r3, #1
 800ac12:	6123      	str	r3, [r4, #16]
 800ac14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ac18:	fa5f fa8a 	uxtb.w	sl, sl
 800ac1c:	f1ba 0f02 	cmp.w	sl, #2
 800ac20:	d1ee      	bne.n	800ac00 <_scanf_float+0x2d4>
 800ac22:	3d03      	subs	r5, #3
 800ac24:	b2ed      	uxtb	r5, r5
 800ac26:	1b76      	subs	r6, r6, r5
 800ac28:	6823      	ldr	r3, [r4, #0]
 800ac2a:	05da      	lsls	r2, r3, #23
 800ac2c:	d530      	bpl.n	800ac90 <_scanf_float+0x364>
 800ac2e:	055b      	lsls	r3, r3, #21
 800ac30:	d511      	bpl.n	800ac56 <_scanf_float+0x32a>
 800ac32:	9b01      	ldr	r3, [sp, #4]
 800ac34:	429e      	cmp	r6, r3
 800ac36:	f67f aebc 	bls.w	800a9b2 <_scanf_float+0x86>
 800ac3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ac42:	463a      	mov	r2, r7
 800ac44:	4640      	mov	r0, r8
 800ac46:	4798      	blx	r3
 800ac48:	6923      	ldr	r3, [r4, #16]
 800ac4a:	3b01      	subs	r3, #1
 800ac4c:	6123      	str	r3, [r4, #16]
 800ac4e:	e7f0      	b.n	800ac32 <_scanf_float+0x306>
 800ac50:	46aa      	mov	sl, r5
 800ac52:	46b3      	mov	fp, r6
 800ac54:	e7de      	b.n	800ac14 <_scanf_float+0x2e8>
 800ac56:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ac5a:	6923      	ldr	r3, [r4, #16]
 800ac5c:	2965      	cmp	r1, #101	@ 0x65
 800ac5e:	f103 33ff 	add.w	r3, r3, #4294967295
 800ac62:	f106 35ff 	add.w	r5, r6, #4294967295
 800ac66:	6123      	str	r3, [r4, #16]
 800ac68:	d00c      	beq.n	800ac84 <_scanf_float+0x358>
 800ac6a:	2945      	cmp	r1, #69	@ 0x45
 800ac6c:	d00a      	beq.n	800ac84 <_scanf_float+0x358>
 800ac6e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac72:	463a      	mov	r2, r7
 800ac74:	4640      	mov	r0, r8
 800ac76:	4798      	blx	r3
 800ac78:	6923      	ldr	r3, [r4, #16]
 800ac7a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ac7e:	3b01      	subs	r3, #1
 800ac80:	1eb5      	subs	r5, r6, #2
 800ac82:	6123      	str	r3, [r4, #16]
 800ac84:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ac88:	463a      	mov	r2, r7
 800ac8a:	4640      	mov	r0, r8
 800ac8c:	4798      	blx	r3
 800ac8e:	462e      	mov	r6, r5
 800ac90:	6822      	ldr	r2, [r4, #0]
 800ac92:	f012 0210 	ands.w	r2, r2, #16
 800ac96:	d001      	beq.n	800ac9c <_scanf_float+0x370>
 800ac98:	2000      	movs	r0, #0
 800ac9a:	e68b      	b.n	800a9b4 <_scanf_float+0x88>
 800ac9c:	7032      	strb	r2, [r6, #0]
 800ac9e:	6823      	ldr	r3, [r4, #0]
 800aca0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800aca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800aca8:	d11c      	bne.n	800ace4 <_scanf_float+0x3b8>
 800acaa:	9b02      	ldr	r3, [sp, #8]
 800acac:	454b      	cmp	r3, r9
 800acae:	eba3 0209 	sub.w	r2, r3, r9
 800acb2:	d123      	bne.n	800acfc <_scanf_float+0x3d0>
 800acb4:	9901      	ldr	r1, [sp, #4]
 800acb6:	2200      	movs	r2, #0
 800acb8:	4640      	mov	r0, r8
 800acba:	f7ff f9cd 	bl	800a058 <_strtod_r>
 800acbe:	9b03      	ldr	r3, [sp, #12]
 800acc0:	6821      	ldr	r1, [r4, #0]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	f011 0f02 	tst.w	r1, #2
 800acc8:	ec57 6b10 	vmov	r6, r7, d0
 800accc:	f103 0204 	add.w	r2, r3, #4
 800acd0:	d01f      	beq.n	800ad12 <_scanf_float+0x3e6>
 800acd2:	9903      	ldr	r1, [sp, #12]
 800acd4:	600a      	str	r2, [r1, #0]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	e9c3 6700 	strd	r6, r7, [r3]
 800acdc:	68e3      	ldr	r3, [r4, #12]
 800acde:	3301      	adds	r3, #1
 800ace0:	60e3      	str	r3, [r4, #12]
 800ace2:	e7d9      	b.n	800ac98 <_scanf_float+0x36c>
 800ace4:	9b04      	ldr	r3, [sp, #16]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d0e4      	beq.n	800acb4 <_scanf_float+0x388>
 800acea:	9905      	ldr	r1, [sp, #20]
 800acec:	230a      	movs	r3, #10
 800acee:	3101      	adds	r1, #1
 800acf0:	4640      	mov	r0, r8
 800acf2:	f002 fb91 	bl	800d418 <_strtol_r>
 800acf6:	9b04      	ldr	r3, [sp, #16]
 800acf8:	9e05      	ldr	r6, [sp, #20]
 800acfa:	1ac2      	subs	r2, r0, r3
 800acfc:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800ad00:	429e      	cmp	r6, r3
 800ad02:	bf28      	it	cs
 800ad04:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800ad08:	4910      	ldr	r1, [pc, #64]	@ (800ad4c <_scanf_float+0x420>)
 800ad0a:	4630      	mov	r0, r6
 800ad0c:	f000 f988 	bl	800b020 <siprintf>
 800ad10:	e7d0      	b.n	800acb4 <_scanf_float+0x388>
 800ad12:	f011 0f04 	tst.w	r1, #4
 800ad16:	9903      	ldr	r1, [sp, #12]
 800ad18:	600a      	str	r2, [r1, #0]
 800ad1a:	d1dc      	bne.n	800acd6 <_scanf_float+0x3aa>
 800ad1c:	681d      	ldr	r5, [r3, #0]
 800ad1e:	4632      	mov	r2, r6
 800ad20:	463b      	mov	r3, r7
 800ad22:	4630      	mov	r0, r6
 800ad24:	4639      	mov	r1, r7
 800ad26:	f7f5 ff01 	bl	8000b2c <__aeabi_dcmpun>
 800ad2a:	b128      	cbz	r0, 800ad38 <_scanf_float+0x40c>
 800ad2c:	4808      	ldr	r0, [pc, #32]	@ (800ad50 <_scanf_float+0x424>)
 800ad2e:	f000 fb8b 	bl	800b448 <nanf>
 800ad32:	ed85 0a00 	vstr	s0, [r5]
 800ad36:	e7d1      	b.n	800acdc <_scanf_float+0x3b0>
 800ad38:	4630      	mov	r0, r6
 800ad3a:	4639      	mov	r1, r7
 800ad3c:	f7f5 ff54 	bl	8000be8 <__aeabi_d2f>
 800ad40:	6028      	str	r0, [r5, #0]
 800ad42:	e7cb      	b.n	800acdc <_scanf_float+0x3b0>
 800ad44:	f04f 0900 	mov.w	r9, #0
 800ad48:	e629      	b.n	800a99e <_scanf_float+0x72>
 800ad4a:	bf00      	nop
 800ad4c:	0800f574 	.word	0x0800f574
 800ad50:	0800f62d 	.word	0x0800f62d

0800ad54 <std>:
 800ad54:	2300      	movs	r3, #0
 800ad56:	b510      	push	{r4, lr}
 800ad58:	4604      	mov	r4, r0
 800ad5a:	e9c0 3300 	strd	r3, r3, [r0]
 800ad5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad62:	6083      	str	r3, [r0, #8]
 800ad64:	8181      	strh	r1, [r0, #12]
 800ad66:	6643      	str	r3, [r0, #100]	@ 0x64
 800ad68:	81c2      	strh	r2, [r0, #14]
 800ad6a:	6183      	str	r3, [r0, #24]
 800ad6c:	4619      	mov	r1, r3
 800ad6e:	2208      	movs	r2, #8
 800ad70:	305c      	adds	r0, #92	@ 0x5c
 800ad72:	f000 fa4d 	bl	800b210 <memset>
 800ad76:	4b0d      	ldr	r3, [pc, #52]	@ (800adac <std+0x58>)
 800ad78:	6263      	str	r3, [r4, #36]	@ 0x24
 800ad7a:	4b0d      	ldr	r3, [pc, #52]	@ (800adb0 <std+0x5c>)
 800ad7c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ad7e:	4b0d      	ldr	r3, [pc, #52]	@ (800adb4 <std+0x60>)
 800ad80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ad82:	4b0d      	ldr	r3, [pc, #52]	@ (800adb8 <std+0x64>)
 800ad84:	6323      	str	r3, [r4, #48]	@ 0x30
 800ad86:	4b0d      	ldr	r3, [pc, #52]	@ (800adbc <std+0x68>)
 800ad88:	6224      	str	r4, [r4, #32]
 800ad8a:	429c      	cmp	r4, r3
 800ad8c:	d006      	beq.n	800ad9c <std+0x48>
 800ad8e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad92:	4294      	cmp	r4, r2
 800ad94:	d002      	beq.n	800ad9c <std+0x48>
 800ad96:	33d0      	adds	r3, #208	@ 0xd0
 800ad98:	429c      	cmp	r4, r3
 800ad9a:	d105      	bne.n	800ada8 <std+0x54>
 800ad9c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ada0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ada4:	f000 bb34 	b.w	800b410 <__retarget_lock_init_recursive>
 800ada8:	bd10      	pop	{r4, pc}
 800adaa:	bf00      	nop
 800adac:	0800b061 	.word	0x0800b061
 800adb0:	0800b083 	.word	0x0800b083
 800adb4:	0800b0bb 	.word	0x0800b0bb
 800adb8:	0800b0df 	.word	0x0800b0df
 800adbc:	200007bc 	.word	0x200007bc

0800adc0 <stdio_exit_handler>:
 800adc0:	4a02      	ldr	r2, [pc, #8]	@ (800adcc <stdio_exit_handler+0xc>)
 800adc2:	4903      	ldr	r1, [pc, #12]	@ (800add0 <stdio_exit_handler+0x10>)
 800adc4:	4803      	ldr	r0, [pc, #12]	@ (800add4 <stdio_exit_handler+0x14>)
 800adc6:	f000 b869 	b.w	800ae9c <_fwalk_sglue>
 800adca:	bf00      	nop
 800adcc:	200000a4 	.word	0x200000a4
 800add0:	0800da71 	.word	0x0800da71
 800add4:	20000220 	.word	0x20000220

0800add8 <cleanup_stdio>:
 800add8:	6841      	ldr	r1, [r0, #4]
 800adda:	4b0c      	ldr	r3, [pc, #48]	@ (800ae0c <cleanup_stdio+0x34>)
 800addc:	4299      	cmp	r1, r3
 800adde:	b510      	push	{r4, lr}
 800ade0:	4604      	mov	r4, r0
 800ade2:	d001      	beq.n	800ade8 <cleanup_stdio+0x10>
 800ade4:	f002 fe44 	bl	800da70 <_fflush_r>
 800ade8:	68a1      	ldr	r1, [r4, #8]
 800adea:	4b09      	ldr	r3, [pc, #36]	@ (800ae10 <cleanup_stdio+0x38>)
 800adec:	4299      	cmp	r1, r3
 800adee:	d002      	beq.n	800adf6 <cleanup_stdio+0x1e>
 800adf0:	4620      	mov	r0, r4
 800adf2:	f002 fe3d 	bl	800da70 <_fflush_r>
 800adf6:	68e1      	ldr	r1, [r4, #12]
 800adf8:	4b06      	ldr	r3, [pc, #24]	@ (800ae14 <cleanup_stdio+0x3c>)
 800adfa:	4299      	cmp	r1, r3
 800adfc:	d004      	beq.n	800ae08 <cleanup_stdio+0x30>
 800adfe:	4620      	mov	r0, r4
 800ae00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae04:	f002 be34 	b.w	800da70 <_fflush_r>
 800ae08:	bd10      	pop	{r4, pc}
 800ae0a:	bf00      	nop
 800ae0c:	200007bc 	.word	0x200007bc
 800ae10:	20000824 	.word	0x20000824
 800ae14:	2000088c 	.word	0x2000088c

0800ae18 <global_stdio_init.part.0>:
 800ae18:	b510      	push	{r4, lr}
 800ae1a:	4b0b      	ldr	r3, [pc, #44]	@ (800ae48 <global_stdio_init.part.0+0x30>)
 800ae1c:	4c0b      	ldr	r4, [pc, #44]	@ (800ae4c <global_stdio_init.part.0+0x34>)
 800ae1e:	4a0c      	ldr	r2, [pc, #48]	@ (800ae50 <global_stdio_init.part.0+0x38>)
 800ae20:	601a      	str	r2, [r3, #0]
 800ae22:	4620      	mov	r0, r4
 800ae24:	2200      	movs	r2, #0
 800ae26:	2104      	movs	r1, #4
 800ae28:	f7ff ff94 	bl	800ad54 <std>
 800ae2c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ae30:	2201      	movs	r2, #1
 800ae32:	2109      	movs	r1, #9
 800ae34:	f7ff ff8e 	bl	800ad54 <std>
 800ae38:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800ae3c:	2202      	movs	r2, #2
 800ae3e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae42:	2112      	movs	r1, #18
 800ae44:	f7ff bf86 	b.w	800ad54 <std>
 800ae48:	200008f4 	.word	0x200008f4
 800ae4c:	200007bc 	.word	0x200007bc
 800ae50:	0800adc1 	.word	0x0800adc1

0800ae54 <__sfp_lock_acquire>:
 800ae54:	4801      	ldr	r0, [pc, #4]	@ (800ae5c <__sfp_lock_acquire+0x8>)
 800ae56:	f000 badc 	b.w	800b412 <__retarget_lock_acquire_recursive>
 800ae5a:	bf00      	nop
 800ae5c:	200008fd 	.word	0x200008fd

0800ae60 <__sfp_lock_release>:
 800ae60:	4801      	ldr	r0, [pc, #4]	@ (800ae68 <__sfp_lock_release+0x8>)
 800ae62:	f000 bad7 	b.w	800b414 <__retarget_lock_release_recursive>
 800ae66:	bf00      	nop
 800ae68:	200008fd 	.word	0x200008fd

0800ae6c <__sinit>:
 800ae6c:	b510      	push	{r4, lr}
 800ae6e:	4604      	mov	r4, r0
 800ae70:	f7ff fff0 	bl	800ae54 <__sfp_lock_acquire>
 800ae74:	6a23      	ldr	r3, [r4, #32]
 800ae76:	b11b      	cbz	r3, 800ae80 <__sinit+0x14>
 800ae78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ae7c:	f7ff bff0 	b.w	800ae60 <__sfp_lock_release>
 800ae80:	4b04      	ldr	r3, [pc, #16]	@ (800ae94 <__sinit+0x28>)
 800ae82:	6223      	str	r3, [r4, #32]
 800ae84:	4b04      	ldr	r3, [pc, #16]	@ (800ae98 <__sinit+0x2c>)
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d1f5      	bne.n	800ae78 <__sinit+0xc>
 800ae8c:	f7ff ffc4 	bl	800ae18 <global_stdio_init.part.0>
 800ae90:	e7f2      	b.n	800ae78 <__sinit+0xc>
 800ae92:	bf00      	nop
 800ae94:	0800add9 	.word	0x0800add9
 800ae98:	200008f4 	.word	0x200008f4

0800ae9c <_fwalk_sglue>:
 800ae9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aea0:	4607      	mov	r7, r0
 800aea2:	4688      	mov	r8, r1
 800aea4:	4614      	mov	r4, r2
 800aea6:	2600      	movs	r6, #0
 800aea8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aeac:	f1b9 0901 	subs.w	r9, r9, #1
 800aeb0:	d505      	bpl.n	800aebe <_fwalk_sglue+0x22>
 800aeb2:	6824      	ldr	r4, [r4, #0]
 800aeb4:	2c00      	cmp	r4, #0
 800aeb6:	d1f7      	bne.n	800aea8 <_fwalk_sglue+0xc>
 800aeb8:	4630      	mov	r0, r6
 800aeba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aebe:	89ab      	ldrh	r3, [r5, #12]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d907      	bls.n	800aed4 <_fwalk_sglue+0x38>
 800aec4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800aec8:	3301      	adds	r3, #1
 800aeca:	d003      	beq.n	800aed4 <_fwalk_sglue+0x38>
 800aecc:	4629      	mov	r1, r5
 800aece:	4638      	mov	r0, r7
 800aed0:	47c0      	blx	r8
 800aed2:	4306      	orrs	r6, r0
 800aed4:	3568      	adds	r5, #104	@ 0x68
 800aed6:	e7e9      	b.n	800aeac <_fwalk_sglue+0x10>

0800aed8 <iprintf>:
 800aed8:	b40f      	push	{r0, r1, r2, r3}
 800aeda:	b507      	push	{r0, r1, r2, lr}
 800aedc:	4906      	ldr	r1, [pc, #24]	@ (800aef8 <iprintf+0x20>)
 800aede:	ab04      	add	r3, sp, #16
 800aee0:	6808      	ldr	r0, [r1, #0]
 800aee2:	f853 2b04 	ldr.w	r2, [r3], #4
 800aee6:	6881      	ldr	r1, [r0, #8]
 800aee8:	9301      	str	r3, [sp, #4]
 800aeea:	f002 fc25 	bl	800d738 <_vfiprintf_r>
 800aeee:	b003      	add	sp, #12
 800aef0:	f85d eb04 	ldr.w	lr, [sp], #4
 800aef4:	b004      	add	sp, #16
 800aef6:	4770      	bx	lr
 800aef8:	2000021c 	.word	0x2000021c

0800aefc <_puts_r>:
 800aefc:	6a03      	ldr	r3, [r0, #32]
 800aefe:	b570      	push	{r4, r5, r6, lr}
 800af00:	6884      	ldr	r4, [r0, #8]
 800af02:	4605      	mov	r5, r0
 800af04:	460e      	mov	r6, r1
 800af06:	b90b      	cbnz	r3, 800af0c <_puts_r+0x10>
 800af08:	f7ff ffb0 	bl	800ae6c <__sinit>
 800af0c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af0e:	07db      	lsls	r3, r3, #31
 800af10:	d405      	bmi.n	800af1e <_puts_r+0x22>
 800af12:	89a3      	ldrh	r3, [r4, #12]
 800af14:	0598      	lsls	r0, r3, #22
 800af16:	d402      	bmi.n	800af1e <_puts_r+0x22>
 800af18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af1a:	f000 fa7a 	bl	800b412 <__retarget_lock_acquire_recursive>
 800af1e:	89a3      	ldrh	r3, [r4, #12]
 800af20:	0719      	lsls	r1, r3, #28
 800af22:	d502      	bpl.n	800af2a <_puts_r+0x2e>
 800af24:	6923      	ldr	r3, [r4, #16]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d135      	bne.n	800af96 <_puts_r+0x9a>
 800af2a:	4621      	mov	r1, r4
 800af2c:	4628      	mov	r0, r5
 800af2e:	f000 f919 	bl	800b164 <__swsetup_r>
 800af32:	b380      	cbz	r0, 800af96 <_puts_r+0x9a>
 800af34:	f04f 35ff 	mov.w	r5, #4294967295
 800af38:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af3a:	07da      	lsls	r2, r3, #31
 800af3c:	d405      	bmi.n	800af4a <_puts_r+0x4e>
 800af3e:	89a3      	ldrh	r3, [r4, #12]
 800af40:	059b      	lsls	r3, r3, #22
 800af42:	d402      	bmi.n	800af4a <_puts_r+0x4e>
 800af44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af46:	f000 fa65 	bl	800b414 <__retarget_lock_release_recursive>
 800af4a:	4628      	mov	r0, r5
 800af4c:	bd70      	pop	{r4, r5, r6, pc}
 800af4e:	2b00      	cmp	r3, #0
 800af50:	da04      	bge.n	800af5c <_puts_r+0x60>
 800af52:	69a2      	ldr	r2, [r4, #24]
 800af54:	429a      	cmp	r2, r3
 800af56:	dc17      	bgt.n	800af88 <_puts_r+0x8c>
 800af58:	290a      	cmp	r1, #10
 800af5a:	d015      	beq.n	800af88 <_puts_r+0x8c>
 800af5c:	6823      	ldr	r3, [r4, #0]
 800af5e:	1c5a      	adds	r2, r3, #1
 800af60:	6022      	str	r2, [r4, #0]
 800af62:	7019      	strb	r1, [r3, #0]
 800af64:	68a3      	ldr	r3, [r4, #8]
 800af66:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af6a:	3b01      	subs	r3, #1
 800af6c:	60a3      	str	r3, [r4, #8]
 800af6e:	2900      	cmp	r1, #0
 800af70:	d1ed      	bne.n	800af4e <_puts_r+0x52>
 800af72:	2b00      	cmp	r3, #0
 800af74:	da11      	bge.n	800af9a <_puts_r+0x9e>
 800af76:	4622      	mov	r2, r4
 800af78:	210a      	movs	r1, #10
 800af7a:	4628      	mov	r0, r5
 800af7c:	f000 f8b3 	bl	800b0e6 <__swbuf_r>
 800af80:	3001      	adds	r0, #1
 800af82:	d0d7      	beq.n	800af34 <_puts_r+0x38>
 800af84:	250a      	movs	r5, #10
 800af86:	e7d7      	b.n	800af38 <_puts_r+0x3c>
 800af88:	4622      	mov	r2, r4
 800af8a:	4628      	mov	r0, r5
 800af8c:	f000 f8ab 	bl	800b0e6 <__swbuf_r>
 800af90:	3001      	adds	r0, #1
 800af92:	d1e7      	bne.n	800af64 <_puts_r+0x68>
 800af94:	e7ce      	b.n	800af34 <_puts_r+0x38>
 800af96:	3e01      	subs	r6, #1
 800af98:	e7e4      	b.n	800af64 <_puts_r+0x68>
 800af9a:	6823      	ldr	r3, [r4, #0]
 800af9c:	1c5a      	adds	r2, r3, #1
 800af9e:	6022      	str	r2, [r4, #0]
 800afa0:	220a      	movs	r2, #10
 800afa2:	701a      	strb	r2, [r3, #0]
 800afa4:	e7ee      	b.n	800af84 <_puts_r+0x88>
	...

0800afa8 <puts>:
 800afa8:	4b02      	ldr	r3, [pc, #8]	@ (800afb4 <puts+0xc>)
 800afaa:	4601      	mov	r1, r0
 800afac:	6818      	ldr	r0, [r3, #0]
 800afae:	f7ff bfa5 	b.w	800aefc <_puts_r>
 800afb2:	bf00      	nop
 800afb4:	2000021c 	.word	0x2000021c

0800afb8 <sniprintf>:
 800afb8:	b40c      	push	{r2, r3}
 800afba:	b530      	push	{r4, r5, lr}
 800afbc:	4b17      	ldr	r3, [pc, #92]	@ (800b01c <sniprintf+0x64>)
 800afbe:	1e0c      	subs	r4, r1, #0
 800afc0:	681d      	ldr	r5, [r3, #0]
 800afc2:	b09d      	sub	sp, #116	@ 0x74
 800afc4:	da08      	bge.n	800afd8 <sniprintf+0x20>
 800afc6:	238b      	movs	r3, #139	@ 0x8b
 800afc8:	602b      	str	r3, [r5, #0]
 800afca:	f04f 30ff 	mov.w	r0, #4294967295
 800afce:	b01d      	add	sp, #116	@ 0x74
 800afd0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800afd4:	b002      	add	sp, #8
 800afd6:	4770      	bx	lr
 800afd8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800afdc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800afe0:	bf14      	ite	ne
 800afe2:	f104 33ff 	addne.w	r3, r4, #4294967295
 800afe6:	4623      	moveq	r3, r4
 800afe8:	9304      	str	r3, [sp, #16]
 800afea:	9307      	str	r3, [sp, #28]
 800afec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aff0:	9002      	str	r0, [sp, #8]
 800aff2:	9006      	str	r0, [sp, #24]
 800aff4:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aff8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800affa:	ab21      	add	r3, sp, #132	@ 0x84
 800affc:	a902      	add	r1, sp, #8
 800affe:	4628      	mov	r0, r5
 800b000:	9301      	str	r3, [sp, #4]
 800b002:	f002 fa73 	bl	800d4ec <_svfiprintf_r>
 800b006:	1c43      	adds	r3, r0, #1
 800b008:	bfbc      	itt	lt
 800b00a:	238b      	movlt	r3, #139	@ 0x8b
 800b00c:	602b      	strlt	r3, [r5, #0]
 800b00e:	2c00      	cmp	r4, #0
 800b010:	d0dd      	beq.n	800afce <sniprintf+0x16>
 800b012:	9b02      	ldr	r3, [sp, #8]
 800b014:	2200      	movs	r2, #0
 800b016:	701a      	strb	r2, [r3, #0]
 800b018:	e7d9      	b.n	800afce <sniprintf+0x16>
 800b01a:	bf00      	nop
 800b01c:	2000021c 	.word	0x2000021c

0800b020 <siprintf>:
 800b020:	b40e      	push	{r1, r2, r3}
 800b022:	b500      	push	{lr}
 800b024:	b09c      	sub	sp, #112	@ 0x70
 800b026:	ab1d      	add	r3, sp, #116	@ 0x74
 800b028:	9002      	str	r0, [sp, #8]
 800b02a:	9006      	str	r0, [sp, #24]
 800b02c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b030:	4809      	ldr	r0, [pc, #36]	@ (800b058 <siprintf+0x38>)
 800b032:	9107      	str	r1, [sp, #28]
 800b034:	9104      	str	r1, [sp, #16]
 800b036:	4909      	ldr	r1, [pc, #36]	@ (800b05c <siprintf+0x3c>)
 800b038:	f853 2b04 	ldr.w	r2, [r3], #4
 800b03c:	9105      	str	r1, [sp, #20]
 800b03e:	6800      	ldr	r0, [r0, #0]
 800b040:	9301      	str	r3, [sp, #4]
 800b042:	a902      	add	r1, sp, #8
 800b044:	f002 fa52 	bl	800d4ec <_svfiprintf_r>
 800b048:	9b02      	ldr	r3, [sp, #8]
 800b04a:	2200      	movs	r2, #0
 800b04c:	701a      	strb	r2, [r3, #0]
 800b04e:	b01c      	add	sp, #112	@ 0x70
 800b050:	f85d eb04 	ldr.w	lr, [sp], #4
 800b054:	b003      	add	sp, #12
 800b056:	4770      	bx	lr
 800b058:	2000021c 	.word	0x2000021c
 800b05c:	ffff0208 	.word	0xffff0208

0800b060 <__sread>:
 800b060:	b510      	push	{r4, lr}
 800b062:	460c      	mov	r4, r1
 800b064:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b068:	f000 f984 	bl	800b374 <_read_r>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	bfab      	itete	ge
 800b070:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b072:	89a3      	ldrhlt	r3, [r4, #12]
 800b074:	181b      	addge	r3, r3, r0
 800b076:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b07a:	bfac      	ite	ge
 800b07c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b07e:	81a3      	strhlt	r3, [r4, #12]
 800b080:	bd10      	pop	{r4, pc}

0800b082 <__swrite>:
 800b082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b086:	461f      	mov	r7, r3
 800b088:	898b      	ldrh	r3, [r1, #12]
 800b08a:	05db      	lsls	r3, r3, #23
 800b08c:	4605      	mov	r5, r0
 800b08e:	460c      	mov	r4, r1
 800b090:	4616      	mov	r6, r2
 800b092:	d505      	bpl.n	800b0a0 <__swrite+0x1e>
 800b094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b098:	2302      	movs	r3, #2
 800b09a:	2200      	movs	r2, #0
 800b09c:	f000 f958 	bl	800b350 <_lseek_r>
 800b0a0:	89a3      	ldrh	r3, [r4, #12]
 800b0a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b0aa:	81a3      	strh	r3, [r4, #12]
 800b0ac:	4632      	mov	r2, r6
 800b0ae:	463b      	mov	r3, r7
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b6:	f000 b96f 	b.w	800b398 <_write_r>

0800b0ba <__sseek>:
 800b0ba:	b510      	push	{r4, lr}
 800b0bc:	460c      	mov	r4, r1
 800b0be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0c2:	f000 f945 	bl	800b350 <_lseek_r>
 800b0c6:	1c43      	adds	r3, r0, #1
 800b0c8:	89a3      	ldrh	r3, [r4, #12]
 800b0ca:	bf15      	itete	ne
 800b0cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b0ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b0d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b0d6:	81a3      	strheq	r3, [r4, #12]
 800b0d8:	bf18      	it	ne
 800b0da:	81a3      	strhne	r3, [r4, #12]
 800b0dc:	bd10      	pop	{r4, pc}

0800b0de <__sclose>:
 800b0de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0e2:	f000 b925 	b.w	800b330 <_close_r>

0800b0e6 <__swbuf_r>:
 800b0e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0e8:	460e      	mov	r6, r1
 800b0ea:	4614      	mov	r4, r2
 800b0ec:	4605      	mov	r5, r0
 800b0ee:	b118      	cbz	r0, 800b0f8 <__swbuf_r+0x12>
 800b0f0:	6a03      	ldr	r3, [r0, #32]
 800b0f2:	b90b      	cbnz	r3, 800b0f8 <__swbuf_r+0x12>
 800b0f4:	f7ff feba 	bl	800ae6c <__sinit>
 800b0f8:	69a3      	ldr	r3, [r4, #24]
 800b0fa:	60a3      	str	r3, [r4, #8]
 800b0fc:	89a3      	ldrh	r3, [r4, #12]
 800b0fe:	071a      	lsls	r2, r3, #28
 800b100:	d501      	bpl.n	800b106 <__swbuf_r+0x20>
 800b102:	6923      	ldr	r3, [r4, #16]
 800b104:	b943      	cbnz	r3, 800b118 <__swbuf_r+0x32>
 800b106:	4621      	mov	r1, r4
 800b108:	4628      	mov	r0, r5
 800b10a:	f000 f82b 	bl	800b164 <__swsetup_r>
 800b10e:	b118      	cbz	r0, 800b118 <__swbuf_r+0x32>
 800b110:	f04f 37ff 	mov.w	r7, #4294967295
 800b114:	4638      	mov	r0, r7
 800b116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b118:	6823      	ldr	r3, [r4, #0]
 800b11a:	6922      	ldr	r2, [r4, #16]
 800b11c:	1a98      	subs	r0, r3, r2
 800b11e:	6963      	ldr	r3, [r4, #20]
 800b120:	b2f6      	uxtb	r6, r6
 800b122:	4283      	cmp	r3, r0
 800b124:	4637      	mov	r7, r6
 800b126:	dc05      	bgt.n	800b134 <__swbuf_r+0x4e>
 800b128:	4621      	mov	r1, r4
 800b12a:	4628      	mov	r0, r5
 800b12c:	f002 fca0 	bl	800da70 <_fflush_r>
 800b130:	2800      	cmp	r0, #0
 800b132:	d1ed      	bne.n	800b110 <__swbuf_r+0x2a>
 800b134:	68a3      	ldr	r3, [r4, #8]
 800b136:	3b01      	subs	r3, #1
 800b138:	60a3      	str	r3, [r4, #8]
 800b13a:	6823      	ldr	r3, [r4, #0]
 800b13c:	1c5a      	adds	r2, r3, #1
 800b13e:	6022      	str	r2, [r4, #0]
 800b140:	701e      	strb	r6, [r3, #0]
 800b142:	6962      	ldr	r2, [r4, #20]
 800b144:	1c43      	adds	r3, r0, #1
 800b146:	429a      	cmp	r2, r3
 800b148:	d004      	beq.n	800b154 <__swbuf_r+0x6e>
 800b14a:	89a3      	ldrh	r3, [r4, #12]
 800b14c:	07db      	lsls	r3, r3, #31
 800b14e:	d5e1      	bpl.n	800b114 <__swbuf_r+0x2e>
 800b150:	2e0a      	cmp	r6, #10
 800b152:	d1df      	bne.n	800b114 <__swbuf_r+0x2e>
 800b154:	4621      	mov	r1, r4
 800b156:	4628      	mov	r0, r5
 800b158:	f002 fc8a 	bl	800da70 <_fflush_r>
 800b15c:	2800      	cmp	r0, #0
 800b15e:	d0d9      	beq.n	800b114 <__swbuf_r+0x2e>
 800b160:	e7d6      	b.n	800b110 <__swbuf_r+0x2a>
	...

0800b164 <__swsetup_r>:
 800b164:	b538      	push	{r3, r4, r5, lr}
 800b166:	4b29      	ldr	r3, [pc, #164]	@ (800b20c <__swsetup_r+0xa8>)
 800b168:	4605      	mov	r5, r0
 800b16a:	6818      	ldr	r0, [r3, #0]
 800b16c:	460c      	mov	r4, r1
 800b16e:	b118      	cbz	r0, 800b178 <__swsetup_r+0x14>
 800b170:	6a03      	ldr	r3, [r0, #32]
 800b172:	b90b      	cbnz	r3, 800b178 <__swsetup_r+0x14>
 800b174:	f7ff fe7a 	bl	800ae6c <__sinit>
 800b178:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b17c:	0719      	lsls	r1, r3, #28
 800b17e:	d422      	bmi.n	800b1c6 <__swsetup_r+0x62>
 800b180:	06da      	lsls	r2, r3, #27
 800b182:	d407      	bmi.n	800b194 <__swsetup_r+0x30>
 800b184:	2209      	movs	r2, #9
 800b186:	602a      	str	r2, [r5, #0]
 800b188:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b18c:	81a3      	strh	r3, [r4, #12]
 800b18e:	f04f 30ff 	mov.w	r0, #4294967295
 800b192:	e033      	b.n	800b1fc <__swsetup_r+0x98>
 800b194:	0758      	lsls	r0, r3, #29
 800b196:	d512      	bpl.n	800b1be <__swsetup_r+0x5a>
 800b198:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b19a:	b141      	cbz	r1, 800b1ae <__swsetup_r+0x4a>
 800b19c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b1a0:	4299      	cmp	r1, r3
 800b1a2:	d002      	beq.n	800b1aa <__swsetup_r+0x46>
 800b1a4:	4628      	mov	r0, r5
 800b1a6:	f000 ffbf 	bl	800c128 <_free_r>
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	6363      	str	r3, [r4, #52]	@ 0x34
 800b1ae:	89a3      	ldrh	r3, [r4, #12]
 800b1b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b1b4:	81a3      	strh	r3, [r4, #12]
 800b1b6:	2300      	movs	r3, #0
 800b1b8:	6063      	str	r3, [r4, #4]
 800b1ba:	6923      	ldr	r3, [r4, #16]
 800b1bc:	6023      	str	r3, [r4, #0]
 800b1be:	89a3      	ldrh	r3, [r4, #12]
 800b1c0:	f043 0308 	orr.w	r3, r3, #8
 800b1c4:	81a3      	strh	r3, [r4, #12]
 800b1c6:	6923      	ldr	r3, [r4, #16]
 800b1c8:	b94b      	cbnz	r3, 800b1de <__swsetup_r+0x7a>
 800b1ca:	89a3      	ldrh	r3, [r4, #12]
 800b1cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b1d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1d4:	d003      	beq.n	800b1de <__swsetup_r+0x7a>
 800b1d6:	4621      	mov	r1, r4
 800b1d8:	4628      	mov	r0, r5
 800b1da:	f002 fca9 	bl	800db30 <__smakebuf_r>
 800b1de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1e2:	f013 0201 	ands.w	r2, r3, #1
 800b1e6:	d00a      	beq.n	800b1fe <__swsetup_r+0x9a>
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	60a2      	str	r2, [r4, #8]
 800b1ec:	6962      	ldr	r2, [r4, #20]
 800b1ee:	4252      	negs	r2, r2
 800b1f0:	61a2      	str	r2, [r4, #24]
 800b1f2:	6922      	ldr	r2, [r4, #16]
 800b1f4:	b942      	cbnz	r2, 800b208 <__swsetup_r+0xa4>
 800b1f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b1fa:	d1c5      	bne.n	800b188 <__swsetup_r+0x24>
 800b1fc:	bd38      	pop	{r3, r4, r5, pc}
 800b1fe:	0799      	lsls	r1, r3, #30
 800b200:	bf58      	it	pl
 800b202:	6962      	ldrpl	r2, [r4, #20]
 800b204:	60a2      	str	r2, [r4, #8]
 800b206:	e7f4      	b.n	800b1f2 <__swsetup_r+0x8e>
 800b208:	2000      	movs	r0, #0
 800b20a:	e7f7      	b.n	800b1fc <__swsetup_r+0x98>
 800b20c:	2000021c 	.word	0x2000021c

0800b210 <memset>:
 800b210:	4402      	add	r2, r0
 800b212:	4603      	mov	r3, r0
 800b214:	4293      	cmp	r3, r2
 800b216:	d100      	bne.n	800b21a <memset+0xa>
 800b218:	4770      	bx	lr
 800b21a:	f803 1b01 	strb.w	r1, [r3], #1
 800b21e:	e7f9      	b.n	800b214 <memset+0x4>

0800b220 <strncmp>:
 800b220:	b510      	push	{r4, lr}
 800b222:	b16a      	cbz	r2, 800b240 <strncmp+0x20>
 800b224:	3901      	subs	r1, #1
 800b226:	1884      	adds	r4, r0, r2
 800b228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b22c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b230:	429a      	cmp	r2, r3
 800b232:	d103      	bne.n	800b23c <strncmp+0x1c>
 800b234:	42a0      	cmp	r0, r4
 800b236:	d001      	beq.n	800b23c <strncmp+0x1c>
 800b238:	2a00      	cmp	r2, #0
 800b23a:	d1f5      	bne.n	800b228 <strncmp+0x8>
 800b23c:	1ad0      	subs	r0, r2, r3
 800b23e:	bd10      	pop	{r4, pc}
 800b240:	4610      	mov	r0, r2
 800b242:	e7fc      	b.n	800b23e <strncmp+0x1e>

0800b244 <strtok>:
 800b244:	4b16      	ldr	r3, [pc, #88]	@ (800b2a0 <strtok+0x5c>)
 800b246:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b24a:	681f      	ldr	r7, [r3, #0]
 800b24c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800b24e:	4605      	mov	r5, r0
 800b250:	460e      	mov	r6, r1
 800b252:	b9ec      	cbnz	r4, 800b290 <strtok+0x4c>
 800b254:	2050      	movs	r0, #80	@ 0x50
 800b256:	f001 faeb 	bl	800c830 <malloc>
 800b25a:	4602      	mov	r2, r0
 800b25c:	6478      	str	r0, [r7, #68]	@ 0x44
 800b25e:	b920      	cbnz	r0, 800b26a <strtok+0x26>
 800b260:	4b10      	ldr	r3, [pc, #64]	@ (800b2a4 <strtok+0x60>)
 800b262:	4811      	ldr	r0, [pc, #68]	@ (800b2a8 <strtok+0x64>)
 800b264:	215b      	movs	r1, #91	@ 0x5b
 800b266:	f000 f8f5 	bl	800b454 <__assert_func>
 800b26a:	e9c0 4400 	strd	r4, r4, [r0]
 800b26e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b272:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b276:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800b27a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800b27e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800b282:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800b286:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800b28a:	6184      	str	r4, [r0, #24]
 800b28c:	7704      	strb	r4, [r0, #28]
 800b28e:	6244      	str	r4, [r0, #36]	@ 0x24
 800b290:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b292:	4631      	mov	r1, r6
 800b294:	4628      	mov	r0, r5
 800b296:	2301      	movs	r3, #1
 800b298:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b29c:	f000 b806 	b.w	800b2ac <__strtok_r>
 800b2a0:	2000021c 	.word	0x2000021c
 800b2a4:	0800f579 	.word	0x0800f579
 800b2a8:	0800f590 	.word	0x0800f590

0800b2ac <__strtok_r>:
 800b2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	b908      	cbnz	r0, 800b2b6 <__strtok_r+0xa>
 800b2b2:	6814      	ldr	r4, [r2, #0]
 800b2b4:	b144      	cbz	r4, 800b2c8 <__strtok_r+0x1c>
 800b2b6:	4620      	mov	r0, r4
 800b2b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b2bc:	460f      	mov	r7, r1
 800b2be:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b2c2:	b91e      	cbnz	r6, 800b2cc <__strtok_r+0x20>
 800b2c4:	b965      	cbnz	r5, 800b2e0 <__strtok_r+0x34>
 800b2c6:	6015      	str	r5, [r2, #0]
 800b2c8:	2000      	movs	r0, #0
 800b2ca:	e005      	b.n	800b2d8 <__strtok_r+0x2c>
 800b2cc:	42b5      	cmp	r5, r6
 800b2ce:	d1f6      	bne.n	800b2be <__strtok_r+0x12>
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1f0      	bne.n	800b2b6 <__strtok_r+0xa>
 800b2d4:	6014      	str	r4, [r2, #0]
 800b2d6:	7003      	strb	r3, [r0, #0]
 800b2d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2da:	461c      	mov	r4, r3
 800b2dc:	e00c      	b.n	800b2f8 <__strtok_r+0x4c>
 800b2de:	b915      	cbnz	r5, 800b2e6 <__strtok_r+0x3a>
 800b2e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b2e4:	460e      	mov	r6, r1
 800b2e6:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b2ea:	42ab      	cmp	r3, r5
 800b2ec:	d1f7      	bne.n	800b2de <__strtok_r+0x32>
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	d0f3      	beq.n	800b2da <__strtok_r+0x2e>
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b2f8:	6014      	str	r4, [r2, #0]
 800b2fa:	e7ed      	b.n	800b2d8 <__strtok_r+0x2c>

0800b2fc <strstr>:
 800b2fc:	780a      	ldrb	r2, [r1, #0]
 800b2fe:	b570      	push	{r4, r5, r6, lr}
 800b300:	b96a      	cbnz	r2, 800b31e <strstr+0x22>
 800b302:	bd70      	pop	{r4, r5, r6, pc}
 800b304:	429a      	cmp	r2, r3
 800b306:	d109      	bne.n	800b31c <strstr+0x20>
 800b308:	460c      	mov	r4, r1
 800b30a:	4605      	mov	r5, r0
 800b30c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800b310:	2b00      	cmp	r3, #0
 800b312:	d0f6      	beq.n	800b302 <strstr+0x6>
 800b314:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800b318:	429e      	cmp	r6, r3
 800b31a:	d0f7      	beq.n	800b30c <strstr+0x10>
 800b31c:	3001      	adds	r0, #1
 800b31e:	7803      	ldrb	r3, [r0, #0]
 800b320:	2b00      	cmp	r3, #0
 800b322:	d1ef      	bne.n	800b304 <strstr+0x8>
 800b324:	4618      	mov	r0, r3
 800b326:	e7ec      	b.n	800b302 <strstr+0x6>

0800b328 <_localeconv_r>:
 800b328:	4800      	ldr	r0, [pc, #0]	@ (800b32c <_localeconv_r+0x4>)
 800b32a:	4770      	bx	lr
 800b32c:	200001a0 	.word	0x200001a0

0800b330 <_close_r>:
 800b330:	b538      	push	{r3, r4, r5, lr}
 800b332:	4d06      	ldr	r5, [pc, #24]	@ (800b34c <_close_r+0x1c>)
 800b334:	2300      	movs	r3, #0
 800b336:	4604      	mov	r4, r0
 800b338:	4608      	mov	r0, r1
 800b33a:	602b      	str	r3, [r5, #0]
 800b33c:	f7fa fbe4 	bl	8005b08 <_close>
 800b340:	1c43      	adds	r3, r0, #1
 800b342:	d102      	bne.n	800b34a <_close_r+0x1a>
 800b344:	682b      	ldr	r3, [r5, #0]
 800b346:	b103      	cbz	r3, 800b34a <_close_r+0x1a>
 800b348:	6023      	str	r3, [r4, #0]
 800b34a:	bd38      	pop	{r3, r4, r5, pc}
 800b34c:	200008f8 	.word	0x200008f8

0800b350 <_lseek_r>:
 800b350:	b538      	push	{r3, r4, r5, lr}
 800b352:	4d07      	ldr	r5, [pc, #28]	@ (800b370 <_lseek_r+0x20>)
 800b354:	4604      	mov	r4, r0
 800b356:	4608      	mov	r0, r1
 800b358:	4611      	mov	r1, r2
 800b35a:	2200      	movs	r2, #0
 800b35c:	602a      	str	r2, [r5, #0]
 800b35e:	461a      	mov	r2, r3
 800b360:	f7fa fbf9 	bl	8005b56 <_lseek>
 800b364:	1c43      	adds	r3, r0, #1
 800b366:	d102      	bne.n	800b36e <_lseek_r+0x1e>
 800b368:	682b      	ldr	r3, [r5, #0]
 800b36a:	b103      	cbz	r3, 800b36e <_lseek_r+0x1e>
 800b36c:	6023      	str	r3, [r4, #0]
 800b36e:	bd38      	pop	{r3, r4, r5, pc}
 800b370:	200008f8 	.word	0x200008f8

0800b374 <_read_r>:
 800b374:	b538      	push	{r3, r4, r5, lr}
 800b376:	4d07      	ldr	r5, [pc, #28]	@ (800b394 <_read_r+0x20>)
 800b378:	4604      	mov	r4, r0
 800b37a:	4608      	mov	r0, r1
 800b37c:	4611      	mov	r1, r2
 800b37e:	2200      	movs	r2, #0
 800b380:	602a      	str	r2, [r5, #0]
 800b382:	461a      	mov	r2, r3
 800b384:	f7fa fba3 	bl	8005ace <_read>
 800b388:	1c43      	adds	r3, r0, #1
 800b38a:	d102      	bne.n	800b392 <_read_r+0x1e>
 800b38c:	682b      	ldr	r3, [r5, #0]
 800b38e:	b103      	cbz	r3, 800b392 <_read_r+0x1e>
 800b390:	6023      	str	r3, [r4, #0]
 800b392:	bd38      	pop	{r3, r4, r5, pc}
 800b394:	200008f8 	.word	0x200008f8

0800b398 <_write_r>:
 800b398:	b538      	push	{r3, r4, r5, lr}
 800b39a:	4d07      	ldr	r5, [pc, #28]	@ (800b3b8 <_write_r+0x20>)
 800b39c:	4604      	mov	r4, r0
 800b39e:	4608      	mov	r0, r1
 800b3a0:	4611      	mov	r1, r2
 800b3a2:	2200      	movs	r2, #0
 800b3a4:	602a      	str	r2, [r5, #0]
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	f7fa f854 	bl	8005454 <_write>
 800b3ac:	1c43      	adds	r3, r0, #1
 800b3ae:	d102      	bne.n	800b3b6 <_write_r+0x1e>
 800b3b0:	682b      	ldr	r3, [r5, #0]
 800b3b2:	b103      	cbz	r3, 800b3b6 <_write_r+0x1e>
 800b3b4:	6023      	str	r3, [r4, #0]
 800b3b6:	bd38      	pop	{r3, r4, r5, pc}
 800b3b8:	200008f8 	.word	0x200008f8

0800b3bc <__errno>:
 800b3bc:	4b01      	ldr	r3, [pc, #4]	@ (800b3c4 <__errno+0x8>)
 800b3be:	6818      	ldr	r0, [r3, #0]
 800b3c0:	4770      	bx	lr
 800b3c2:	bf00      	nop
 800b3c4:	2000021c 	.word	0x2000021c

0800b3c8 <__libc_init_array>:
 800b3c8:	b570      	push	{r4, r5, r6, lr}
 800b3ca:	4d0d      	ldr	r5, [pc, #52]	@ (800b400 <__libc_init_array+0x38>)
 800b3cc:	4c0d      	ldr	r4, [pc, #52]	@ (800b404 <__libc_init_array+0x3c>)
 800b3ce:	1b64      	subs	r4, r4, r5
 800b3d0:	10a4      	asrs	r4, r4, #2
 800b3d2:	2600      	movs	r6, #0
 800b3d4:	42a6      	cmp	r6, r4
 800b3d6:	d109      	bne.n	800b3ec <__libc_init_array+0x24>
 800b3d8:	4d0b      	ldr	r5, [pc, #44]	@ (800b408 <__libc_init_array+0x40>)
 800b3da:	4c0c      	ldr	r4, [pc, #48]	@ (800b40c <__libc_init_array+0x44>)
 800b3dc:	f004 f804 	bl	800f3e8 <_init>
 800b3e0:	1b64      	subs	r4, r4, r5
 800b3e2:	10a4      	asrs	r4, r4, #2
 800b3e4:	2600      	movs	r6, #0
 800b3e6:	42a6      	cmp	r6, r4
 800b3e8:	d105      	bne.n	800b3f6 <__libc_init_array+0x2e>
 800b3ea:	bd70      	pop	{r4, r5, r6, pc}
 800b3ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3f0:	4798      	blx	r3
 800b3f2:	3601      	adds	r6, #1
 800b3f4:	e7ee      	b.n	800b3d4 <__libc_init_array+0xc>
 800b3f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b3fa:	4798      	blx	r3
 800b3fc:	3601      	adds	r6, #1
 800b3fe:	e7f2      	b.n	800b3e6 <__libc_init_array+0x1e>
 800b400:	0800fb68 	.word	0x0800fb68
 800b404:	0800fb68 	.word	0x0800fb68
 800b408:	0800fb68 	.word	0x0800fb68
 800b40c:	0800fb6c 	.word	0x0800fb6c

0800b410 <__retarget_lock_init_recursive>:
 800b410:	4770      	bx	lr

0800b412 <__retarget_lock_acquire_recursive>:
 800b412:	4770      	bx	lr

0800b414 <__retarget_lock_release_recursive>:
 800b414:	4770      	bx	lr

0800b416 <memcpy>:
 800b416:	440a      	add	r2, r1
 800b418:	4291      	cmp	r1, r2
 800b41a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b41e:	d100      	bne.n	800b422 <memcpy+0xc>
 800b420:	4770      	bx	lr
 800b422:	b510      	push	{r4, lr}
 800b424:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b428:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b42c:	4291      	cmp	r1, r2
 800b42e:	d1f9      	bne.n	800b424 <memcpy+0xe>
 800b430:	bd10      	pop	{r4, pc}
 800b432:	0000      	movs	r0, r0
 800b434:	0000      	movs	r0, r0
	...

0800b438 <nan>:
 800b438:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b440 <nan+0x8>
 800b43c:	4770      	bx	lr
 800b43e:	bf00      	nop
 800b440:	00000000 	.word	0x00000000
 800b444:	7ff80000 	.word	0x7ff80000

0800b448 <nanf>:
 800b448:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800b450 <nanf+0x8>
 800b44c:	4770      	bx	lr
 800b44e:	bf00      	nop
 800b450:	7fc00000 	.word	0x7fc00000

0800b454 <__assert_func>:
 800b454:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b456:	4614      	mov	r4, r2
 800b458:	461a      	mov	r2, r3
 800b45a:	4b09      	ldr	r3, [pc, #36]	@ (800b480 <__assert_func+0x2c>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4605      	mov	r5, r0
 800b460:	68d8      	ldr	r0, [r3, #12]
 800b462:	b954      	cbnz	r4, 800b47a <__assert_func+0x26>
 800b464:	4b07      	ldr	r3, [pc, #28]	@ (800b484 <__assert_func+0x30>)
 800b466:	461c      	mov	r4, r3
 800b468:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b46c:	9100      	str	r1, [sp, #0]
 800b46e:	462b      	mov	r3, r5
 800b470:	4905      	ldr	r1, [pc, #20]	@ (800b488 <__assert_func+0x34>)
 800b472:	f002 fb25 	bl	800dac0 <fiprintf>
 800b476:	f002 fbe3 	bl	800dc40 <abort>
 800b47a:	4b04      	ldr	r3, [pc, #16]	@ (800b48c <__assert_func+0x38>)
 800b47c:	e7f4      	b.n	800b468 <__assert_func+0x14>
 800b47e:	bf00      	nop
 800b480:	2000021c 	.word	0x2000021c
 800b484:	0800f62d 	.word	0x0800f62d
 800b488:	0800f5ff 	.word	0x0800f5ff
 800b48c:	0800f5f2 	.word	0x0800f5f2

0800b490 <quorem>:
 800b490:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	6903      	ldr	r3, [r0, #16]
 800b496:	690c      	ldr	r4, [r1, #16]
 800b498:	42a3      	cmp	r3, r4
 800b49a:	4607      	mov	r7, r0
 800b49c:	db7e      	blt.n	800b59c <quorem+0x10c>
 800b49e:	3c01      	subs	r4, #1
 800b4a0:	f101 0814 	add.w	r8, r1, #20
 800b4a4:	00a3      	lsls	r3, r4, #2
 800b4a6:	f100 0514 	add.w	r5, r0, #20
 800b4aa:	9300      	str	r3, [sp, #0]
 800b4ac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b4b0:	9301      	str	r3, [sp, #4]
 800b4b2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b4b6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	429a      	cmp	r2, r3
 800b4be:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b4c2:	fbb2 f6f3 	udiv	r6, r2, r3
 800b4c6:	d32e      	bcc.n	800b526 <quorem+0x96>
 800b4c8:	f04f 0a00 	mov.w	sl, #0
 800b4cc:	46c4      	mov	ip, r8
 800b4ce:	46ae      	mov	lr, r5
 800b4d0:	46d3      	mov	fp, sl
 800b4d2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b4d6:	b298      	uxth	r0, r3
 800b4d8:	fb06 a000 	mla	r0, r6, r0, sl
 800b4dc:	0c02      	lsrs	r2, r0, #16
 800b4de:	0c1b      	lsrs	r3, r3, #16
 800b4e0:	fb06 2303 	mla	r3, r6, r3, r2
 800b4e4:	f8de 2000 	ldr.w	r2, [lr]
 800b4e8:	b280      	uxth	r0, r0
 800b4ea:	b292      	uxth	r2, r2
 800b4ec:	1a12      	subs	r2, r2, r0
 800b4ee:	445a      	add	r2, fp
 800b4f0:	f8de 0000 	ldr.w	r0, [lr]
 800b4f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b4f8:	b29b      	uxth	r3, r3
 800b4fa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b4fe:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b502:	b292      	uxth	r2, r2
 800b504:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b508:	45e1      	cmp	r9, ip
 800b50a:	f84e 2b04 	str.w	r2, [lr], #4
 800b50e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b512:	d2de      	bcs.n	800b4d2 <quorem+0x42>
 800b514:	9b00      	ldr	r3, [sp, #0]
 800b516:	58eb      	ldr	r3, [r5, r3]
 800b518:	b92b      	cbnz	r3, 800b526 <quorem+0x96>
 800b51a:	9b01      	ldr	r3, [sp, #4]
 800b51c:	3b04      	subs	r3, #4
 800b51e:	429d      	cmp	r5, r3
 800b520:	461a      	mov	r2, r3
 800b522:	d32f      	bcc.n	800b584 <quorem+0xf4>
 800b524:	613c      	str	r4, [r7, #16]
 800b526:	4638      	mov	r0, r7
 800b528:	f001 fd0e 	bl	800cf48 <__mcmp>
 800b52c:	2800      	cmp	r0, #0
 800b52e:	db25      	blt.n	800b57c <quorem+0xec>
 800b530:	4629      	mov	r1, r5
 800b532:	2000      	movs	r0, #0
 800b534:	f858 2b04 	ldr.w	r2, [r8], #4
 800b538:	f8d1 c000 	ldr.w	ip, [r1]
 800b53c:	fa1f fe82 	uxth.w	lr, r2
 800b540:	fa1f f38c 	uxth.w	r3, ip
 800b544:	eba3 030e 	sub.w	r3, r3, lr
 800b548:	4403      	add	r3, r0
 800b54a:	0c12      	lsrs	r2, r2, #16
 800b54c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b550:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b554:	b29b      	uxth	r3, r3
 800b556:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b55a:	45c1      	cmp	r9, r8
 800b55c:	f841 3b04 	str.w	r3, [r1], #4
 800b560:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b564:	d2e6      	bcs.n	800b534 <quorem+0xa4>
 800b566:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b56a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b56e:	b922      	cbnz	r2, 800b57a <quorem+0xea>
 800b570:	3b04      	subs	r3, #4
 800b572:	429d      	cmp	r5, r3
 800b574:	461a      	mov	r2, r3
 800b576:	d30b      	bcc.n	800b590 <quorem+0x100>
 800b578:	613c      	str	r4, [r7, #16]
 800b57a:	3601      	adds	r6, #1
 800b57c:	4630      	mov	r0, r6
 800b57e:	b003      	add	sp, #12
 800b580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b584:	6812      	ldr	r2, [r2, #0]
 800b586:	3b04      	subs	r3, #4
 800b588:	2a00      	cmp	r2, #0
 800b58a:	d1cb      	bne.n	800b524 <quorem+0x94>
 800b58c:	3c01      	subs	r4, #1
 800b58e:	e7c6      	b.n	800b51e <quorem+0x8e>
 800b590:	6812      	ldr	r2, [r2, #0]
 800b592:	3b04      	subs	r3, #4
 800b594:	2a00      	cmp	r2, #0
 800b596:	d1ef      	bne.n	800b578 <quorem+0xe8>
 800b598:	3c01      	subs	r4, #1
 800b59a:	e7ea      	b.n	800b572 <quorem+0xe2>
 800b59c:	2000      	movs	r0, #0
 800b59e:	e7ee      	b.n	800b57e <quorem+0xee>

0800b5a0 <_dtoa_r>:
 800b5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b5a4:	69c7      	ldr	r7, [r0, #28]
 800b5a6:	b099      	sub	sp, #100	@ 0x64
 800b5a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800b5ac:	ec55 4b10 	vmov	r4, r5, d0
 800b5b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800b5b2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5b4:	4683      	mov	fp, r0
 800b5b6:	920e      	str	r2, [sp, #56]	@ 0x38
 800b5b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b5ba:	b97f      	cbnz	r7, 800b5dc <_dtoa_r+0x3c>
 800b5bc:	2010      	movs	r0, #16
 800b5be:	f001 f937 	bl	800c830 <malloc>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	f8cb 001c 	str.w	r0, [fp, #28]
 800b5c8:	b920      	cbnz	r0, 800b5d4 <_dtoa_r+0x34>
 800b5ca:	4ba7      	ldr	r3, [pc, #668]	@ (800b868 <_dtoa_r+0x2c8>)
 800b5cc:	21ef      	movs	r1, #239	@ 0xef
 800b5ce:	48a7      	ldr	r0, [pc, #668]	@ (800b86c <_dtoa_r+0x2cc>)
 800b5d0:	f7ff ff40 	bl	800b454 <__assert_func>
 800b5d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b5d8:	6007      	str	r7, [r0, #0]
 800b5da:	60c7      	str	r7, [r0, #12]
 800b5dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b5e0:	6819      	ldr	r1, [r3, #0]
 800b5e2:	b159      	cbz	r1, 800b5fc <_dtoa_r+0x5c>
 800b5e4:	685a      	ldr	r2, [r3, #4]
 800b5e6:	604a      	str	r2, [r1, #4]
 800b5e8:	2301      	movs	r3, #1
 800b5ea:	4093      	lsls	r3, r2
 800b5ec:	608b      	str	r3, [r1, #8]
 800b5ee:	4658      	mov	r0, fp
 800b5f0:	f001 fa26 	bl	800ca40 <_Bfree>
 800b5f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b5f8:	2200      	movs	r2, #0
 800b5fa:	601a      	str	r2, [r3, #0]
 800b5fc:	1e2b      	subs	r3, r5, #0
 800b5fe:	bfb9      	ittee	lt
 800b600:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b604:	9303      	strlt	r3, [sp, #12]
 800b606:	2300      	movge	r3, #0
 800b608:	6033      	strge	r3, [r6, #0]
 800b60a:	9f03      	ldr	r7, [sp, #12]
 800b60c:	4b98      	ldr	r3, [pc, #608]	@ (800b870 <_dtoa_r+0x2d0>)
 800b60e:	bfbc      	itt	lt
 800b610:	2201      	movlt	r2, #1
 800b612:	6032      	strlt	r2, [r6, #0]
 800b614:	43bb      	bics	r3, r7
 800b616:	d112      	bne.n	800b63e <_dtoa_r+0x9e>
 800b618:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b61a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b61e:	6013      	str	r3, [r2, #0]
 800b620:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b624:	4323      	orrs	r3, r4
 800b626:	f000 854d 	beq.w	800c0c4 <_dtoa_r+0xb24>
 800b62a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b62c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800b884 <_dtoa_r+0x2e4>
 800b630:	2b00      	cmp	r3, #0
 800b632:	f000 854f 	beq.w	800c0d4 <_dtoa_r+0xb34>
 800b636:	f10a 0303 	add.w	r3, sl, #3
 800b63a:	f000 bd49 	b.w	800c0d0 <_dtoa_r+0xb30>
 800b63e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800b642:	2200      	movs	r2, #0
 800b644:	ec51 0b17 	vmov	r0, r1, d7
 800b648:	2300      	movs	r3, #0
 800b64a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800b64e:	f7f5 fa3b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b652:	4680      	mov	r8, r0
 800b654:	b158      	cbz	r0, 800b66e <_dtoa_r+0xce>
 800b656:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b658:	2301      	movs	r3, #1
 800b65a:	6013      	str	r3, [r2, #0]
 800b65c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800b65e:	b113      	cbz	r3, 800b666 <_dtoa_r+0xc6>
 800b660:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800b662:	4b84      	ldr	r3, [pc, #528]	@ (800b874 <_dtoa_r+0x2d4>)
 800b664:	6013      	str	r3, [r2, #0]
 800b666:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800b888 <_dtoa_r+0x2e8>
 800b66a:	f000 bd33 	b.w	800c0d4 <_dtoa_r+0xb34>
 800b66e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b672:	aa16      	add	r2, sp, #88	@ 0x58
 800b674:	a917      	add	r1, sp, #92	@ 0x5c
 800b676:	4658      	mov	r0, fp
 800b678:	f001 fd86 	bl	800d188 <__d2b>
 800b67c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b680:	4681      	mov	r9, r0
 800b682:	2e00      	cmp	r6, #0
 800b684:	d077      	beq.n	800b776 <_dtoa_r+0x1d6>
 800b686:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b688:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800b68c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b690:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b694:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b698:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b69c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b6a0:	4619      	mov	r1, r3
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	4b74      	ldr	r3, [pc, #464]	@ (800b878 <_dtoa_r+0x2d8>)
 800b6a6:	f7f4 fdef 	bl	8000288 <__aeabi_dsub>
 800b6aa:	a369      	add	r3, pc, #420	@ (adr r3, 800b850 <_dtoa_r+0x2b0>)
 800b6ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6b0:	f7f4 ffa2 	bl	80005f8 <__aeabi_dmul>
 800b6b4:	a368      	add	r3, pc, #416	@ (adr r3, 800b858 <_dtoa_r+0x2b8>)
 800b6b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ba:	f7f4 fde7 	bl	800028c <__adddf3>
 800b6be:	4604      	mov	r4, r0
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	460d      	mov	r5, r1
 800b6c4:	f7f4 ff2e 	bl	8000524 <__aeabi_i2d>
 800b6c8:	a365      	add	r3, pc, #404	@ (adr r3, 800b860 <_dtoa_r+0x2c0>)
 800b6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ce:	f7f4 ff93 	bl	80005f8 <__aeabi_dmul>
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	4629      	mov	r1, r5
 800b6da:	f7f4 fdd7 	bl	800028c <__adddf3>
 800b6de:	4604      	mov	r4, r0
 800b6e0:	460d      	mov	r5, r1
 800b6e2:	f7f5 fa39 	bl	8000b58 <__aeabi_d2iz>
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	4607      	mov	r7, r0
 800b6ea:	2300      	movs	r3, #0
 800b6ec:	4620      	mov	r0, r4
 800b6ee:	4629      	mov	r1, r5
 800b6f0:	f7f5 f9f4 	bl	8000adc <__aeabi_dcmplt>
 800b6f4:	b140      	cbz	r0, 800b708 <_dtoa_r+0x168>
 800b6f6:	4638      	mov	r0, r7
 800b6f8:	f7f4 ff14 	bl	8000524 <__aeabi_i2d>
 800b6fc:	4622      	mov	r2, r4
 800b6fe:	462b      	mov	r3, r5
 800b700:	f7f5 f9e2 	bl	8000ac8 <__aeabi_dcmpeq>
 800b704:	b900      	cbnz	r0, 800b708 <_dtoa_r+0x168>
 800b706:	3f01      	subs	r7, #1
 800b708:	2f16      	cmp	r7, #22
 800b70a:	d851      	bhi.n	800b7b0 <_dtoa_r+0x210>
 800b70c:	4b5b      	ldr	r3, [pc, #364]	@ (800b87c <_dtoa_r+0x2dc>)
 800b70e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b716:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b71a:	f7f5 f9df 	bl	8000adc <__aeabi_dcmplt>
 800b71e:	2800      	cmp	r0, #0
 800b720:	d048      	beq.n	800b7b4 <_dtoa_r+0x214>
 800b722:	3f01      	subs	r7, #1
 800b724:	2300      	movs	r3, #0
 800b726:	9312      	str	r3, [sp, #72]	@ 0x48
 800b728:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800b72a:	1b9b      	subs	r3, r3, r6
 800b72c:	1e5a      	subs	r2, r3, #1
 800b72e:	bf44      	itt	mi
 800b730:	f1c3 0801 	rsbmi	r8, r3, #1
 800b734:	2300      	movmi	r3, #0
 800b736:	9208      	str	r2, [sp, #32]
 800b738:	bf54      	ite	pl
 800b73a:	f04f 0800 	movpl.w	r8, #0
 800b73e:	9308      	strmi	r3, [sp, #32]
 800b740:	2f00      	cmp	r7, #0
 800b742:	db39      	blt.n	800b7b8 <_dtoa_r+0x218>
 800b744:	9b08      	ldr	r3, [sp, #32]
 800b746:	970f      	str	r7, [sp, #60]	@ 0x3c
 800b748:	443b      	add	r3, r7
 800b74a:	9308      	str	r3, [sp, #32]
 800b74c:	2300      	movs	r3, #0
 800b74e:	930a      	str	r3, [sp, #40]	@ 0x28
 800b750:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b752:	2b09      	cmp	r3, #9
 800b754:	d864      	bhi.n	800b820 <_dtoa_r+0x280>
 800b756:	2b05      	cmp	r3, #5
 800b758:	bfc4      	itt	gt
 800b75a:	3b04      	subgt	r3, #4
 800b75c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800b75e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b760:	f1a3 0302 	sub.w	r3, r3, #2
 800b764:	bfcc      	ite	gt
 800b766:	2400      	movgt	r4, #0
 800b768:	2401      	movle	r4, #1
 800b76a:	2b03      	cmp	r3, #3
 800b76c:	d863      	bhi.n	800b836 <_dtoa_r+0x296>
 800b76e:	e8df f003 	tbb	[pc, r3]
 800b772:	372a      	.short	0x372a
 800b774:	5535      	.short	0x5535
 800b776:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800b77a:	441e      	add	r6, r3
 800b77c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800b780:	2b20      	cmp	r3, #32
 800b782:	bfc1      	itttt	gt
 800b784:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800b788:	409f      	lslgt	r7, r3
 800b78a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800b78e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800b792:	bfd6      	itet	le
 800b794:	f1c3 0320 	rsble	r3, r3, #32
 800b798:	ea47 0003 	orrgt.w	r0, r7, r3
 800b79c:	fa04 f003 	lslle.w	r0, r4, r3
 800b7a0:	f7f4 feb0 	bl	8000504 <__aeabi_ui2d>
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800b7aa:	3e01      	subs	r6, #1
 800b7ac:	9214      	str	r2, [sp, #80]	@ 0x50
 800b7ae:	e777      	b.n	800b6a0 <_dtoa_r+0x100>
 800b7b0:	2301      	movs	r3, #1
 800b7b2:	e7b8      	b.n	800b726 <_dtoa_r+0x186>
 800b7b4:	9012      	str	r0, [sp, #72]	@ 0x48
 800b7b6:	e7b7      	b.n	800b728 <_dtoa_r+0x188>
 800b7b8:	427b      	negs	r3, r7
 800b7ba:	930a      	str	r3, [sp, #40]	@ 0x28
 800b7bc:	2300      	movs	r3, #0
 800b7be:	eba8 0807 	sub.w	r8, r8, r7
 800b7c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b7c4:	e7c4      	b.n	800b750 <_dtoa_r+0x1b0>
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	dc35      	bgt.n	800b83c <_dtoa_r+0x29c>
 800b7d0:	2301      	movs	r3, #1
 800b7d2:	9300      	str	r3, [sp, #0]
 800b7d4:	9307      	str	r3, [sp, #28]
 800b7d6:	461a      	mov	r2, r3
 800b7d8:	920e      	str	r2, [sp, #56]	@ 0x38
 800b7da:	e00b      	b.n	800b7f4 <_dtoa_r+0x254>
 800b7dc:	2301      	movs	r3, #1
 800b7de:	e7f3      	b.n	800b7c8 <_dtoa_r+0x228>
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7e6:	18fb      	adds	r3, r7, r3
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	2b01      	cmp	r3, #1
 800b7ee:	9307      	str	r3, [sp, #28]
 800b7f0:	bfb8      	it	lt
 800b7f2:	2301      	movlt	r3, #1
 800b7f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800b7f8:	2100      	movs	r1, #0
 800b7fa:	2204      	movs	r2, #4
 800b7fc:	f102 0514 	add.w	r5, r2, #20
 800b800:	429d      	cmp	r5, r3
 800b802:	d91f      	bls.n	800b844 <_dtoa_r+0x2a4>
 800b804:	6041      	str	r1, [r0, #4]
 800b806:	4658      	mov	r0, fp
 800b808:	f001 f8da 	bl	800c9c0 <_Balloc>
 800b80c:	4682      	mov	sl, r0
 800b80e:	2800      	cmp	r0, #0
 800b810:	d13c      	bne.n	800b88c <_dtoa_r+0x2ec>
 800b812:	4b1b      	ldr	r3, [pc, #108]	@ (800b880 <_dtoa_r+0x2e0>)
 800b814:	4602      	mov	r2, r0
 800b816:	f240 11af 	movw	r1, #431	@ 0x1af
 800b81a:	e6d8      	b.n	800b5ce <_dtoa_r+0x2e>
 800b81c:	2301      	movs	r3, #1
 800b81e:	e7e0      	b.n	800b7e2 <_dtoa_r+0x242>
 800b820:	2401      	movs	r4, #1
 800b822:	2300      	movs	r3, #0
 800b824:	9309      	str	r3, [sp, #36]	@ 0x24
 800b826:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b828:	f04f 33ff 	mov.w	r3, #4294967295
 800b82c:	9300      	str	r3, [sp, #0]
 800b82e:	9307      	str	r3, [sp, #28]
 800b830:	2200      	movs	r2, #0
 800b832:	2312      	movs	r3, #18
 800b834:	e7d0      	b.n	800b7d8 <_dtoa_r+0x238>
 800b836:	2301      	movs	r3, #1
 800b838:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b83a:	e7f5      	b.n	800b828 <_dtoa_r+0x288>
 800b83c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	9307      	str	r3, [sp, #28]
 800b842:	e7d7      	b.n	800b7f4 <_dtoa_r+0x254>
 800b844:	3101      	adds	r1, #1
 800b846:	0052      	lsls	r2, r2, #1
 800b848:	e7d8      	b.n	800b7fc <_dtoa_r+0x25c>
 800b84a:	bf00      	nop
 800b84c:	f3af 8000 	nop.w
 800b850:	636f4361 	.word	0x636f4361
 800b854:	3fd287a7 	.word	0x3fd287a7
 800b858:	8b60c8b3 	.word	0x8b60c8b3
 800b85c:	3fc68a28 	.word	0x3fc68a28
 800b860:	509f79fb 	.word	0x509f79fb
 800b864:	3fd34413 	.word	0x3fd34413
 800b868:	0800f579 	.word	0x0800f579
 800b86c:	0800f63b 	.word	0x0800f63b
 800b870:	7ff00000 	.word	0x7ff00000
 800b874:	0800f551 	.word	0x0800f551
 800b878:	3ff80000 	.word	0x3ff80000
 800b87c:	0800f798 	.word	0x0800f798
 800b880:	0800f693 	.word	0x0800f693
 800b884:	0800f637 	.word	0x0800f637
 800b888:	0800f550 	.word	0x0800f550
 800b88c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b890:	6018      	str	r0, [r3, #0]
 800b892:	9b07      	ldr	r3, [sp, #28]
 800b894:	2b0e      	cmp	r3, #14
 800b896:	f200 80a4 	bhi.w	800b9e2 <_dtoa_r+0x442>
 800b89a:	2c00      	cmp	r4, #0
 800b89c:	f000 80a1 	beq.w	800b9e2 <_dtoa_r+0x442>
 800b8a0:	2f00      	cmp	r7, #0
 800b8a2:	dd33      	ble.n	800b90c <_dtoa_r+0x36c>
 800b8a4:	4bad      	ldr	r3, [pc, #692]	@ (800bb5c <_dtoa_r+0x5bc>)
 800b8a6:	f007 020f 	and.w	r2, r7, #15
 800b8aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b8ae:	ed93 7b00 	vldr	d7, [r3]
 800b8b2:	05f8      	lsls	r0, r7, #23
 800b8b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b8b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800b8bc:	d516      	bpl.n	800b8ec <_dtoa_r+0x34c>
 800b8be:	4ba8      	ldr	r3, [pc, #672]	@ (800bb60 <_dtoa_r+0x5c0>)
 800b8c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b8c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800b8c8:	f7f4 ffc0 	bl	800084c <__aeabi_ddiv>
 800b8cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8d0:	f004 040f 	and.w	r4, r4, #15
 800b8d4:	2603      	movs	r6, #3
 800b8d6:	4da2      	ldr	r5, [pc, #648]	@ (800bb60 <_dtoa_r+0x5c0>)
 800b8d8:	b954      	cbnz	r4, 800b8f0 <_dtoa_r+0x350>
 800b8da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b8de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8e2:	f7f4 ffb3 	bl	800084c <__aeabi_ddiv>
 800b8e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8ea:	e028      	b.n	800b93e <_dtoa_r+0x39e>
 800b8ec:	2602      	movs	r6, #2
 800b8ee:	e7f2      	b.n	800b8d6 <_dtoa_r+0x336>
 800b8f0:	07e1      	lsls	r1, r4, #31
 800b8f2:	d508      	bpl.n	800b906 <_dtoa_r+0x366>
 800b8f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800b8fc:	f7f4 fe7c 	bl	80005f8 <__aeabi_dmul>
 800b900:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b904:	3601      	adds	r6, #1
 800b906:	1064      	asrs	r4, r4, #1
 800b908:	3508      	adds	r5, #8
 800b90a:	e7e5      	b.n	800b8d8 <_dtoa_r+0x338>
 800b90c:	f000 80d2 	beq.w	800bab4 <_dtoa_r+0x514>
 800b910:	427c      	negs	r4, r7
 800b912:	4b92      	ldr	r3, [pc, #584]	@ (800bb5c <_dtoa_r+0x5bc>)
 800b914:	4d92      	ldr	r5, [pc, #584]	@ (800bb60 <_dtoa_r+0x5c0>)
 800b916:	f004 020f 	and.w	r2, r4, #15
 800b91a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b91e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b922:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b926:	f7f4 fe67 	bl	80005f8 <__aeabi_dmul>
 800b92a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b92e:	1124      	asrs	r4, r4, #4
 800b930:	2300      	movs	r3, #0
 800b932:	2602      	movs	r6, #2
 800b934:	2c00      	cmp	r4, #0
 800b936:	f040 80b2 	bne.w	800ba9e <_dtoa_r+0x4fe>
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d1d3      	bne.n	800b8e6 <_dtoa_r+0x346>
 800b93e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b940:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b944:	2b00      	cmp	r3, #0
 800b946:	f000 80b7 	beq.w	800bab8 <_dtoa_r+0x518>
 800b94a:	4b86      	ldr	r3, [pc, #536]	@ (800bb64 <_dtoa_r+0x5c4>)
 800b94c:	2200      	movs	r2, #0
 800b94e:	4620      	mov	r0, r4
 800b950:	4629      	mov	r1, r5
 800b952:	f7f5 f8c3 	bl	8000adc <__aeabi_dcmplt>
 800b956:	2800      	cmp	r0, #0
 800b958:	f000 80ae 	beq.w	800bab8 <_dtoa_r+0x518>
 800b95c:	9b07      	ldr	r3, [sp, #28]
 800b95e:	2b00      	cmp	r3, #0
 800b960:	f000 80aa 	beq.w	800bab8 <_dtoa_r+0x518>
 800b964:	9b00      	ldr	r3, [sp, #0]
 800b966:	2b00      	cmp	r3, #0
 800b968:	dd37      	ble.n	800b9da <_dtoa_r+0x43a>
 800b96a:	1e7b      	subs	r3, r7, #1
 800b96c:	9304      	str	r3, [sp, #16]
 800b96e:	4620      	mov	r0, r4
 800b970:	4b7d      	ldr	r3, [pc, #500]	@ (800bb68 <_dtoa_r+0x5c8>)
 800b972:	2200      	movs	r2, #0
 800b974:	4629      	mov	r1, r5
 800b976:	f7f4 fe3f 	bl	80005f8 <__aeabi_dmul>
 800b97a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b97e:	9c00      	ldr	r4, [sp, #0]
 800b980:	3601      	adds	r6, #1
 800b982:	4630      	mov	r0, r6
 800b984:	f7f4 fdce 	bl	8000524 <__aeabi_i2d>
 800b988:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b98c:	f7f4 fe34 	bl	80005f8 <__aeabi_dmul>
 800b990:	4b76      	ldr	r3, [pc, #472]	@ (800bb6c <_dtoa_r+0x5cc>)
 800b992:	2200      	movs	r2, #0
 800b994:	f7f4 fc7a 	bl	800028c <__adddf3>
 800b998:	4605      	mov	r5, r0
 800b99a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800b99e:	2c00      	cmp	r4, #0
 800b9a0:	f040 808d 	bne.w	800babe <_dtoa_r+0x51e>
 800b9a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9a8:	4b71      	ldr	r3, [pc, #452]	@ (800bb70 <_dtoa_r+0x5d0>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	f7f4 fc6c 	bl	8000288 <__aeabi_dsub>
 800b9b0:	4602      	mov	r2, r0
 800b9b2:	460b      	mov	r3, r1
 800b9b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800b9b8:	462a      	mov	r2, r5
 800b9ba:	4633      	mov	r3, r6
 800b9bc:	f7f5 f8ac 	bl	8000b18 <__aeabi_dcmpgt>
 800b9c0:	2800      	cmp	r0, #0
 800b9c2:	f040 828b 	bne.w	800bedc <_dtoa_r+0x93c>
 800b9c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9ca:	462a      	mov	r2, r5
 800b9cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b9d0:	f7f5 f884 	bl	8000adc <__aeabi_dcmplt>
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	f040 8128 	bne.w	800bc2a <_dtoa_r+0x68a>
 800b9da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800b9de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800b9e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	f2c0 815a 	blt.w	800bc9e <_dtoa_r+0x6fe>
 800b9ea:	2f0e      	cmp	r7, #14
 800b9ec:	f300 8157 	bgt.w	800bc9e <_dtoa_r+0x6fe>
 800b9f0:	4b5a      	ldr	r3, [pc, #360]	@ (800bb5c <_dtoa_r+0x5bc>)
 800b9f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9f6:	ed93 7b00 	vldr	d7, [r3]
 800b9fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	ed8d 7b00 	vstr	d7, [sp]
 800ba02:	da03      	bge.n	800ba0c <_dtoa_r+0x46c>
 800ba04:	9b07      	ldr	r3, [sp, #28]
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	f340 8101 	ble.w	800bc0e <_dtoa_r+0x66e>
 800ba0c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ba10:	4656      	mov	r6, sl
 800ba12:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba16:	4620      	mov	r0, r4
 800ba18:	4629      	mov	r1, r5
 800ba1a:	f7f4 ff17 	bl	800084c <__aeabi_ddiv>
 800ba1e:	f7f5 f89b 	bl	8000b58 <__aeabi_d2iz>
 800ba22:	4680      	mov	r8, r0
 800ba24:	f7f4 fd7e 	bl	8000524 <__aeabi_i2d>
 800ba28:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba2c:	f7f4 fde4 	bl	80005f8 <__aeabi_dmul>
 800ba30:	4602      	mov	r2, r0
 800ba32:	460b      	mov	r3, r1
 800ba34:	4620      	mov	r0, r4
 800ba36:	4629      	mov	r1, r5
 800ba38:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ba3c:	f7f4 fc24 	bl	8000288 <__aeabi_dsub>
 800ba40:	f806 4b01 	strb.w	r4, [r6], #1
 800ba44:	9d07      	ldr	r5, [sp, #28]
 800ba46:	eba6 040a 	sub.w	r4, r6, sl
 800ba4a:	42a5      	cmp	r5, r4
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	460b      	mov	r3, r1
 800ba50:	f040 8117 	bne.w	800bc82 <_dtoa_r+0x6e2>
 800ba54:	f7f4 fc1a 	bl	800028c <__adddf3>
 800ba58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba5c:	4604      	mov	r4, r0
 800ba5e:	460d      	mov	r5, r1
 800ba60:	f7f5 f85a 	bl	8000b18 <__aeabi_dcmpgt>
 800ba64:	2800      	cmp	r0, #0
 800ba66:	f040 80f9 	bne.w	800bc5c <_dtoa_r+0x6bc>
 800ba6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba6e:	4620      	mov	r0, r4
 800ba70:	4629      	mov	r1, r5
 800ba72:	f7f5 f829 	bl	8000ac8 <__aeabi_dcmpeq>
 800ba76:	b118      	cbz	r0, 800ba80 <_dtoa_r+0x4e0>
 800ba78:	f018 0f01 	tst.w	r8, #1
 800ba7c:	f040 80ee 	bne.w	800bc5c <_dtoa_r+0x6bc>
 800ba80:	4649      	mov	r1, r9
 800ba82:	4658      	mov	r0, fp
 800ba84:	f000 ffdc 	bl	800ca40 <_Bfree>
 800ba88:	2300      	movs	r3, #0
 800ba8a:	7033      	strb	r3, [r6, #0]
 800ba8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ba8e:	3701      	adds	r7, #1
 800ba90:	601f      	str	r7, [r3, #0]
 800ba92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	f000 831d 	beq.w	800c0d4 <_dtoa_r+0xb34>
 800ba9a:	601e      	str	r6, [r3, #0]
 800ba9c:	e31a      	b.n	800c0d4 <_dtoa_r+0xb34>
 800ba9e:	07e2      	lsls	r2, r4, #31
 800baa0:	d505      	bpl.n	800baae <_dtoa_r+0x50e>
 800baa2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800baa6:	f7f4 fda7 	bl	80005f8 <__aeabi_dmul>
 800baaa:	3601      	adds	r6, #1
 800baac:	2301      	movs	r3, #1
 800baae:	1064      	asrs	r4, r4, #1
 800bab0:	3508      	adds	r5, #8
 800bab2:	e73f      	b.n	800b934 <_dtoa_r+0x394>
 800bab4:	2602      	movs	r6, #2
 800bab6:	e742      	b.n	800b93e <_dtoa_r+0x39e>
 800bab8:	9c07      	ldr	r4, [sp, #28]
 800baba:	9704      	str	r7, [sp, #16]
 800babc:	e761      	b.n	800b982 <_dtoa_r+0x3e2>
 800babe:	4b27      	ldr	r3, [pc, #156]	@ (800bb5c <_dtoa_r+0x5bc>)
 800bac0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800bac2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bac6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800baca:	4454      	add	r4, sl
 800bacc:	2900      	cmp	r1, #0
 800bace:	d053      	beq.n	800bb78 <_dtoa_r+0x5d8>
 800bad0:	4928      	ldr	r1, [pc, #160]	@ (800bb74 <_dtoa_r+0x5d4>)
 800bad2:	2000      	movs	r0, #0
 800bad4:	f7f4 feba 	bl	800084c <__aeabi_ddiv>
 800bad8:	4633      	mov	r3, r6
 800bada:	462a      	mov	r2, r5
 800badc:	f7f4 fbd4 	bl	8000288 <__aeabi_dsub>
 800bae0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bae4:	4656      	mov	r6, sl
 800bae6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800baea:	f7f5 f835 	bl	8000b58 <__aeabi_d2iz>
 800baee:	4605      	mov	r5, r0
 800baf0:	f7f4 fd18 	bl	8000524 <__aeabi_i2d>
 800baf4:	4602      	mov	r2, r0
 800baf6:	460b      	mov	r3, r1
 800baf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bafc:	f7f4 fbc4 	bl	8000288 <__aeabi_dsub>
 800bb00:	3530      	adds	r5, #48	@ 0x30
 800bb02:	4602      	mov	r2, r0
 800bb04:	460b      	mov	r3, r1
 800bb06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bb0a:	f806 5b01 	strb.w	r5, [r6], #1
 800bb0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb12:	f7f4 ffe3 	bl	8000adc <__aeabi_dcmplt>
 800bb16:	2800      	cmp	r0, #0
 800bb18:	d171      	bne.n	800bbfe <_dtoa_r+0x65e>
 800bb1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bb1e:	4911      	ldr	r1, [pc, #68]	@ (800bb64 <_dtoa_r+0x5c4>)
 800bb20:	2000      	movs	r0, #0
 800bb22:	f7f4 fbb1 	bl	8000288 <__aeabi_dsub>
 800bb26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bb2a:	f7f4 ffd7 	bl	8000adc <__aeabi_dcmplt>
 800bb2e:	2800      	cmp	r0, #0
 800bb30:	f040 8095 	bne.w	800bc5e <_dtoa_r+0x6be>
 800bb34:	42a6      	cmp	r6, r4
 800bb36:	f43f af50 	beq.w	800b9da <_dtoa_r+0x43a>
 800bb3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bb3e:	4b0a      	ldr	r3, [pc, #40]	@ (800bb68 <_dtoa_r+0x5c8>)
 800bb40:	2200      	movs	r2, #0
 800bb42:	f7f4 fd59 	bl	80005f8 <__aeabi_dmul>
 800bb46:	4b08      	ldr	r3, [pc, #32]	@ (800bb68 <_dtoa_r+0x5c8>)
 800bb48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb52:	f7f4 fd51 	bl	80005f8 <__aeabi_dmul>
 800bb56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bb5a:	e7c4      	b.n	800bae6 <_dtoa_r+0x546>
 800bb5c:	0800f798 	.word	0x0800f798
 800bb60:	0800f770 	.word	0x0800f770
 800bb64:	3ff00000 	.word	0x3ff00000
 800bb68:	40240000 	.word	0x40240000
 800bb6c:	401c0000 	.word	0x401c0000
 800bb70:	40140000 	.word	0x40140000
 800bb74:	3fe00000 	.word	0x3fe00000
 800bb78:	4631      	mov	r1, r6
 800bb7a:	4628      	mov	r0, r5
 800bb7c:	f7f4 fd3c 	bl	80005f8 <__aeabi_dmul>
 800bb80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bb84:	9415      	str	r4, [sp, #84]	@ 0x54
 800bb86:	4656      	mov	r6, sl
 800bb88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb8c:	f7f4 ffe4 	bl	8000b58 <__aeabi_d2iz>
 800bb90:	4605      	mov	r5, r0
 800bb92:	f7f4 fcc7 	bl	8000524 <__aeabi_i2d>
 800bb96:	4602      	mov	r2, r0
 800bb98:	460b      	mov	r3, r1
 800bb9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bb9e:	f7f4 fb73 	bl	8000288 <__aeabi_dsub>
 800bba2:	3530      	adds	r5, #48	@ 0x30
 800bba4:	f806 5b01 	strb.w	r5, [r6], #1
 800bba8:	4602      	mov	r2, r0
 800bbaa:	460b      	mov	r3, r1
 800bbac:	42a6      	cmp	r6, r4
 800bbae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bbb2:	f04f 0200 	mov.w	r2, #0
 800bbb6:	d124      	bne.n	800bc02 <_dtoa_r+0x662>
 800bbb8:	4bac      	ldr	r3, [pc, #688]	@ (800be6c <_dtoa_r+0x8cc>)
 800bbba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bbbe:	f7f4 fb65 	bl	800028c <__adddf3>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	460b      	mov	r3, r1
 800bbc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbca:	f7f4 ffa5 	bl	8000b18 <__aeabi_dcmpgt>
 800bbce:	2800      	cmp	r0, #0
 800bbd0:	d145      	bne.n	800bc5e <_dtoa_r+0x6be>
 800bbd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bbd6:	49a5      	ldr	r1, [pc, #660]	@ (800be6c <_dtoa_r+0x8cc>)
 800bbd8:	2000      	movs	r0, #0
 800bbda:	f7f4 fb55 	bl	8000288 <__aeabi_dsub>
 800bbde:	4602      	mov	r2, r0
 800bbe0:	460b      	mov	r3, r1
 800bbe2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bbe6:	f7f4 ff79 	bl	8000adc <__aeabi_dcmplt>
 800bbea:	2800      	cmp	r0, #0
 800bbec:	f43f aef5 	beq.w	800b9da <_dtoa_r+0x43a>
 800bbf0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800bbf2:	1e73      	subs	r3, r6, #1
 800bbf4:	9315      	str	r3, [sp, #84]	@ 0x54
 800bbf6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bbfa:	2b30      	cmp	r3, #48	@ 0x30
 800bbfc:	d0f8      	beq.n	800bbf0 <_dtoa_r+0x650>
 800bbfe:	9f04      	ldr	r7, [sp, #16]
 800bc00:	e73e      	b.n	800ba80 <_dtoa_r+0x4e0>
 800bc02:	4b9b      	ldr	r3, [pc, #620]	@ (800be70 <_dtoa_r+0x8d0>)
 800bc04:	f7f4 fcf8 	bl	80005f8 <__aeabi_dmul>
 800bc08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc0c:	e7bc      	b.n	800bb88 <_dtoa_r+0x5e8>
 800bc0e:	d10c      	bne.n	800bc2a <_dtoa_r+0x68a>
 800bc10:	4b98      	ldr	r3, [pc, #608]	@ (800be74 <_dtoa_r+0x8d4>)
 800bc12:	2200      	movs	r2, #0
 800bc14:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bc18:	f7f4 fcee 	bl	80005f8 <__aeabi_dmul>
 800bc1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bc20:	f7f4 ff70 	bl	8000b04 <__aeabi_dcmpge>
 800bc24:	2800      	cmp	r0, #0
 800bc26:	f000 8157 	beq.w	800bed8 <_dtoa_r+0x938>
 800bc2a:	2400      	movs	r4, #0
 800bc2c:	4625      	mov	r5, r4
 800bc2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc30:	43db      	mvns	r3, r3
 800bc32:	9304      	str	r3, [sp, #16]
 800bc34:	4656      	mov	r6, sl
 800bc36:	2700      	movs	r7, #0
 800bc38:	4621      	mov	r1, r4
 800bc3a:	4658      	mov	r0, fp
 800bc3c:	f000 ff00 	bl	800ca40 <_Bfree>
 800bc40:	2d00      	cmp	r5, #0
 800bc42:	d0dc      	beq.n	800bbfe <_dtoa_r+0x65e>
 800bc44:	b12f      	cbz	r7, 800bc52 <_dtoa_r+0x6b2>
 800bc46:	42af      	cmp	r7, r5
 800bc48:	d003      	beq.n	800bc52 <_dtoa_r+0x6b2>
 800bc4a:	4639      	mov	r1, r7
 800bc4c:	4658      	mov	r0, fp
 800bc4e:	f000 fef7 	bl	800ca40 <_Bfree>
 800bc52:	4629      	mov	r1, r5
 800bc54:	4658      	mov	r0, fp
 800bc56:	f000 fef3 	bl	800ca40 <_Bfree>
 800bc5a:	e7d0      	b.n	800bbfe <_dtoa_r+0x65e>
 800bc5c:	9704      	str	r7, [sp, #16]
 800bc5e:	4633      	mov	r3, r6
 800bc60:	461e      	mov	r6, r3
 800bc62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bc66:	2a39      	cmp	r2, #57	@ 0x39
 800bc68:	d107      	bne.n	800bc7a <_dtoa_r+0x6da>
 800bc6a:	459a      	cmp	sl, r3
 800bc6c:	d1f8      	bne.n	800bc60 <_dtoa_r+0x6c0>
 800bc6e:	9a04      	ldr	r2, [sp, #16]
 800bc70:	3201      	adds	r2, #1
 800bc72:	9204      	str	r2, [sp, #16]
 800bc74:	2230      	movs	r2, #48	@ 0x30
 800bc76:	f88a 2000 	strb.w	r2, [sl]
 800bc7a:	781a      	ldrb	r2, [r3, #0]
 800bc7c:	3201      	adds	r2, #1
 800bc7e:	701a      	strb	r2, [r3, #0]
 800bc80:	e7bd      	b.n	800bbfe <_dtoa_r+0x65e>
 800bc82:	4b7b      	ldr	r3, [pc, #492]	@ (800be70 <_dtoa_r+0x8d0>)
 800bc84:	2200      	movs	r2, #0
 800bc86:	f7f4 fcb7 	bl	80005f8 <__aeabi_dmul>
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	2300      	movs	r3, #0
 800bc8e:	4604      	mov	r4, r0
 800bc90:	460d      	mov	r5, r1
 800bc92:	f7f4 ff19 	bl	8000ac8 <__aeabi_dcmpeq>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	f43f aebb 	beq.w	800ba12 <_dtoa_r+0x472>
 800bc9c:	e6f0      	b.n	800ba80 <_dtoa_r+0x4e0>
 800bc9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800bca0:	2a00      	cmp	r2, #0
 800bca2:	f000 80db 	beq.w	800be5c <_dtoa_r+0x8bc>
 800bca6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bca8:	2a01      	cmp	r2, #1
 800bcaa:	f300 80bf 	bgt.w	800be2c <_dtoa_r+0x88c>
 800bcae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800bcb0:	2a00      	cmp	r2, #0
 800bcb2:	f000 80b7 	beq.w	800be24 <_dtoa_r+0x884>
 800bcb6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bcba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800bcbc:	4646      	mov	r6, r8
 800bcbe:	9a08      	ldr	r2, [sp, #32]
 800bcc0:	2101      	movs	r1, #1
 800bcc2:	441a      	add	r2, r3
 800bcc4:	4658      	mov	r0, fp
 800bcc6:	4498      	add	r8, r3
 800bcc8:	9208      	str	r2, [sp, #32]
 800bcca:	f000 ffb7 	bl	800cc3c <__i2b>
 800bcce:	4605      	mov	r5, r0
 800bcd0:	b15e      	cbz	r6, 800bcea <_dtoa_r+0x74a>
 800bcd2:	9b08      	ldr	r3, [sp, #32]
 800bcd4:	2b00      	cmp	r3, #0
 800bcd6:	dd08      	ble.n	800bcea <_dtoa_r+0x74a>
 800bcd8:	42b3      	cmp	r3, r6
 800bcda:	9a08      	ldr	r2, [sp, #32]
 800bcdc:	bfa8      	it	ge
 800bcde:	4633      	movge	r3, r6
 800bce0:	eba8 0803 	sub.w	r8, r8, r3
 800bce4:	1af6      	subs	r6, r6, r3
 800bce6:	1ad3      	subs	r3, r2, r3
 800bce8:	9308      	str	r3, [sp, #32]
 800bcea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bcec:	b1f3      	cbz	r3, 800bd2c <_dtoa_r+0x78c>
 800bcee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	f000 80b7 	beq.w	800be64 <_dtoa_r+0x8c4>
 800bcf6:	b18c      	cbz	r4, 800bd1c <_dtoa_r+0x77c>
 800bcf8:	4629      	mov	r1, r5
 800bcfa:	4622      	mov	r2, r4
 800bcfc:	4658      	mov	r0, fp
 800bcfe:	f001 f85d 	bl	800cdbc <__pow5mult>
 800bd02:	464a      	mov	r2, r9
 800bd04:	4601      	mov	r1, r0
 800bd06:	4605      	mov	r5, r0
 800bd08:	4658      	mov	r0, fp
 800bd0a:	f000 ffad 	bl	800cc68 <__multiply>
 800bd0e:	4649      	mov	r1, r9
 800bd10:	9004      	str	r0, [sp, #16]
 800bd12:	4658      	mov	r0, fp
 800bd14:	f000 fe94 	bl	800ca40 <_Bfree>
 800bd18:	9b04      	ldr	r3, [sp, #16]
 800bd1a:	4699      	mov	r9, r3
 800bd1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bd1e:	1b1a      	subs	r2, r3, r4
 800bd20:	d004      	beq.n	800bd2c <_dtoa_r+0x78c>
 800bd22:	4649      	mov	r1, r9
 800bd24:	4658      	mov	r0, fp
 800bd26:	f001 f849 	bl	800cdbc <__pow5mult>
 800bd2a:	4681      	mov	r9, r0
 800bd2c:	2101      	movs	r1, #1
 800bd2e:	4658      	mov	r0, fp
 800bd30:	f000 ff84 	bl	800cc3c <__i2b>
 800bd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd36:	4604      	mov	r4, r0
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	f000 81cf 	beq.w	800c0dc <_dtoa_r+0xb3c>
 800bd3e:	461a      	mov	r2, r3
 800bd40:	4601      	mov	r1, r0
 800bd42:	4658      	mov	r0, fp
 800bd44:	f001 f83a 	bl	800cdbc <__pow5mult>
 800bd48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd4a:	2b01      	cmp	r3, #1
 800bd4c:	4604      	mov	r4, r0
 800bd4e:	f300 8095 	bgt.w	800be7c <_dtoa_r+0x8dc>
 800bd52:	9b02      	ldr	r3, [sp, #8]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	f040 8087 	bne.w	800be68 <_dtoa_r+0x8c8>
 800bd5a:	9b03      	ldr	r3, [sp, #12]
 800bd5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	f040 8089 	bne.w	800be78 <_dtoa_r+0x8d8>
 800bd66:	9b03      	ldr	r3, [sp, #12]
 800bd68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800bd6c:	0d1b      	lsrs	r3, r3, #20
 800bd6e:	051b      	lsls	r3, r3, #20
 800bd70:	b12b      	cbz	r3, 800bd7e <_dtoa_r+0x7de>
 800bd72:	9b08      	ldr	r3, [sp, #32]
 800bd74:	3301      	adds	r3, #1
 800bd76:	9308      	str	r3, [sp, #32]
 800bd78:	f108 0801 	add.w	r8, r8, #1
 800bd7c:	2301      	movs	r3, #1
 800bd7e:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	f000 81b0 	beq.w	800c0e8 <_dtoa_r+0xb48>
 800bd88:	6923      	ldr	r3, [r4, #16]
 800bd8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bd8e:	6918      	ldr	r0, [r3, #16]
 800bd90:	f000 ff08 	bl	800cba4 <__hi0bits>
 800bd94:	f1c0 0020 	rsb	r0, r0, #32
 800bd98:	9b08      	ldr	r3, [sp, #32]
 800bd9a:	4418      	add	r0, r3
 800bd9c:	f010 001f 	ands.w	r0, r0, #31
 800bda0:	d077      	beq.n	800be92 <_dtoa_r+0x8f2>
 800bda2:	f1c0 0320 	rsb	r3, r0, #32
 800bda6:	2b04      	cmp	r3, #4
 800bda8:	dd6b      	ble.n	800be82 <_dtoa_r+0x8e2>
 800bdaa:	9b08      	ldr	r3, [sp, #32]
 800bdac:	f1c0 001c 	rsb	r0, r0, #28
 800bdb0:	4403      	add	r3, r0
 800bdb2:	4480      	add	r8, r0
 800bdb4:	4406      	add	r6, r0
 800bdb6:	9308      	str	r3, [sp, #32]
 800bdb8:	f1b8 0f00 	cmp.w	r8, #0
 800bdbc:	dd05      	ble.n	800bdca <_dtoa_r+0x82a>
 800bdbe:	4649      	mov	r1, r9
 800bdc0:	4642      	mov	r2, r8
 800bdc2:	4658      	mov	r0, fp
 800bdc4:	f001 f854 	bl	800ce70 <__lshift>
 800bdc8:	4681      	mov	r9, r0
 800bdca:	9b08      	ldr	r3, [sp, #32]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	dd05      	ble.n	800bddc <_dtoa_r+0x83c>
 800bdd0:	4621      	mov	r1, r4
 800bdd2:	461a      	mov	r2, r3
 800bdd4:	4658      	mov	r0, fp
 800bdd6:	f001 f84b 	bl	800ce70 <__lshift>
 800bdda:	4604      	mov	r4, r0
 800bddc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d059      	beq.n	800be96 <_dtoa_r+0x8f6>
 800bde2:	4621      	mov	r1, r4
 800bde4:	4648      	mov	r0, r9
 800bde6:	f001 f8af 	bl	800cf48 <__mcmp>
 800bdea:	2800      	cmp	r0, #0
 800bdec:	da53      	bge.n	800be96 <_dtoa_r+0x8f6>
 800bdee:	1e7b      	subs	r3, r7, #1
 800bdf0:	9304      	str	r3, [sp, #16]
 800bdf2:	4649      	mov	r1, r9
 800bdf4:	2300      	movs	r3, #0
 800bdf6:	220a      	movs	r2, #10
 800bdf8:	4658      	mov	r0, fp
 800bdfa:	f000 fe43 	bl	800ca84 <__multadd>
 800bdfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be00:	4681      	mov	r9, r0
 800be02:	2b00      	cmp	r3, #0
 800be04:	f000 8172 	beq.w	800c0ec <_dtoa_r+0xb4c>
 800be08:	2300      	movs	r3, #0
 800be0a:	4629      	mov	r1, r5
 800be0c:	220a      	movs	r2, #10
 800be0e:	4658      	mov	r0, fp
 800be10:	f000 fe38 	bl	800ca84 <__multadd>
 800be14:	9b00      	ldr	r3, [sp, #0]
 800be16:	2b00      	cmp	r3, #0
 800be18:	4605      	mov	r5, r0
 800be1a:	dc67      	bgt.n	800beec <_dtoa_r+0x94c>
 800be1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be1e:	2b02      	cmp	r3, #2
 800be20:	dc41      	bgt.n	800bea6 <_dtoa_r+0x906>
 800be22:	e063      	b.n	800beec <_dtoa_r+0x94c>
 800be24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800be26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800be2a:	e746      	b.n	800bcba <_dtoa_r+0x71a>
 800be2c:	9b07      	ldr	r3, [sp, #28]
 800be2e:	1e5c      	subs	r4, r3, #1
 800be30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800be32:	42a3      	cmp	r3, r4
 800be34:	bfbf      	itttt	lt
 800be36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800be38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800be3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800be3c:	1ae3      	sublt	r3, r4, r3
 800be3e:	bfb4      	ite	lt
 800be40:	18d2      	addlt	r2, r2, r3
 800be42:	1b1c      	subge	r4, r3, r4
 800be44:	9b07      	ldr	r3, [sp, #28]
 800be46:	bfbc      	itt	lt
 800be48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800be4a:	2400      	movlt	r4, #0
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	bfb5      	itete	lt
 800be50:	eba8 0603 	sublt.w	r6, r8, r3
 800be54:	9b07      	ldrge	r3, [sp, #28]
 800be56:	2300      	movlt	r3, #0
 800be58:	4646      	movge	r6, r8
 800be5a:	e730      	b.n	800bcbe <_dtoa_r+0x71e>
 800be5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800be5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800be60:	4646      	mov	r6, r8
 800be62:	e735      	b.n	800bcd0 <_dtoa_r+0x730>
 800be64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800be66:	e75c      	b.n	800bd22 <_dtoa_r+0x782>
 800be68:	2300      	movs	r3, #0
 800be6a:	e788      	b.n	800bd7e <_dtoa_r+0x7de>
 800be6c:	3fe00000 	.word	0x3fe00000
 800be70:	40240000 	.word	0x40240000
 800be74:	40140000 	.word	0x40140000
 800be78:	9b02      	ldr	r3, [sp, #8]
 800be7a:	e780      	b.n	800bd7e <_dtoa_r+0x7de>
 800be7c:	2300      	movs	r3, #0
 800be7e:	930a      	str	r3, [sp, #40]	@ 0x28
 800be80:	e782      	b.n	800bd88 <_dtoa_r+0x7e8>
 800be82:	d099      	beq.n	800bdb8 <_dtoa_r+0x818>
 800be84:	9a08      	ldr	r2, [sp, #32]
 800be86:	331c      	adds	r3, #28
 800be88:	441a      	add	r2, r3
 800be8a:	4498      	add	r8, r3
 800be8c:	441e      	add	r6, r3
 800be8e:	9208      	str	r2, [sp, #32]
 800be90:	e792      	b.n	800bdb8 <_dtoa_r+0x818>
 800be92:	4603      	mov	r3, r0
 800be94:	e7f6      	b.n	800be84 <_dtoa_r+0x8e4>
 800be96:	9b07      	ldr	r3, [sp, #28]
 800be98:	9704      	str	r7, [sp, #16]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	dc20      	bgt.n	800bee0 <_dtoa_r+0x940>
 800be9e:	9300      	str	r3, [sp, #0]
 800bea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bea2:	2b02      	cmp	r3, #2
 800bea4:	dd1e      	ble.n	800bee4 <_dtoa_r+0x944>
 800bea6:	9b00      	ldr	r3, [sp, #0]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	f47f aec0 	bne.w	800bc2e <_dtoa_r+0x68e>
 800beae:	4621      	mov	r1, r4
 800beb0:	2205      	movs	r2, #5
 800beb2:	4658      	mov	r0, fp
 800beb4:	f000 fde6 	bl	800ca84 <__multadd>
 800beb8:	4601      	mov	r1, r0
 800beba:	4604      	mov	r4, r0
 800bebc:	4648      	mov	r0, r9
 800bebe:	f001 f843 	bl	800cf48 <__mcmp>
 800bec2:	2800      	cmp	r0, #0
 800bec4:	f77f aeb3 	ble.w	800bc2e <_dtoa_r+0x68e>
 800bec8:	4656      	mov	r6, sl
 800beca:	2331      	movs	r3, #49	@ 0x31
 800becc:	f806 3b01 	strb.w	r3, [r6], #1
 800bed0:	9b04      	ldr	r3, [sp, #16]
 800bed2:	3301      	adds	r3, #1
 800bed4:	9304      	str	r3, [sp, #16]
 800bed6:	e6ae      	b.n	800bc36 <_dtoa_r+0x696>
 800bed8:	9c07      	ldr	r4, [sp, #28]
 800beda:	9704      	str	r7, [sp, #16]
 800bedc:	4625      	mov	r5, r4
 800bede:	e7f3      	b.n	800bec8 <_dtoa_r+0x928>
 800bee0:	9b07      	ldr	r3, [sp, #28]
 800bee2:	9300      	str	r3, [sp, #0]
 800bee4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bee6:	2b00      	cmp	r3, #0
 800bee8:	f000 8104 	beq.w	800c0f4 <_dtoa_r+0xb54>
 800beec:	2e00      	cmp	r6, #0
 800beee:	dd05      	ble.n	800befc <_dtoa_r+0x95c>
 800bef0:	4629      	mov	r1, r5
 800bef2:	4632      	mov	r2, r6
 800bef4:	4658      	mov	r0, fp
 800bef6:	f000 ffbb 	bl	800ce70 <__lshift>
 800befa:	4605      	mov	r5, r0
 800befc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d05a      	beq.n	800bfb8 <_dtoa_r+0xa18>
 800bf02:	6869      	ldr	r1, [r5, #4]
 800bf04:	4658      	mov	r0, fp
 800bf06:	f000 fd5b 	bl	800c9c0 <_Balloc>
 800bf0a:	4606      	mov	r6, r0
 800bf0c:	b928      	cbnz	r0, 800bf1a <_dtoa_r+0x97a>
 800bf0e:	4b84      	ldr	r3, [pc, #528]	@ (800c120 <_dtoa_r+0xb80>)
 800bf10:	4602      	mov	r2, r0
 800bf12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800bf16:	f7ff bb5a 	b.w	800b5ce <_dtoa_r+0x2e>
 800bf1a:	692a      	ldr	r2, [r5, #16]
 800bf1c:	3202      	adds	r2, #2
 800bf1e:	0092      	lsls	r2, r2, #2
 800bf20:	f105 010c 	add.w	r1, r5, #12
 800bf24:	300c      	adds	r0, #12
 800bf26:	f7ff fa76 	bl	800b416 <memcpy>
 800bf2a:	2201      	movs	r2, #1
 800bf2c:	4631      	mov	r1, r6
 800bf2e:	4658      	mov	r0, fp
 800bf30:	f000 ff9e 	bl	800ce70 <__lshift>
 800bf34:	f10a 0301 	add.w	r3, sl, #1
 800bf38:	9307      	str	r3, [sp, #28]
 800bf3a:	9b00      	ldr	r3, [sp, #0]
 800bf3c:	4453      	add	r3, sl
 800bf3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bf40:	9b02      	ldr	r3, [sp, #8]
 800bf42:	f003 0301 	and.w	r3, r3, #1
 800bf46:	462f      	mov	r7, r5
 800bf48:	930a      	str	r3, [sp, #40]	@ 0x28
 800bf4a:	4605      	mov	r5, r0
 800bf4c:	9b07      	ldr	r3, [sp, #28]
 800bf4e:	4621      	mov	r1, r4
 800bf50:	3b01      	subs	r3, #1
 800bf52:	4648      	mov	r0, r9
 800bf54:	9300      	str	r3, [sp, #0]
 800bf56:	f7ff fa9b 	bl	800b490 <quorem>
 800bf5a:	4639      	mov	r1, r7
 800bf5c:	9002      	str	r0, [sp, #8]
 800bf5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800bf62:	4648      	mov	r0, r9
 800bf64:	f000 fff0 	bl	800cf48 <__mcmp>
 800bf68:	462a      	mov	r2, r5
 800bf6a:	9008      	str	r0, [sp, #32]
 800bf6c:	4621      	mov	r1, r4
 800bf6e:	4658      	mov	r0, fp
 800bf70:	f001 f806 	bl	800cf80 <__mdiff>
 800bf74:	68c2      	ldr	r2, [r0, #12]
 800bf76:	4606      	mov	r6, r0
 800bf78:	bb02      	cbnz	r2, 800bfbc <_dtoa_r+0xa1c>
 800bf7a:	4601      	mov	r1, r0
 800bf7c:	4648      	mov	r0, r9
 800bf7e:	f000 ffe3 	bl	800cf48 <__mcmp>
 800bf82:	4602      	mov	r2, r0
 800bf84:	4631      	mov	r1, r6
 800bf86:	4658      	mov	r0, fp
 800bf88:	920e      	str	r2, [sp, #56]	@ 0x38
 800bf8a:	f000 fd59 	bl	800ca40 <_Bfree>
 800bf8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800bf92:	9e07      	ldr	r6, [sp, #28]
 800bf94:	ea43 0102 	orr.w	r1, r3, r2
 800bf98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bf9a:	4319      	orrs	r1, r3
 800bf9c:	d110      	bne.n	800bfc0 <_dtoa_r+0xa20>
 800bf9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bfa2:	d029      	beq.n	800bff8 <_dtoa_r+0xa58>
 800bfa4:	9b08      	ldr	r3, [sp, #32]
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	dd02      	ble.n	800bfb0 <_dtoa_r+0xa10>
 800bfaa:	9b02      	ldr	r3, [sp, #8]
 800bfac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800bfb0:	9b00      	ldr	r3, [sp, #0]
 800bfb2:	f883 8000 	strb.w	r8, [r3]
 800bfb6:	e63f      	b.n	800bc38 <_dtoa_r+0x698>
 800bfb8:	4628      	mov	r0, r5
 800bfba:	e7bb      	b.n	800bf34 <_dtoa_r+0x994>
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	e7e1      	b.n	800bf84 <_dtoa_r+0x9e4>
 800bfc0:	9b08      	ldr	r3, [sp, #32]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	db04      	blt.n	800bfd0 <_dtoa_r+0xa30>
 800bfc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfc8:	430b      	orrs	r3, r1
 800bfca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800bfcc:	430b      	orrs	r3, r1
 800bfce:	d120      	bne.n	800c012 <_dtoa_r+0xa72>
 800bfd0:	2a00      	cmp	r2, #0
 800bfd2:	dded      	ble.n	800bfb0 <_dtoa_r+0xa10>
 800bfd4:	4649      	mov	r1, r9
 800bfd6:	2201      	movs	r2, #1
 800bfd8:	4658      	mov	r0, fp
 800bfda:	f000 ff49 	bl	800ce70 <__lshift>
 800bfde:	4621      	mov	r1, r4
 800bfe0:	4681      	mov	r9, r0
 800bfe2:	f000 ffb1 	bl	800cf48 <__mcmp>
 800bfe6:	2800      	cmp	r0, #0
 800bfe8:	dc03      	bgt.n	800bff2 <_dtoa_r+0xa52>
 800bfea:	d1e1      	bne.n	800bfb0 <_dtoa_r+0xa10>
 800bfec:	f018 0f01 	tst.w	r8, #1
 800bff0:	d0de      	beq.n	800bfb0 <_dtoa_r+0xa10>
 800bff2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800bff6:	d1d8      	bne.n	800bfaa <_dtoa_r+0xa0a>
 800bff8:	9a00      	ldr	r2, [sp, #0]
 800bffa:	2339      	movs	r3, #57	@ 0x39
 800bffc:	7013      	strb	r3, [r2, #0]
 800bffe:	4633      	mov	r3, r6
 800c000:	461e      	mov	r6, r3
 800c002:	3b01      	subs	r3, #1
 800c004:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c008:	2a39      	cmp	r2, #57	@ 0x39
 800c00a:	d052      	beq.n	800c0b2 <_dtoa_r+0xb12>
 800c00c:	3201      	adds	r2, #1
 800c00e:	701a      	strb	r2, [r3, #0]
 800c010:	e612      	b.n	800bc38 <_dtoa_r+0x698>
 800c012:	2a00      	cmp	r2, #0
 800c014:	dd07      	ble.n	800c026 <_dtoa_r+0xa86>
 800c016:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c01a:	d0ed      	beq.n	800bff8 <_dtoa_r+0xa58>
 800c01c:	9a00      	ldr	r2, [sp, #0]
 800c01e:	f108 0301 	add.w	r3, r8, #1
 800c022:	7013      	strb	r3, [r2, #0]
 800c024:	e608      	b.n	800bc38 <_dtoa_r+0x698>
 800c026:	9b07      	ldr	r3, [sp, #28]
 800c028:	9a07      	ldr	r2, [sp, #28]
 800c02a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c02e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c030:	4293      	cmp	r3, r2
 800c032:	d028      	beq.n	800c086 <_dtoa_r+0xae6>
 800c034:	4649      	mov	r1, r9
 800c036:	2300      	movs	r3, #0
 800c038:	220a      	movs	r2, #10
 800c03a:	4658      	mov	r0, fp
 800c03c:	f000 fd22 	bl	800ca84 <__multadd>
 800c040:	42af      	cmp	r7, r5
 800c042:	4681      	mov	r9, r0
 800c044:	f04f 0300 	mov.w	r3, #0
 800c048:	f04f 020a 	mov.w	r2, #10
 800c04c:	4639      	mov	r1, r7
 800c04e:	4658      	mov	r0, fp
 800c050:	d107      	bne.n	800c062 <_dtoa_r+0xac2>
 800c052:	f000 fd17 	bl	800ca84 <__multadd>
 800c056:	4607      	mov	r7, r0
 800c058:	4605      	mov	r5, r0
 800c05a:	9b07      	ldr	r3, [sp, #28]
 800c05c:	3301      	adds	r3, #1
 800c05e:	9307      	str	r3, [sp, #28]
 800c060:	e774      	b.n	800bf4c <_dtoa_r+0x9ac>
 800c062:	f000 fd0f 	bl	800ca84 <__multadd>
 800c066:	4629      	mov	r1, r5
 800c068:	4607      	mov	r7, r0
 800c06a:	2300      	movs	r3, #0
 800c06c:	220a      	movs	r2, #10
 800c06e:	4658      	mov	r0, fp
 800c070:	f000 fd08 	bl	800ca84 <__multadd>
 800c074:	4605      	mov	r5, r0
 800c076:	e7f0      	b.n	800c05a <_dtoa_r+0xaba>
 800c078:	9b00      	ldr	r3, [sp, #0]
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	bfcc      	ite	gt
 800c07e:	461e      	movgt	r6, r3
 800c080:	2601      	movle	r6, #1
 800c082:	4456      	add	r6, sl
 800c084:	2700      	movs	r7, #0
 800c086:	4649      	mov	r1, r9
 800c088:	2201      	movs	r2, #1
 800c08a:	4658      	mov	r0, fp
 800c08c:	f000 fef0 	bl	800ce70 <__lshift>
 800c090:	4621      	mov	r1, r4
 800c092:	4681      	mov	r9, r0
 800c094:	f000 ff58 	bl	800cf48 <__mcmp>
 800c098:	2800      	cmp	r0, #0
 800c09a:	dcb0      	bgt.n	800bffe <_dtoa_r+0xa5e>
 800c09c:	d102      	bne.n	800c0a4 <_dtoa_r+0xb04>
 800c09e:	f018 0f01 	tst.w	r8, #1
 800c0a2:	d1ac      	bne.n	800bffe <_dtoa_r+0xa5e>
 800c0a4:	4633      	mov	r3, r6
 800c0a6:	461e      	mov	r6, r3
 800c0a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c0ac:	2a30      	cmp	r2, #48	@ 0x30
 800c0ae:	d0fa      	beq.n	800c0a6 <_dtoa_r+0xb06>
 800c0b0:	e5c2      	b.n	800bc38 <_dtoa_r+0x698>
 800c0b2:	459a      	cmp	sl, r3
 800c0b4:	d1a4      	bne.n	800c000 <_dtoa_r+0xa60>
 800c0b6:	9b04      	ldr	r3, [sp, #16]
 800c0b8:	3301      	adds	r3, #1
 800c0ba:	9304      	str	r3, [sp, #16]
 800c0bc:	2331      	movs	r3, #49	@ 0x31
 800c0be:	f88a 3000 	strb.w	r3, [sl]
 800c0c2:	e5b9      	b.n	800bc38 <_dtoa_r+0x698>
 800c0c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c0c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c124 <_dtoa_r+0xb84>
 800c0ca:	b11b      	cbz	r3, 800c0d4 <_dtoa_r+0xb34>
 800c0cc:	f10a 0308 	add.w	r3, sl, #8
 800c0d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c0d2:	6013      	str	r3, [r2, #0]
 800c0d4:	4650      	mov	r0, sl
 800c0d6:	b019      	add	sp, #100	@ 0x64
 800c0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0de:	2b01      	cmp	r3, #1
 800c0e0:	f77f ae37 	ble.w	800bd52 <_dtoa_r+0x7b2>
 800c0e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c0e6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0e8:	2001      	movs	r0, #1
 800c0ea:	e655      	b.n	800bd98 <_dtoa_r+0x7f8>
 800c0ec:	9b00      	ldr	r3, [sp, #0]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	f77f aed6 	ble.w	800bea0 <_dtoa_r+0x900>
 800c0f4:	4656      	mov	r6, sl
 800c0f6:	4621      	mov	r1, r4
 800c0f8:	4648      	mov	r0, r9
 800c0fa:	f7ff f9c9 	bl	800b490 <quorem>
 800c0fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c102:	f806 8b01 	strb.w	r8, [r6], #1
 800c106:	9b00      	ldr	r3, [sp, #0]
 800c108:	eba6 020a 	sub.w	r2, r6, sl
 800c10c:	4293      	cmp	r3, r2
 800c10e:	ddb3      	ble.n	800c078 <_dtoa_r+0xad8>
 800c110:	4649      	mov	r1, r9
 800c112:	2300      	movs	r3, #0
 800c114:	220a      	movs	r2, #10
 800c116:	4658      	mov	r0, fp
 800c118:	f000 fcb4 	bl	800ca84 <__multadd>
 800c11c:	4681      	mov	r9, r0
 800c11e:	e7ea      	b.n	800c0f6 <_dtoa_r+0xb56>
 800c120:	0800f693 	.word	0x0800f693
 800c124:	0800f62e 	.word	0x0800f62e

0800c128 <_free_r>:
 800c128:	b538      	push	{r3, r4, r5, lr}
 800c12a:	4605      	mov	r5, r0
 800c12c:	2900      	cmp	r1, #0
 800c12e:	d041      	beq.n	800c1b4 <_free_r+0x8c>
 800c130:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c134:	1f0c      	subs	r4, r1, #4
 800c136:	2b00      	cmp	r3, #0
 800c138:	bfb8      	it	lt
 800c13a:	18e4      	addlt	r4, r4, r3
 800c13c:	f000 fc34 	bl	800c9a8 <__malloc_lock>
 800c140:	4a1d      	ldr	r2, [pc, #116]	@ (800c1b8 <_free_r+0x90>)
 800c142:	6813      	ldr	r3, [r2, #0]
 800c144:	b933      	cbnz	r3, 800c154 <_free_r+0x2c>
 800c146:	6063      	str	r3, [r4, #4]
 800c148:	6014      	str	r4, [r2, #0]
 800c14a:	4628      	mov	r0, r5
 800c14c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c150:	f000 bc30 	b.w	800c9b4 <__malloc_unlock>
 800c154:	42a3      	cmp	r3, r4
 800c156:	d908      	bls.n	800c16a <_free_r+0x42>
 800c158:	6820      	ldr	r0, [r4, #0]
 800c15a:	1821      	adds	r1, r4, r0
 800c15c:	428b      	cmp	r3, r1
 800c15e:	bf01      	itttt	eq
 800c160:	6819      	ldreq	r1, [r3, #0]
 800c162:	685b      	ldreq	r3, [r3, #4]
 800c164:	1809      	addeq	r1, r1, r0
 800c166:	6021      	streq	r1, [r4, #0]
 800c168:	e7ed      	b.n	800c146 <_free_r+0x1e>
 800c16a:	461a      	mov	r2, r3
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	b10b      	cbz	r3, 800c174 <_free_r+0x4c>
 800c170:	42a3      	cmp	r3, r4
 800c172:	d9fa      	bls.n	800c16a <_free_r+0x42>
 800c174:	6811      	ldr	r1, [r2, #0]
 800c176:	1850      	adds	r0, r2, r1
 800c178:	42a0      	cmp	r0, r4
 800c17a:	d10b      	bne.n	800c194 <_free_r+0x6c>
 800c17c:	6820      	ldr	r0, [r4, #0]
 800c17e:	4401      	add	r1, r0
 800c180:	1850      	adds	r0, r2, r1
 800c182:	4283      	cmp	r3, r0
 800c184:	6011      	str	r1, [r2, #0]
 800c186:	d1e0      	bne.n	800c14a <_free_r+0x22>
 800c188:	6818      	ldr	r0, [r3, #0]
 800c18a:	685b      	ldr	r3, [r3, #4]
 800c18c:	6053      	str	r3, [r2, #4]
 800c18e:	4408      	add	r0, r1
 800c190:	6010      	str	r0, [r2, #0]
 800c192:	e7da      	b.n	800c14a <_free_r+0x22>
 800c194:	d902      	bls.n	800c19c <_free_r+0x74>
 800c196:	230c      	movs	r3, #12
 800c198:	602b      	str	r3, [r5, #0]
 800c19a:	e7d6      	b.n	800c14a <_free_r+0x22>
 800c19c:	6820      	ldr	r0, [r4, #0]
 800c19e:	1821      	adds	r1, r4, r0
 800c1a0:	428b      	cmp	r3, r1
 800c1a2:	bf04      	itt	eq
 800c1a4:	6819      	ldreq	r1, [r3, #0]
 800c1a6:	685b      	ldreq	r3, [r3, #4]
 800c1a8:	6063      	str	r3, [r4, #4]
 800c1aa:	bf04      	itt	eq
 800c1ac:	1809      	addeq	r1, r1, r0
 800c1ae:	6021      	streq	r1, [r4, #0]
 800c1b0:	6054      	str	r4, [r2, #4]
 800c1b2:	e7ca      	b.n	800c14a <_free_r+0x22>
 800c1b4:	bd38      	pop	{r3, r4, r5, pc}
 800c1b6:	bf00      	nop
 800c1b8:	20000904 	.word	0x20000904

0800c1bc <rshift>:
 800c1bc:	6903      	ldr	r3, [r0, #16]
 800c1be:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c1c2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1c6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c1ca:	f100 0414 	add.w	r4, r0, #20
 800c1ce:	dd45      	ble.n	800c25c <rshift+0xa0>
 800c1d0:	f011 011f 	ands.w	r1, r1, #31
 800c1d4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c1d8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c1dc:	d10c      	bne.n	800c1f8 <rshift+0x3c>
 800c1de:	f100 0710 	add.w	r7, r0, #16
 800c1e2:	4629      	mov	r1, r5
 800c1e4:	42b1      	cmp	r1, r6
 800c1e6:	d334      	bcc.n	800c252 <rshift+0x96>
 800c1e8:	1a9b      	subs	r3, r3, r2
 800c1ea:	009b      	lsls	r3, r3, #2
 800c1ec:	1eea      	subs	r2, r5, #3
 800c1ee:	4296      	cmp	r6, r2
 800c1f0:	bf38      	it	cc
 800c1f2:	2300      	movcc	r3, #0
 800c1f4:	4423      	add	r3, r4
 800c1f6:	e015      	b.n	800c224 <rshift+0x68>
 800c1f8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c1fc:	f1c1 0820 	rsb	r8, r1, #32
 800c200:	40cf      	lsrs	r7, r1
 800c202:	f105 0e04 	add.w	lr, r5, #4
 800c206:	46a1      	mov	r9, r4
 800c208:	4576      	cmp	r6, lr
 800c20a:	46f4      	mov	ip, lr
 800c20c:	d815      	bhi.n	800c23a <rshift+0x7e>
 800c20e:	1a9a      	subs	r2, r3, r2
 800c210:	0092      	lsls	r2, r2, #2
 800c212:	3a04      	subs	r2, #4
 800c214:	3501      	adds	r5, #1
 800c216:	42ae      	cmp	r6, r5
 800c218:	bf38      	it	cc
 800c21a:	2200      	movcc	r2, #0
 800c21c:	18a3      	adds	r3, r4, r2
 800c21e:	50a7      	str	r7, [r4, r2]
 800c220:	b107      	cbz	r7, 800c224 <rshift+0x68>
 800c222:	3304      	adds	r3, #4
 800c224:	1b1a      	subs	r2, r3, r4
 800c226:	42a3      	cmp	r3, r4
 800c228:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c22c:	bf08      	it	eq
 800c22e:	2300      	moveq	r3, #0
 800c230:	6102      	str	r2, [r0, #16]
 800c232:	bf08      	it	eq
 800c234:	6143      	streq	r3, [r0, #20]
 800c236:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c23a:	f8dc c000 	ldr.w	ip, [ip]
 800c23e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c242:	ea4c 0707 	orr.w	r7, ip, r7
 800c246:	f849 7b04 	str.w	r7, [r9], #4
 800c24a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c24e:	40cf      	lsrs	r7, r1
 800c250:	e7da      	b.n	800c208 <rshift+0x4c>
 800c252:	f851 cb04 	ldr.w	ip, [r1], #4
 800c256:	f847 cf04 	str.w	ip, [r7, #4]!
 800c25a:	e7c3      	b.n	800c1e4 <rshift+0x28>
 800c25c:	4623      	mov	r3, r4
 800c25e:	e7e1      	b.n	800c224 <rshift+0x68>

0800c260 <__hexdig_fun>:
 800c260:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c264:	2b09      	cmp	r3, #9
 800c266:	d802      	bhi.n	800c26e <__hexdig_fun+0xe>
 800c268:	3820      	subs	r0, #32
 800c26a:	b2c0      	uxtb	r0, r0
 800c26c:	4770      	bx	lr
 800c26e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c272:	2b05      	cmp	r3, #5
 800c274:	d801      	bhi.n	800c27a <__hexdig_fun+0x1a>
 800c276:	3847      	subs	r0, #71	@ 0x47
 800c278:	e7f7      	b.n	800c26a <__hexdig_fun+0xa>
 800c27a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c27e:	2b05      	cmp	r3, #5
 800c280:	d801      	bhi.n	800c286 <__hexdig_fun+0x26>
 800c282:	3827      	subs	r0, #39	@ 0x27
 800c284:	e7f1      	b.n	800c26a <__hexdig_fun+0xa>
 800c286:	2000      	movs	r0, #0
 800c288:	4770      	bx	lr
	...

0800c28c <__gethex>:
 800c28c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c290:	b085      	sub	sp, #20
 800c292:	468a      	mov	sl, r1
 800c294:	9302      	str	r3, [sp, #8]
 800c296:	680b      	ldr	r3, [r1, #0]
 800c298:	9001      	str	r0, [sp, #4]
 800c29a:	4690      	mov	r8, r2
 800c29c:	1c9c      	adds	r4, r3, #2
 800c29e:	46a1      	mov	r9, r4
 800c2a0:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c2a4:	2830      	cmp	r0, #48	@ 0x30
 800c2a6:	d0fa      	beq.n	800c29e <__gethex+0x12>
 800c2a8:	eba9 0303 	sub.w	r3, r9, r3
 800c2ac:	f1a3 0b02 	sub.w	fp, r3, #2
 800c2b0:	f7ff ffd6 	bl	800c260 <__hexdig_fun>
 800c2b4:	4605      	mov	r5, r0
 800c2b6:	2800      	cmp	r0, #0
 800c2b8:	d168      	bne.n	800c38c <__gethex+0x100>
 800c2ba:	49a0      	ldr	r1, [pc, #640]	@ (800c53c <__gethex+0x2b0>)
 800c2bc:	2201      	movs	r2, #1
 800c2be:	4648      	mov	r0, r9
 800c2c0:	f7fe ffae 	bl	800b220 <strncmp>
 800c2c4:	4607      	mov	r7, r0
 800c2c6:	2800      	cmp	r0, #0
 800c2c8:	d167      	bne.n	800c39a <__gethex+0x10e>
 800c2ca:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c2ce:	4626      	mov	r6, r4
 800c2d0:	f7ff ffc6 	bl	800c260 <__hexdig_fun>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d062      	beq.n	800c39e <__gethex+0x112>
 800c2d8:	4623      	mov	r3, r4
 800c2da:	7818      	ldrb	r0, [r3, #0]
 800c2dc:	2830      	cmp	r0, #48	@ 0x30
 800c2de:	4699      	mov	r9, r3
 800c2e0:	f103 0301 	add.w	r3, r3, #1
 800c2e4:	d0f9      	beq.n	800c2da <__gethex+0x4e>
 800c2e6:	f7ff ffbb 	bl	800c260 <__hexdig_fun>
 800c2ea:	fab0 f580 	clz	r5, r0
 800c2ee:	096d      	lsrs	r5, r5, #5
 800c2f0:	f04f 0b01 	mov.w	fp, #1
 800c2f4:	464a      	mov	r2, r9
 800c2f6:	4616      	mov	r6, r2
 800c2f8:	3201      	adds	r2, #1
 800c2fa:	7830      	ldrb	r0, [r6, #0]
 800c2fc:	f7ff ffb0 	bl	800c260 <__hexdig_fun>
 800c300:	2800      	cmp	r0, #0
 800c302:	d1f8      	bne.n	800c2f6 <__gethex+0x6a>
 800c304:	498d      	ldr	r1, [pc, #564]	@ (800c53c <__gethex+0x2b0>)
 800c306:	2201      	movs	r2, #1
 800c308:	4630      	mov	r0, r6
 800c30a:	f7fe ff89 	bl	800b220 <strncmp>
 800c30e:	2800      	cmp	r0, #0
 800c310:	d13f      	bne.n	800c392 <__gethex+0x106>
 800c312:	b944      	cbnz	r4, 800c326 <__gethex+0x9a>
 800c314:	1c74      	adds	r4, r6, #1
 800c316:	4622      	mov	r2, r4
 800c318:	4616      	mov	r6, r2
 800c31a:	3201      	adds	r2, #1
 800c31c:	7830      	ldrb	r0, [r6, #0]
 800c31e:	f7ff ff9f 	bl	800c260 <__hexdig_fun>
 800c322:	2800      	cmp	r0, #0
 800c324:	d1f8      	bne.n	800c318 <__gethex+0x8c>
 800c326:	1ba4      	subs	r4, r4, r6
 800c328:	00a7      	lsls	r7, r4, #2
 800c32a:	7833      	ldrb	r3, [r6, #0]
 800c32c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c330:	2b50      	cmp	r3, #80	@ 0x50
 800c332:	d13e      	bne.n	800c3b2 <__gethex+0x126>
 800c334:	7873      	ldrb	r3, [r6, #1]
 800c336:	2b2b      	cmp	r3, #43	@ 0x2b
 800c338:	d033      	beq.n	800c3a2 <__gethex+0x116>
 800c33a:	2b2d      	cmp	r3, #45	@ 0x2d
 800c33c:	d034      	beq.n	800c3a8 <__gethex+0x11c>
 800c33e:	1c71      	adds	r1, r6, #1
 800c340:	2400      	movs	r4, #0
 800c342:	7808      	ldrb	r0, [r1, #0]
 800c344:	f7ff ff8c 	bl	800c260 <__hexdig_fun>
 800c348:	1e43      	subs	r3, r0, #1
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	2b18      	cmp	r3, #24
 800c34e:	d830      	bhi.n	800c3b2 <__gethex+0x126>
 800c350:	f1a0 0210 	sub.w	r2, r0, #16
 800c354:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c358:	f7ff ff82 	bl	800c260 <__hexdig_fun>
 800c35c:	f100 3cff 	add.w	ip, r0, #4294967295
 800c360:	fa5f fc8c 	uxtb.w	ip, ip
 800c364:	f1bc 0f18 	cmp.w	ip, #24
 800c368:	f04f 030a 	mov.w	r3, #10
 800c36c:	d91e      	bls.n	800c3ac <__gethex+0x120>
 800c36e:	b104      	cbz	r4, 800c372 <__gethex+0xe6>
 800c370:	4252      	negs	r2, r2
 800c372:	4417      	add	r7, r2
 800c374:	f8ca 1000 	str.w	r1, [sl]
 800c378:	b1ed      	cbz	r5, 800c3b6 <__gethex+0x12a>
 800c37a:	f1bb 0f00 	cmp.w	fp, #0
 800c37e:	bf0c      	ite	eq
 800c380:	2506      	moveq	r5, #6
 800c382:	2500      	movne	r5, #0
 800c384:	4628      	mov	r0, r5
 800c386:	b005      	add	sp, #20
 800c388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c38c:	2500      	movs	r5, #0
 800c38e:	462c      	mov	r4, r5
 800c390:	e7b0      	b.n	800c2f4 <__gethex+0x68>
 800c392:	2c00      	cmp	r4, #0
 800c394:	d1c7      	bne.n	800c326 <__gethex+0x9a>
 800c396:	4627      	mov	r7, r4
 800c398:	e7c7      	b.n	800c32a <__gethex+0x9e>
 800c39a:	464e      	mov	r6, r9
 800c39c:	462f      	mov	r7, r5
 800c39e:	2501      	movs	r5, #1
 800c3a0:	e7c3      	b.n	800c32a <__gethex+0x9e>
 800c3a2:	2400      	movs	r4, #0
 800c3a4:	1cb1      	adds	r1, r6, #2
 800c3a6:	e7cc      	b.n	800c342 <__gethex+0xb6>
 800c3a8:	2401      	movs	r4, #1
 800c3aa:	e7fb      	b.n	800c3a4 <__gethex+0x118>
 800c3ac:	fb03 0002 	mla	r0, r3, r2, r0
 800c3b0:	e7ce      	b.n	800c350 <__gethex+0xc4>
 800c3b2:	4631      	mov	r1, r6
 800c3b4:	e7de      	b.n	800c374 <__gethex+0xe8>
 800c3b6:	eba6 0309 	sub.w	r3, r6, r9
 800c3ba:	3b01      	subs	r3, #1
 800c3bc:	4629      	mov	r1, r5
 800c3be:	2b07      	cmp	r3, #7
 800c3c0:	dc0a      	bgt.n	800c3d8 <__gethex+0x14c>
 800c3c2:	9801      	ldr	r0, [sp, #4]
 800c3c4:	f000 fafc 	bl	800c9c0 <_Balloc>
 800c3c8:	4604      	mov	r4, r0
 800c3ca:	b940      	cbnz	r0, 800c3de <__gethex+0x152>
 800c3cc:	4b5c      	ldr	r3, [pc, #368]	@ (800c540 <__gethex+0x2b4>)
 800c3ce:	4602      	mov	r2, r0
 800c3d0:	21e4      	movs	r1, #228	@ 0xe4
 800c3d2:	485c      	ldr	r0, [pc, #368]	@ (800c544 <__gethex+0x2b8>)
 800c3d4:	f7ff f83e 	bl	800b454 <__assert_func>
 800c3d8:	3101      	adds	r1, #1
 800c3da:	105b      	asrs	r3, r3, #1
 800c3dc:	e7ef      	b.n	800c3be <__gethex+0x132>
 800c3de:	f100 0a14 	add.w	sl, r0, #20
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	4655      	mov	r5, sl
 800c3e6:	469b      	mov	fp, r3
 800c3e8:	45b1      	cmp	r9, r6
 800c3ea:	d337      	bcc.n	800c45c <__gethex+0x1d0>
 800c3ec:	f845 bb04 	str.w	fp, [r5], #4
 800c3f0:	eba5 050a 	sub.w	r5, r5, sl
 800c3f4:	10ad      	asrs	r5, r5, #2
 800c3f6:	6125      	str	r5, [r4, #16]
 800c3f8:	4658      	mov	r0, fp
 800c3fa:	f000 fbd3 	bl	800cba4 <__hi0bits>
 800c3fe:	016d      	lsls	r5, r5, #5
 800c400:	f8d8 6000 	ldr.w	r6, [r8]
 800c404:	1a2d      	subs	r5, r5, r0
 800c406:	42b5      	cmp	r5, r6
 800c408:	dd54      	ble.n	800c4b4 <__gethex+0x228>
 800c40a:	1bad      	subs	r5, r5, r6
 800c40c:	4629      	mov	r1, r5
 800c40e:	4620      	mov	r0, r4
 800c410:	f000 ff67 	bl	800d2e2 <__any_on>
 800c414:	4681      	mov	r9, r0
 800c416:	b178      	cbz	r0, 800c438 <__gethex+0x1ac>
 800c418:	1e6b      	subs	r3, r5, #1
 800c41a:	1159      	asrs	r1, r3, #5
 800c41c:	f003 021f 	and.w	r2, r3, #31
 800c420:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800c424:	f04f 0901 	mov.w	r9, #1
 800c428:	fa09 f202 	lsl.w	r2, r9, r2
 800c42c:	420a      	tst	r2, r1
 800c42e:	d003      	beq.n	800c438 <__gethex+0x1ac>
 800c430:	454b      	cmp	r3, r9
 800c432:	dc36      	bgt.n	800c4a2 <__gethex+0x216>
 800c434:	f04f 0902 	mov.w	r9, #2
 800c438:	4629      	mov	r1, r5
 800c43a:	4620      	mov	r0, r4
 800c43c:	f7ff febe 	bl	800c1bc <rshift>
 800c440:	442f      	add	r7, r5
 800c442:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c446:	42bb      	cmp	r3, r7
 800c448:	da42      	bge.n	800c4d0 <__gethex+0x244>
 800c44a:	9801      	ldr	r0, [sp, #4]
 800c44c:	4621      	mov	r1, r4
 800c44e:	f000 faf7 	bl	800ca40 <_Bfree>
 800c452:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c454:	2300      	movs	r3, #0
 800c456:	6013      	str	r3, [r2, #0]
 800c458:	25a3      	movs	r5, #163	@ 0xa3
 800c45a:	e793      	b.n	800c384 <__gethex+0xf8>
 800c45c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800c460:	2a2e      	cmp	r2, #46	@ 0x2e
 800c462:	d012      	beq.n	800c48a <__gethex+0x1fe>
 800c464:	2b20      	cmp	r3, #32
 800c466:	d104      	bne.n	800c472 <__gethex+0x1e6>
 800c468:	f845 bb04 	str.w	fp, [r5], #4
 800c46c:	f04f 0b00 	mov.w	fp, #0
 800c470:	465b      	mov	r3, fp
 800c472:	7830      	ldrb	r0, [r6, #0]
 800c474:	9303      	str	r3, [sp, #12]
 800c476:	f7ff fef3 	bl	800c260 <__hexdig_fun>
 800c47a:	9b03      	ldr	r3, [sp, #12]
 800c47c:	f000 000f 	and.w	r0, r0, #15
 800c480:	4098      	lsls	r0, r3
 800c482:	ea4b 0b00 	orr.w	fp, fp, r0
 800c486:	3304      	adds	r3, #4
 800c488:	e7ae      	b.n	800c3e8 <__gethex+0x15c>
 800c48a:	45b1      	cmp	r9, r6
 800c48c:	d8ea      	bhi.n	800c464 <__gethex+0x1d8>
 800c48e:	492b      	ldr	r1, [pc, #172]	@ (800c53c <__gethex+0x2b0>)
 800c490:	9303      	str	r3, [sp, #12]
 800c492:	2201      	movs	r2, #1
 800c494:	4630      	mov	r0, r6
 800c496:	f7fe fec3 	bl	800b220 <strncmp>
 800c49a:	9b03      	ldr	r3, [sp, #12]
 800c49c:	2800      	cmp	r0, #0
 800c49e:	d1e1      	bne.n	800c464 <__gethex+0x1d8>
 800c4a0:	e7a2      	b.n	800c3e8 <__gethex+0x15c>
 800c4a2:	1ea9      	subs	r1, r5, #2
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 ff1c 	bl	800d2e2 <__any_on>
 800c4aa:	2800      	cmp	r0, #0
 800c4ac:	d0c2      	beq.n	800c434 <__gethex+0x1a8>
 800c4ae:	f04f 0903 	mov.w	r9, #3
 800c4b2:	e7c1      	b.n	800c438 <__gethex+0x1ac>
 800c4b4:	da09      	bge.n	800c4ca <__gethex+0x23e>
 800c4b6:	1b75      	subs	r5, r6, r5
 800c4b8:	4621      	mov	r1, r4
 800c4ba:	9801      	ldr	r0, [sp, #4]
 800c4bc:	462a      	mov	r2, r5
 800c4be:	f000 fcd7 	bl	800ce70 <__lshift>
 800c4c2:	1b7f      	subs	r7, r7, r5
 800c4c4:	4604      	mov	r4, r0
 800c4c6:	f100 0a14 	add.w	sl, r0, #20
 800c4ca:	f04f 0900 	mov.w	r9, #0
 800c4ce:	e7b8      	b.n	800c442 <__gethex+0x1b6>
 800c4d0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800c4d4:	42bd      	cmp	r5, r7
 800c4d6:	dd6f      	ble.n	800c5b8 <__gethex+0x32c>
 800c4d8:	1bed      	subs	r5, r5, r7
 800c4da:	42ae      	cmp	r6, r5
 800c4dc:	dc34      	bgt.n	800c548 <__gethex+0x2bc>
 800c4de:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c4e2:	2b02      	cmp	r3, #2
 800c4e4:	d022      	beq.n	800c52c <__gethex+0x2a0>
 800c4e6:	2b03      	cmp	r3, #3
 800c4e8:	d024      	beq.n	800c534 <__gethex+0x2a8>
 800c4ea:	2b01      	cmp	r3, #1
 800c4ec:	d115      	bne.n	800c51a <__gethex+0x28e>
 800c4ee:	42ae      	cmp	r6, r5
 800c4f0:	d113      	bne.n	800c51a <__gethex+0x28e>
 800c4f2:	2e01      	cmp	r6, #1
 800c4f4:	d10b      	bne.n	800c50e <__gethex+0x282>
 800c4f6:	9a02      	ldr	r2, [sp, #8]
 800c4f8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800c4fc:	6013      	str	r3, [r2, #0]
 800c4fe:	2301      	movs	r3, #1
 800c500:	6123      	str	r3, [r4, #16]
 800c502:	f8ca 3000 	str.w	r3, [sl]
 800c506:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c508:	2562      	movs	r5, #98	@ 0x62
 800c50a:	601c      	str	r4, [r3, #0]
 800c50c:	e73a      	b.n	800c384 <__gethex+0xf8>
 800c50e:	1e71      	subs	r1, r6, #1
 800c510:	4620      	mov	r0, r4
 800c512:	f000 fee6 	bl	800d2e2 <__any_on>
 800c516:	2800      	cmp	r0, #0
 800c518:	d1ed      	bne.n	800c4f6 <__gethex+0x26a>
 800c51a:	9801      	ldr	r0, [sp, #4]
 800c51c:	4621      	mov	r1, r4
 800c51e:	f000 fa8f 	bl	800ca40 <_Bfree>
 800c522:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c524:	2300      	movs	r3, #0
 800c526:	6013      	str	r3, [r2, #0]
 800c528:	2550      	movs	r5, #80	@ 0x50
 800c52a:	e72b      	b.n	800c384 <__gethex+0xf8>
 800c52c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d1f3      	bne.n	800c51a <__gethex+0x28e>
 800c532:	e7e0      	b.n	800c4f6 <__gethex+0x26a>
 800c534:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c536:	2b00      	cmp	r3, #0
 800c538:	d1dd      	bne.n	800c4f6 <__gethex+0x26a>
 800c53a:	e7ee      	b.n	800c51a <__gethex+0x28e>
 800c53c:	0800f4ec 	.word	0x0800f4ec
 800c540:	0800f693 	.word	0x0800f693
 800c544:	0800f6a4 	.word	0x0800f6a4
 800c548:	1e6f      	subs	r7, r5, #1
 800c54a:	f1b9 0f00 	cmp.w	r9, #0
 800c54e:	d130      	bne.n	800c5b2 <__gethex+0x326>
 800c550:	b127      	cbz	r7, 800c55c <__gethex+0x2d0>
 800c552:	4639      	mov	r1, r7
 800c554:	4620      	mov	r0, r4
 800c556:	f000 fec4 	bl	800d2e2 <__any_on>
 800c55a:	4681      	mov	r9, r0
 800c55c:	117a      	asrs	r2, r7, #5
 800c55e:	2301      	movs	r3, #1
 800c560:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800c564:	f007 071f 	and.w	r7, r7, #31
 800c568:	40bb      	lsls	r3, r7
 800c56a:	4213      	tst	r3, r2
 800c56c:	4629      	mov	r1, r5
 800c56e:	4620      	mov	r0, r4
 800c570:	bf18      	it	ne
 800c572:	f049 0902 	orrne.w	r9, r9, #2
 800c576:	f7ff fe21 	bl	800c1bc <rshift>
 800c57a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800c57e:	1b76      	subs	r6, r6, r5
 800c580:	2502      	movs	r5, #2
 800c582:	f1b9 0f00 	cmp.w	r9, #0
 800c586:	d047      	beq.n	800c618 <__gethex+0x38c>
 800c588:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800c58c:	2b02      	cmp	r3, #2
 800c58e:	d015      	beq.n	800c5bc <__gethex+0x330>
 800c590:	2b03      	cmp	r3, #3
 800c592:	d017      	beq.n	800c5c4 <__gethex+0x338>
 800c594:	2b01      	cmp	r3, #1
 800c596:	d109      	bne.n	800c5ac <__gethex+0x320>
 800c598:	f019 0f02 	tst.w	r9, #2
 800c59c:	d006      	beq.n	800c5ac <__gethex+0x320>
 800c59e:	f8da 3000 	ldr.w	r3, [sl]
 800c5a2:	ea49 0903 	orr.w	r9, r9, r3
 800c5a6:	f019 0f01 	tst.w	r9, #1
 800c5aa:	d10e      	bne.n	800c5ca <__gethex+0x33e>
 800c5ac:	f045 0510 	orr.w	r5, r5, #16
 800c5b0:	e032      	b.n	800c618 <__gethex+0x38c>
 800c5b2:	f04f 0901 	mov.w	r9, #1
 800c5b6:	e7d1      	b.n	800c55c <__gethex+0x2d0>
 800c5b8:	2501      	movs	r5, #1
 800c5ba:	e7e2      	b.n	800c582 <__gethex+0x2f6>
 800c5bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5be:	f1c3 0301 	rsb	r3, r3, #1
 800c5c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c5c4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d0f0      	beq.n	800c5ac <__gethex+0x320>
 800c5ca:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800c5ce:	f104 0314 	add.w	r3, r4, #20
 800c5d2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800c5d6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800c5da:	f04f 0c00 	mov.w	ip, #0
 800c5de:	4618      	mov	r0, r3
 800c5e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800c5e4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800c5e8:	d01b      	beq.n	800c622 <__gethex+0x396>
 800c5ea:	3201      	adds	r2, #1
 800c5ec:	6002      	str	r2, [r0, #0]
 800c5ee:	2d02      	cmp	r5, #2
 800c5f0:	f104 0314 	add.w	r3, r4, #20
 800c5f4:	d13c      	bne.n	800c670 <__gethex+0x3e4>
 800c5f6:	f8d8 2000 	ldr.w	r2, [r8]
 800c5fa:	3a01      	subs	r2, #1
 800c5fc:	42b2      	cmp	r2, r6
 800c5fe:	d109      	bne.n	800c614 <__gethex+0x388>
 800c600:	1171      	asrs	r1, r6, #5
 800c602:	2201      	movs	r2, #1
 800c604:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c608:	f006 061f 	and.w	r6, r6, #31
 800c60c:	fa02 f606 	lsl.w	r6, r2, r6
 800c610:	421e      	tst	r6, r3
 800c612:	d13a      	bne.n	800c68a <__gethex+0x3fe>
 800c614:	f045 0520 	orr.w	r5, r5, #32
 800c618:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c61a:	601c      	str	r4, [r3, #0]
 800c61c:	9b02      	ldr	r3, [sp, #8]
 800c61e:	601f      	str	r7, [r3, #0]
 800c620:	e6b0      	b.n	800c384 <__gethex+0xf8>
 800c622:	4299      	cmp	r1, r3
 800c624:	f843 cc04 	str.w	ip, [r3, #-4]
 800c628:	d8d9      	bhi.n	800c5de <__gethex+0x352>
 800c62a:	68a3      	ldr	r3, [r4, #8]
 800c62c:	459b      	cmp	fp, r3
 800c62e:	db17      	blt.n	800c660 <__gethex+0x3d4>
 800c630:	6861      	ldr	r1, [r4, #4]
 800c632:	9801      	ldr	r0, [sp, #4]
 800c634:	3101      	adds	r1, #1
 800c636:	f000 f9c3 	bl	800c9c0 <_Balloc>
 800c63a:	4681      	mov	r9, r0
 800c63c:	b918      	cbnz	r0, 800c646 <__gethex+0x3ba>
 800c63e:	4b1a      	ldr	r3, [pc, #104]	@ (800c6a8 <__gethex+0x41c>)
 800c640:	4602      	mov	r2, r0
 800c642:	2184      	movs	r1, #132	@ 0x84
 800c644:	e6c5      	b.n	800c3d2 <__gethex+0x146>
 800c646:	6922      	ldr	r2, [r4, #16]
 800c648:	3202      	adds	r2, #2
 800c64a:	f104 010c 	add.w	r1, r4, #12
 800c64e:	0092      	lsls	r2, r2, #2
 800c650:	300c      	adds	r0, #12
 800c652:	f7fe fee0 	bl	800b416 <memcpy>
 800c656:	4621      	mov	r1, r4
 800c658:	9801      	ldr	r0, [sp, #4]
 800c65a:	f000 f9f1 	bl	800ca40 <_Bfree>
 800c65e:	464c      	mov	r4, r9
 800c660:	6923      	ldr	r3, [r4, #16]
 800c662:	1c5a      	adds	r2, r3, #1
 800c664:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c668:	6122      	str	r2, [r4, #16]
 800c66a:	2201      	movs	r2, #1
 800c66c:	615a      	str	r2, [r3, #20]
 800c66e:	e7be      	b.n	800c5ee <__gethex+0x362>
 800c670:	6922      	ldr	r2, [r4, #16]
 800c672:	455a      	cmp	r2, fp
 800c674:	dd0b      	ble.n	800c68e <__gethex+0x402>
 800c676:	2101      	movs	r1, #1
 800c678:	4620      	mov	r0, r4
 800c67a:	f7ff fd9f 	bl	800c1bc <rshift>
 800c67e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800c682:	3701      	adds	r7, #1
 800c684:	42bb      	cmp	r3, r7
 800c686:	f6ff aee0 	blt.w	800c44a <__gethex+0x1be>
 800c68a:	2501      	movs	r5, #1
 800c68c:	e7c2      	b.n	800c614 <__gethex+0x388>
 800c68e:	f016 061f 	ands.w	r6, r6, #31
 800c692:	d0fa      	beq.n	800c68a <__gethex+0x3fe>
 800c694:	4453      	add	r3, sl
 800c696:	f1c6 0620 	rsb	r6, r6, #32
 800c69a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800c69e:	f000 fa81 	bl	800cba4 <__hi0bits>
 800c6a2:	42b0      	cmp	r0, r6
 800c6a4:	dbe7      	blt.n	800c676 <__gethex+0x3ea>
 800c6a6:	e7f0      	b.n	800c68a <__gethex+0x3fe>
 800c6a8:	0800f693 	.word	0x0800f693

0800c6ac <L_shift>:
 800c6ac:	f1c2 0208 	rsb	r2, r2, #8
 800c6b0:	0092      	lsls	r2, r2, #2
 800c6b2:	b570      	push	{r4, r5, r6, lr}
 800c6b4:	f1c2 0620 	rsb	r6, r2, #32
 800c6b8:	6843      	ldr	r3, [r0, #4]
 800c6ba:	6804      	ldr	r4, [r0, #0]
 800c6bc:	fa03 f506 	lsl.w	r5, r3, r6
 800c6c0:	432c      	orrs	r4, r5
 800c6c2:	40d3      	lsrs	r3, r2
 800c6c4:	6004      	str	r4, [r0, #0]
 800c6c6:	f840 3f04 	str.w	r3, [r0, #4]!
 800c6ca:	4288      	cmp	r0, r1
 800c6cc:	d3f4      	bcc.n	800c6b8 <L_shift+0xc>
 800c6ce:	bd70      	pop	{r4, r5, r6, pc}

0800c6d0 <__match>:
 800c6d0:	b530      	push	{r4, r5, lr}
 800c6d2:	6803      	ldr	r3, [r0, #0]
 800c6d4:	3301      	adds	r3, #1
 800c6d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c6da:	b914      	cbnz	r4, 800c6e2 <__match+0x12>
 800c6dc:	6003      	str	r3, [r0, #0]
 800c6de:	2001      	movs	r0, #1
 800c6e0:	bd30      	pop	{r4, r5, pc}
 800c6e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c6e6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800c6ea:	2d19      	cmp	r5, #25
 800c6ec:	bf98      	it	ls
 800c6ee:	3220      	addls	r2, #32
 800c6f0:	42a2      	cmp	r2, r4
 800c6f2:	d0f0      	beq.n	800c6d6 <__match+0x6>
 800c6f4:	2000      	movs	r0, #0
 800c6f6:	e7f3      	b.n	800c6e0 <__match+0x10>

0800c6f8 <__hexnan>:
 800c6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6fc:	680b      	ldr	r3, [r1, #0]
 800c6fe:	6801      	ldr	r1, [r0, #0]
 800c700:	115e      	asrs	r6, r3, #5
 800c702:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800c706:	f013 031f 	ands.w	r3, r3, #31
 800c70a:	b087      	sub	sp, #28
 800c70c:	bf18      	it	ne
 800c70e:	3604      	addne	r6, #4
 800c710:	2500      	movs	r5, #0
 800c712:	1f37      	subs	r7, r6, #4
 800c714:	4682      	mov	sl, r0
 800c716:	4690      	mov	r8, r2
 800c718:	9301      	str	r3, [sp, #4]
 800c71a:	f846 5c04 	str.w	r5, [r6, #-4]
 800c71e:	46b9      	mov	r9, r7
 800c720:	463c      	mov	r4, r7
 800c722:	9502      	str	r5, [sp, #8]
 800c724:	46ab      	mov	fp, r5
 800c726:	784a      	ldrb	r2, [r1, #1]
 800c728:	1c4b      	adds	r3, r1, #1
 800c72a:	9303      	str	r3, [sp, #12]
 800c72c:	b342      	cbz	r2, 800c780 <__hexnan+0x88>
 800c72e:	4610      	mov	r0, r2
 800c730:	9105      	str	r1, [sp, #20]
 800c732:	9204      	str	r2, [sp, #16]
 800c734:	f7ff fd94 	bl	800c260 <__hexdig_fun>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d151      	bne.n	800c7e0 <__hexnan+0xe8>
 800c73c:	9a04      	ldr	r2, [sp, #16]
 800c73e:	9905      	ldr	r1, [sp, #20]
 800c740:	2a20      	cmp	r2, #32
 800c742:	d818      	bhi.n	800c776 <__hexnan+0x7e>
 800c744:	9b02      	ldr	r3, [sp, #8]
 800c746:	459b      	cmp	fp, r3
 800c748:	dd13      	ble.n	800c772 <__hexnan+0x7a>
 800c74a:	454c      	cmp	r4, r9
 800c74c:	d206      	bcs.n	800c75c <__hexnan+0x64>
 800c74e:	2d07      	cmp	r5, #7
 800c750:	dc04      	bgt.n	800c75c <__hexnan+0x64>
 800c752:	462a      	mov	r2, r5
 800c754:	4649      	mov	r1, r9
 800c756:	4620      	mov	r0, r4
 800c758:	f7ff ffa8 	bl	800c6ac <L_shift>
 800c75c:	4544      	cmp	r4, r8
 800c75e:	d952      	bls.n	800c806 <__hexnan+0x10e>
 800c760:	2300      	movs	r3, #0
 800c762:	f1a4 0904 	sub.w	r9, r4, #4
 800c766:	f844 3c04 	str.w	r3, [r4, #-4]
 800c76a:	f8cd b008 	str.w	fp, [sp, #8]
 800c76e:	464c      	mov	r4, r9
 800c770:	461d      	mov	r5, r3
 800c772:	9903      	ldr	r1, [sp, #12]
 800c774:	e7d7      	b.n	800c726 <__hexnan+0x2e>
 800c776:	2a29      	cmp	r2, #41	@ 0x29
 800c778:	d157      	bne.n	800c82a <__hexnan+0x132>
 800c77a:	3102      	adds	r1, #2
 800c77c:	f8ca 1000 	str.w	r1, [sl]
 800c780:	f1bb 0f00 	cmp.w	fp, #0
 800c784:	d051      	beq.n	800c82a <__hexnan+0x132>
 800c786:	454c      	cmp	r4, r9
 800c788:	d206      	bcs.n	800c798 <__hexnan+0xa0>
 800c78a:	2d07      	cmp	r5, #7
 800c78c:	dc04      	bgt.n	800c798 <__hexnan+0xa0>
 800c78e:	462a      	mov	r2, r5
 800c790:	4649      	mov	r1, r9
 800c792:	4620      	mov	r0, r4
 800c794:	f7ff ff8a 	bl	800c6ac <L_shift>
 800c798:	4544      	cmp	r4, r8
 800c79a:	d936      	bls.n	800c80a <__hexnan+0x112>
 800c79c:	f1a8 0204 	sub.w	r2, r8, #4
 800c7a0:	4623      	mov	r3, r4
 800c7a2:	f853 1b04 	ldr.w	r1, [r3], #4
 800c7a6:	f842 1f04 	str.w	r1, [r2, #4]!
 800c7aa:	429f      	cmp	r7, r3
 800c7ac:	d2f9      	bcs.n	800c7a2 <__hexnan+0xaa>
 800c7ae:	1b3b      	subs	r3, r7, r4
 800c7b0:	f023 0303 	bic.w	r3, r3, #3
 800c7b4:	3304      	adds	r3, #4
 800c7b6:	3401      	adds	r4, #1
 800c7b8:	3e03      	subs	r6, #3
 800c7ba:	42b4      	cmp	r4, r6
 800c7bc:	bf88      	it	hi
 800c7be:	2304      	movhi	r3, #4
 800c7c0:	4443      	add	r3, r8
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	f843 2b04 	str.w	r2, [r3], #4
 800c7c8:	429f      	cmp	r7, r3
 800c7ca:	d2fb      	bcs.n	800c7c4 <__hexnan+0xcc>
 800c7cc:	683b      	ldr	r3, [r7, #0]
 800c7ce:	b91b      	cbnz	r3, 800c7d8 <__hexnan+0xe0>
 800c7d0:	4547      	cmp	r7, r8
 800c7d2:	d128      	bne.n	800c826 <__hexnan+0x12e>
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	603b      	str	r3, [r7, #0]
 800c7d8:	2005      	movs	r0, #5
 800c7da:	b007      	add	sp, #28
 800c7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7e0:	3501      	adds	r5, #1
 800c7e2:	2d08      	cmp	r5, #8
 800c7e4:	f10b 0b01 	add.w	fp, fp, #1
 800c7e8:	dd06      	ble.n	800c7f8 <__hexnan+0x100>
 800c7ea:	4544      	cmp	r4, r8
 800c7ec:	d9c1      	bls.n	800c772 <__hexnan+0x7a>
 800c7ee:	2300      	movs	r3, #0
 800c7f0:	f844 3c04 	str.w	r3, [r4, #-4]
 800c7f4:	2501      	movs	r5, #1
 800c7f6:	3c04      	subs	r4, #4
 800c7f8:	6822      	ldr	r2, [r4, #0]
 800c7fa:	f000 000f 	and.w	r0, r0, #15
 800c7fe:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800c802:	6020      	str	r0, [r4, #0]
 800c804:	e7b5      	b.n	800c772 <__hexnan+0x7a>
 800c806:	2508      	movs	r5, #8
 800c808:	e7b3      	b.n	800c772 <__hexnan+0x7a>
 800c80a:	9b01      	ldr	r3, [sp, #4]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d0dd      	beq.n	800c7cc <__hexnan+0xd4>
 800c810:	f1c3 0320 	rsb	r3, r3, #32
 800c814:	f04f 32ff 	mov.w	r2, #4294967295
 800c818:	40da      	lsrs	r2, r3
 800c81a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800c81e:	4013      	ands	r3, r2
 800c820:	f846 3c04 	str.w	r3, [r6, #-4]
 800c824:	e7d2      	b.n	800c7cc <__hexnan+0xd4>
 800c826:	3f04      	subs	r7, #4
 800c828:	e7d0      	b.n	800c7cc <__hexnan+0xd4>
 800c82a:	2004      	movs	r0, #4
 800c82c:	e7d5      	b.n	800c7da <__hexnan+0xe2>
	...

0800c830 <malloc>:
 800c830:	4b02      	ldr	r3, [pc, #8]	@ (800c83c <malloc+0xc>)
 800c832:	4601      	mov	r1, r0
 800c834:	6818      	ldr	r0, [r3, #0]
 800c836:	f000 b825 	b.w	800c884 <_malloc_r>
 800c83a:	bf00      	nop
 800c83c:	2000021c 	.word	0x2000021c

0800c840 <sbrk_aligned>:
 800c840:	b570      	push	{r4, r5, r6, lr}
 800c842:	4e0f      	ldr	r6, [pc, #60]	@ (800c880 <sbrk_aligned+0x40>)
 800c844:	460c      	mov	r4, r1
 800c846:	6831      	ldr	r1, [r6, #0]
 800c848:	4605      	mov	r5, r0
 800c84a:	b911      	cbnz	r1, 800c852 <sbrk_aligned+0x12>
 800c84c:	f001 f9e8 	bl	800dc20 <_sbrk_r>
 800c850:	6030      	str	r0, [r6, #0]
 800c852:	4621      	mov	r1, r4
 800c854:	4628      	mov	r0, r5
 800c856:	f001 f9e3 	bl	800dc20 <_sbrk_r>
 800c85a:	1c43      	adds	r3, r0, #1
 800c85c:	d103      	bne.n	800c866 <sbrk_aligned+0x26>
 800c85e:	f04f 34ff 	mov.w	r4, #4294967295
 800c862:	4620      	mov	r0, r4
 800c864:	bd70      	pop	{r4, r5, r6, pc}
 800c866:	1cc4      	adds	r4, r0, #3
 800c868:	f024 0403 	bic.w	r4, r4, #3
 800c86c:	42a0      	cmp	r0, r4
 800c86e:	d0f8      	beq.n	800c862 <sbrk_aligned+0x22>
 800c870:	1a21      	subs	r1, r4, r0
 800c872:	4628      	mov	r0, r5
 800c874:	f001 f9d4 	bl	800dc20 <_sbrk_r>
 800c878:	3001      	adds	r0, #1
 800c87a:	d1f2      	bne.n	800c862 <sbrk_aligned+0x22>
 800c87c:	e7ef      	b.n	800c85e <sbrk_aligned+0x1e>
 800c87e:	bf00      	nop
 800c880:	20000900 	.word	0x20000900

0800c884 <_malloc_r>:
 800c884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c888:	1ccd      	adds	r5, r1, #3
 800c88a:	f025 0503 	bic.w	r5, r5, #3
 800c88e:	3508      	adds	r5, #8
 800c890:	2d0c      	cmp	r5, #12
 800c892:	bf38      	it	cc
 800c894:	250c      	movcc	r5, #12
 800c896:	2d00      	cmp	r5, #0
 800c898:	4606      	mov	r6, r0
 800c89a:	db01      	blt.n	800c8a0 <_malloc_r+0x1c>
 800c89c:	42a9      	cmp	r1, r5
 800c89e:	d904      	bls.n	800c8aa <_malloc_r+0x26>
 800c8a0:	230c      	movs	r3, #12
 800c8a2:	6033      	str	r3, [r6, #0]
 800c8a4:	2000      	movs	r0, #0
 800c8a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c8aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c980 <_malloc_r+0xfc>
 800c8ae:	f000 f87b 	bl	800c9a8 <__malloc_lock>
 800c8b2:	f8d8 3000 	ldr.w	r3, [r8]
 800c8b6:	461c      	mov	r4, r3
 800c8b8:	bb44      	cbnz	r4, 800c90c <_malloc_r+0x88>
 800c8ba:	4629      	mov	r1, r5
 800c8bc:	4630      	mov	r0, r6
 800c8be:	f7ff ffbf 	bl	800c840 <sbrk_aligned>
 800c8c2:	1c43      	adds	r3, r0, #1
 800c8c4:	4604      	mov	r4, r0
 800c8c6:	d158      	bne.n	800c97a <_malloc_r+0xf6>
 800c8c8:	f8d8 4000 	ldr.w	r4, [r8]
 800c8cc:	4627      	mov	r7, r4
 800c8ce:	2f00      	cmp	r7, #0
 800c8d0:	d143      	bne.n	800c95a <_malloc_r+0xd6>
 800c8d2:	2c00      	cmp	r4, #0
 800c8d4:	d04b      	beq.n	800c96e <_malloc_r+0xea>
 800c8d6:	6823      	ldr	r3, [r4, #0]
 800c8d8:	4639      	mov	r1, r7
 800c8da:	4630      	mov	r0, r6
 800c8dc:	eb04 0903 	add.w	r9, r4, r3
 800c8e0:	f001 f99e 	bl	800dc20 <_sbrk_r>
 800c8e4:	4581      	cmp	r9, r0
 800c8e6:	d142      	bne.n	800c96e <_malloc_r+0xea>
 800c8e8:	6821      	ldr	r1, [r4, #0]
 800c8ea:	1a6d      	subs	r5, r5, r1
 800c8ec:	4629      	mov	r1, r5
 800c8ee:	4630      	mov	r0, r6
 800c8f0:	f7ff ffa6 	bl	800c840 <sbrk_aligned>
 800c8f4:	3001      	adds	r0, #1
 800c8f6:	d03a      	beq.n	800c96e <_malloc_r+0xea>
 800c8f8:	6823      	ldr	r3, [r4, #0]
 800c8fa:	442b      	add	r3, r5
 800c8fc:	6023      	str	r3, [r4, #0]
 800c8fe:	f8d8 3000 	ldr.w	r3, [r8]
 800c902:	685a      	ldr	r2, [r3, #4]
 800c904:	bb62      	cbnz	r2, 800c960 <_malloc_r+0xdc>
 800c906:	f8c8 7000 	str.w	r7, [r8]
 800c90a:	e00f      	b.n	800c92c <_malloc_r+0xa8>
 800c90c:	6822      	ldr	r2, [r4, #0]
 800c90e:	1b52      	subs	r2, r2, r5
 800c910:	d420      	bmi.n	800c954 <_malloc_r+0xd0>
 800c912:	2a0b      	cmp	r2, #11
 800c914:	d917      	bls.n	800c946 <_malloc_r+0xc2>
 800c916:	1961      	adds	r1, r4, r5
 800c918:	42a3      	cmp	r3, r4
 800c91a:	6025      	str	r5, [r4, #0]
 800c91c:	bf18      	it	ne
 800c91e:	6059      	strne	r1, [r3, #4]
 800c920:	6863      	ldr	r3, [r4, #4]
 800c922:	bf08      	it	eq
 800c924:	f8c8 1000 	streq.w	r1, [r8]
 800c928:	5162      	str	r2, [r4, r5]
 800c92a:	604b      	str	r3, [r1, #4]
 800c92c:	4630      	mov	r0, r6
 800c92e:	f000 f841 	bl	800c9b4 <__malloc_unlock>
 800c932:	f104 000b 	add.w	r0, r4, #11
 800c936:	1d23      	adds	r3, r4, #4
 800c938:	f020 0007 	bic.w	r0, r0, #7
 800c93c:	1ac2      	subs	r2, r0, r3
 800c93e:	bf1c      	itt	ne
 800c940:	1a1b      	subne	r3, r3, r0
 800c942:	50a3      	strne	r3, [r4, r2]
 800c944:	e7af      	b.n	800c8a6 <_malloc_r+0x22>
 800c946:	6862      	ldr	r2, [r4, #4]
 800c948:	42a3      	cmp	r3, r4
 800c94a:	bf0c      	ite	eq
 800c94c:	f8c8 2000 	streq.w	r2, [r8]
 800c950:	605a      	strne	r2, [r3, #4]
 800c952:	e7eb      	b.n	800c92c <_malloc_r+0xa8>
 800c954:	4623      	mov	r3, r4
 800c956:	6864      	ldr	r4, [r4, #4]
 800c958:	e7ae      	b.n	800c8b8 <_malloc_r+0x34>
 800c95a:	463c      	mov	r4, r7
 800c95c:	687f      	ldr	r7, [r7, #4]
 800c95e:	e7b6      	b.n	800c8ce <_malloc_r+0x4a>
 800c960:	461a      	mov	r2, r3
 800c962:	685b      	ldr	r3, [r3, #4]
 800c964:	42a3      	cmp	r3, r4
 800c966:	d1fb      	bne.n	800c960 <_malloc_r+0xdc>
 800c968:	2300      	movs	r3, #0
 800c96a:	6053      	str	r3, [r2, #4]
 800c96c:	e7de      	b.n	800c92c <_malloc_r+0xa8>
 800c96e:	230c      	movs	r3, #12
 800c970:	6033      	str	r3, [r6, #0]
 800c972:	4630      	mov	r0, r6
 800c974:	f000 f81e 	bl	800c9b4 <__malloc_unlock>
 800c978:	e794      	b.n	800c8a4 <_malloc_r+0x20>
 800c97a:	6005      	str	r5, [r0, #0]
 800c97c:	e7d6      	b.n	800c92c <_malloc_r+0xa8>
 800c97e:	bf00      	nop
 800c980:	20000904 	.word	0x20000904

0800c984 <__ascii_mbtowc>:
 800c984:	b082      	sub	sp, #8
 800c986:	b901      	cbnz	r1, 800c98a <__ascii_mbtowc+0x6>
 800c988:	a901      	add	r1, sp, #4
 800c98a:	b142      	cbz	r2, 800c99e <__ascii_mbtowc+0x1a>
 800c98c:	b14b      	cbz	r3, 800c9a2 <__ascii_mbtowc+0x1e>
 800c98e:	7813      	ldrb	r3, [r2, #0]
 800c990:	600b      	str	r3, [r1, #0]
 800c992:	7812      	ldrb	r2, [r2, #0]
 800c994:	1e10      	subs	r0, r2, #0
 800c996:	bf18      	it	ne
 800c998:	2001      	movne	r0, #1
 800c99a:	b002      	add	sp, #8
 800c99c:	4770      	bx	lr
 800c99e:	4610      	mov	r0, r2
 800c9a0:	e7fb      	b.n	800c99a <__ascii_mbtowc+0x16>
 800c9a2:	f06f 0001 	mvn.w	r0, #1
 800c9a6:	e7f8      	b.n	800c99a <__ascii_mbtowc+0x16>

0800c9a8 <__malloc_lock>:
 800c9a8:	4801      	ldr	r0, [pc, #4]	@ (800c9b0 <__malloc_lock+0x8>)
 800c9aa:	f7fe bd32 	b.w	800b412 <__retarget_lock_acquire_recursive>
 800c9ae:	bf00      	nop
 800c9b0:	200008fc 	.word	0x200008fc

0800c9b4 <__malloc_unlock>:
 800c9b4:	4801      	ldr	r0, [pc, #4]	@ (800c9bc <__malloc_unlock+0x8>)
 800c9b6:	f7fe bd2d 	b.w	800b414 <__retarget_lock_release_recursive>
 800c9ba:	bf00      	nop
 800c9bc:	200008fc 	.word	0x200008fc

0800c9c0 <_Balloc>:
 800c9c0:	b570      	push	{r4, r5, r6, lr}
 800c9c2:	69c6      	ldr	r6, [r0, #28]
 800c9c4:	4604      	mov	r4, r0
 800c9c6:	460d      	mov	r5, r1
 800c9c8:	b976      	cbnz	r6, 800c9e8 <_Balloc+0x28>
 800c9ca:	2010      	movs	r0, #16
 800c9cc:	f7ff ff30 	bl	800c830 <malloc>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	61e0      	str	r0, [r4, #28]
 800c9d4:	b920      	cbnz	r0, 800c9e0 <_Balloc+0x20>
 800c9d6:	4b18      	ldr	r3, [pc, #96]	@ (800ca38 <_Balloc+0x78>)
 800c9d8:	4818      	ldr	r0, [pc, #96]	@ (800ca3c <_Balloc+0x7c>)
 800c9da:	216b      	movs	r1, #107	@ 0x6b
 800c9dc:	f7fe fd3a 	bl	800b454 <__assert_func>
 800c9e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9e4:	6006      	str	r6, [r0, #0]
 800c9e6:	60c6      	str	r6, [r0, #12]
 800c9e8:	69e6      	ldr	r6, [r4, #28]
 800c9ea:	68f3      	ldr	r3, [r6, #12]
 800c9ec:	b183      	cbz	r3, 800ca10 <_Balloc+0x50>
 800c9ee:	69e3      	ldr	r3, [r4, #28]
 800c9f0:	68db      	ldr	r3, [r3, #12]
 800c9f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9f6:	b9b8      	cbnz	r0, 800ca28 <_Balloc+0x68>
 800c9f8:	2101      	movs	r1, #1
 800c9fa:	fa01 f605 	lsl.w	r6, r1, r5
 800c9fe:	1d72      	adds	r2, r6, #5
 800ca00:	0092      	lsls	r2, r2, #2
 800ca02:	4620      	mov	r0, r4
 800ca04:	f001 f923 	bl	800dc4e <_calloc_r>
 800ca08:	b160      	cbz	r0, 800ca24 <_Balloc+0x64>
 800ca0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800ca0e:	e00e      	b.n	800ca2e <_Balloc+0x6e>
 800ca10:	2221      	movs	r2, #33	@ 0x21
 800ca12:	2104      	movs	r1, #4
 800ca14:	4620      	mov	r0, r4
 800ca16:	f001 f91a 	bl	800dc4e <_calloc_r>
 800ca1a:	69e3      	ldr	r3, [r4, #28]
 800ca1c:	60f0      	str	r0, [r6, #12]
 800ca1e:	68db      	ldr	r3, [r3, #12]
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d1e4      	bne.n	800c9ee <_Balloc+0x2e>
 800ca24:	2000      	movs	r0, #0
 800ca26:	bd70      	pop	{r4, r5, r6, pc}
 800ca28:	6802      	ldr	r2, [r0, #0]
 800ca2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800ca2e:	2300      	movs	r3, #0
 800ca30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800ca34:	e7f7      	b.n	800ca26 <_Balloc+0x66>
 800ca36:	bf00      	nop
 800ca38:	0800f579 	.word	0x0800f579
 800ca3c:	0800f704 	.word	0x0800f704

0800ca40 <_Bfree>:
 800ca40:	b570      	push	{r4, r5, r6, lr}
 800ca42:	69c6      	ldr	r6, [r0, #28]
 800ca44:	4605      	mov	r5, r0
 800ca46:	460c      	mov	r4, r1
 800ca48:	b976      	cbnz	r6, 800ca68 <_Bfree+0x28>
 800ca4a:	2010      	movs	r0, #16
 800ca4c:	f7ff fef0 	bl	800c830 <malloc>
 800ca50:	4602      	mov	r2, r0
 800ca52:	61e8      	str	r0, [r5, #28]
 800ca54:	b920      	cbnz	r0, 800ca60 <_Bfree+0x20>
 800ca56:	4b09      	ldr	r3, [pc, #36]	@ (800ca7c <_Bfree+0x3c>)
 800ca58:	4809      	ldr	r0, [pc, #36]	@ (800ca80 <_Bfree+0x40>)
 800ca5a:	218f      	movs	r1, #143	@ 0x8f
 800ca5c:	f7fe fcfa 	bl	800b454 <__assert_func>
 800ca60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca64:	6006      	str	r6, [r0, #0]
 800ca66:	60c6      	str	r6, [r0, #12]
 800ca68:	b13c      	cbz	r4, 800ca7a <_Bfree+0x3a>
 800ca6a:	69eb      	ldr	r3, [r5, #28]
 800ca6c:	6862      	ldr	r2, [r4, #4]
 800ca6e:	68db      	ldr	r3, [r3, #12]
 800ca70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca74:	6021      	str	r1, [r4, #0]
 800ca76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca7a:	bd70      	pop	{r4, r5, r6, pc}
 800ca7c:	0800f579 	.word	0x0800f579
 800ca80:	0800f704 	.word	0x0800f704

0800ca84 <__multadd>:
 800ca84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca88:	690d      	ldr	r5, [r1, #16]
 800ca8a:	4607      	mov	r7, r0
 800ca8c:	460c      	mov	r4, r1
 800ca8e:	461e      	mov	r6, r3
 800ca90:	f101 0c14 	add.w	ip, r1, #20
 800ca94:	2000      	movs	r0, #0
 800ca96:	f8dc 3000 	ldr.w	r3, [ip]
 800ca9a:	b299      	uxth	r1, r3
 800ca9c:	fb02 6101 	mla	r1, r2, r1, r6
 800caa0:	0c1e      	lsrs	r6, r3, #16
 800caa2:	0c0b      	lsrs	r3, r1, #16
 800caa4:	fb02 3306 	mla	r3, r2, r6, r3
 800caa8:	b289      	uxth	r1, r1
 800caaa:	3001      	adds	r0, #1
 800caac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cab0:	4285      	cmp	r5, r0
 800cab2:	f84c 1b04 	str.w	r1, [ip], #4
 800cab6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800caba:	dcec      	bgt.n	800ca96 <__multadd+0x12>
 800cabc:	b30e      	cbz	r6, 800cb02 <__multadd+0x7e>
 800cabe:	68a3      	ldr	r3, [r4, #8]
 800cac0:	42ab      	cmp	r3, r5
 800cac2:	dc19      	bgt.n	800caf8 <__multadd+0x74>
 800cac4:	6861      	ldr	r1, [r4, #4]
 800cac6:	4638      	mov	r0, r7
 800cac8:	3101      	adds	r1, #1
 800caca:	f7ff ff79 	bl	800c9c0 <_Balloc>
 800cace:	4680      	mov	r8, r0
 800cad0:	b928      	cbnz	r0, 800cade <__multadd+0x5a>
 800cad2:	4602      	mov	r2, r0
 800cad4:	4b0c      	ldr	r3, [pc, #48]	@ (800cb08 <__multadd+0x84>)
 800cad6:	480d      	ldr	r0, [pc, #52]	@ (800cb0c <__multadd+0x88>)
 800cad8:	21ba      	movs	r1, #186	@ 0xba
 800cada:	f7fe fcbb 	bl	800b454 <__assert_func>
 800cade:	6922      	ldr	r2, [r4, #16]
 800cae0:	3202      	adds	r2, #2
 800cae2:	f104 010c 	add.w	r1, r4, #12
 800cae6:	0092      	lsls	r2, r2, #2
 800cae8:	300c      	adds	r0, #12
 800caea:	f7fe fc94 	bl	800b416 <memcpy>
 800caee:	4621      	mov	r1, r4
 800caf0:	4638      	mov	r0, r7
 800caf2:	f7ff ffa5 	bl	800ca40 <_Bfree>
 800caf6:	4644      	mov	r4, r8
 800caf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cafc:	3501      	adds	r5, #1
 800cafe:	615e      	str	r6, [r3, #20]
 800cb00:	6125      	str	r5, [r4, #16]
 800cb02:	4620      	mov	r0, r4
 800cb04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb08:	0800f693 	.word	0x0800f693
 800cb0c:	0800f704 	.word	0x0800f704

0800cb10 <__s2b>:
 800cb10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb14:	460c      	mov	r4, r1
 800cb16:	4615      	mov	r5, r2
 800cb18:	461f      	mov	r7, r3
 800cb1a:	2209      	movs	r2, #9
 800cb1c:	3308      	adds	r3, #8
 800cb1e:	4606      	mov	r6, r0
 800cb20:	fb93 f3f2 	sdiv	r3, r3, r2
 800cb24:	2100      	movs	r1, #0
 800cb26:	2201      	movs	r2, #1
 800cb28:	429a      	cmp	r2, r3
 800cb2a:	db09      	blt.n	800cb40 <__s2b+0x30>
 800cb2c:	4630      	mov	r0, r6
 800cb2e:	f7ff ff47 	bl	800c9c0 <_Balloc>
 800cb32:	b940      	cbnz	r0, 800cb46 <__s2b+0x36>
 800cb34:	4602      	mov	r2, r0
 800cb36:	4b19      	ldr	r3, [pc, #100]	@ (800cb9c <__s2b+0x8c>)
 800cb38:	4819      	ldr	r0, [pc, #100]	@ (800cba0 <__s2b+0x90>)
 800cb3a:	21d3      	movs	r1, #211	@ 0xd3
 800cb3c:	f7fe fc8a 	bl	800b454 <__assert_func>
 800cb40:	0052      	lsls	r2, r2, #1
 800cb42:	3101      	adds	r1, #1
 800cb44:	e7f0      	b.n	800cb28 <__s2b+0x18>
 800cb46:	9b08      	ldr	r3, [sp, #32]
 800cb48:	6143      	str	r3, [r0, #20]
 800cb4a:	2d09      	cmp	r5, #9
 800cb4c:	f04f 0301 	mov.w	r3, #1
 800cb50:	6103      	str	r3, [r0, #16]
 800cb52:	dd16      	ble.n	800cb82 <__s2b+0x72>
 800cb54:	f104 0909 	add.w	r9, r4, #9
 800cb58:	46c8      	mov	r8, r9
 800cb5a:	442c      	add	r4, r5
 800cb5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800cb60:	4601      	mov	r1, r0
 800cb62:	3b30      	subs	r3, #48	@ 0x30
 800cb64:	220a      	movs	r2, #10
 800cb66:	4630      	mov	r0, r6
 800cb68:	f7ff ff8c 	bl	800ca84 <__multadd>
 800cb6c:	45a0      	cmp	r8, r4
 800cb6e:	d1f5      	bne.n	800cb5c <__s2b+0x4c>
 800cb70:	f1a5 0408 	sub.w	r4, r5, #8
 800cb74:	444c      	add	r4, r9
 800cb76:	1b2d      	subs	r5, r5, r4
 800cb78:	1963      	adds	r3, r4, r5
 800cb7a:	42bb      	cmp	r3, r7
 800cb7c:	db04      	blt.n	800cb88 <__s2b+0x78>
 800cb7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb82:	340a      	adds	r4, #10
 800cb84:	2509      	movs	r5, #9
 800cb86:	e7f6      	b.n	800cb76 <__s2b+0x66>
 800cb88:	f814 3b01 	ldrb.w	r3, [r4], #1
 800cb8c:	4601      	mov	r1, r0
 800cb8e:	3b30      	subs	r3, #48	@ 0x30
 800cb90:	220a      	movs	r2, #10
 800cb92:	4630      	mov	r0, r6
 800cb94:	f7ff ff76 	bl	800ca84 <__multadd>
 800cb98:	e7ee      	b.n	800cb78 <__s2b+0x68>
 800cb9a:	bf00      	nop
 800cb9c:	0800f693 	.word	0x0800f693
 800cba0:	0800f704 	.word	0x0800f704

0800cba4 <__hi0bits>:
 800cba4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cba8:	4603      	mov	r3, r0
 800cbaa:	bf36      	itet	cc
 800cbac:	0403      	lslcc	r3, r0, #16
 800cbae:	2000      	movcs	r0, #0
 800cbb0:	2010      	movcc	r0, #16
 800cbb2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbb6:	bf3c      	itt	cc
 800cbb8:	021b      	lslcc	r3, r3, #8
 800cbba:	3008      	addcc	r0, #8
 800cbbc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cbc0:	bf3c      	itt	cc
 800cbc2:	011b      	lslcc	r3, r3, #4
 800cbc4:	3004      	addcc	r0, #4
 800cbc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbca:	bf3c      	itt	cc
 800cbcc:	009b      	lslcc	r3, r3, #2
 800cbce:	3002      	addcc	r0, #2
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	db05      	blt.n	800cbe0 <__hi0bits+0x3c>
 800cbd4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cbd8:	f100 0001 	add.w	r0, r0, #1
 800cbdc:	bf08      	it	eq
 800cbde:	2020      	moveq	r0, #32
 800cbe0:	4770      	bx	lr

0800cbe2 <__lo0bits>:
 800cbe2:	6803      	ldr	r3, [r0, #0]
 800cbe4:	4602      	mov	r2, r0
 800cbe6:	f013 0007 	ands.w	r0, r3, #7
 800cbea:	d00b      	beq.n	800cc04 <__lo0bits+0x22>
 800cbec:	07d9      	lsls	r1, r3, #31
 800cbee:	d421      	bmi.n	800cc34 <__lo0bits+0x52>
 800cbf0:	0798      	lsls	r0, r3, #30
 800cbf2:	bf49      	itett	mi
 800cbf4:	085b      	lsrmi	r3, r3, #1
 800cbf6:	089b      	lsrpl	r3, r3, #2
 800cbf8:	2001      	movmi	r0, #1
 800cbfa:	6013      	strmi	r3, [r2, #0]
 800cbfc:	bf5c      	itt	pl
 800cbfe:	6013      	strpl	r3, [r2, #0]
 800cc00:	2002      	movpl	r0, #2
 800cc02:	4770      	bx	lr
 800cc04:	b299      	uxth	r1, r3
 800cc06:	b909      	cbnz	r1, 800cc0c <__lo0bits+0x2a>
 800cc08:	0c1b      	lsrs	r3, r3, #16
 800cc0a:	2010      	movs	r0, #16
 800cc0c:	b2d9      	uxtb	r1, r3
 800cc0e:	b909      	cbnz	r1, 800cc14 <__lo0bits+0x32>
 800cc10:	3008      	adds	r0, #8
 800cc12:	0a1b      	lsrs	r3, r3, #8
 800cc14:	0719      	lsls	r1, r3, #28
 800cc16:	bf04      	itt	eq
 800cc18:	091b      	lsreq	r3, r3, #4
 800cc1a:	3004      	addeq	r0, #4
 800cc1c:	0799      	lsls	r1, r3, #30
 800cc1e:	bf04      	itt	eq
 800cc20:	089b      	lsreq	r3, r3, #2
 800cc22:	3002      	addeq	r0, #2
 800cc24:	07d9      	lsls	r1, r3, #31
 800cc26:	d403      	bmi.n	800cc30 <__lo0bits+0x4e>
 800cc28:	085b      	lsrs	r3, r3, #1
 800cc2a:	f100 0001 	add.w	r0, r0, #1
 800cc2e:	d003      	beq.n	800cc38 <__lo0bits+0x56>
 800cc30:	6013      	str	r3, [r2, #0]
 800cc32:	4770      	bx	lr
 800cc34:	2000      	movs	r0, #0
 800cc36:	4770      	bx	lr
 800cc38:	2020      	movs	r0, #32
 800cc3a:	4770      	bx	lr

0800cc3c <__i2b>:
 800cc3c:	b510      	push	{r4, lr}
 800cc3e:	460c      	mov	r4, r1
 800cc40:	2101      	movs	r1, #1
 800cc42:	f7ff febd 	bl	800c9c0 <_Balloc>
 800cc46:	4602      	mov	r2, r0
 800cc48:	b928      	cbnz	r0, 800cc56 <__i2b+0x1a>
 800cc4a:	4b05      	ldr	r3, [pc, #20]	@ (800cc60 <__i2b+0x24>)
 800cc4c:	4805      	ldr	r0, [pc, #20]	@ (800cc64 <__i2b+0x28>)
 800cc4e:	f240 1145 	movw	r1, #325	@ 0x145
 800cc52:	f7fe fbff 	bl	800b454 <__assert_func>
 800cc56:	2301      	movs	r3, #1
 800cc58:	6144      	str	r4, [r0, #20]
 800cc5a:	6103      	str	r3, [r0, #16]
 800cc5c:	bd10      	pop	{r4, pc}
 800cc5e:	bf00      	nop
 800cc60:	0800f693 	.word	0x0800f693
 800cc64:	0800f704 	.word	0x0800f704

0800cc68 <__multiply>:
 800cc68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc6c:	4614      	mov	r4, r2
 800cc6e:	690a      	ldr	r2, [r1, #16]
 800cc70:	6923      	ldr	r3, [r4, #16]
 800cc72:	429a      	cmp	r2, r3
 800cc74:	bfa8      	it	ge
 800cc76:	4623      	movge	r3, r4
 800cc78:	460f      	mov	r7, r1
 800cc7a:	bfa4      	itt	ge
 800cc7c:	460c      	movge	r4, r1
 800cc7e:	461f      	movge	r7, r3
 800cc80:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800cc84:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800cc88:	68a3      	ldr	r3, [r4, #8]
 800cc8a:	6861      	ldr	r1, [r4, #4]
 800cc8c:	eb0a 0609 	add.w	r6, sl, r9
 800cc90:	42b3      	cmp	r3, r6
 800cc92:	b085      	sub	sp, #20
 800cc94:	bfb8      	it	lt
 800cc96:	3101      	addlt	r1, #1
 800cc98:	f7ff fe92 	bl	800c9c0 <_Balloc>
 800cc9c:	b930      	cbnz	r0, 800ccac <__multiply+0x44>
 800cc9e:	4602      	mov	r2, r0
 800cca0:	4b44      	ldr	r3, [pc, #272]	@ (800cdb4 <__multiply+0x14c>)
 800cca2:	4845      	ldr	r0, [pc, #276]	@ (800cdb8 <__multiply+0x150>)
 800cca4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cca8:	f7fe fbd4 	bl	800b454 <__assert_func>
 800ccac:	f100 0514 	add.w	r5, r0, #20
 800ccb0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ccb4:	462b      	mov	r3, r5
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	4543      	cmp	r3, r8
 800ccba:	d321      	bcc.n	800cd00 <__multiply+0x98>
 800ccbc:	f107 0114 	add.w	r1, r7, #20
 800ccc0:	f104 0214 	add.w	r2, r4, #20
 800ccc4:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ccc8:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800cccc:	9302      	str	r3, [sp, #8]
 800ccce:	1b13      	subs	r3, r2, r4
 800ccd0:	3b15      	subs	r3, #21
 800ccd2:	f023 0303 	bic.w	r3, r3, #3
 800ccd6:	3304      	adds	r3, #4
 800ccd8:	f104 0715 	add.w	r7, r4, #21
 800ccdc:	42ba      	cmp	r2, r7
 800ccde:	bf38      	it	cc
 800cce0:	2304      	movcc	r3, #4
 800cce2:	9301      	str	r3, [sp, #4]
 800cce4:	9b02      	ldr	r3, [sp, #8]
 800cce6:	9103      	str	r1, [sp, #12]
 800cce8:	428b      	cmp	r3, r1
 800ccea:	d80c      	bhi.n	800cd06 <__multiply+0x9e>
 800ccec:	2e00      	cmp	r6, #0
 800ccee:	dd03      	ble.n	800ccf8 <__multiply+0x90>
 800ccf0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d05b      	beq.n	800cdb0 <__multiply+0x148>
 800ccf8:	6106      	str	r6, [r0, #16]
 800ccfa:	b005      	add	sp, #20
 800ccfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd00:	f843 2b04 	str.w	r2, [r3], #4
 800cd04:	e7d8      	b.n	800ccb8 <__multiply+0x50>
 800cd06:	f8b1 a000 	ldrh.w	sl, [r1]
 800cd0a:	f1ba 0f00 	cmp.w	sl, #0
 800cd0e:	d024      	beq.n	800cd5a <__multiply+0xf2>
 800cd10:	f104 0e14 	add.w	lr, r4, #20
 800cd14:	46a9      	mov	r9, r5
 800cd16:	f04f 0c00 	mov.w	ip, #0
 800cd1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800cd1e:	f8d9 3000 	ldr.w	r3, [r9]
 800cd22:	fa1f fb87 	uxth.w	fp, r7
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	fb0a 330b 	mla	r3, sl, fp, r3
 800cd2c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800cd30:	f8d9 7000 	ldr.w	r7, [r9]
 800cd34:	4463      	add	r3, ip
 800cd36:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd3a:	fb0a c70b 	mla	r7, sl, fp, ip
 800cd3e:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800cd42:	b29b      	uxth	r3, r3
 800cd44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cd48:	4572      	cmp	r2, lr
 800cd4a:	f849 3b04 	str.w	r3, [r9], #4
 800cd4e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800cd52:	d8e2      	bhi.n	800cd1a <__multiply+0xb2>
 800cd54:	9b01      	ldr	r3, [sp, #4]
 800cd56:	f845 c003 	str.w	ip, [r5, r3]
 800cd5a:	9b03      	ldr	r3, [sp, #12]
 800cd5c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cd60:	3104      	adds	r1, #4
 800cd62:	f1b9 0f00 	cmp.w	r9, #0
 800cd66:	d021      	beq.n	800cdac <__multiply+0x144>
 800cd68:	682b      	ldr	r3, [r5, #0]
 800cd6a:	f104 0c14 	add.w	ip, r4, #20
 800cd6e:	46ae      	mov	lr, r5
 800cd70:	f04f 0a00 	mov.w	sl, #0
 800cd74:	f8bc b000 	ldrh.w	fp, [ip]
 800cd78:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800cd7c:	fb09 770b 	mla	r7, r9, fp, r7
 800cd80:	4457      	add	r7, sl
 800cd82:	b29b      	uxth	r3, r3
 800cd84:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800cd88:	f84e 3b04 	str.w	r3, [lr], #4
 800cd8c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cd90:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cd94:	f8be 3000 	ldrh.w	r3, [lr]
 800cd98:	fb09 330a 	mla	r3, r9, sl, r3
 800cd9c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800cda0:	4562      	cmp	r2, ip
 800cda2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cda6:	d8e5      	bhi.n	800cd74 <__multiply+0x10c>
 800cda8:	9f01      	ldr	r7, [sp, #4]
 800cdaa:	51eb      	str	r3, [r5, r7]
 800cdac:	3504      	adds	r5, #4
 800cdae:	e799      	b.n	800cce4 <__multiply+0x7c>
 800cdb0:	3e01      	subs	r6, #1
 800cdb2:	e79b      	b.n	800ccec <__multiply+0x84>
 800cdb4:	0800f693 	.word	0x0800f693
 800cdb8:	0800f704 	.word	0x0800f704

0800cdbc <__pow5mult>:
 800cdbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdc0:	4615      	mov	r5, r2
 800cdc2:	f012 0203 	ands.w	r2, r2, #3
 800cdc6:	4607      	mov	r7, r0
 800cdc8:	460e      	mov	r6, r1
 800cdca:	d007      	beq.n	800cddc <__pow5mult+0x20>
 800cdcc:	4c25      	ldr	r4, [pc, #148]	@ (800ce64 <__pow5mult+0xa8>)
 800cdce:	3a01      	subs	r2, #1
 800cdd0:	2300      	movs	r3, #0
 800cdd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cdd6:	f7ff fe55 	bl	800ca84 <__multadd>
 800cdda:	4606      	mov	r6, r0
 800cddc:	10ad      	asrs	r5, r5, #2
 800cdde:	d03d      	beq.n	800ce5c <__pow5mult+0xa0>
 800cde0:	69fc      	ldr	r4, [r7, #28]
 800cde2:	b97c      	cbnz	r4, 800ce04 <__pow5mult+0x48>
 800cde4:	2010      	movs	r0, #16
 800cde6:	f7ff fd23 	bl	800c830 <malloc>
 800cdea:	4602      	mov	r2, r0
 800cdec:	61f8      	str	r0, [r7, #28]
 800cdee:	b928      	cbnz	r0, 800cdfc <__pow5mult+0x40>
 800cdf0:	4b1d      	ldr	r3, [pc, #116]	@ (800ce68 <__pow5mult+0xac>)
 800cdf2:	481e      	ldr	r0, [pc, #120]	@ (800ce6c <__pow5mult+0xb0>)
 800cdf4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cdf8:	f7fe fb2c 	bl	800b454 <__assert_func>
 800cdfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ce00:	6004      	str	r4, [r0, #0]
 800ce02:	60c4      	str	r4, [r0, #12]
 800ce04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ce08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ce0c:	b94c      	cbnz	r4, 800ce22 <__pow5mult+0x66>
 800ce0e:	f240 2171 	movw	r1, #625	@ 0x271
 800ce12:	4638      	mov	r0, r7
 800ce14:	f7ff ff12 	bl	800cc3c <__i2b>
 800ce18:	2300      	movs	r3, #0
 800ce1a:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce1e:	4604      	mov	r4, r0
 800ce20:	6003      	str	r3, [r0, #0]
 800ce22:	f04f 0900 	mov.w	r9, #0
 800ce26:	07eb      	lsls	r3, r5, #31
 800ce28:	d50a      	bpl.n	800ce40 <__pow5mult+0x84>
 800ce2a:	4631      	mov	r1, r6
 800ce2c:	4622      	mov	r2, r4
 800ce2e:	4638      	mov	r0, r7
 800ce30:	f7ff ff1a 	bl	800cc68 <__multiply>
 800ce34:	4631      	mov	r1, r6
 800ce36:	4680      	mov	r8, r0
 800ce38:	4638      	mov	r0, r7
 800ce3a:	f7ff fe01 	bl	800ca40 <_Bfree>
 800ce3e:	4646      	mov	r6, r8
 800ce40:	106d      	asrs	r5, r5, #1
 800ce42:	d00b      	beq.n	800ce5c <__pow5mult+0xa0>
 800ce44:	6820      	ldr	r0, [r4, #0]
 800ce46:	b938      	cbnz	r0, 800ce58 <__pow5mult+0x9c>
 800ce48:	4622      	mov	r2, r4
 800ce4a:	4621      	mov	r1, r4
 800ce4c:	4638      	mov	r0, r7
 800ce4e:	f7ff ff0b 	bl	800cc68 <__multiply>
 800ce52:	6020      	str	r0, [r4, #0]
 800ce54:	f8c0 9000 	str.w	r9, [r0]
 800ce58:	4604      	mov	r4, r0
 800ce5a:	e7e4      	b.n	800ce26 <__pow5mult+0x6a>
 800ce5c:	4630      	mov	r0, r6
 800ce5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce62:	bf00      	nop
 800ce64:	0800f760 	.word	0x0800f760
 800ce68:	0800f579 	.word	0x0800f579
 800ce6c:	0800f704 	.word	0x0800f704

0800ce70 <__lshift>:
 800ce70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ce74:	460c      	mov	r4, r1
 800ce76:	6849      	ldr	r1, [r1, #4]
 800ce78:	6923      	ldr	r3, [r4, #16]
 800ce7a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ce7e:	68a3      	ldr	r3, [r4, #8]
 800ce80:	4607      	mov	r7, r0
 800ce82:	4691      	mov	r9, r2
 800ce84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ce88:	f108 0601 	add.w	r6, r8, #1
 800ce8c:	42b3      	cmp	r3, r6
 800ce8e:	db0b      	blt.n	800cea8 <__lshift+0x38>
 800ce90:	4638      	mov	r0, r7
 800ce92:	f7ff fd95 	bl	800c9c0 <_Balloc>
 800ce96:	4605      	mov	r5, r0
 800ce98:	b948      	cbnz	r0, 800ceae <__lshift+0x3e>
 800ce9a:	4602      	mov	r2, r0
 800ce9c:	4b28      	ldr	r3, [pc, #160]	@ (800cf40 <__lshift+0xd0>)
 800ce9e:	4829      	ldr	r0, [pc, #164]	@ (800cf44 <__lshift+0xd4>)
 800cea0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cea4:	f7fe fad6 	bl	800b454 <__assert_func>
 800cea8:	3101      	adds	r1, #1
 800ceaa:	005b      	lsls	r3, r3, #1
 800ceac:	e7ee      	b.n	800ce8c <__lshift+0x1c>
 800ceae:	2300      	movs	r3, #0
 800ceb0:	f100 0114 	add.w	r1, r0, #20
 800ceb4:	f100 0210 	add.w	r2, r0, #16
 800ceb8:	4618      	mov	r0, r3
 800ceba:	4553      	cmp	r3, sl
 800cebc:	db33      	blt.n	800cf26 <__lshift+0xb6>
 800cebe:	6920      	ldr	r0, [r4, #16]
 800cec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cec4:	f104 0314 	add.w	r3, r4, #20
 800cec8:	f019 091f 	ands.w	r9, r9, #31
 800cecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ced0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ced4:	d02b      	beq.n	800cf2e <__lshift+0xbe>
 800ced6:	f1c9 0e20 	rsb	lr, r9, #32
 800ceda:	468a      	mov	sl, r1
 800cedc:	2200      	movs	r2, #0
 800cede:	6818      	ldr	r0, [r3, #0]
 800cee0:	fa00 f009 	lsl.w	r0, r0, r9
 800cee4:	4310      	orrs	r0, r2
 800cee6:	f84a 0b04 	str.w	r0, [sl], #4
 800ceea:	f853 2b04 	ldr.w	r2, [r3], #4
 800ceee:	459c      	cmp	ip, r3
 800cef0:	fa22 f20e 	lsr.w	r2, r2, lr
 800cef4:	d8f3      	bhi.n	800cede <__lshift+0x6e>
 800cef6:	ebac 0304 	sub.w	r3, ip, r4
 800cefa:	3b15      	subs	r3, #21
 800cefc:	f023 0303 	bic.w	r3, r3, #3
 800cf00:	3304      	adds	r3, #4
 800cf02:	f104 0015 	add.w	r0, r4, #21
 800cf06:	4584      	cmp	ip, r0
 800cf08:	bf38      	it	cc
 800cf0a:	2304      	movcc	r3, #4
 800cf0c:	50ca      	str	r2, [r1, r3]
 800cf0e:	b10a      	cbz	r2, 800cf14 <__lshift+0xa4>
 800cf10:	f108 0602 	add.w	r6, r8, #2
 800cf14:	3e01      	subs	r6, #1
 800cf16:	4638      	mov	r0, r7
 800cf18:	612e      	str	r6, [r5, #16]
 800cf1a:	4621      	mov	r1, r4
 800cf1c:	f7ff fd90 	bl	800ca40 <_Bfree>
 800cf20:	4628      	mov	r0, r5
 800cf22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cf26:	f842 0f04 	str.w	r0, [r2, #4]!
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	e7c5      	b.n	800ceba <__lshift+0x4a>
 800cf2e:	3904      	subs	r1, #4
 800cf30:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf34:	f841 2f04 	str.w	r2, [r1, #4]!
 800cf38:	459c      	cmp	ip, r3
 800cf3a:	d8f9      	bhi.n	800cf30 <__lshift+0xc0>
 800cf3c:	e7ea      	b.n	800cf14 <__lshift+0xa4>
 800cf3e:	bf00      	nop
 800cf40:	0800f693 	.word	0x0800f693
 800cf44:	0800f704 	.word	0x0800f704

0800cf48 <__mcmp>:
 800cf48:	690a      	ldr	r2, [r1, #16]
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	6900      	ldr	r0, [r0, #16]
 800cf4e:	1a80      	subs	r0, r0, r2
 800cf50:	b530      	push	{r4, r5, lr}
 800cf52:	d10e      	bne.n	800cf72 <__mcmp+0x2a>
 800cf54:	3314      	adds	r3, #20
 800cf56:	3114      	adds	r1, #20
 800cf58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cf5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cf60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cf64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cf68:	4295      	cmp	r5, r2
 800cf6a:	d003      	beq.n	800cf74 <__mcmp+0x2c>
 800cf6c:	d205      	bcs.n	800cf7a <__mcmp+0x32>
 800cf6e:	f04f 30ff 	mov.w	r0, #4294967295
 800cf72:	bd30      	pop	{r4, r5, pc}
 800cf74:	42a3      	cmp	r3, r4
 800cf76:	d3f3      	bcc.n	800cf60 <__mcmp+0x18>
 800cf78:	e7fb      	b.n	800cf72 <__mcmp+0x2a>
 800cf7a:	2001      	movs	r0, #1
 800cf7c:	e7f9      	b.n	800cf72 <__mcmp+0x2a>
	...

0800cf80 <__mdiff>:
 800cf80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf84:	4689      	mov	r9, r1
 800cf86:	4606      	mov	r6, r0
 800cf88:	4611      	mov	r1, r2
 800cf8a:	4648      	mov	r0, r9
 800cf8c:	4614      	mov	r4, r2
 800cf8e:	f7ff ffdb 	bl	800cf48 <__mcmp>
 800cf92:	1e05      	subs	r5, r0, #0
 800cf94:	d112      	bne.n	800cfbc <__mdiff+0x3c>
 800cf96:	4629      	mov	r1, r5
 800cf98:	4630      	mov	r0, r6
 800cf9a:	f7ff fd11 	bl	800c9c0 <_Balloc>
 800cf9e:	4602      	mov	r2, r0
 800cfa0:	b928      	cbnz	r0, 800cfae <__mdiff+0x2e>
 800cfa2:	4b3f      	ldr	r3, [pc, #252]	@ (800d0a0 <__mdiff+0x120>)
 800cfa4:	f240 2137 	movw	r1, #567	@ 0x237
 800cfa8:	483e      	ldr	r0, [pc, #248]	@ (800d0a4 <__mdiff+0x124>)
 800cfaa:	f7fe fa53 	bl	800b454 <__assert_func>
 800cfae:	2301      	movs	r3, #1
 800cfb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cfb4:	4610      	mov	r0, r2
 800cfb6:	b003      	add	sp, #12
 800cfb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cfbc:	bfbc      	itt	lt
 800cfbe:	464b      	movlt	r3, r9
 800cfc0:	46a1      	movlt	r9, r4
 800cfc2:	4630      	mov	r0, r6
 800cfc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cfc8:	bfba      	itte	lt
 800cfca:	461c      	movlt	r4, r3
 800cfcc:	2501      	movlt	r5, #1
 800cfce:	2500      	movge	r5, #0
 800cfd0:	f7ff fcf6 	bl	800c9c0 <_Balloc>
 800cfd4:	4602      	mov	r2, r0
 800cfd6:	b918      	cbnz	r0, 800cfe0 <__mdiff+0x60>
 800cfd8:	4b31      	ldr	r3, [pc, #196]	@ (800d0a0 <__mdiff+0x120>)
 800cfda:	f240 2145 	movw	r1, #581	@ 0x245
 800cfde:	e7e3      	b.n	800cfa8 <__mdiff+0x28>
 800cfe0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cfe4:	6926      	ldr	r6, [r4, #16]
 800cfe6:	60c5      	str	r5, [r0, #12]
 800cfe8:	f109 0310 	add.w	r3, r9, #16
 800cfec:	f109 0514 	add.w	r5, r9, #20
 800cff0:	f104 0e14 	add.w	lr, r4, #20
 800cff4:	f100 0b14 	add.w	fp, r0, #20
 800cff8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cffc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d000:	9301      	str	r3, [sp, #4]
 800d002:	46d9      	mov	r9, fp
 800d004:	f04f 0c00 	mov.w	ip, #0
 800d008:	9b01      	ldr	r3, [sp, #4]
 800d00a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d00e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d012:	9301      	str	r3, [sp, #4]
 800d014:	fa1f f38a 	uxth.w	r3, sl
 800d018:	4619      	mov	r1, r3
 800d01a:	b283      	uxth	r3, r0
 800d01c:	1acb      	subs	r3, r1, r3
 800d01e:	0c00      	lsrs	r0, r0, #16
 800d020:	4463      	add	r3, ip
 800d022:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d026:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d02a:	b29b      	uxth	r3, r3
 800d02c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d030:	4576      	cmp	r6, lr
 800d032:	f849 3b04 	str.w	r3, [r9], #4
 800d036:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d03a:	d8e5      	bhi.n	800d008 <__mdiff+0x88>
 800d03c:	1b33      	subs	r3, r6, r4
 800d03e:	3b15      	subs	r3, #21
 800d040:	f023 0303 	bic.w	r3, r3, #3
 800d044:	3415      	adds	r4, #21
 800d046:	3304      	adds	r3, #4
 800d048:	42a6      	cmp	r6, r4
 800d04a:	bf38      	it	cc
 800d04c:	2304      	movcc	r3, #4
 800d04e:	441d      	add	r5, r3
 800d050:	445b      	add	r3, fp
 800d052:	461e      	mov	r6, r3
 800d054:	462c      	mov	r4, r5
 800d056:	4544      	cmp	r4, r8
 800d058:	d30e      	bcc.n	800d078 <__mdiff+0xf8>
 800d05a:	f108 0103 	add.w	r1, r8, #3
 800d05e:	1b49      	subs	r1, r1, r5
 800d060:	f021 0103 	bic.w	r1, r1, #3
 800d064:	3d03      	subs	r5, #3
 800d066:	45a8      	cmp	r8, r5
 800d068:	bf38      	it	cc
 800d06a:	2100      	movcc	r1, #0
 800d06c:	440b      	add	r3, r1
 800d06e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d072:	b191      	cbz	r1, 800d09a <__mdiff+0x11a>
 800d074:	6117      	str	r7, [r2, #16]
 800d076:	e79d      	b.n	800cfb4 <__mdiff+0x34>
 800d078:	f854 1b04 	ldr.w	r1, [r4], #4
 800d07c:	46e6      	mov	lr, ip
 800d07e:	0c08      	lsrs	r0, r1, #16
 800d080:	fa1c fc81 	uxtah	ip, ip, r1
 800d084:	4471      	add	r1, lr
 800d086:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d08a:	b289      	uxth	r1, r1
 800d08c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d090:	f846 1b04 	str.w	r1, [r6], #4
 800d094:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d098:	e7dd      	b.n	800d056 <__mdiff+0xd6>
 800d09a:	3f01      	subs	r7, #1
 800d09c:	e7e7      	b.n	800d06e <__mdiff+0xee>
 800d09e:	bf00      	nop
 800d0a0:	0800f693 	.word	0x0800f693
 800d0a4:	0800f704 	.word	0x0800f704

0800d0a8 <__ulp>:
 800d0a8:	b082      	sub	sp, #8
 800d0aa:	ed8d 0b00 	vstr	d0, [sp]
 800d0ae:	9a01      	ldr	r2, [sp, #4]
 800d0b0:	4b0f      	ldr	r3, [pc, #60]	@ (800d0f0 <__ulp+0x48>)
 800d0b2:	4013      	ands	r3, r2
 800d0b4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	dc08      	bgt.n	800d0ce <__ulp+0x26>
 800d0bc:	425b      	negs	r3, r3
 800d0be:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d0c2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d0c6:	da04      	bge.n	800d0d2 <__ulp+0x2a>
 800d0c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d0cc:	4113      	asrs	r3, r2
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	e008      	b.n	800d0e4 <__ulp+0x3c>
 800d0d2:	f1a2 0314 	sub.w	r3, r2, #20
 800d0d6:	2b1e      	cmp	r3, #30
 800d0d8:	bfda      	itte	le
 800d0da:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d0de:	40da      	lsrle	r2, r3
 800d0e0:	2201      	movgt	r2, #1
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	4619      	mov	r1, r3
 800d0e6:	4610      	mov	r0, r2
 800d0e8:	ec41 0b10 	vmov	d0, r0, r1
 800d0ec:	b002      	add	sp, #8
 800d0ee:	4770      	bx	lr
 800d0f0:	7ff00000 	.word	0x7ff00000

0800d0f4 <__b2d>:
 800d0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f8:	6906      	ldr	r6, [r0, #16]
 800d0fa:	f100 0814 	add.w	r8, r0, #20
 800d0fe:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d102:	1f37      	subs	r7, r6, #4
 800d104:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d108:	4610      	mov	r0, r2
 800d10a:	f7ff fd4b 	bl	800cba4 <__hi0bits>
 800d10e:	f1c0 0320 	rsb	r3, r0, #32
 800d112:	280a      	cmp	r0, #10
 800d114:	600b      	str	r3, [r1, #0]
 800d116:	491b      	ldr	r1, [pc, #108]	@ (800d184 <__b2d+0x90>)
 800d118:	dc15      	bgt.n	800d146 <__b2d+0x52>
 800d11a:	f1c0 0c0b 	rsb	ip, r0, #11
 800d11e:	fa22 f30c 	lsr.w	r3, r2, ip
 800d122:	45b8      	cmp	r8, r7
 800d124:	ea43 0501 	orr.w	r5, r3, r1
 800d128:	bf34      	ite	cc
 800d12a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d12e:	2300      	movcs	r3, #0
 800d130:	3015      	adds	r0, #21
 800d132:	fa02 f000 	lsl.w	r0, r2, r0
 800d136:	fa23 f30c 	lsr.w	r3, r3, ip
 800d13a:	4303      	orrs	r3, r0
 800d13c:	461c      	mov	r4, r3
 800d13e:	ec45 4b10 	vmov	d0, r4, r5
 800d142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d146:	45b8      	cmp	r8, r7
 800d148:	bf3a      	itte	cc
 800d14a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d14e:	f1a6 0708 	subcc.w	r7, r6, #8
 800d152:	2300      	movcs	r3, #0
 800d154:	380b      	subs	r0, #11
 800d156:	d012      	beq.n	800d17e <__b2d+0x8a>
 800d158:	f1c0 0120 	rsb	r1, r0, #32
 800d15c:	fa23 f401 	lsr.w	r4, r3, r1
 800d160:	4082      	lsls	r2, r0
 800d162:	4322      	orrs	r2, r4
 800d164:	4547      	cmp	r7, r8
 800d166:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d16a:	bf8c      	ite	hi
 800d16c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d170:	2200      	movls	r2, #0
 800d172:	4083      	lsls	r3, r0
 800d174:	40ca      	lsrs	r2, r1
 800d176:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d17a:	4313      	orrs	r3, r2
 800d17c:	e7de      	b.n	800d13c <__b2d+0x48>
 800d17e:	ea42 0501 	orr.w	r5, r2, r1
 800d182:	e7db      	b.n	800d13c <__b2d+0x48>
 800d184:	3ff00000 	.word	0x3ff00000

0800d188 <__d2b>:
 800d188:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d18c:	460f      	mov	r7, r1
 800d18e:	2101      	movs	r1, #1
 800d190:	ec59 8b10 	vmov	r8, r9, d0
 800d194:	4616      	mov	r6, r2
 800d196:	f7ff fc13 	bl	800c9c0 <_Balloc>
 800d19a:	4604      	mov	r4, r0
 800d19c:	b930      	cbnz	r0, 800d1ac <__d2b+0x24>
 800d19e:	4602      	mov	r2, r0
 800d1a0:	4b23      	ldr	r3, [pc, #140]	@ (800d230 <__d2b+0xa8>)
 800d1a2:	4824      	ldr	r0, [pc, #144]	@ (800d234 <__d2b+0xac>)
 800d1a4:	f240 310f 	movw	r1, #783	@ 0x30f
 800d1a8:	f7fe f954 	bl	800b454 <__assert_func>
 800d1ac:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d1b0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d1b4:	b10d      	cbz	r5, 800d1ba <__d2b+0x32>
 800d1b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d1ba:	9301      	str	r3, [sp, #4]
 800d1bc:	f1b8 0300 	subs.w	r3, r8, #0
 800d1c0:	d023      	beq.n	800d20a <__d2b+0x82>
 800d1c2:	4668      	mov	r0, sp
 800d1c4:	9300      	str	r3, [sp, #0]
 800d1c6:	f7ff fd0c 	bl	800cbe2 <__lo0bits>
 800d1ca:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d1ce:	b1d0      	cbz	r0, 800d206 <__d2b+0x7e>
 800d1d0:	f1c0 0320 	rsb	r3, r0, #32
 800d1d4:	fa02 f303 	lsl.w	r3, r2, r3
 800d1d8:	430b      	orrs	r3, r1
 800d1da:	40c2      	lsrs	r2, r0
 800d1dc:	6163      	str	r3, [r4, #20]
 800d1de:	9201      	str	r2, [sp, #4]
 800d1e0:	9b01      	ldr	r3, [sp, #4]
 800d1e2:	61a3      	str	r3, [r4, #24]
 800d1e4:	2b00      	cmp	r3, #0
 800d1e6:	bf0c      	ite	eq
 800d1e8:	2201      	moveq	r2, #1
 800d1ea:	2202      	movne	r2, #2
 800d1ec:	6122      	str	r2, [r4, #16]
 800d1ee:	b1a5      	cbz	r5, 800d21a <__d2b+0x92>
 800d1f0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d1f4:	4405      	add	r5, r0
 800d1f6:	603d      	str	r5, [r7, #0]
 800d1f8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d1fc:	6030      	str	r0, [r6, #0]
 800d1fe:	4620      	mov	r0, r4
 800d200:	b003      	add	sp, #12
 800d202:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d206:	6161      	str	r1, [r4, #20]
 800d208:	e7ea      	b.n	800d1e0 <__d2b+0x58>
 800d20a:	a801      	add	r0, sp, #4
 800d20c:	f7ff fce9 	bl	800cbe2 <__lo0bits>
 800d210:	9b01      	ldr	r3, [sp, #4]
 800d212:	6163      	str	r3, [r4, #20]
 800d214:	3020      	adds	r0, #32
 800d216:	2201      	movs	r2, #1
 800d218:	e7e8      	b.n	800d1ec <__d2b+0x64>
 800d21a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d21e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d222:	6038      	str	r0, [r7, #0]
 800d224:	6918      	ldr	r0, [r3, #16]
 800d226:	f7ff fcbd 	bl	800cba4 <__hi0bits>
 800d22a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d22e:	e7e5      	b.n	800d1fc <__d2b+0x74>
 800d230:	0800f693 	.word	0x0800f693
 800d234:	0800f704 	.word	0x0800f704

0800d238 <__ratio>:
 800d238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d23c:	b085      	sub	sp, #20
 800d23e:	e9cd 1000 	strd	r1, r0, [sp]
 800d242:	a902      	add	r1, sp, #8
 800d244:	f7ff ff56 	bl	800d0f4 <__b2d>
 800d248:	9800      	ldr	r0, [sp, #0]
 800d24a:	a903      	add	r1, sp, #12
 800d24c:	ec55 4b10 	vmov	r4, r5, d0
 800d250:	f7ff ff50 	bl	800d0f4 <__b2d>
 800d254:	9b01      	ldr	r3, [sp, #4]
 800d256:	6919      	ldr	r1, [r3, #16]
 800d258:	9b00      	ldr	r3, [sp, #0]
 800d25a:	691b      	ldr	r3, [r3, #16]
 800d25c:	1ac9      	subs	r1, r1, r3
 800d25e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d262:	1a9b      	subs	r3, r3, r2
 800d264:	ec5b ab10 	vmov	sl, fp, d0
 800d268:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	bfce      	itee	gt
 800d270:	462a      	movgt	r2, r5
 800d272:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d276:	465a      	movle	r2, fp
 800d278:	462f      	mov	r7, r5
 800d27a:	46d9      	mov	r9, fp
 800d27c:	bfcc      	ite	gt
 800d27e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d282:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d286:	464b      	mov	r3, r9
 800d288:	4652      	mov	r2, sl
 800d28a:	4620      	mov	r0, r4
 800d28c:	4639      	mov	r1, r7
 800d28e:	f7f3 fadd 	bl	800084c <__aeabi_ddiv>
 800d292:	ec41 0b10 	vmov	d0, r0, r1
 800d296:	b005      	add	sp, #20
 800d298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d29c <__copybits>:
 800d29c:	3901      	subs	r1, #1
 800d29e:	b570      	push	{r4, r5, r6, lr}
 800d2a0:	1149      	asrs	r1, r1, #5
 800d2a2:	6914      	ldr	r4, [r2, #16]
 800d2a4:	3101      	adds	r1, #1
 800d2a6:	f102 0314 	add.w	r3, r2, #20
 800d2aa:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d2ae:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d2b2:	1f05      	subs	r5, r0, #4
 800d2b4:	42a3      	cmp	r3, r4
 800d2b6:	d30c      	bcc.n	800d2d2 <__copybits+0x36>
 800d2b8:	1aa3      	subs	r3, r4, r2
 800d2ba:	3b11      	subs	r3, #17
 800d2bc:	f023 0303 	bic.w	r3, r3, #3
 800d2c0:	3211      	adds	r2, #17
 800d2c2:	42a2      	cmp	r2, r4
 800d2c4:	bf88      	it	hi
 800d2c6:	2300      	movhi	r3, #0
 800d2c8:	4418      	add	r0, r3
 800d2ca:	2300      	movs	r3, #0
 800d2cc:	4288      	cmp	r0, r1
 800d2ce:	d305      	bcc.n	800d2dc <__copybits+0x40>
 800d2d0:	bd70      	pop	{r4, r5, r6, pc}
 800d2d2:	f853 6b04 	ldr.w	r6, [r3], #4
 800d2d6:	f845 6f04 	str.w	r6, [r5, #4]!
 800d2da:	e7eb      	b.n	800d2b4 <__copybits+0x18>
 800d2dc:	f840 3b04 	str.w	r3, [r0], #4
 800d2e0:	e7f4      	b.n	800d2cc <__copybits+0x30>

0800d2e2 <__any_on>:
 800d2e2:	f100 0214 	add.w	r2, r0, #20
 800d2e6:	6900      	ldr	r0, [r0, #16]
 800d2e8:	114b      	asrs	r3, r1, #5
 800d2ea:	4298      	cmp	r0, r3
 800d2ec:	b510      	push	{r4, lr}
 800d2ee:	db11      	blt.n	800d314 <__any_on+0x32>
 800d2f0:	dd0a      	ble.n	800d308 <__any_on+0x26>
 800d2f2:	f011 011f 	ands.w	r1, r1, #31
 800d2f6:	d007      	beq.n	800d308 <__any_on+0x26>
 800d2f8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d2fc:	fa24 f001 	lsr.w	r0, r4, r1
 800d300:	fa00 f101 	lsl.w	r1, r0, r1
 800d304:	428c      	cmp	r4, r1
 800d306:	d10b      	bne.n	800d320 <__any_on+0x3e>
 800d308:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d30c:	4293      	cmp	r3, r2
 800d30e:	d803      	bhi.n	800d318 <__any_on+0x36>
 800d310:	2000      	movs	r0, #0
 800d312:	bd10      	pop	{r4, pc}
 800d314:	4603      	mov	r3, r0
 800d316:	e7f7      	b.n	800d308 <__any_on+0x26>
 800d318:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d31c:	2900      	cmp	r1, #0
 800d31e:	d0f5      	beq.n	800d30c <__any_on+0x2a>
 800d320:	2001      	movs	r0, #1
 800d322:	e7f6      	b.n	800d312 <__any_on+0x30>

0800d324 <_strtol_l.constprop.0>:
 800d324:	2b24      	cmp	r3, #36	@ 0x24
 800d326:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d32a:	4686      	mov	lr, r0
 800d32c:	4690      	mov	r8, r2
 800d32e:	d801      	bhi.n	800d334 <_strtol_l.constprop.0+0x10>
 800d330:	2b01      	cmp	r3, #1
 800d332:	d106      	bne.n	800d342 <_strtol_l.constprop.0+0x1e>
 800d334:	f7fe f842 	bl	800b3bc <__errno>
 800d338:	2316      	movs	r3, #22
 800d33a:	6003      	str	r3, [r0, #0]
 800d33c:	2000      	movs	r0, #0
 800d33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d342:	4834      	ldr	r0, [pc, #208]	@ (800d414 <_strtol_l.constprop.0+0xf0>)
 800d344:	460d      	mov	r5, r1
 800d346:	462a      	mov	r2, r5
 800d348:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d34c:	5d06      	ldrb	r6, [r0, r4]
 800d34e:	f016 0608 	ands.w	r6, r6, #8
 800d352:	d1f8      	bne.n	800d346 <_strtol_l.constprop.0+0x22>
 800d354:	2c2d      	cmp	r4, #45	@ 0x2d
 800d356:	d12d      	bne.n	800d3b4 <_strtol_l.constprop.0+0x90>
 800d358:	782c      	ldrb	r4, [r5, #0]
 800d35a:	2601      	movs	r6, #1
 800d35c:	1c95      	adds	r5, r2, #2
 800d35e:	f033 0210 	bics.w	r2, r3, #16
 800d362:	d109      	bne.n	800d378 <_strtol_l.constprop.0+0x54>
 800d364:	2c30      	cmp	r4, #48	@ 0x30
 800d366:	d12a      	bne.n	800d3be <_strtol_l.constprop.0+0x9a>
 800d368:	782a      	ldrb	r2, [r5, #0]
 800d36a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d36e:	2a58      	cmp	r2, #88	@ 0x58
 800d370:	d125      	bne.n	800d3be <_strtol_l.constprop.0+0x9a>
 800d372:	786c      	ldrb	r4, [r5, #1]
 800d374:	2310      	movs	r3, #16
 800d376:	3502      	adds	r5, #2
 800d378:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800d37c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d380:	2200      	movs	r2, #0
 800d382:	fbbc f9f3 	udiv	r9, ip, r3
 800d386:	4610      	mov	r0, r2
 800d388:	fb03 ca19 	mls	sl, r3, r9, ip
 800d38c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800d390:	2f09      	cmp	r7, #9
 800d392:	d81b      	bhi.n	800d3cc <_strtol_l.constprop.0+0xa8>
 800d394:	463c      	mov	r4, r7
 800d396:	42a3      	cmp	r3, r4
 800d398:	dd27      	ble.n	800d3ea <_strtol_l.constprop.0+0xc6>
 800d39a:	1c57      	adds	r7, r2, #1
 800d39c:	d007      	beq.n	800d3ae <_strtol_l.constprop.0+0x8a>
 800d39e:	4581      	cmp	r9, r0
 800d3a0:	d320      	bcc.n	800d3e4 <_strtol_l.constprop.0+0xc0>
 800d3a2:	d101      	bne.n	800d3a8 <_strtol_l.constprop.0+0x84>
 800d3a4:	45a2      	cmp	sl, r4
 800d3a6:	db1d      	blt.n	800d3e4 <_strtol_l.constprop.0+0xc0>
 800d3a8:	fb00 4003 	mla	r0, r0, r3, r4
 800d3ac:	2201      	movs	r2, #1
 800d3ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d3b2:	e7eb      	b.n	800d38c <_strtol_l.constprop.0+0x68>
 800d3b4:	2c2b      	cmp	r4, #43	@ 0x2b
 800d3b6:	bf04      	itt	eq
 800d3b8:	782c      	ldrbeq	r4, [r5, #0]
 800d3ba:	1c95      	addeq	r5, r2, #2
 800d3bc:	e7cf      	b.n	800d35e <_strtol_l.constprop.0+0x3a>
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d1da      	bne.n	800d378 <_strtol_l.constprop.0+0x54>
 800d3c2:	2c30      	cmp	r4, #48	@ 0x30
 800d3c4:	bf0c      	ite	eq
 800d3c6:	2308      	moveq	r3, #8
 800d3c8:	230a      	movne	r3, #10
 800d3ca:	e7d5      	b.n	800d378 <_strtol_l.constprop.0+0x54>
 800d3cc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800d3d0:	2f19      	cmp	r7, #25
 800d3d2:	d801      	bhi.n	800d3d8 <_strtol_l.constprop.0+0xb4>
 800d3d4:	3c37      	subs	r4, #55	@ 0x37
 800d3d6:	e7de      	b.n	800d396 <_strtol_l.constprop.0+0x72>
 800d3d8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800d3dc:	2f19      	cmp	r7, #25
 800d3de:	d804      	bhi.n	800d3ea <_strtol_l.constprop.0+0xc6>
 800d3e0:	3c57      	subs	r4, #87	@ 0x57
 800d3e2:	e7d8      	b.n	800d396 <_strtol_l.constprop.0+0x72>
 800d3e4:	f04f 32ff 	mov.w	r2, #4294967295
 800d3e8:	e7e1      	b.n	800d3ae <_strtol_l.constprop.0+0x8a>
 800d3ea:	1c53      	adds	r3, r2, #1
 800d3ec:	d108      	bne.n	800d400 <_strtol_l.constprop.0+0xdc>
 800d3ee:	2322      	movs	r3, #34	@ 0x22
 800d3f0:	f8ce 3000 	str.w	r3, [lr]
 800d3f4:	4660      	mov	r0, ip
 800d3f6:	f1b8 0f00 	cmp.w	r8, #0
 800d3fa:	d0a0      	beq.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d3fc:	1e69      	subs	r1, r5, #1
 800d3fe:	e006      	b.n	800d40e <_strtol_l.constprop.0+0xea>
 800d400:	b106      	cbz	r6, 800d404 <_strtol_l.constprop.0+0xe0>
 800d402:	4240      	negs	r0, r0
 800d404:	f1b8 0f00 	cmp.w	r8, #0
 800d408:	d099      	beq.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d40a:	2a00      	cmp	r2, #0
 800d40c:	d1f6      	bne.n	800d3fc <_strtol_l.constprop.0+0xd8>
 800d40e:	f8c8 1000 	str.w	r1, [r8]
 800d412:	e794      	b.n	800d33e <_strtol_l.constprop.0+0x1a>
 800d414:	0800f861 	.word	0x0800f861

0800d418 <_strtol_r>:
 800d418:	f7ff bf84 	b.w	800d324 <_strtol_l.constprop.0>

0800d41c <__ascii_wctomb>:
 800d41c:	4603      	mov	r3, r0
 800d41e:	4608      	mov	r0, r1
 800d420:	b141      	cbz	r1, 800d434 <__ascii_wctomb+0x18>
 800d422:	2aff      	cmp	r2, #255	@ 0xff
 800d424:	d904      	bls.n	800d430 <__ascii_wctomb+0x14>
 800d426:	228a      	movs	r2, #138	@ 0x8a
 800d428:	601a      	str	r2, [r3, #0]
 800d42a:	f04f 30ff 	mov.w	r0, #4294967295
 800d42e:	4770      	bx	lr
 800d430:	700a      	strb	r2, [r1, #0]
 800d432:	2001      	movs	r0, #1
 800d434:	4770      	bx	lr

0800d436 <__ssputs_r>:
 800d436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d43a:	688e      	ldr	r6, [r1, #8]
 800d43c:	461f      	mov	r7, r3
 800d43e:	42be      	cmp	r6, r7
 800d440:	680b      	ldr	r3, [r1, #0]
 800d442:	4682      	mov	sl, r0
 800d444:	460c      	mov	r4, r1
 800d446:	4690      	mov	r8, r2
 800d448:	d82d      	bhi.n	800d4a6 <__ssputs_r+0x70>
 800d44a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d44e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d452:	d026      	beq.n	800d4a2 <__ssputs_r+0x6c>
 800d454:	6965      	ldr	r5, [r4, #20]
 800d456:	6909      	ldr	r1, [r1, #16]
 800d458:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d45c:	eba3 0901 	sub.w	r9, r3, r1
 800d460:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d464:	1c7b      	adds	r3, r7, #1
 800d466:	444b      	add	r3, r9
 800d468:	106d      	asrs	r5, r5, #1
 800d46a:	429d      	cmp	r5, r3
 800d46c:	bf38      	it	cc
 800d46e:	461d      	movcc	r5, r3
 800d470:	0553      	lsls	r3, r2, #21
 800d472:	d527      	bpl.n	800d4c4 <__ssputs_r+0x8e>
 800d474:	4629      	mov	r1, r5
 800d476:	f7ff fa05 	bl	800c884 <_malloc_r>
 800d47a:	4606      	mov	r6, r0
 800d47c:	b360      	cbz	r0, 800d4d8 <__ssputs_r+0xa2>
 800d47e:	6921      	ldr	r1, [r4, #16]
 800d480:	464a      	mov	r2, r9
 800d482:	f7fd ffc8 	bl	800b416 <memcpy>
 800d486:	89a3      	ldrh	r3, [r4, #12]
 800d488:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d48c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d490:	81a3      	strh	r3, [r4, #12]
 800d492:	6126      	str	r6, [r4, #16]
 800d494:	6165      	str	r5, [r4, #20]
 800d496:	444e      	add	r6, r9
 800d498:	eba5 0509 	sub.w	r5, r5, r9
 800d49c:	6026      	str	r6, [r4, #0]
 800d49e:	60a5      	str	r5, [r4, #8]
 800d4a0:	463e      	mov	r6, r7
 800d4a2:	42be      	cmp	r6, r7
 800d4a4:	d900      	bls.n	800d4a8 <__ssputs_r+0x72>
 800d4a6:	463e      	mov	r6, r7
 800d4a8:	6820      	ldr	r0, [r4, #0]
 800d4aa:	4632      	mov	r2, r6
 800d4ac:	4641      	mov	r1, r8
 800d4ae:	f000 fb7b 	bl	800dba8 <memmove>
 800d4b2:	68a3      	ldr	r3, [r4, #8]
 800d4b4:	1b9b      	subs	r3, r3, r6
 800d4b6:	60a3      	str	r3, [r4, #8]
 800d4b8:	6823      	ldr	r3, [r4, #0]
 800d4ba:	4433      	add	r3, r6
 800d4bc:	6023      	str	r3, [r4, #0]
 800d4be:	2000      	movs	r0, #0
 800d4c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4c4:	462a      	mov	r2, r5
 800d4c6:	f000 fbd6 	bl	800dc76 <_realloc_r>
 800d4ca:	4606      	mov	r6, r0
 800d4cc:	2800      	cmp	r0, #0
 800d4ce:	d1e0      	bne.n	800d492 <__ssputs_r+0x5c>
 800d4d0:	6921      	ldr	r1, [r4, #16]
 800d4d2:	4650      	mov	r0, sl
 800d4d4:	f7fe fe28 	bl	800c128 <_free_r>
 800d4d8:	230c      	movs	r3, #12
 800d4da:	f8ca 3000 	str.w	r3, [sl]
 800d4de:	89a3      	ldrh	r3, [r4, #12]
 800d4e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d4e4:	81a3      	strh	r3, [r4, #12]
 800d4e6:	f04f 30ff 	mov.w	r0, #4294967295
 800d4ea:	e7e9      	b.n	800d4c0 <__ssputs_r+0x8a>

0800d4ec <_svfiprintf_r>:
 800d4ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4f0:	4698      	mov	r8, r3
 800d4f2:	898b      	ldrh	r3, [r1, #12]
 800d4f4:	061b      	lsls	r3, r3, #24
 800d4f6:	b09d      	sub	sp, #116	@ 0x74
 800d4f8:	4607      	mov	r7, r0
 800d4fa:	460d      	mov	r5, r1
 800d4fc:	4614      	mov	r4, r2
 800d4fe:	d510      	bpl.n	800d522 <_svfiprintf_r+0x36>
 800d500:	690b      	ldr	r3, [r1, #16]
 800d502:	b973      	cbnz	r3, 800d522 <_svfiprintf_r+0x36>
 800d504:	2140      	movs	r1, #64	@ 0x40
 800d506:	f7ff f9bd 	bl	800c884 <_malloc_r>
 800d50a:	6028      	str	r0, [r5, #0]
 800d50c:	6128      	str	r0, [r5, #16]
 800d50e:	b930      	cbnz	r0, 800d51e <_svfiprintf_r+0x32>
 800d510:	230c      	movs	r3, #12
 800d512:	603b      	str	r3, [r7, #0]
 800d514:	f04f 30ff 	mov.w	r0, #4294967295
 800d518:	b01d      	add	sp, #116	@ 0x74
 800d51a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d51e:	2340      	movs	r3, #64	@ 0x40
 800d520:	616b      	str	r3, [r5, #20]
 800d522:	2300      	movs	r3, #0
 800d524:	9309      	str	r3, [sp, #36]	@ 0x24
 800d526:	2320      	movs	r3, #32
 800d528:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d52c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d530:	2330      	movs	r3, #48	@ 0x30
 800d532:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d6d0 <_svfiprintf_r+0x1e4>
 800d536:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d53a:	f04f 0901 	mov.w	r9, #1
 800d53e:	4623      	mov	r3, r4
 800d540:	469a      	mov	sl, r3
 800d542:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d546:	b10a      	cbz	r2, 800d54c <_svfiprintf_r+0x60>
 800d548:	2a25      	cmp	r2, #37	@ 0x25
 800d54a:	d1f9      	bne.n	800d540 <_svfiprintf_r+0x54>
 800d54c:	ebba 0b04 	subs.w	fp, sl, r4
 800d550:	d00b      	beq.n	800d56a <_svfiprintf_r+0x7e>
 800d552:	465b      	mov	r3, fp
 800d554:	4622      	mov	r2, r4
 800d556:	4629      	mov	r1, r5
 800d558:	4638      	mov	r0, r7
 800d55a:	f7ff ff6c 	bl	800d436 <__ssputs_r>
 800d55e:	3001      	adds	r0, #1
 800d560:	f000 80a7 	beq.w	800d6b2 <_svfiprintf_r+0x1c6>
 800d564:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d566:	445a      	add	r2, fp
 800d568:	9209      	str	r2, [sp, #36]	@ 0x24
 800d56a:	f89a 3000 	ldrb.w	r3, [sl]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	f000 809f 	beq.w	800d6b2 <_svfiprintf_r+0x1c6>
 800d574:	2300      	movs	r3, #0
 800d576:	f04f 32ff 	mov.w	r2, #4294967295
 800d57a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d57e:	f10a 0a01 	add.w	sl, sl, #1
 800d582:	9304      	str	r3, [sp, #16]
 800d584:	9307      	str	r3, [sp, #28]
 800d586:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d58a:	931a      	str	r3, [sp, #104]	@ 0x68
 800d58c:	4654      	mov	r4, sl
 800d58e:	2205      	movs	r2, #5
 800d590:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d594:	484e      	ldr	r0, [pc, #312]	@ (800d6d0 <_svfiprintf_r+0x1e4>)
 800d596:	f7f2 fe1b 	bl	80001d0 <memchr>
 800d59a:	9a04      	ldr	r2, [sp, #16]
 800d59c:	b9d8      	cbnz	r0, 800d5d6 <_svfiprintf_r+0xea>
 800d59e:	06d0      	lsls	r0, r2, #27
 800d5a0:	bf44      	itt	mi
 800d5a2:	2320      	movmi	r3, #32
 800d5a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5a8:	0711      	lsls	r1, r2, #28
 800d5aa:	bf44      	itt	mi
 800d5ac:	232b      	movmi	r3, #43	@ 0x2b
 800d5ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d5b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d5b6:	2b2a      	cmp	r3, #42	@ 0x2a
 800d5b8:	d015      	beq.n	800d5e6 <_svfiprintf_r+0xfa>
 800d5ba:	9a07      	ldr	r2, [sp, #28]
 800d5bc:	4654      	mov	r4, sl
 800d5be:	2000      	movs	r0, #0
 800d5c0:	f04f 0c0a 	mov.w	ip, #10
 800d5c4:	4621      	mov	r1, r4
 800d5c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5ca:	3b30      	subs	r3, #48	@ 0x30
 800d5cc:	2b09      	cmp	r3, #9
 800d5ce:	d94b      	bls.n	800d668 <_svfiprintf_r+0x17c>
 800d5d0:	b1b0      	cbz	r0, 800d600 <_svfiprintf_r+0x114>
 800d5d2:	9207      	str	r2, [sp, #28]
 800d5d4:	e014      	b.n	800d600 <_svfiprintf_r+0x114>
 800d5d6:	eba0 0308 	sub.w	r3, r0, r8
 800d5da:	fa09 f303 	lsl.w	r3, r9, r3
 800d5de:	4313      	orrs	r3, r2
 800d5e0:	9304      	str	r3, [sp, #16]
 800d5e2:	46a2      	mov	sl, r4
 800d5e4:	e7d2      	b.n	800d58c <_svfiprintf_r+0xa0>
 800d5e6:	9b03      	ldr	r3, [sp, #12]
 800d5e8:	1d19      	adds	r1, r3, #4
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	9103      	str	r1, [sp, #12]
 800d5ee:	2b00      	cmp	r3, #0
 800d5f0:	bfbb      	ittet	lt
 800d5f2:	425b      	neglt	r3, r3
 800d5f4:	f042 0202 	orrlt.w	r2, r2, #2
 800d5f8:	9307      	strge	r3, [sp, #28]
 800d5fa:	9307      	strlt	r3, [sp, #28]
 800d5fc:	bfb8      	it	lt
 800d5fe:	9204      	strlt	r2, [sp, #16]
 800d600:	7823      	ldrb	r3, [r4, #0]
 800d602:	2b2e      	cmp	r3, #46	@ 0x2e
 800d604:	d10a      	bne.n	800d61c <_svfiprintf_r+0x130>
 800d606:	7863      	ldrb	r3, [r4, #1]
 800d608:	2b2a      	cmp	r3, #42	@ 0x2a
 800d60a:	d132      	bne.n	800d672 <_svfiprintf_r+0x186>
 800d60c:	9b03      	ldr	r3, [sp, #12]
 800d60e:	1d1a      	adds	r2, r3, #4
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	9203      	str	r2, [sp, #12]
 800d614:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d618:	3402      	adds	r4, #2
 800d61a:	9305      	str	r3, [sp, #20]
 800d61c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d6e0 <_svfiprintf_r+0x1f4>
 800d620:	7821      	ldrb	r1, [r4, #0]
 800d622:	2203      	movs	r2, #3
 800d624:	4650      	mov	r0, sl
 800d626:	f7f2 fdd3 	bl	80001d0 <memchr>
 800d62a:	b138      	cbz	r0, 800d63c <_svfiprintf_r+0x150>
 800d62c:	9b04      	ldr	r3, [sp, #16]
 800d62e:	eba0 000a 	sub.w	r0, r0, sl
 800d632:	2240      	movs	r2, #64	@ 0x40
 800d634:	4082      	lsls	r2, r0
 800d636:	4313      	orrs	r3, r2
 800d638:	3401      	adds	r4, #1
 800d63a:	9304      	str	r3, [sp, #16]
 800d63c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d640:	4824      	ldr	r0, [pc, #144]	@ (800d6d4 <_svfiprintf_r+0x1e8>)
 800d642:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d646:	2206      	movs	r2, #6
 800d648:	f7f2 fdc2 	bl	80001d0 <memchr>
 800d64c:	2800      	cmp	r0, #0
 800d64e:	d036      	beq.n	800d6be <_svfiprintf_r+0x1d2>
 800d650:	4b21      	ldr	r3, [pc, #132]	@ (800d6d8 <_svfiprintf_r+0x1ec>)
 800d652:	bb1b      	cbnz	r3, 800d69c <_svfiprintf_r+0x1b0>
 800d654:	9b03      	ldr	r3, [sp, #12]
 800d656:	3307      	adds	r3, #7
 800d658:	f023 0307 	bic.w	r3, r3, #7
 800d65c:	3308      	adds	r3, #8
 800d65e:	9303      	str	r3, [sp, #12]
 800d660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d662:	4433      	add	r3, r6
 800d664:	9309      	str	r3, [sp, #36]	@ 0x24
 800d666:	e76a      	b.n	800d53e <_svfiprintf_r+0x52>
 800d668:	fb0c 3202 	mla	r2, ip, r2, r3
 800d66c:	460c      	mov	r4, r1
 800d66e:	2001      	movs	r0, #1
 800d670:	e7a8      	b.n	800d5c4 <_svfiprintf_r+0xd8>
 800d672:	2300      	movs	r3, #0
 800d674:	3401      	adds	r4, #1
 800d676:	9305      	str	r3, [sp, #20]
 800d678:	4619      	mov	r1, r3
 800d67a:	f04f 0c0a 	mov.w	ip, #10
 800d67e:	4620      	mov	r0, r4
 800d680:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d684:	3a30      	subs	r2, #48	@ 0x30
 800d686:	2a09      	cmp	r2, #9
 800d688:	d903      	bls.n	800d692 <_svfiprintf_r+0x1a6>
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d0c6      	beq.n	800d61c <_svfiprintf_r+0x130>
 800d68e:	9105      	str	r1, [sp, #20]
 800d690:	e7c4      	b.n	800d61c <_svfiprintf_r+0x130>
 800d692:	fb0c 2101 	mla	r1, ip, r1, r2
 800d696:	4604      	mov	r4, r0
 800d698:	2301      	movs	r3, #1
 800d69a:	e7f0      	b.n	800d67e <_svfiprintf_r+0x192>
 800d69c:	ab03      	add	r3, sp, #12
 800d69e:	9300      	str	r3, [sp, #0]
 800d6a0:	462a      	mov	r2, r5
 800d6a2:	4b0e      	ldr	r3, [pc, #56]	@ (800d6dc <_svfiprintf_r+0x1f0>)
 800d6a4:	a904      	add	r1, sp, #16
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	f7fc fd88 	bl	800a1bc <_printf_float>
 800d6ac:	1c42      	adds	r2, r0, #1
 800d6ae:	4606      	mov	r6, r0
 800d6b0:	d1d6      	bne.n	800d660 <_svfiprintf_r+0x174>
 800d6b2:	89ab      	ldrh	r3, [r5, #12]
 800d6b4:	065b      	lsls	r3, r3, #25
 800d6b6:	f53f af2d 	bmi.w	800d514 <_svfiprintf_r+0x28>
 800d6ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d6bc:	e72c      	b.n	800d518 <_svfiprintf_r+0x2c>
 800d6be:	ab03      	add	r3, sp, #12
 800d6c0:	9300      	str	r3, [sp, #0]
 800d6c2:	462a      	mov	r2, r5
 800d6c4:	4b05      	ldr	r3, [pc, #20]	@ (800d6dc <_svfiprintf_r+0x1f0>)
 800d6c6:	a904      	add	r1, sp, #16
 800d6c8:	4638      	mov	r0, r7
 800d6ca:	f7fd f80f 	bl	800a6ec <_printf_i>
 800d6ce:	e7ed      	b.n	800d6ac <_svfiprintf_r+0x1c0>
 800d6d0:	0800f961 	.word	0x0800f961
 800d6d4:	0800f96b 	.word	0x0800f96b
 800d6d8:	0800a1bd 	.word	0x0800a1bd
 800d6dc:	0800d437 	.word	0x0800d437
 800d6e0:	0800f967 	.word	0x0800f967

0800d6e4 <__sfputc_r>:
 800d6e4:	6893      	ldr	r3, [r2, #8]
 800d6e6:	3b01      	subs	r3, #1
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	b410      	push	{r4}
 800d6ec:	6093      	str	r3, [r2, #8]
 800d6ee:	da08      	bge.n	800d702 <__sfputc_r+0x1e>
 800d6f0:	6994      	ldr	r4, [r2, #24]
 800d6f2:	42a3      	cmp	r3, r4
 800d6f4:	db01      	blt.n	800d6fa <__sfputc_r+0x16>
 800d6f6:	290a      	cmp	r1, #10
 800d6f8:	d103      	bne.n	800d702 <__sfputc_r+0x1e>
 800d6fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d6fe:	f7fd bcf2 	b.w	800b0e6 <__swbuf_r>
 800d702:	6813      	ldr	r3, [r2, #0]
 800d704:	1c58      	adds	r0, r3, #1
 800d706:	6010      	str	r0, [r2, #0]
 800d708:	7019      	strb	r1, [r3, #0]
 800d70a:	4608      	mov	r0, r1
 800d70c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d710:	4770      	bx	lr

0800d712 <__sfputs_r>:
 800d712:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d714:	4606      	mov	r6, r0
 800d716:	460f      	mov	r7, r1
 800d718:	4614      	mov	r4, r2
 800d71a:	18d5      	adds	r5, r2, r3
 800d71c:	42ac      	cmp	r4, r5
 800d71e:	d101      	bne.n	800d724 <__sfputs_r+0x12>
 800d720:	2000      	movs	r0, #0
 800d722:	e007      	b.n	800d734 <__sfputs_r+0x22>
 800d724:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d728:	463a      	mov	r2, r7
 800d72a:	4630      	mov	r0, r6
 800d72c:	f7ff ffda 	bl	800d6e4 <__sfputc_r>
 800d730:	1c43      	adds	r3, r0, #1
 800d732:	d1f3      	bne.n	800d71c <__sfputs_r+0xa>
 800d734:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d738 <_vfiprintf_r>:
 800d738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d73c:	460d      	mov	r5, r1
 800d73e:	b09d      	sub	sp, #116	@ 0x74
 800d740:	4614      	mov	r4, r2
 800d742:	4698      	mov	r8, r3
 800d744:	4606      	mov	r6, r0
 800d746:	b118      	cbz	r0, 800d750 <_vfiprintf_r+0x18>
 800d748:	6a03      	ldr	r3, [r0, #32]
 800d74a:	b90b      	cbnz	r3, 800d750 <_vfiprintf_r+0x18>
 800d74c:	f7fd fb8e 	bl	800ae6c <__sinit>
 800d750:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d752:	07d9      	lsls	r1, r3, #31
 800d754:	d405      	bmi.n	800d762 <_vfiprintf_r+0x2a>
 800d756:	89ab      	ldrh	r3, [r5, #12]
 800d758:	059a      	lsls	r2, r3, #22
 800d75a:	d402      	bmi.n	800d762 <_vfiprintf_r+0x2a>
 800d75c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d75e:	f7fd fe58 	bl	800b412 <__retarget_lock_acquire_recursive>
 800d762:	89ab      	ldrh	r3, [r5, #12]
 800d764:	071b      	lsls	r3, r3, #28
 800d766:	d501      	bpl.n	800d76c <_vfiprintf_r+0x34>
 800d768:	692b      	ldr	r3, [r5, #16]
 800d76a:	b99b      	cbnz	r3, 800d794 <_vfiprintf_r+0x5c>
 800d76c:	4629      	mov	r1, r5
 800d76e:	4630      	mov	r0, r6
 800d770:	f7fd fcf8 	bl	800b164 <__swsetup_r>
 800d774:	b170      	cbz	r0, 800d794 <_vfiprintf_r+0x5c>
 800d776:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d778:	07dc      	lsls	r4, r3, #31
 800d77a:	d504      	bpl.n	800d786 <_vfiprintf_r+0x4e>
 800d77c:	f04f 30ff 	mov.w	r0, #4294967295
 800d780:	b01d      	add	sp, #116	@ 0x74
 800d782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d786:	89ab      	ldrh	r3, [r5, #12]
 800d788:	0598      	lsls	r0, r3, #22
 800d78a:	d4f7      	bmi.n	800d77c <_vfiprintf_r+0x44>
 800d78c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d78e:	f7fd fe41 	bl	800b414 <__retarget_lock_release_recursive>
 800d792:	e7f3      	b.n	800d77c <_vfiprintf_r+0x44>
 800d794:	2300      	movs	r3, #0
 800d796:	9309      	str	r3, [sp, #36]	@ 0x24
 800d798:	2320      	movs	r3, #32
 800d79a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d79e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d7a2:	2330      	movs	r3, #48	@ 0x30
 800d7a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d954 <_vfiprintf_r+0x21c>
 800d7a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d7ac:	f04f 0901 	mov.w	r9, #1
 800d7b0:	4623      	mov	r3, r4
 800d7b2:	469a      	mov	sl, r3
 800d7b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d7b8:	b10a      	cbz	r2, 800d7be <_vfiprintf_r+0x86>
 800d7ba:	2a25      	cmp	r2, #37	@ 0x25
 800d7bc:	d1f9      	bne.n	800d7b2 <_vfiprintf_r+0x7a>
 800d7be:	ebba 0b04 	subs.w	fp, sl, r4
 800d7c2:	d00b      	beq.n	800d7dc <_vfiprintf_r+0xa4>
 800d7c4:	465b      	mov	r3, fp
 800d7c6:	4622      	mov	r2, r4
 800d7c8:	4629      	mov	r1, r5
 800d7ca:	4630      	mov	r0, r6
 800d7cc:	f7ff ffa1 	bl	800d712 <__sfputs_r>
 800d7d0:	3001      	adds	r0, #1
 800d7d2:	f000 80a7 	beq.w	800d924 <_vfiprintf_r+0x1ec>
 800d7d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d7d8:	445a      	add	r2, fp
 800d7da:	9209      	str	r2, [sp, #36]	@ 0x24
 800d7dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f000 809f 	beq.w	800d924 <_vfiprintf_r+0x1ec>
 800d7e6:	2300      	movs	r3, #0
 800d7e8:	f04f 32ff 	mov.w	r2, #4294967295
 800d7ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d7f0:	f10a 0a01 	add.w	sl, sl, #1
 800d7f4:	9304      	str	r3, [sp, #16]
 800d7f6:	9307      	str	r3, [sp, #28]
 800d7f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d7fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d7fe:	4654      	mov	r4, sl
 800d800:	2205      	movs	r2, #5
 800d802:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d806:	4853      	ldr	r0, [pc, #332]	@ (800d954 <_vfiprintf_r+0x21c>)
 800d808:	f7f2 fce2 	bl	80001d0 <memchr>
 800d80c:	9a04      	ldr	r2, [sp, #16]
 800d80e:	b9d8      	cbnz	r0, 800d848 <_vfiprintf_r+0x110>
 800d810:	06d1      	lsls	r1, r2, #27
 800d812:	bf44      	itt	mi
 800d814:	2320      	movmi	r3, #32
 800d816:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d81a:	0713      	lsls	r3, r2, #28
 800d81c:	bf44      	itt	mi
 800d81e:	232b      	movmi	r3, #43	@ 0x2b
 800d820:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d824:	f89a 3000 	ldrb.w	r3, [sl]
 800d828:	2b2a      	cmp	r3, #42	@ 0x2a
 800d82a:	d015      	beq.n	800d858 <_vfiprintf_r+0x120>
 800d82c:	9a07      	ldr	r2, [sp, #28]
 800d82e:	4654      	mov	r4, sl
 800d830:	2000      	movs	r0, #0
 800d832:	f04f 0c0a 	mov.w	ip, #10
 800d836:	4621      	mov	r1, r4
 800d838:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d83c:	3b30      	subs	r3, #48	@ 0x30
 800d83e:	2b09      	cmp	r3, #9
 800d840:	d94b      	bls.n	800d8da <_vfiprintf_r+0x1a2>
 800d842:	b1b0      	cbz	r0, 800d872 <_vfiprintf_r+0x13a>
 800d844:	9207      	str	r2, [sp, #28]
 800d846:	e014      	b.n	800d872 <_vfiprintf_r+0x13a>
 800d848:	eba0 0308 	sub.w	r3, r0, r8
 800d84c:	fa09 f303 	lsl.w	r3, r9, r3
 800d850:	4313      	orrs	r3, r2
 800d852:	9304      	str	r3, [sp, #16]
 800d854:	46a2      	mov	sl, r4
 800d856:	e7d2      	b.n	800d7fe <_vfiprintf_r+0xc6>
 800d858:	9b03      	ldr	r3, [sp, #12]
 800d85a:	1d19      	adds	r1, r3, #4
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	9103      	str	r1, [sp, #12]
 800d860:	2b00      	cmp	r3, #0
 800d862:	bfbb      	ittet	lt
 800d864:	425b      	neglt	r3, r3
 800d866:	f042 0202 	orrlt.w	r2, r2, #2
 800d86a:	9307      	strge	r3, [sp, #28]
 800d86c:	9307      	strlt	r3, [sp, #28]
 800d86e:	bfb8      	it	lt
 800d870:	9204      	strlt	r2, [sp, #16]
 800d872:	7823      	ldrb	r3, [r4, #0]
 800d874:	2b2e      	cmp	r3, #46	@ 0x2e
 800d876:	d10a      	bne.n	800d88e <_vfiprintf_r+0x156>
 800d878:	7863      	ldrb	r3, [r4, #1]
 800d87a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d87c:	d132      	bne.n	800d8e4 <_vfiprintf_r+0x1ac>
 800d87e:	9b03      	ldr	r3, [sp, #12]
 800d880:	1d1a      	adds	r2, r3, #4
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	9203      	str	r2, [sp, #12]
 800d886:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d88a:	3402      	adds	r4, #2
 800d88c:	9305      	str	r3, [sp, #20]
 800d88e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d964 <_vfiprintf_r+0x22c>
 800d892:	7821      	ldrb	r1, [r4, #0]
 800d894:	2203      	movs	r2, #3
 800d896:	4650      	mov	r0, sl
 800d898:	f7f2 fc9a 	bl	80001d0 <memchr>
 800d89c:	b138      	cbz	r0, 800d8ae <_vfiprintf_r+0x176>
 800d89e:	9b04      	ldr	r3, [sp, #16]
 800d8a0:	eba0 000a 	sub.w	r0, r0, sl
 800d8a4:	2240      	movs	r2, #64	@ 0x40
 800d8a6:	4082      	lsls	r2, r0
 800d8a8:	4313      	orrs	r3, r2
 800d8aa:	3401      	adds	r4, #1
 800d8ac:	9304      	str	r3, [sp, #16]
 800d8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d8b2:	4829      	ldr	r0, [pc, #164]	@ (800d958 <_vfiprintf_r+0x220>)
 800d8b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d8b8:	2206      	movs	r2, #6
 800d8ba:	f7f2 fc89 	bl	80001d0 <memchr>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	d03f      	beq.n	800d942 <_vfiprintf_r+0x20a>
 800d8c2:	4b26      	ldr	r3, [pc, #152]	@ (800d95c <_vfiprintf_r+0x224>)
 800d8c4:	bb1b      	cbnz	r3, 800d90e <_vfiprintf_r+0x1d6>
 800d8c6:	9b03      	ldr	r3, [sp, #12]
 800d8c8:	3307      	adds	r3, #7
 800d8ca:	f023 0307 	bic.w	r3, r3, #7
 800d8ce:	3308      	adds	r3, #8
 800d8d0:	9303      	str	r3, [sp, #12]
 800d8d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8d4:	443b      	add	r3, r7
 800d8d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d8d8:	e76a      	b.n	800d7b0 <_vfiprintf_r+0x78>
 800d8da:	fb0c 3202 	mla	r2, ip, r2, r3
 800d8de:	460c      	mov	r4, r1
 800d8e0:	2001      	movs	r0, #1
 800d8e2:	e7a8      	b.n	800d836 <_vfiprintf_r+0xfe>
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	3401      	adds	r4, #1
 800d8e8:	9305      	str	r3, [sp, #20]
 800d8ea:	4619      	mov	r1, r3
 800d8ec:	f04f 0c0a 	mov.w	ip, #10
 800d8f0:	4620      	mov	r0, r4
 800d8f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8f6:	3a30      	subs	r2, #48	@ 0x30
 800d8f8:	2a09      	cmp	r2, #9
 800d8fa:	d903      	bls.n	800d904 <_vfiprintf_r+0x1cc>
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d0c6      	beq.n	800d88e <_vfiprintf_r+0x156>
 800d900:	9105      	str	r1, [sp, #20]
 800d902:	e7c4      	b.n	800d88e <_vfiprintf_r+0x156>
 800d904:	fb0c 2101 	mla	r1, ip, r1, r2
 800d908:	4604      	mov	r4, r0
 800d90a:	2301      	movs	r3, #1
 800d90c:	e7f0      	b.n	800d8f0 <_vfiprintf_r+0x1b8>
 800d90e:	ab03      	add	r3, sp, #12
 800d910:	9300      	str	r3, [sp, #0]
 800d912:	462a      	mov	r2, r5
 800d914:	4b12      	ldr	r3, [pc, #72]	@ (800d960 <_vfiprintf_r+0x228>)
 800d916:	a904      	add	r1, sp, #16
 800d918:	4630      	mov	r0, r6
 800d91a:	f7fc fc4f 	bl	800a1bc <_printf_float>
 800d91e:	4607      	mov	r7, r0
 800d920:	1c78      	adds	r0, r7, #1
 800d922:	d1d6      	bne.n	800d8d2 <_vfiprintf_r+0x19a>
 800d924:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d926:	07d9      	lsls	r1, r3, #31
 800d928:	d405      	bmi.n	800d936 <_vfiprintf_r+0x1fe>
 800d92a:	89ab      	ldrh	r3, [r5, #12]
 800d92c:	059a      	lsls	r2, r3, #22
 800d92e:	d402      	bmi.n	800d936 <_vfiprintf_r+0x1fe>
 800d930:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d932:	f7fd fd6f 	bl	800b414 <__retarget_lock_release_recursive>
 800d936:	89ab      	ldrh	r3, [r5, #12]
 800d938:	065b      	lsls	r3, r3, #25
 800d93a:	f53f af1f 	bmi.w	800d77c <_vfiprintf_r+0x44>
 800d93e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d940:	e71e      	b.n	800d780 <_vfiprintf_r+0x48>
 800d942:	ab03      	add	r3, sp, #12
 800d944:	9300      	str	r3, [sp, #0]
 800d946:	462a      	mov	r2, r5
 800d948:	4b05      	ldr	r3, [pc, #20]	@ (800d960 <_vfiprintf_r+0x228>)
 800d94a:	a904      	add	r1, sp, #16
 800d94c:	4630      	mov	r0, r6
 800d94e:	f7fc fecd 	bl	800a6ec <_printf_i>
 800d952:	e7e4      	b.n	800d91e <_vfiprintf_r+0x1e6>
 800d954:	0800f961 	.word	0x0800f961
 800d958:	0800f96b 	.word	0x0800f96b
 800d95c:	0800a1bd 	.word	0x0800a1bd
 800d960:	0800d713 	.word	0x0800d713
 800d964:	0800f967 	.word	0x0800f967

0800d968 <__sflush_r>:
 800d968:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d96c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d970:	0716      	lsls	r6, r2, #28
 800d972:	4605      	mov	r5, r0
 800d974:	460c      	mov	r4, r1
 800d976:	d454      	bmi.n	800da22 <__sflush_r+0xba>
 800d978:	684b      	ldr	r3, [r1, #4]
 800d97a:	2b00      	cmp	r3, #0
 800d97c:	dc02      	bgt.n	800d984 <__sflush_r+0x1c>
 800d97e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d980:	2b00      	cmp	r3, #0
 800d982:	dd48      	ble.n	800da16 <__sflush_r+0xae>
 800d984:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d986:	2e00      	cmp	r6, #0
 800d988:	d045      	beq.n	800da16 <__sflush_r+0xae>
 800d98a:	2300      	movs	r3, #0
 800d98c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d990:	682f      	ldr	r7, [r5, #0]
 800d992:	6a21      	ldr	r1, [r4, #32]
 800d994:	602b      	str	r3, [r5, #0]
 800d996:	d030      	beq.n	800d9fa <__sflush_r+0x92>
 800d998:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d99a:	89a3      	ldrh	r3, [r4, #12]
 800d99c:	0759      	lsls	r1, r3, #29
 800d99e:	d505      	bpl.n	800d9ac <__sflush_r+0x44>
 800d9a0:	6863      	ldr	r3, [r4, #4]
 800d9a2:	1ad2      	subs	r2, r2, r3
 800d9a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d9a6:	b10b      	cbz	r3, 800d9ac <__sflush_r+0x44>
 800d9a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d9aa:	1ad2      	subs	r2, r2, r3
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d9b0:	6a21      	ldr	r1, [r4, #32]
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	47b0      	blx	r6
 800d9b6:	1c43      	adds	r3, r0, #1
 800d9b8:	89a3      	ldrh	r3, [r4, #12]
 800d9ba:	d106      	bne.n	800d9ca <__sflush_r+0x62>
 800d9bc:	6829      	ldr	r1, [r5, #0]
 800d9be:	291d      	cmp	r1, #29
 800d9c0:	d82b      	bhi.n	800da1a <__sflush_r+0xb2>
 800d9c2:	4a2a      	ldr	r2, [pc, #168]	@ (800da6c <__sflush_r+0x104>)
 800d9c4:	410a      	asrs	r2, r1
 800d9c6:	07d6      	lsls	r6, r2, #31
 800d9c8:	d427      	bmi.n	800da1a <__sflush_r+0xb2>
 800d9ca:	2200      	movs	r2, #0
 800d9cc:	6062      	str	r2, [r4, #4]
 800d9ce:	04d9      	lsls	r1, r3, #19
 800d9d0:	6922      	ldr	r2, [r4, #16]
 800d9d2:	6022      	str	r2, [r4, #0]
 800d9d4:	d504      	bpl.n	800d9e0 <__sflush_r+0x78>
 800d9d6:	1c42      	adds	r2, r0, #1
 800d9d8:	d101      	bne.n	800d9de <__sflush_r+0x76>
 800d9da:	682b      	ldr	r3, [r5, #0]
 800d9dc:	b903      	cbnz	r3, 800d9e0 <__sflush_r+0x78>
 800d9de:	6560      	str	r0, [r4, #84]	@ 0x54
 800d9e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d9e2:	602f      	str	r7, [r5, #0]
 800d9e4:	b1b9      	cbz	r1, 800da16 <__sflush_r+0xae>
 800d9e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9ea:	4299      	cmp	r1, r3
 800d9ec:	d002      	beq.n	800d9f4 <__sflush_r+0x8c>
 800d9ee:	4628      	mov	r0, r5
 800d9f0:	f7fe fb9a 	bl	800c128 <_free_r>
 800d9f4:	2300      	movs	r3, #0
 800d9f6:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9f8:	e00d      	b.n	800da16 <__sflush_r+0xae>
 800d9fa:	2301      	movs	r3, #1
 800d9fc:	4628      	mov	r0, r5
 800d9fe:	47b0      	blx	r6
 800da00:	4602      	mov	r2, r0
 800da02:	1c50      	adds	r0, r2, #1
 800da04:	d1c9      	bne.n	800d99a <__sflush_r+0x32>
 800da06:	682b      	ldr	r3, [r5, #0]
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d0c6      	beq.n	800d99a <__sflush_r+0x32>
 800da0c:	2b1d      	cmp	r3, #29
 800da0e:	d001      	beq.n	800da14 <__sflush_r+0xac>
 800da10:	2b16      	cmp	r3, #22
 800da12:	d11e      	bne.n	800da52 <__sflush_r+0xea>
 800da14:	602f      	str	r7, [r5, #0]
 800da16:	2000      	movs	r0, #0
 800da18:	e022      	b.n	800da60 <__sflush_r+0xf8>
 800da1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da1e:	b21b      	sxth	r3, r3
 800da20:	e01b      	b.n	800da5a <__sflush_r+0xf2>
 800da22:	690f      	ldr	r7, [r1, #16]
 800da24:	2f00      	cmp	r7, #0
 800da26:	d0f6      	beq.n	800da16 <__sflush_r+0xae>
 800da28:	0793      	lsls	r3, r2, #30
 800da2a:	680e      	ldr	r6, [r1, #0]
 800da2c:	bf08      	it	eq
 800da2e:	694b      	ldreq	r3, [r1, #20]
 800da30:	600f      	str	r7, [r1, #0]
 800da32:	bf18      	it	ne
 800da34:	2300      	movne	r3, #0
 800da36:	eba6 0807 	sub.w	r8, r6, r7
 800da3a:	608b      	str	r3, [r1, #8]
 800da3c:	f1b8 0f00 	cmp.w	r8, #0
 800da40:	dde9      	ble.n	800da16 <__sflush_r+0xae>
 800da42:	6a21      	ldr	r1, [r4, #32]
 800da44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800da46:	4643      	mov	r3, r8
 800da48:	463a      	mov	r2, r7
 800da4a:	4628      	mov	r0, r5
 800da4c:	47b0      	blx	r6
 800da4e:	2800      	cmp	r0, #0
 800da50:	dc08      	bgt.n	800da64 <__sflush_r+0xfc>
 800da52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800da5a:	81a3      	strh	r3, [r4, #12]
 800da5c:	f04f 30ff 	mov.w	r0, #4294967295
 800da60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800da64:	4407      	add	r7, r0
 800da66:	eba8 0800 	sub.w	r8, r8, r0
 800da6a:	e7e7      	b.n	800da3c <__sflush_r+0xd4>
 800da6c:	dfbffffe 	.word	0xdfbffffe

0800da70 <_fflush_r>:
 800da70:	b538      	push	{r3, r4, r5, lr}
 800da72:	690b      	ldr	r3, [r1, #16]
 800da74:	4605      	mov	r5, r0
 800da76:	460c      	mov	r4, r1
 800da78:	b913      	cbnz	r3, 800da80 <_fflush_r+0x10>
 800da7a:	2500      	movs	r5, #0
 800da7c:	4628      	mov	r0, r5
 800da7e:	bd38      	pop	{r3, r4, r5, pc}
 800da80:	b118      	cbz	r0, 800da8a <_fflush_r+0x1a>
 800da82:	6a03      	ldr	r3, [r0, #32]
 800da84:	b90b      	cbnz	r3, 800da8a <_fflush_r+0x1a>
 800da86:	f7fd f9f1 	bl	800ae6c <__sinit>
 800da8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d0f3      	beq.n	800da7a <_fflush_r+0xa>
 800da92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da94:	07d0      	lsls	r0, r2, #31
 800da96:	d404      	bmi.n	800daa2 <_fflush_r+0x32>
 800da98:	0599      	lsls	r1, r3, #22
 800da9a:	d402      	bmi.n	800daa2 <_fflush_r+0x32>
 800da9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da9e:	f7fd fcb8 	bl	800b412 <__retarget_lock_acquire_recursive>
 800daa2:	4628      	mov	r0, r5
 800daa4:	4621      	mov	r1, r4
 800daa6:	f7ff ff5f 	bl	800d968 <__sflush_r>
 800daaa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800daac:	07da      	lsls	r2, r3, #31
 800daae:	4605      	mov	r5, r0
 800dab0:	d4e4      	bmi.n	800da7c <_fflush_r+0xc>
 800dab2:	89a3      	ldrh	r3, [r4, #12]
 800dab4:	059b      	lsls	r3, r3, #22
 800dab6:	d4e1      	bmi.n	800da7c <_fflush_r+0xc>
 800dab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daba:	f7fd fcab 	bl	800b414 <__retarget_lock_release_recursive>
 800dabe:	e7dd      	b.n	800da7c <_fflush_r+0xc>

0800dac0 <fiprintf>:
 800dac0:	b40e      	push	{r1, r2, r3}
 800dac2:	b503      	push	{r0, r1, lr}
 800dac4:	4601      	mov	r1, r0
 800dac6:	ab03      	add	r3, sp, #12
 800dac8:	4805      	ldr	r0, [pc, #20]	@ (800dae0 <fiprintf+0x20>)
 800daca:	f853 2b04 	ldr.w	r2, [r3], #4
 800dace:	6800      	ldr	r0, [r0, #0]
 800dad0:	9301      	str	r3, [sp, #4]
 800dad2:	f7ff fe31 	bl	800d738 <_vfiprintf_r>
 800dad6:	b002      	add	sp, #8
 800dad8:	f85d eb04 	ldr.w	lr, [sp], #4
 800dadc:	b003      	add	sp, #12
 800dade:	4770      	bx	lr
 800dae0:	2000021c 	.word	0x2000021c

0800dae4 <__swhatbuf_r>:
 800dae4:	b570      	push	{r4, r5, r6, lr}
 800dae6:	460c      	mov	r4, r1
 800dae8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daec:	2900      	cmp	r1, #0
 800daee:	b096      	sub	sp, #88	@ 0x58
 800daf0:	4615      	mov	r5, r2
 800daf2:	461e      	mov	r6, r3
 800daf4:	da0d      	bge.n	800db12 <__swhatbuf_r+0x2e>
 800daf6:	89a3      	ldrh	r3, [r4, #12]
 800daf8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800dafc:	f04f 0100 	mov.w	r1, #0
 800db00:	bf14      	ite	ne
 800db02:	2340      	movne	r3, #64	@ 0x40
 800db04:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800db08:	2000      	movs	r0, #0
 800db0a:	6031      	str	r1, [r6, #0]
 800db0c:	602b      	str	r3, [r5, #0]
 800db0e:	b016      	add	sp, #88	@ 0x58
 800db10:	bd70      	pop	{r4, r5, r6, pc}
 800db12:	466a      	mov	r2, sp
 800db14:	f000 f862 	bl	800dbdc <_fstat_r>
 800db18:	2800      	cmp	r0, #0
 800db1a:	dbec      	blt.n	800daf6 <__swhatbuf_r+0x12>
 800db1c:	9901      	ldr	r1, [sp, #4]
 800db1e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800db22:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800db26:	4259      	negs	r1, r3
 800db28:	4159      	adcs	r1, r3
 800db2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800db2e:	e7eb      	b.n	800db08 <__swhatbuf_r+0x24>

0800db30 <__smakebuf_r>:
 800db30:	898b      	ldrh	r3, [r1, #12]
 800db32:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800db34:	079d      	lsls	r5, r3, #30
 800db36:	4606      	mov	r6, r0
 800db38:	460c      	mov	r4, r1
 800db3a:	d507      	bpl.n	800db4c <__smakebuf_r+0x1c>
 800db3c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800db40:	6023      	str	r3, [r4, #0]
 800db42:	6123      	str	r3, [r4, #16]
 800db44:	2301      	movs	r3, #1
 800db46:	6163      	str	r3, [r4, #20]
 800db48:	b003      	add	sp, #12
 800db4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db4c:	ab01      	add	r3, sp, #4
 800db4e:	466a      	mov	r2, sp
 800db50:	f7ff ffc8 	bl	800dae4 <__swhatbuf_r>
 800db54:	9f00      	ldr	r7, [sp, #0]
 800db56:	4605      	mov	r5, r0
 800db58:	4639      	mov	r1, r7
 800db5a:	4630      	mov	r0, r6
 800db5c:	f7fe fe92 	bl	800c884 <_malloc_r>
 800db60:	b948      	cbnz	r0, 800db76 <__smakebuf_r+0x46>
 800db62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800db66:	059a      	lsls	r2, r3, #22
 800db68:	d4ee      	bmi.n	800db48 <__smakebuf_r+0x18>
 800db6a:	f023 0303 	bic.w	r3, r3, #3
 800db6e:	f043 0302 	orr.w	r3, r3, #2
 800db72:	81a3      	strh	r3, [r4, #12]
 800db74:	e7e2      	b.n	800db3c <__smakebuf_r+0xc>
 800db76:	89a3      	ldrh	r3, [r4, #12]
 800db78:	6020      	str	r0, [r4, #0]
 800db7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db7e:	81a3      	strh	r3, [r4, #12]
 800db80:	9b01      	ldr	r3, [sp, #4]
 800db82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800db86:	b15b      	cbz	r3, 800dba0 <__smakebuf_r+0x70>
 800db88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db8c:	4630      	mov	r0, r6
 800db8e:	f000 f837 	bl	800dc00 <_isatty_r>
 800db92:	b128      	cbz	r0, 800dba0 <__smakebuf_r+0x70>
 800db94:	89a3      	ldrh	r3, [r4, #12]
 800db96:	f023 0303 	bic.w	r3, r3, #3
 800db9a:	f043 0301 	orr.w	r3, r3, #1
 800db9e:	81a3      	strh	r3, [r4, #12]
 800dba0:	89a3      	ldrh	r3, [r4, #12]
 800dba2:	431d      	orrs	r5, r3
 800dba4:	81a5      	strh	r5, [r4, #12]
 800dba6:	e7cf      	b.n	800db48 <__smakebuf_r+0x18>

0800dba8 <memmove>:
 800dba8:	4288      	cmp	r0, r1
 800dbaa:	b510      	push	{r4, lr}
 800dbac:	eb01 0402 	add.w	r4, r1, r2
 800dbb0:	d902      	bls.n	800dbb8 <memmove+0x10>
 800dbb2:	4284      	cmp	r4, r0
 800dbb4:	4623      	mov	r3, r4
 800dbb6:	d807      	bhi.n	800dbc8 <memmove+0x20>
 800dbb8:	1e43      	subs	r3, r0, #1
 800dbba:	42a1      	cmp	r1, r4
 800dbbc:	d008      	beq.n	800dbd0 <memmove+0x28>
 800dbbe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dbc2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800dbc6:	e7f8      	b.n	800dbba <memmove+0x12>
 800dbc8:	4402      	add	r2, r0
 800dbca:	4601      	mov	r1, r0
 800dbcc:	428a      	cmp	r2, r1
 800dbce:	d100      	bne.n	800dbd2 <memmove+0x2a>
 800dbd0:	bd10      	pop	{r4, pc}
 800dbd2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dbd6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800dbda:	e7f7      	b.n	800dbcc <memmove+0x24>

0800dbdc <_fstat_r>:
 800dbdc:	b538      	push	{r3, r4, r5, lr}
 800dbde:	4d07      	ldr	r5, [pc, #28]	@ (800dbfc <_fstat_r+0x20>)
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	4604      	mov	r4, r0
 800dbe4:	4608      	mov	r0, r1
 800dbe6:	4611      	mov	r1, r2
 800dbe8:	602b      	str	r3, [r5, #0]
 800dbea:	f7f7 ff99 	bl	8005b20 <_fstat>
 800dbee:	1c43      	adds	r3, r0, #1
 800dbf0:	d102      	bne.n	800dbf8 <_fstat_r+0x1c>
 800dbf2:	682b      	ldr	r3, [r5, #0]
 800dbf4:	b103      	cbz	r3, 800dbf8 <_fstat_r+0x1c>
 800dbf6:	6023      	str	r3, [r4, #0]
 800dbf8:	bd38      	pop	{r3, r4, r5, pc}
 800dbfa:	bf00      	nop
 800dbfc:	200008f8 	.word	0x200008f8

0800dc00 <_isatty_r>:
 800dc00:	b538      	push	{r3, r4, r5, lr}
 800dc02:	4d06      	ldr	r5, [pc, #24]	@ (800dc1c <_isatty_r+0x1c>)
 800dc04:	2300      	movs	r3, #0
 800dc06:	4604      	mov	r4, r0
 800dc08:	4608      	mov	r0, r1
 800dc0a:	602b      	str	r3, [r5, #0]
 800dc0c:	f7f7 ff98 	bl	8005b40 <_isatty>
 800dc10:	1c43      	adds	r3, r0, #1
 800dc12:	d102      	bne.n	800dc1a <_isatty_r+0x1a>
 800dc14:	682b      	ldr	r3, [r5, #0]
 800dc16:	b103      	cbz	r3, 800dc1a <_isatty_r+0x1a>
 800dc18:	6023      	str	r3, [r4, #0]
 800dc1a:	bd38      	pop	{r3, r4, r5, pc}
 800dc1c:	200008f8 	.word	0x200008f8

0800dc20 <_sbrk_r>:
 800dc20:	b538      	push	{r3, r4, r5, lr}
 800dc22:	4d06      	ldr	r5, [pc, #24]	@ (800dc3c <_sbrk_r+0x1c>)
 800dc24:	2300      	movs	r3, #0
 800dc26:	4604      	mov	r4, r0
 800dc28:	4608      	mov	r0, r1
 800dc2a:	602b      	str	r3, [r5, #0]
 800dc2c:	f7f7 ffa0 	bl	8005b70 <_sbrk>
 800dc30:	1c43      	adds	r3, r0, #1
 800dc32:	d102      	bne.n	800dc3a <_sbrk_r+0x1a>
 800dc34:	682b      	ldr	r3, [r5, #0]
 800dc36:	b103      	cbz	r3, 800dc3a <_sbrk_r+0x1a>
 800dc38:	6023      	str	r3, [r4, #0]
 800dc3a:	bd38      	pop	{r3, r4, r5, pc}
 800dc3c:	200008f8 	.word	0x200008f8

0800dc40 <abort>:
 800dc40:	b508      	push	{r3, lr}
 800dc42:	2006      	movs	r0, #6
 800dc44:	f000 f86e 	bl	800dd24 <raise>
 800dc48:	2001      	movs	r0, #1
 800dc4a:	f7f7 ff35 	bl	8005ab8 <_exit>

0800dc4e <_calloc_r>:
 800dc4e:	b570      	push	{r4, r5, r6, lr}
 800dc50:	fba1 5402 	umull	r5, r4, r1, r2
 800dc54:	b93c      	cbnz	r4, 800dc66 <_calloc_r+0x18>
 800dc56:	4629      	mov	r1, r5
 800dc58:	f7fe fe14 	bl	800c884 <_malloc_r>
 800dc5c:	4606      	mov	r6, r0
 800dc5e:	b928      	cbnz	r0, 800dc6c <_calloc_r+0x1e>
 800dc60:	2600      	movs	r6, #0
 800dc62:	4630      	mov	r0, r6
 800dc64:	bd70      	pop	{r4, r5, r6, pc}
 800dc66:	220c      	movs	r2, #12
 800dc68:	6002      	str	r2, [r0, #0]
 800dc6a:	e7f9      	b.n	800dc60 <_calloc_r+0x12>
 800dc6c:	462a      	mov	r2, r5
 800dc6e:	4621      	mov	r1, r4
 800dc70:	f7fd face 	bl	800b210 <memset>
 800dc74:	e7f5      	b.n	800dc62 <_calloc_r+0x14>

0800dc76 <_realloc_r>:
 800dc76:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc7a:	4680      	mov	r8, r0
 800dc7c:	4615      	mov	r5, r2
 800dc7e:	460c      	mov	r4, r1
 800dc80:	b921      	cbnz	r1, 800dc8c <_realloc_r+0x16>
 800dc82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dc86:	4611      	mov	r1, r2
 800dc88:	f7fe bdfc 	b.w	800c884 <_malloc_r>
 800dc8c:	b92a      	cbnz	r2, 800dc9a <_realloc_r+0x24>
 800dc8e:	f7fe fa4b 	bl	800c128 <_free_r>
 800dc92:	2400      	movs	r4, #0
 800dc94:	4620      	mov	r0, r4
 800dc96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc9a:	f000 f85f 	bl	800dd5c <_malloc_usable_size_r>
 800dc9e:	4285      	cmp	r5, r0
 800dca0:	4606      	mov	r6, r0
 800dca2:	d802      	bhi.n	800dcaa <_realloc_r+0x34>
 800dca4:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800dca8:	d8f4      	bhi.n	800dc94 <_realloc_r+0x1e>
 800dcaa:	4629      	mov	r1, r5
 800dcac:	4640      	mov	r0, r8
 800dcae:	f7fe fde9 	bl	800c884 <_malloc_r>
 800dcb2:	4607      	mov	r7, r0
 800dcb4:	2800      	cmp	r0, #0
 800dcb6:	d0ec      	beq.n	800dc92 <_realloc_r+0x1c>
 800dcb8:	42b5      	cmp	r5, r6
 800dcba:	462a      	mov	r2, r5
 800dcbc:	4621      	mov	r1, r4
 800dcbe:	bf28      	it	cs
 800dcc0:	4632      	movcs	r2, r6
 800dcc2:	f7fd fba8 	bl	800b416 <memcpy>
 800dcc6:	4621      	mov	r1, r4
 800dcc8:	4640      	mov	r0, r8
 800dcca:	f7fe fa2d 	bl	800c128 <_free_r>
 800dcce:	463c      	mov	r4, r7
 800dcd0:	e7e0      	b.n	800dc94 <_realloc_r+0x1e>

0800dcd2 <_raise_r>:
 800dcd2:	291f      	cmp	r1, #31
 800dcd4:	b538      	push	{r3, r4, r5, lr}
 800dcd6:	4605      	mov	r5, r0
 800dcd8:	460c      	mov	r4, r1
 800dcda:	d904      	bls.n	800dce6 <_raise_r+0x14>
 800dcdc:	2316      	movs	r3, #22
 800dcde:	6003      	str	r3, [r0, #0]
 800dce0:	f04f 30ff 	mov.w	r0, #4294967295
 800dce4:	bd38      	pop	{r3, r4, r5, pc}
 800dce6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800dce8:	b112      	cbz	r2, 800dcf0 <_raise_r+0x1e>
 800dcea:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dcee:	b94b      	cbnz	r3, 800dd04 <_raise_r+0x32>
 800dcf0:	4628      	mov	r0, r5
 800dcf2:	f000 f831 	bl	800dd58 <_getpid_r>
 800dcf6:	4622      	mov	r2, r4
 800dcf8:	4601      	mov	r1, r0
 800dcfa:	4628      	mov	r0, r5
 800dcfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dd00:	f000 b818 	b.w	800dd34 <_kill_r>
 800dd04:	2b01      	cmp	r3, #1
 800dd06:	d00a      	beq.n	800dd1e <_raise_r+0x4c>
 800dd08:	1c59      	adds	r1, r3, #1
 800dd0a:	d103      	bne.n	800dd14 <_raise_r+0x42>
 800dd0c:	2316      	movs	r3, #22
 800dd0e:	6003      	str	r3, [r0, #0]
 800dd10:	2001      	movs	r0, #1
 800dd12:	e7e7      	b.n	800dce4 <_raise_r+0x12>
 800dd14:	2100      	movs	r1, #0
 800dd16:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800dd1a:	4620      	mov	r0, r4
 800dd1c:	4798      	blx	r3
 800dd1e:	2000      	movs	r0, #0
 800dd20:	e7e0      	b.n	800dce4 <_raise_r+0x12>
	...

0800dd24 <raise>:
 800dd24:	4b02      	ldr	r3, [pc, #8]	@ (800dd30 <raise+0xc>)
 800dd26:	4601      	mov	r1, r0
 800dd28:	6818      	ldr	r0, [r3, #0]
 800dd2a:	f7ff bfd2 	b.w	800dcd2 <_raise_r>
 800dd2e:	bf00      	nop
 800dd30:	2000021c 	.word	0x2000021c

0800dd34 <_kill_r>:
 800dd34:	b538      	push	{r3, r4, r5, lr}
 800dd36:	4d07      	ldr	r5, [pc, #28]	@ (800dd54 <_kill_r+0x20>)
 800dd38:	2300      	movs	r3, #0
 800dd3a:	4604      	mov	r4, r0
 800dd3c:	4608      	mov	r0, r1
 800dd3e:	4611      	mov	r1, r2
 800dd40:	602b      	str	r3, [r5, #0]
 800dd42:	f7f7 fea9 	bl	8005a98 <_kill>
 800dd46:	1c43      	adds	r3, r0, #1
 800dd48:	d102      	bne.n	800dd50 <_kill_r+0x1c>
 800dd4a:	682b      	ldr	r3, [r5, #0]
 800dd4c:	b103      	cbz	r3, 800dd50 <_kill_r+0x1c>
 800dd4e:	6023      	str	r3, [r4, #0]
 800dd50:	bd38      	pop	{r3, r4, r5, pc}
 800dd52:	bf00      	nop
 800dd54:	200008f8 	.word	0x200008f8

0800dd58 <_getpid_r>:
 800dd58:	f7f7 be96 	b.w	8005a88 <_getpid>

0800dd5c <_malloc_usable_size_r>:
 800dd5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd60:	1f18      	subs	r0, r3, #4
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	bfbc      	itt	lt
 800dd66:	580b      	ldrlt	r3, [r1, r0]
 800dd68:	18c0      	addlt	r0, r0, r3
 800dd6a:	4770      	bx	lr

0800dd6c <fmod>:
 800dd6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dd6e:	ed2d 8b02 	vpush	{d8}
 800dd72:	ec57 6b10 	vmov	r6, r7, d0
 800dd76:	ec55 4b11 	vmov	r4, r5, d1
 800dd7a:	f000 fbd3 	bl	800e524 <__ieee754_fmod>
 800dd7e:	4622      	mov	r2, r4
 800dd80:	462b      	mov	r3, r5
 800dd82:	4630      	mov	r0, r6
 800dd84:	4639      	mov	r1, r7
 800dd86:	eeb0 8a40 	vmov.f32	s16, s0
 800dd8a:	eef0 8a60 	vmov.f32	s17, s1
 800dd8e:	f7f2 fecd 	bl	8000b2c <__aeabi_dcmpun>
 800dd92:	b990      	cbnz	r0, 800ddba <fmod+0x4e>
 800dd94:	2200      	movs	r2, #0
 800dd96:	2300      	movs	r3, #0
 800dd98:	4620      	mov	r0, r4
 800dd9a:	4629      	mov	r1, r5
 800dd9c:	f7f2 fe94 	bl	8000ac8 <__aeabi_dcmpeq>
 800dda0:	b158      	cbz	r0, 800ddba <fmod+0x4e>
 800dda2:	f7fd fb0b 	bl	800b3bc <__errno>
 800dda6:	2321      	movs	r3, #33	@ 0x21
 800dda8:	6003      	str	r3, [r0, #0]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	2300      	movs	r3, #0
 800ddae:	4610      	mov	r0, r2
 800ddb0:	4619      	mov	r1, r3
 800ddb2:	f7f2 fd4b 	bl	800084c <__aeabi_ddiv>
 800ddb6:	ec41 0b18 	vmov	d8, r0, r1
 800ddba:	eeb0 0a48 	vmov.f32	s0, s16
 800ddbe:	eef0 0a68 	vmov.f32	s1, s17
 800ddc2:	ecbd 8b02 	vpop	{d8}
 800ddc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ddc8 <sqrt>:
 800ddc8:	b538      	push	{r3, r4, r5, lr}
 800ddca:	ed2d 8b02 	vpush	{d8}
 800ddce:	ec55 4b10 	vmov	r4, r5, d0
 800ddd2:	f000 f94b 	bl	800e06c <__ieee754_sqrt>
 800ddd6:	4622      	mov	r2, r4
 800ddd8:	462b      	mov	r3, r5
 800ddda:	4620      	mov	r0, r4
 800dddc:	4629      	mov	r1, r5
 800ddde:	eeb0 8a40 	vmov.f32	s16, s0
 800dde2:	eef0 8a60 	vmov.f32	s17, s1
 800dde6:	f7f2 fea1 	bl	8000b2c <__aeabi_dcmpun>
 800ddea:	b990      	cbnz	r0, 800de12 <sqrt+0x4a>
 800ddec:	2200      	movs	r2, #0
 800ddee:	2300      	movs	r3, #0
 800ddf0:	4620      	mov	r0, r4
 800ddf2:	4629      	mov	r1, r5
 800ddf4:	f7f2 fe72 	bl	8000adc <__aeabi_dcmplt>
 800ddf8:	b158      	cbz	r0, 800de12 <sqrt+0x4a>
 800ddfa:	f7fd fadf 	bl	800b3bc <__errno>
 800ddfe:	2321      	movs	r3, #33	@ 0x21
 800de00:	6003      	str	r3, [r0, #0]
 800de02:	2200      	movs	r2, #0
 800de04:	2300      	movs	r3, #0
 800de06:	4610      	mov	r0, r2
 800de08:	4619      	mov	r1, r3
 800de0a:	f7f2 fd1f 	bl	800084c <__aeabi_ddiv>
 800de0e:	ec41 0b18 	vmov	d8, r0, r1
 800de12:	eeb0 0a48 	vmov.f32	s0, s16
 800de16:	eef0 0a68 	vmov.f32	s1, s17
 800de1a:	ecbd 8b02 	vpop	{d8}
 800de1e:	bd38      	pop	{r3, r4, r5, pc}

0800de20 <cos>:
 800de20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800de22:	ec53 2b10 	vmov	r2, r3, d0
 800de26:	4826      	ldr	r0, [pc, #152]	@ (800dec0 <cos+0xa0>)
 800de28:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800de2c:	4281      	cmp	r1, r0
 800de2e:	d806      	bhi.n	800de3e <cos+0x1e>
 800de30:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800deb8 <cos+0x98>
 800de34:	b005      	add	sp, #20
 800de36:	f85d eb04 	ldr.w	lr, [sp], #4
 800de3a:	f000 b9f1 	b.w	800e220 <__kernel_cos>
 800de3e:	4821      	ldr	r0, [pc, #132]	@ (800dec4 <cos+0xa4>)
 800de40:	4281      	cmp	r1, r0
 800de42:	d908      	bls.n	800de56 <cos+0x36>
 800de44:	4610      	mov	r0, r2
 800de46:	4619      	mov	r1, r3
 800de48:	f7f2 fa1e 	bl	8000288 <__aeabi_dsub>
 800de4c:	ec41 0b10 	vmov	d0, r0, r1
 800de50:	b005      	add	sp, #20
 800de52:	f85d fb04 	ldr.w	pc, [sp], #4
 800de56:	4668      	mov	r0, sp
 800de58:	f000 fc6e 	bl	800e738 <__ieee754_rem_pio2>
 800de5c:	f000 0003 	and.w	r0, r0, #3
 800de60:	2801      	cmp	r0, #1
 800de62:	d00b      	beq.n	800de7c <cos+0x5c>
 800de64:	2802      	cmp	r0, #2
 800de66:	d015      	beq.n	800de94 <cos+0x74>
 800de68:	b9d8      	cbnz	r0, 800dea2 <cos+0x82>
 800de6a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de6e:	ed9d 0b00 	vldr	d0, [sp]
 800de72:	f000 f9d5 	bl	800e220 <__kernel_cos>
 800de76:	ec51 0b10 	vmov	r0, r1, d0
 800de7a:	e7e7      	b.n	800de4c <cos+0x2c>
 800de7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de80:	ed9d 0b00 	vldr	d0, [sp]
 800de84:	f000 fa94 	bl	800e3b0 <__kernel_sin>
 800de88:	ec53 2b10 	vmov	r2, r3, d0
 800de8c:	4610      	mov	r0, r2
 800de8e:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800de92:	e7db      	b.n	800de4c <cos+0x2c>
 800de94:	ed9d 1b02 	vldr	d1, [sp, #8]
 800de98:	ed9d 0b00 	vldr	d0, [sp]
 800de9c:	f000 f9c0 	bl	800e220 <__kernel_cos>
 800dea0:	e7f2      	b.n	800de88 <cos+0x68>
 800dea2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800dea6:	ed9d 0b00 	vldr	d0, [sp]
 800deaa:	2001      	movs	r0, #1
 800deac:	f000 fa80 	bl	800e3b0 <__kernel_sin>
 800deb0:	e7e1      	b.n	800de76 <cos+0x56>
 800deb2:	bf00      	nop
 800deb4:	f3af 8000 	nop.w
	...
 800dec0:	3fe921fb 	.word	0x3fe921fb
 800dec4:	7fefffff 	.word	0x7fefffff

0800dec8 <sin>:
 800dec8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800deca:	ec53 2b10 	vmov	r2, r3, d0
 800dece:	4826      	ldr	r0, [pc, #152]	@ (800df68 <sin+0xa0>)
 800ded0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ded4:	4281      	cmp	r1, r0
 800ded6:	d807      	bhi.n	800dee8 <sin+0x20>
 800ded8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800df60 <sin+0x98>
 800dedc:	2000      	movs	r0, #0
 800dede:	b005      	add	sp, #20
 800dee0:	f85d eb04 	ldr.w	lr, [sp], #4
 800dee4:	f000 ba64 	b.w	800e3b0 <__kernel_sin>
 800dee8:	4820      	ldr	r0, [pc, #128]	@ (800df6c <sin+0xa4>)
 800deea:	4281      	cmp	r1, r0
 800deec:	d908      	bls.n	800df00 <sin+0x38>
 800deee:	4610      	mov	r0, r2
 800def0:	4619      	mov	r1, r3
 800def2:	f7f2 f9c9 	bl	8000288 <__aeabi_dsub>
 800def6:	ec41 0b10 	vmov	d0, r0, r1
 800defa:	b005      	add	sp, #20
 800defc:	f85d fb04 	ldr.w	pc, [sp], #4
 800df00:	4668      	mov	r0, sp
 800df02:	f000 fc19 	bl	800e738 <__ieee754_rem_pio2>
 800df06:	f000 0003 	and.w	r0, r0, #3
 800df0a:	2801      	cmp	r0, #1
 800df0c:	d00c      	beq.n	800df28 <sin+0x60>
 800df0e:	2802      	cmp	r0, #2
 800df10:	d011      	beq.n	800df36 <sin+0x6e>
 800df12:	b9e8      	cbnz	r0, 800df50 <sin+0x88>
 800df14:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df18:	ed9d 0b00 	vldr	d0, [sp]
 800df1c:	2001      	movs	r0, #1
 800df1e:	f000 fa47 	bl	800e3b0 <__kernel_sin>
 800df22:	ec51 0b10 	vmov	r0, r1, d0
 800df26:	e7e6      	b.n	800def6 <sin+0x2e>
 800df28:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df2c:	ed9d 0b00 	vldr	d0, [sp]
 800df30:	f000 f976 	bl	800e220 <__kernel_cos>
 800df34:	e7f5      	b.n	800df22 <sin+0x5a>
 800df36:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df3a:	ed9d 0b00 	vldr	d0, [sp]
 800df3e:	2001      	movs	r0, #1
 800df40:	f000 fa36 	bl	800e3b0 <__kernel_sin>
 800df44:	ec53 2b10 	vmov	r2, r3, d0
 800df48:	4610      	mov	r0, r2
 800df4a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800df4e:	e7d2      	b.n	800def6 <sin+0x2e>
 800df50:	ed9d 1b02 	vldr	d1, [sp, #8]
 800df54:	ed9d 0b00 	vldr	d0, [sp]
 800df58:	f000 f962 	bl	800e220 <__kernel_cos>
 800df5c:	e7f2      	b.n	800df44 <sin+0x7c>
 800df5e:	bf00      	nop
	...
 800df68:	3fe921fb 	.word	0x3fe921fb
 800df6c:	7fefffff 	.word	0x7fefffff

0800df70 <fmax>:
 800df70:	b508      	push	{r3, lr}
 800df72:	ed2d 8b04 	vpush	{d8-d9}
 800df76:	eeb0 8a40 	vmov.f32	s16, s0
 800df7a:	eef0 8a60 	vmov.f32	s17, s1
 800df7e:	eeb0 9a41 	vmov.f32	s18, s2
 800df82:	eef0 9a61 	vmov.f32	s19, s3
 800df86:	f000 f847 	bl	800e018 <__fpclassifyd>
 800df8a:	b950      	cbnz	r0, 800dfa2 <fmax+0x32>
 800df8c:	eeb0 8a49 	vmov.f32	s16, s18
 800df90:	eef0 8a69 	vmov.f32	s17, s19
 800df94:	eeb0 0a48 	vmov.f32	s0, s16
 800df98:	eef0 0a68 	vmov.f32	s1, s17
 800df9c:	ecbd 8b04 	vpop	{d8-d9}
 800dfa0:	bd08      	pop	{r3, pc}
 800dfa2:	eeb0 0a49 	vmov.f32	s0, s18
 800dfa6:	eef0 0a69 	vmov.f32	s1, s19
 800dfaa:	f000 f835 	bl	800e018 <__fpclassifyd>
 800dfae:	2800      	cmp	r0, #0
 800dfb0:	d0f0      	beq.n	800df94 <fmax+0x24>
 800dfb2:	ec53 2b19 	vmov	r2, r3, d9
 800dfb6:	ec51 0b18 	vmov	r0, r1, d8
 800dfba:	f7f2 fdad 	bl	8000b18 <__aeabi_dcmpgt>
 800dfbe:	2800      	cmp	r0, #0
 800dfc0:	d0e4      	beq.n	800df8c <fmax+0x1c>
 800dfc2:	e7e7      	b.n	800df94 <fmax+0x24>

0800dfc4 <fmin>:
 800dfc4:	b508      	push	{r3, lr}
 800dfc6:	ed2d 8b04 	vpush	{d8-d9}
 800dfca:	eeb0 8a40 	vmov.f32	s16, s0
 800dfce:	eef0 8a60 	vmov.f32	s17, s1
 800dfd2:	eeb0 9a41 	vmov.f32	s18, s2
 800dfd6:	eef0 9a61 	vmov.f32	s19, s3
 800dfda:	f000 f81d 	bl	800e018 <__fpclassifyd>
 800dfde:	b950      	cbnz	r0, 800dff6 <fmin+0x32>
 800dfe0:	eeb0 8a49 	vmov.f32	s16, s18
 800dfe4:	eef0 8a69 	vmov.f32	s17, s19
 800dfe8:	eeb0 0a48 	vmov.f32	s0, s16
 800dfec:	eef0 0a68 	vmov.f32	s1, s17
 800dff0:	ecbd 8b04 	vpop	{d8-d9}
 800dff4:	bd08      	pop	{r3, pc}
 800dff6:	eeb0 0a49 	vmov.f32	s0, s18
 800dffa:	eef0 0a69 	vmov.f32	s1, s19
 800dffe:	f000 f80b 	bl	800e018 <__fpclassifyd>
 800e002:	2800      	cmp	r0, #0
 800e004:	d0f0      	beq.n	800dfe8 <fmin+0x24>
 800e006:	ec53 2b19 	vmov	r2, r3, d9
 800e00a:	ec51 0b18 	vmov	r0, r1, d8
 800e00e:	f7f2 fd65 	bl	8000adc <__aeabi_dcmplt>
 800e012:	2800      	cmp	r0, #0
 800e014:	d0e4      	beq.n	800dfe0 <fmin+0x1c>
 800e016:	e7e7      	b.n	800dfe8 <fmin+0x24>

0800e018 <__fpclassifyd>:
 800e018:	ec51 0b10 	vmov	r0, r1, d0
 800e01c:	b510      	push	{r4, lr}
 800e01e:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800e022:	460b      	mov	r3, r1
 800e024:	d019      	beq.n	800e05a <__fpclassifyd+0x42>
 800e026:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 800e02a:	490e      	ldr	r1, [pc, #56]	@ (800e064 <__fpclassifyd+0x4c>)
 800e02c:	428a      	cmp	r2, r1
 800e02e:	d90e      	bls.n	800e04e <__fpclassifyd+0x36>
 800e030:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800e034:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 800e038:	428a      	cmp	r2, r1
 800e03a:	d908      	bls.n	800e04e <__fpclassifyd+0x36>
 800e03c:	4a0a      	ldr	r2, [pc, #40]	@ (800e068 <__fpclassifyd+0x50>)
 800e03e:	4213      	tst	r3, r2
 800e040:	d007      	beq.n	800e052 <__fpclassifyd+0x3a>
 800e042:	4294      	cmp	r4, r2
 800e044:	d107      	bne.n	800e056 <__fpclassifyd+0x3e>
 800e046:	fab0 f080 	clz	r0, r0
 800e04a:	0940      	lsrs	r0, r0, #5
 800e04c:	bd10      	pop	{r4, pc}
 800e04e:	2004      	movs	r0, #4
 800e050:	e7fc      	b.n	800e04c <__fpclassifyd+0x34>
 800e052:	2003      	movs	r0, #3
 800e054:	e7fa      	b.n	800e04c <__fpclassifyd+0x34>
 800e056:	2000      	movs	r0, #0
 800e058:	e7f8      	b.n	800e04c <__fpclassifyd+0x34>
 800e05a:	2800      	cmp	r0, #0
 800e05c:	d1ee      	bne.n	800e03c <__fpclassifyd+0x24>
 800e05e:	2002      	movs	r0, #2
 800e060:	e7f4      	b.n	800e04c <__fpclassifyd+0x34>
 800e062:	bf00      	nop
 800e064:	7fdfffff 	.word	0x7fdfffff
 800e068:	7ff00000 	.word	0x7ff00000

0800e06c <__ieee754_sqrt>:
 800e06c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e070:	4a68      	ldr	r2, [pc, #416]	@ (800e214 <__ieee754_sqrt+0x1a8>)
 800e072:	ec55 4b10 	vmov	r4, r5, d0
 800e076:	43aa      	bics	r2, r5
 800e078:	462b      	mov	r3, r5
 800e07a:	4621      	mov	r1, r4
 800e07c:	d110      	bne.n	800e0a0 <__ieee754_sqrt+0x34>
 800e07e:	4622      	mov	r2, r4
 800e080:	4620      	mov	r0, r4
 800e082:	4629      	mov	r1, r5
 800e084:	f7f2 fab8 	bl	80005f8 <__aeabi_dmul>
 800e088:	4602      	mov	r2, r0
 800e08a:	460b      	mov	r3, r1
 800e08c:	4620      	mov	r0, r4
 800e08e:	4629      	mov	r1, r5
 800e090:	f7f2 f8fc 	bl	800028c <__adddf3>
 800e094:	4604      	mov	r4, r0
 800e096:	460d      	mov	r5, r1
 800e098:	ec45 4b10 	vmov	d0, r4, r5
 800e09c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0a0:	2d00      	cmp	r5, #0
 800e0a2:	dc0e      	bgt.n	800e0c2 <__ieee754_sqrt+0x56>
 800e0a4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800e0a8:	4322      	orrs	r2, r4
 800e0aa:	d0f5      	beq.n	800e098 <__ieee754_sqrt+0x2c>
 800e0ac:	b19d      	cbz	r5, 800e0d6 <__ieee754_sqrt+0x6a>
 800e0ae:	4622      	mov	r2, r4
 800e0b0:	4620      	mov	r0, r4
 800e0b2:	4629      	mov	r1, r5
 800e0b4:	f7f2 f8e8 	bl	8000288 <__aeabi_dsub>
 800e0b8:	4602      	mov	r2, r0
 800e0ba:	460b      	mov	r3, r1
 800e0bc:	f7f2 fbc6 	bl	800084c <__aeabi_ddiv>
 800e0c0:	e7e8      	b.n	800e094 <__ieee754_sqrt+0x28>
 800e0c2:	152a      	asrs	r2, r5, #20
 800e0c4:	d115      	bne.n	800e0f2 <__ieee754_sqrt+0x86>
 800e0c6:	2000      	movs	r0, #0
 800e0c8:	e009      	b.n	800e0de <__ieee754_sqrt+0x72>
 800e0ca:	0acb      	lsrs	r3, r1, #11
 800e0cc:	3a15      	subs	r2, #21
 800e0ce:	0549      	lsls	r1, r1, #21
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d0fa      	beq.n	800e0ca <__ieee754_sqrt+0x5e>
 800e0d4:	e7f7      	b.n	800e0c6 <__ieee754_sqrt+0x5a>
 800e0d6:	462a      	mov	r2, r5
 800e0d8:	e7fa      	b.n	800e0d0 <__ieee754_sqrt+0x64>
 800e0da:	005b      	lsls	r3, r3, #1
 800e0dc:	3001      	adds	r0, #1
 800e0de:	02dc      	lsls	r4, r3, #11
 800e0e0:	d5fb      	bpl.n	800e0da <__ieee754_sqrt+0x6e>
 800e0e2:	1e44      	subs	r4, r0, #1
 800e0e4:	1b12      	subs	r2, r2, r4
 800e0e6:	f1c0 0420 	rsb	r4, r0, #32
 800e0ea:	fa21 f404 	lsr.w	r4, r1, r4
 800e0ee:	4323      	orrs	r3, r4
 800e0f0:	4081      	lsls	r1, r0
 800e0f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e0f6:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800e0fa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e0fe:	07d2      	lsls	r2, r2, #31
 800e100:	bf5c      	itt	pl
 800e102:	005b      	lslpl	r3, r3, #1
 800e104:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800e108:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e10c:	bf58      	it	pl
 800e10e:	0049      	lslpl	r1, r1, #1
 800e110:	2600      	movs	r6, #0
 800e112:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800e116:	106d      	asrs	r5, r5, #1
 800e118:	0049      	lsls	r1, r1, #1
 800e11a:	2016      	movs	r0, #22
 800e11c:	4632      	mov	r2, r6
 800e11e:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800e122:	1917      	adds	r7, r2, r4
 800e124:	429f      	cmp	r7, r3
 800e126:	bfde      	ittt	le
 800e128:	193a      	addle	r2, r7, r4
 800e12a:	1bdb      	suble	r3, r3, r7
 800e12c:	1936      	addle	r6, r6, r4
 800e12e:	0fcf      	lsrs	r7, r1, #31
 800e130:	3801      	subs	r0, #1
 800e132:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800e136:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e13a:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800e13e:	d1f0      	bne.n	800e122 <__ieee754_sqrt+0xb6>
 800e140:	4604      	mov	r4, r0
 800e142:	2720      	movs	r7, #32
 800e144:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800e148:	429a      	cmp	r2, r3
 800e14a:	eb00 0e0c 	add.w	lr, r0, ip
 800e14e:	db02      	blt.n	800e156 <__ieee754_sqrt+0xea>
 800e150:	d113      	bne.n	800e17a <__ieee754_sqrt+0x10e>
 800e152:	458e      	cmp	lr, r1
 800e154:	d811      	bhi.n	800e17a <__ieee754_sqrt+0x10e>
 800e156:	f1be 0f00 	cmp.w	lr, #0
 800e15a:	eb0e 000c 	add.w	r0, lr, ip
 800e15e:	da42      	bge.n	800e1e6 <__ieee754_sqrt+0x17a>
 800e160:	2800      	cmp	r0, #0
 800e162:	db40      	blt.n	800e1e6 <__ieee754_sqrt+0x17a>
 800e164:	f102 0801 	add.w	r8, r2, #1
 800e168:	1a9b      	subs	r3, r3, r2
 800e16a:	458e      	cmp	lr, r1
 800e16c:	bf88      	it	hi
 800e16e:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800e172:	eba1 010e 	sub.w	r1, r1, lr
 800e176:	4464      	add	r4, ip
 800e178:	4642      	mov	r2, r8
 800e17a:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800e17e:	3f01      	subs	r7, #1
 800e180:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800e184:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800e188:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800e18c:	d1dc      	bne.n	800e148 <__ieee754_sqrt+0xdc>
 800e18e:	4319      	orrs	r1, r3
 800e190:	d01b      	beq.n	800e1ca <__ieee754_sqrt+0x15e>
 800e192:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800e218 <__ieee754_sqrt+0x1ac>
 800e196:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800e21c <__ieee754_sqrt+0x1b0>
 800e19a:	e9da 0100 	ldrd	r0, r1, [sl]
 800e19e:	e9db 2300 	ldrd	r2, r3, [fp]
 800e1a2:	f7f2 f871 	bl	8000288 <__aeabi_dsub>
 800e1a6:	e9da 8900 	ldrd	r8, r9, [sl]
 800e1aa:	4602      	mov	r2, r0
 800e1ac:	460b      	mov	r3, r1
 800e1ae:	4640      	mov	r0, r8
 800e1b0:	4649      	mov	r1, r9
 800e1b2:	f7f2 fc9d 	bl	8000af0 <__aeabi_dcmple>
 800e1b6:	b140      	cbz	r0, 800e1ca <__ieee754_sqrt+0x15e>
 800e1b8:	f1b4 3fff 	cmp.w	r4, #4294967295
 800e1bc:	e9da 0100 	ldrd	r0, r1, [sl]
 800e1c0:	e9db 2300 	ldrd	r2, r3, [fp]
 800e1c4:	d111      	bne.n	800e1ea <__ieee754_sqrt+0x17e>
 800e1c6:	3601      	adds	r6, #1
 800e1c8:	463c      	mov	r4, r7
 800e1ca:	1072      	asrs	r2, r6, #1
 800e1cc:	0863      	lsrs	r3, r4, #1
 800e1ce:	07f1      	lsls	r1, r6, #31
 800e1d0:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800e1d4:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800e1d8:	bf48      	it	mi
 800e1da:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800e1de:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800e1e2:	4618      	mov	r0, r3
 800e1e4:	e756      	b.n	800e094 <__ieee754_sqrt+0x28>
 800e1e6:	4690      	mov	r8, r2
 800e1e8:	e7be      	b.n	800e168 <__ieee754_sqrt+0xfc>
 800e1ea:	f7f2 f84f 	bl	800028c <__adddf3>
 800e1ee:	e9da 8900 	ldrd	r8, r9, [sl]
 800e1f2:	4602      	mov	r2, r0
 800e1f4:	460b      	mov	r3, r1
 800e1f6:	4640      	mov	r0, r8
 800e1f8:	4649      	mov	r1, r9
 800e1fa:	f7f2 fc6f 	bl	8000adc <__aeabi_dcmplt>
 800e1fe:	b120      	cbz	r0, 800e20a <__ieee754_sqrt+0x19e>
 800e200:	1ca0      	adds	r0, r4, #2
 800e202:	bf08      	it	eq
 800e204:	3601      	addeq	r6, #1
 800e206:	3402      	adds	r4, #2
 800e208:	e7df      	b.n	800e1ca <__ieee754_sqrt+0x15e>
 800e20a:	1c63      	adds	r3, r4, #1
 800e20c:	f023 0401 	bic.w	r4, r3, #1
 800e210:	e7db      	b.n	800e1ca <__ieee754_sqrt+0x15e>
 800e212:	bf00      	nop
 800e214:	7ff00000 	.word	0x7ff00000
 800e218:	20000278 	.word	0x20000278
 800e21c:	20000270 	.word	0x20000270

0800e220 <__kernel_cos>:
 800e220:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e224:	ec57 6b10 	vmov	r6, r7, d0
 800e228:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e22c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800e230:	ed8d 1b00 	vstr	d1, [sp]
 800e234:	d206      	bcs.n	800e244 <__kernel_cos+0x24>
 800e236:	4630      	mov	r0, r6
 800e238:	4639      	mov	r1, r7
 800e23a:	f7f2 fc8d 	bl	8000b58 <__aeabi_d2iz>
 800e23e:	2800      	cmp	r0, #0
 800e240:	f000 8088 	beq.w	800e354 <__kernel_cos+0x134>
 800e244:	4632      	mov	r2, r6
 800e246:	463b      	mov	r3, r7
 800e248:	4630      	mov	r0, r6
 800e24a:	4639      	mov	r1, r7
 800e24c:	f7f2 f9d4 	bl	80005f8 <__aeabi_dmul>
 800e250:	4b51      	ldr	r3, [pc, #324]	@ (800e398 <__kernel_cos+0x178>)
 800e252:	2200      	movs	r2, #0
 800e254:	4604      	mov	r4, r0
 800e256:	460d      	mov	r5, r1
 800e258:	f7f2 f9ce 	bl	80005f8 <__aeabi_dmul>
 800e25c:	a340      	add	r3, pc, #256	@ (adr r3, 800e360 <__kernel_cos+0x140>)
 800e25e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e262:	4682      	mov	sl, r0
 800e264:	468b      	mov	fp, r1
 800e266:	4620      	mov	r0, r4
 800e268:	4629      	mov	r1, r5
 800e26a:	f7f2 f9c5 	bl	80005f8 <__aeabi_dmul>
 800e26e:	a33e      	add	r3, pc, #248	@ (adr r3, 800e368 <__kernel_cos+0x148>)
 800e270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e274:	f7f2 f80a 	bl	800028c <__adddf3>
 800e278:	4622      	mov	r2, r4
 800e27a:	462b      	mov	r3, r5
 800e27c:	f7f2 f9bc 	bl	80005f8 <__aeabi_dmul>
 800e280:	a33b      	add	r3, pc, #236	@ (adr r3, 800e370 <__kernel_cos+0x150>)
 800e282:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e286:	f7f1 ffff 	bl	8000288 <__aeabi_dsub>
 800e28a:	4622      	mov	r2, r4
 800e28c:	462b      	mov	r3, r5
 800e28e:	f7f2 f9b3 	bl	80005f8 <__aeabi_dmul>
 800e292:	a339      	add	r3, pc, #228	@ (adr r3, 800e378 <__kernel_cos+0x158>)
 800e294:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e298:	f7f1 fff8 	bl	800028c <__adddf3>
 800e29c:	4622      	mov	r2, r4
 800e29e:	462b      	mov	r3, r5
 800e2a0:	f7f2 f9aa 	bl	80005f8 <__aeabi_dmul>
 800e2a4:	a336      	add	r3, pc, #216	@ (adr r3, 800e380 <__kernel_cos+0x160>)
 800e2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2aa:	f7f1 ffed 	bl	8000288 <__aeabi_dsub>
 800e2ae:	4622      	mov	r2, r4
 800e2b0:	462b      	mov	r3, r5
 800e2b2:	f7f2 f9a1 	bl	80005f8 <__aeabi_dmul>
 800e2b6:	a334      	add	r3, pc, #208	@ (adr r3, 800e388 <__kernel_cos+0x168>)
 800e2b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2bc:	f7f1 ffe6 	bl	800028c <__adddf3>
 800e2c0:	4622      	mov	r2, r4
 800e2c2:	462b      	mov	r3, r5
 800e2c4:	f7f2 f998 	bl	80005f8 <__aeabi_dmul>
 800e2c8:	4622      	mov	r2, r4
 800e2ca:	462b      	mov	r3, r5
 800e2cc:	f7f2 f994 	bl	80005f8 <__aeabi_dmul>
 800e2d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e2d4:	4604      	mov	r4, r0
 800e2d6:	460d      	mov	r5, r1
 800e2d8:	4630      	mov	r0, r6
 800e2da:	4639      	mov	r1, r7
 800e2dc:	f7f2 f98c 	bl	80005f8 <__aeabi_dmul>
 800e2e0:	460b      	mov	r3, r1
 800e2e2:	4602      	mov	r2, r0
 800e2e4:	4629      	mov	r1, r5
 800e2e6:	4620      	mov	r0, r4
 800e2e8:	f7f1 ffce 	bl	8000288 <__aeabi_dsub>
 800e2ec:	4b2b      	ldr	r3, [pc, #172]	@ (800e39c <__kernel_cos+0x17c>)
 800e2ee:	4598      	cmp	r8, r3
 800e2f0:	4606      	mov	r6, r0
 800e2f2:	460f      	mov	r7, r1
 800e2f4:	d810      	bhi.n	800e318 <__kernel_cos+0xf8>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	460b      	mov	r3, r1
 800e2fa:	4650      	mov	r0, sl
 800e2fc:	4659      	mov	r1, fp
 800e2fe:	f7f1 ffc3 	bl	8000288 <__aeabi_dsub>
 800e302:	460b      	mov	r3, r1
 800e304:	4926      	ldr	r1, [pc, #152]	@ (800e3a0 <__kernel_cos+0x180>)
 800e306:	4602      	mov	r2, r0
 800e308:	2000      	movs	r0, #0
 800e30a:	f7f1 ffbd 	bl	8000288 <__aeabi_dsub>
 800e30e:	ec41 0b10 	vmov	d0, r0, r1
 800e312:	b003      	add	sp, #12
 800e314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e318:	4b22      	ldr	r3, [pc, #136]	@ (800e3a4 <__kernel_cos+0x184>)
 800e31a:	4921      	ldr	r1, [pc, #132]	@ (800e3a0 <__kernel_cos+0x180>)
 800e31c:	4598      	cmp	r8, r3
 800e31e:	bf8c      	ite	hi
 800e320:	4d21      	ldrhi	r5, [pc, #132]	@ (800e3a8 <__kernel_cos+0x188>)
 800e322:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800e326:	2400      	movs	r4, #0
 800e328:	4622      	mov	r2, r4
 800e32a:	462b      	mov	r3, r5
 800e32c:	2000      	movs	r0, #0
 800e32e:	f7f1 ffab 	bl	8000288 <__aeabi_dsub>
 800e332:	4622      	mov	r2, r4
 800e334:	4680      	mov	r8, r0
 800e336:	4689      	mov	r9, r1
 800e338:	462b      	mov	r3, r5
 800e33a:	4650      	mov	r0, sl
 800e33c:	4659      	mov	r1, fp
 800e33e:	f7f1 ffa3 	bl	8000288 <__aeabi_dsub>
 800e342:	4632      	mov	r2, r6
 800e344:	463b      	mov	r3, r7
 800e346:	f7f1 ff9f 	bl	8000288 <__aeabi_dsub>
 800e34a:	4602      	mov	r2, r0
 800e34c:	460b      	mov	r3, r1
 800e34e:	4640      	mov	r0, r8
 800e350:	4649      	mov	r1, r9
 800e352:	e7da      	b.n	800e30a <__kernel_cos+0xea>
 800e354:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800e390 <__kernel_cos+0x170>
 800e358:	e7db      	b.n	800e312 <__kernel_cos+0xf2>
 800e35a:	bf00      	nop
 800e35c:	f3af 8000 	nop.w
 800e360:	be8838d4 	.word	0xbe8838d4
 800e364:	bda8fae9 	.word	0xbda8fae9
 800e368:	bdb4b1c4 	.word	0xbdb4b1c4
 800e36c:	3e21ee9e 	.word	0x3e21ee9e
 800e370:	809c52ad 	.word	0x809c52ad
 800e374:	3e927e4f 	.word	0x3e927e4f
 800e378:	19cb1590 	.word	0x19cb1590
 800e37c:	3efa01a0 	.word	0x3efa01a0
 800e380:	16c15177 	.word	0x16c15177
 800e384:	3f56c16c 	.word	0x3f56c16c
 800e388:	5555554c 	.word	0x5555554c
 800e38c:	3fa55555 	.word	0x3fa55555
 800e390:	00000000 	.word	0x00000000
 800e394:	3ff00000 	.word	0x3ff00000
 800e398:	3fe00000 	.word	0x3fe00000
 800e39c:	3fd33332 	.word	0x3fd33332
 800e3a0:	3ff00000 	.word	0x3ff00000
 800e3a4:	3fe90000 	.word	0x3fe90000
 800e3a8:	3fd20000 	.word	0x3fd20000
 800e3ac:	00000000 	.word	0x00000000

0800e3b0 <__kernel_sin>:
 800e3b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3b4:	ec55 4b10 	vmov	r4, r5, d0
 800e3b8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800e3bc:	b085      	sub	sp, #20
 800e3be:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800e3c2:	ed8d 1b02 	vstr	d1, [sp, #8]
 800e3c6:	4680      	mov	r8, r0
 800e3c8:	d205      	bcs.n	800e3d6 <__kernel_sin+0x26>
 800e3ca:	4620      	mov	r0, r4
 800e3cc:	4629      	mov	r1, r5
 800e3ce:	f7f2 fbc3 	bl	8000b58 <__aeabi_d2iz>
 800e3d2:	2800      	cmp	r0, #0
 800e3d4:	d052      	beq.n	800e47c <__kernel_sin+0xcc>
 800e3d6:	4622      	mov	r2, r4
 800e3d8:	462b      	mov	r3, r5
 800e3da:	4620      	mov	r0, r4
 800e3dc:	4629      	mov	r1, r5
 800e3de:	f7f2 f90b 	bl	80005f8 <__aeabi_dmul>
 800e3e2:	4682      	mov	sl, r0
 800e3e4:	468b      	mov	fp, r1
 800e3e6:	4602      	mov	r2, r0
 800e3e8:	460b      	mov	r3, r1
 800e3ea:	4620      	mov	r0, r4
 800e3ec:	4629      	mov	r1, r5
 800e3ee:	f7f2 f903 	bl	80005f8 <__aeabi_dmul>
 800e3f2:	a342      	add	r3, pc, #264	@ (adr r3, 800e4fc <__kernel_sin+0x14c>)
 800e3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3f8:	e9cd 0100 	strd	r0, r1, [sp]
 800e3fc:	4650      	mov	r0, sl
 800e3fe:	4659      	mov	r1, fp
 800e400:	f7f2 f8fa 	bl	80005f8 <__aeabi_dmul>
 800e404:	a33f      	add	r3, pc, #252	@ (adr r3, 800e504 <__kernel_sin+0x154>)
 800e406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e40a:	f7f1 ff3d 	bl	8000288 <__aeabi_dsub>
 800e40e:	4652      	mov	r2, sl
 800e410:	465b      	mov	r3, fp
 800e412:	f7f2 f8f1 	bl	80005f8 <__aeabi_dmul>
 800e416:	a33d      	add	r3, pc, #244	@ (adr r3, 800e50c <__kernel_sin+0x15c>)
 800e418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41c:	f7f1 ff36 	bl	800028c <__adddf3>
 800e420:	4652      	mov	r2, sl
 800e422:	465b      	mov	r3, fp
 800e424:	f7f2 f8e8 	bl	80005f8 <__aeabi_dmul>
 800e428:	a33a      	add	r3, pc, #232	@ (adr r3, 800e514 <__kernel_sin+0x164>)
 800e42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e42e:	f7f1 ff2b 	bl	8000288 <__aeabi_dsub>
 800e432:	4652      	mov	r2, sl
 800e434:	465b      	mov	r3, fp
 800e436:	f7f2 f8df 	bl	80005f8 <__aeabi_dmul>
 800e43a:	a338      	add	r3, pc, #224	@ (adr r3, 800e51c <__kernel_sin+0x16c>)
 800e43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e440:	f7f1 ff24 	bl	800028c <__adddf3>
 800e444:	4606      	mov	r6, r0
 800e446:	460f      	mov	r7, r1
 800e448:	f1b8 0f00 	cmp.w	r8, #0
 800e44c:	d11b      	bne.n	800e486 <__kernel_sin+0xd6>
 800e44e:	4602      	mov	r2, r0
 800e450:	460b      	mov	r3, r1
 800e452:	4650      	mov	r0, sl
 800e454:	4659      	mov	r1, fp
 800e456:	f7f2 f8cf 	bl	80005f8 <__aeabi_dmul>
 800e45a:	a325      	add	r3, pc, #148	@ (adr r3, 800e4f0 <__kernel_sin+0x140>)
 800e45c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e460:	f7f1 ff12 	bl	8000288 <__aeabi_dsub>
 800e464:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e468:	f7f2 f8c6 	bl	80005f8 <__aeabi_dmul>
 800e46c:	4602      	mov	r2, r0
 800e46e:	460b      	mov	r3, r1
 800e470:	4620      	mov	r0, r4
 800e472:	4629      	mov	r1, r5
 800e474:	f7f1 ff0a 	bl	800028c <__adddf3>
 800e478:	4604      	mov	r4, r0
 800e47a:	460d      	mov	r5, r1
 800e47c:	ec45 4b10 	vmov	d0, r4, r5
 800e480:	b005      	add	sp, #20
 800e482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e486:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e48a:	4b1b      	ldr	r3, [pc, #108]	@ (800e4f8 <__kernel_sin+0x148>)
 800e48c:	2200      	movs	r2, #0
 800e48e:	f7f2 f8b3 	bl	80005f8 <__aeabi_dmul>
 800e492:	4632      	mov	r2, r6
 800e494:	4680      	mov	r8, r0
 800e496:	4689      	mov	r9, r1
 800e498:	463b      	mov	r3, r7
 800e49a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e49e:	f7f2 f8ab 	bl	80005f8 <__aeabi_dmul>
 800e4a2:	4602      	mov	r2, r0
 800e4a4:	460b      	mov	r3, r1
 800e4a6:	4640      	mov	r0, r8
 800e4a8:	4649      	mov	r1, r9
 800e4aa:	f7f1 feed 	bl	8000288 <__aeabi_dsub>
 800e4ae:	4652      	mov	r2, sl
 800e4b0:	465b      	mov	r3, fp
 800e4b2:	f7f2 f8a1 	bl	80005f8 <__aeabi_dmul>
 800e4b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e4ba:	f7f1 fee5 	bl	8000288 <__aeabi_dsub>
 800e4be:	a30c      	add	r3, pc, #48	@ (adr r3, 800e4f0 <__kernel_sin+0x140>)
 800e4c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4c4:	4606      	mov	r6, r0
 800e4c6:	460f      	mov	r7, r1
 800e4c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e4cc:	f7f2 f894 	bl	80005f8 <__aeabi_dmul>
 800e4d0:	4602      	mov	r2, r0
 800e4d2:	460b      	mov	r3, r1
 800e4d4:	4630      	mov	r0, r6
 800e4d6:	4639      	mov	r1, r7
 800e4d8:	f7f1 fed8 	bl	800028c <__adddf3>
 800e4dc:	4602      	mov	r2, r0
 800e4de:	460b      	mov	r3, r1
 800e4e0:	4620      	mov	r0, r4
 800e4e2:	4629      	mov	r1, r5
 800e4e4:	f7f1 fed0 	bl	8000288 <__aeabi_dsub>
 800e4e8:	e7c6      	b.n	800e478 <__kernel_sin+0xc8>
 800e4ea:	bf00      	nop
 800e4ec:	f3af 8000 	nop.w
 800e4f0:	55555549 	.word	0x55555549
 800e4f4:	3fc55555 	.word	0x3fc55555
 800e4f8:	3fe00000 	.word	0x3fe00000
 800e4fc:	5acfd57c 	.word	0x5acfd57c
 800e500:	3de5d93a 	.word	0x3de5d93a
 800e504:	8a2b9ceb 	.word	0x8a2b9ceb
 800e508:	3e5ae5e6 	.word	0x3e5ae5e6
 800e50c:	57b1fe7d 	.word	0x57b1fe7d
 800e510:	3ec71de3 	.word	0x3ec71de3
 800e514:	19c161d5 	.word	0x19c161d5
 800e518:	3f2a01a0 	.word	0x3f2a01a0
 800e51c:	1110f8a6 	.word	0x1110f8a6
 800e520:	3f811111 	.word	0x3f811111

0800e524 <__ieee754_fmod>:
 800e524:	ec53 2b11 	vmov	r2, r3, d1
 800e528:	f023 4c00 	bic.w	ip, r3, #2147483648	@ 0x80000000
 800e52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e530:	ea52 040c 	orrs.w	r4, r2, ip
 800e534:	ec51 0b10 	vmov	r0, r1, d0
 800e538:	461e      	mov	r6, r3
 800e53a:	4617      	mov	r7, r2
 800e53c:	4696      	mov	lr, r2
 800e53e:	d00c      	beq.n	800e55a <__ieee754_fmod+0x36>
 800e540:	4c77      	ldr	r4, [pc, #476]	@ (800e720 <__ieee754_fmod+0x1fc>)
 800e542:	f021 4800 	bic.w	r8, r1, #2147483648	@ 0x80000000
 800e546:	45a0      	cmp	r8, r4
 800e548:	4689      	mov	r9, r1
 800e54a:	d806      	bhi.n	800e55a <__ieee754_fmod+0x36>
 800e54c:	4254      	negs	r4, r2
 800e54e:	4d75      	ldr	r5, [pc, #468]	@ (800e724 <__ieee754_fmod+0x200>)
 800e550:	4314      	orrs	r4, r2
 800e552:	ea4c 74d4 	orr.w	r4, ip, r4, lsr #31
 800e556:	42ac      	cmp	r4, r5
 800e558:	d909      	bls.n	800e56e <__ieee754_fmod+0x4a>
 800e55a:	f7f2 f84d 	bl	80005f8 <__aeabi_dmul>
 800e55e:	4602      	mov	r2, r0
 800e560:	460b      	mov	r3, r1
 800e562:	f7f2 f973 	bl	800084c <__aeabi_ddiv>
 800e566:	ec41 0b10 	vmov	d0, r0, r1
 800e56a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e56e:	45e0      	cmp	r8, ip
 800e570:	4682      	mov	sl, r0
 800e572:	4604      	mov	r4, r0
 800e574:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800e578:	dc09      	bgt.n	800e58e <__ieee754_fmod+0x6a>
 800e57a:	dbf4      	blt.n	800e566 <__ieee754_fmod+0x42>
 800e57c:	4282      	cmp	r2, r0
 800e57e:	d8f2      	bhi.n	800e566 <__ieee754_fmod+0x42>
 800e580:	d105      	bne.n	800e58e <__ieee754_fmod+0x6a>
 800e582:	4b69      	ldr	r3, [pc, #420]	@ (800e728 <__ieee754_fmod+0x204>)
 800e584:	eb03 7315 	add.w	r3, r3, r5, lsr #28
 800e588:	e9d3 0100 	ldrd	r0, r1, [r3]
 800e58c:	e7eb      	b.n	800e566 <__ieee754_fmod+0x42>
 800e58e:	4a65      	ldr	r2, [pc, #404]	@ (800e724 <__ieee754_fmod+0x200>)
 800e590:	ea19 0f02 	tst.w	r9, r2
 800e594:	d148      	bne.n	800e628 <__ieee754_fmod+0x104>
 800e596:	f1b8 0f00 	cmp.w	r8, #0
 800e59a:	d13d      	bne.n	800e618 <__ieee754_fmod+0xf4>
 800e59c:	4963      	ldr	r1, [pc, #396]	@ (800e72c <__ieee754_fmod+0x208>)
 800e59e:	4653      	mov	r3, sl
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	dc36      	bgt.n	800e612 <__ieee754_fmod+0xee>
 800e5a4:	4216      	tst	r6, r2
 800e5a6:	d14f      	bne.n	800e648 <__ieee754_fmod+0x124>
 800e5a8:	f1bc 0f00 	cmp.w	ip, #0
 800e5ac:	d144      	bne.n	800e638 <__ieee754_fmod+0x114>
 800e5ae:	4a5f      	ldr	r2, [pc, #380]	@ (800e72c <__ieee754_fmod+0x208>)
 800e5b0:	463b      	mov	r3, r7
 800e5b2:	2b00      	cmp	r3, #0
 800e5b4:	dc3d      	bgt.n	800e632 <__ieee754_fmod+0x10e>
 800e5b6:	485e      	ldr	r0, [pc, #376]	@ (800e730 <__ieee754_fmod+0x20c>)
 800e5b8:	4281      	cmp	r1, r0
 800e5ba:	db4a      	blt.n	800e652 <__ieee754_fmod+0x12e>
 800e5bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5c4:	485a      	ldr	r0, [pc, #360]	@ (800e730 <__ieee754_fmod+0x20c>)
 800e5c6:	4282      	cmp	r2, r0
 800e5c8:	db57      	blt.n	800e67a <__ieee754_fmod+0x156>
 800e5ca:	f3c6 0613 	ubfx	r6, r6, #0, #20
 800e5ce:	f446 1680 	orr.w	r6, r6, #1048576	@ 0x100000
 800e5d2:	1a89      	subs	r1, r1, r2
 800e5d4:	1b98      	subs	r0, r3, r6
 800e5d6:	eba4 070e 	sub.w	r7, r4, lr
 800e5da:	2900      	cmp	r1, #0
 800e5dc:	d162      	bne.n	800e6a4 <__ieee754_fmod+0x180>
 800e5de:	4574      	cmp	r4, lr
 800e5e0:	bf38      	it	cc
 800e5e2:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e5e6:	2800      	cmp	r0, #0
 800e5e8:	bfa4      	itt	ge
 800e5ea:	463c      	movge	r4, r7
 800e5ec:	4603      	movge	r3, r0
 800e5ee:	ea53 0104 	orrs.w	r1, r3, r4
 800e5f2:	d0c6      	beq.n	800e582 <__ieee754_fmod+0x5e>
 800e5f4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e5f8:	db69      	blt.n	800e6ce <__ieee754_fmod+0x1aa>
 800e5fa:	494d      	ldr	r1, [pc, #308]	@ (800e730 <__ieee754_fmod+0x20c>)
 800e5fc:	428a      	cmp	r2, r1
 800e5fe:	db6c      	blt.n	800e6da <__ieee754_fmod+0x1b6>
 800e600:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e604:	432b      	orrs	r3, r5
 800e606:	f202 32ff 	addw	r2, r2, #1023	@ 0x3ff
 800e60a:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e60e:	4620      	mov	r0, r4
 800e610:	e7a9      	b.n	800e566 <__ieee754_fmod+0x42>
 800e612:	3901      	subs	r1, #1
 800e614:	005b      	lsls	r3, r3, #1
 800e616:	e7c3      	b.n	800e5a0 <__ieee754_fmod+0x7c>
 800e618:	4945      	ldr	r1, [pc, #276]	@ (800e730 <__ieee754_fmod+0x20c>)
 800e61a:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 800e61e:	2b00      	cmp	r3, #0
 800e620:	ddc0      	ble.n	800e5a4 <__ieee754_fmod+0x80>
 800e622:	3901      	subs	r1, #1
 800e624:	005b      	lsls	r3, r3, #1
 800e626:	e7fa      	b.n	800e61e <__ieee754_fmod+0xfa>
 800e628:	ea4f 5128 	mov.w	r1, r8, asr #20
 800e62c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800e630:	e7b8      	b.n	800e5a4 <__ieee754_fmod+0x80>
 800e632:	3a01      	subs	r2, #1
 800e634:	005b      	lsls	r3, r3, #1
 800e636:	e7bc      	b.n	800e5b2 <__ieee754_fmod+0x8e>
 800e638:	4a3d      	ldr	r2, [pc, #244]	@ (800e730 <__ieee754_fmod+0x20c>)
 800e63a:	ea4f 23cc 	mov.w	r3, ip, lsl #11
 800e63e:	2b00      	cmp	r3, #0
 800e640:	ddb9      	ble.n	800e5b6 <__ieee754_fmod+0x92>
 800e642:	3a01      	subs	r2, #1
 800e644:	005b      	lsls	r3, r3, #1
 800e646:	e7fa      	b.n	800e63e <__ieee754_fmod+0x11a>
 800e648:	ea4f 522c 	mov.w	r2, ip, asr #20
 800e64c:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800e650:	e7b1      	b.n	800e5b6 <__ieee754_fmod+0x92>
 800e652:	1a40      	subs	r0, r0, r1
 800e654:	281f      	cmp	r0, #31
 800e656:	dc0a      	bgt.n	800e66e <__ieee754_fmod+0x14a>
 800e658:	f201 431e 	addw	r3, r1, #1054	@ 0x41e
 800e65c:	fa08 f800 	lsl.w	r8, r8, r0
 800e660:	fa2a f303 	lsr.w	r3, sl, r3
 800e664:	ea43 0308 	orr.w	r3, r3, r8
 800e668:	fa0a f400 	lsl.w	r4, sl, r0
 800e66c:	e7aa      	b.n	800e5c4 <__ieee754_fmod+0xa0>
 800e66e:	4b31      	ldr	r3, [pc, #196]	@ (800e734 <__ieee754_fmod+0x210>)
 800e670:	1a5b      	subs	r3, r3, r1
 800e672:	fa0a f303 	lsl.w	r3, sl, r3
 800e676:	2400      	movs	r4, #0
 800e678:	e7a4      	b.n	800e5c4 <__ieee754_fmod+0xa0>
 800e67a:	1a80      	subs	r0, r0, r2
 800e67c:	281f      	cmp	r0, #31
 800e67e:	dc0a      	bgt.n	800e696 <__ieee754_fmod+0x172>
 800e680:	f202 461e 	addw	r6, r2, #1054	@ 0x41e
 800e684:	fa0c fc00 	lsl.w	ip, ip, r0
 800e688:	fa27 f606 	lsr.w	r6, r7, r6
 800e68c:	ea46 060c 	orr.w	r6, r6, ip
 800e690:	fa07 fe00 	lsl.w	lr, r7, r0
 800e694:	e79d      	b.n	800e5d2 <__ieee754_fmod+0xae>
 800e696:	4e27      	ldr	r6, [pc, #156]	@ (800e734 <__ieee754_fmod+0x210>)
 800e698:	1ab6      	subs	r6, r6, r2
 800e69a:	fa07 f606 	lsl.w	r6, r7, r6
 800e69e:	f04f 0e00 	mov.w	lr, #0
 800e6a2:	e796      	b.n	800e5d2 <__ieee754_fmod+0xae>
 800e6a4:	4574      	cmp	r4, lr
 800e6a6:	bf38      	it	cc
 800e6a8:	f100 30ff 	addcc.w	r0, r0, #4294967295
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	da05      	bge.n	800e6bc <__ieee754_fmod+0x198>
 800e6b0:	0fe0      	lsrs	r0, r4, #31
 800e6b2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800e6b6:	0064      	lsls	r4, r4, #1
 800e6b8:	3901      	subs	r1, #1
 800e6ba:	e78b      	b.n	800e5d4 <__ieee754_fmod+0xb0>
 800e6bc:	ea50 0307 	orrs.w	r3, r0, r7
 800e6c0:	f43f af5f 	beq.w	800e582 <__ieee754_fmod+0x5e>
 800e6c4:	0ffb      	lsrs	r3, r7, #31
 800e6c6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 800e6ca:	007c      	lsls	r4, r7, #1
 800e6cc:	e7f4      	b.n	800e6b8 <__ieee754_fmod+0x194>
 800e6ce:	0fe1      	lsrs	r1, r4, #31
 800e6d0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800e6d4:	0064      	lsls	r4, r4, #1
 800e6d6:	3a01      	subs	r2, #1
 800e6d8:	e78c      	b.n	800e5f4 <__ieee754_fmod+0xd0>
 800e6da:	1a89      	subs	r1, r1, r2
 800e6dc:	2914      	cmp	r1, #20
 800e6de:	dc0a      	bgt.n	800e6f6 <__ieee754_fmod+0x1d2>
 800e6e0:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800e6e4:	fa03 f202 	lsl.w	r2, r3, r2
 800e6e8:	40cc      	lsrs	r4, r1
 800e6ea:	4322      	orrs	r2, r4
 800e6ec:	410b      	asrs	r3, r1
 800e6ee:	ea43 0105 	orr.w	r1, r3, r5
 800e6f2:	4610      	mov	r0, r2
 800e6f4:	e737      	b.n	800e566 <__ieee754_fmod+0x42>
 800e6f6:	291f      	cmp	r1, #31
 800e6f8:	dc07      	bgt.n	800e70a <__ieee754_fmod+0x1e6>
 800e6fa:	f202 421e 	addw	r2, r2, #1054	@ 0x41e
 800e6fe:	40cc      	lsrs	r4, r1
 800e700:	fa03 f202 	lsl.w	r2, r3, r2
 800e704:	4322      	orrs	r2, r4
 800e706:	462b      	mov	r3, r5
 800e708:	e7f1      	b.n	800e6ee <__ieee754_fmod+0x1ca>
 800e70a:	f1c2 427f 	rsb	r2, r2, #4278190080	@ 0xff000000
 800e70e:	f502 027f 	add.w	r2, r2, #16711680	@ 0xff0000
 800e712:	f502 427b 	add.w	r2, r2, #64256	@ 0xfb00
 800e716:	32e2      	adds	r2, #226	@ 0xe2
 800e718:	fa43 f202 	asr.w	r2, r3, r2
 800e71c:	e7f3      	b.n	800e706 <__ieee754_fmod+0x1e2>
 800e71e:	bf00      	nop
 800e720:	7fefffff 	.word	0x7fefffff
 800e724:	7ff00000 	.word	0x7ff00000
 800e728:	0800f978 	.word	0x0800f978
 800e72c:	fffffbed 	.word	0xfffffbed
 800e730:	fffffc02 	.word	0xfffffc02
 800e734:	fffffbe2 	.word	0xfffffbe2

0800e738 <__ieee754_rem_pio2>:
 800e738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e73c:	ec57 6b10 	vmov	r6, r7, d0
 800e740:	4bc5      	ldr	r3, [pc, #788]	@ (800ea58 <__ieee754_rem_pio2+0x320>)
 800e742:	b08d      	sub	sp, #52	@ 0x34
 800e744:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800e748:	4598      	cmp	r8, r3
 800e74a:	4604      	mov	r4, r0
 800e74c:	9704      	str	r7, [sp, #16]
 800e74e:	d807      	bhi.n	800e760 <__ieee754_rem_pio2+0x28>
 800e750:	2200      	movs	r2, #0
 800e752:	2300      	movs	r3, #0
 800e754:	ed80 0b00 	vstr	d0, [r0]
 800e758:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e75c:	2500      	movs	r5, #0
 800e75e:	e028      	b.n	800e7b2 <__ieee754_rem_pio2+0x7a>
 800e760:	4bbe      	ldr	r3, [pc, #760]	@ (800ea5c <__ieee754_rem_pio2+0x324>)
 800e762:	4598      	cmp	r8, r3
 800e764:	d878      	bhi.n	800e858 <__ieee754_rem_pio2+0x120>
 800e766:	9b04      	ldr	r3, [sp, #16]
 800e768:	4dbd      	ldr	r5, [pc, #756]	@ (800ea60 <__ieee754_rem_pio2+0x328>)
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	4630      	mov	r0, r6
 800e76e:	a3ac      	add	r3, pc, #688	@ (adr r3, 800ea20 <__ieee754_rem_pio2+0x2e8>)
 800e770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e774:	4639      	mov	r1, r7
 800e776:	dd38      	ble.n	800e7ea <__ieee754_rem_pio2+0xb2>
 800e778:	f7f1 fd86 	bl	8000288 <__aeabi_dsub>
 800e77c:	45a8      	cmp	r8, r5
 800e77e:	4606      	mov	r6, r0
 800e780:	460f      	mov	r7, r1
 800e782:	d01a      	beq.n	800e7ba <__ieee754_rem_pio2+0x82>
 800e784:	a3a8      	add	r3, pc, #672	@ (adr r3, 800ea28 <__ieee754_rem_pio2+0x2f0>)
 800e786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e78a:	f7f1 fd7d 	bl	8000288 <__aeabi_dsub>
 800e78e:	4602      	mov	r2, r0
 800e790:	460b      	mov	r3, r1
 800e792:	4680      	mov	r8, r0
 800e794:	4689      	mov	r9, r1
 800e796:	4630      	mov	r0, r6
 800e798:	4639      	mov	r1, r7
 800e79a:	f7f1 fd75 	bl	8000288 <__aeabi_dsub>
 800e79e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800ea28 <__ieee754_rem_pio2+0x2f0>)
 800e7a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7a4:	f7f1 fd70 	bl	8000288 <__aeabi_dsub>
 800e7a8:	e9c4 8900 	strd	r8, r9, [r4]
 800e7ac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e7b0:	2501      	movs	r5, #1
 800e7b2:	4628      	mov	r0, r5
 800e7b4:	b00d      	add	sp, #52	@ 0x34
 800e7b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7ba:	a39d      	add	r3, pc, #628	@ (adr r3, 800ea30 <__ieee754_rem_pio2+0x2f8>)
 800e7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7c0:	f7f1 fd62 	bl	8000288 <__aeabi_dsub>
 800e7c4:	a39c      	add	r3, pc, #624	@ (adr r3, 800ea38 <__ieee754_rem_pio2+0x300>)
 800e7c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ca:	4606      	mov	r6, r0
 800e7cc:	460f      	mov	r7, r1
 800e7ce:	f7f1 fd5b 	bl	8000288 <__aeabi_dsub>
 800e7d2:	4602      	mov	r2, r0
 800e7d4:	460b      	mov	r3, r1
 800e7d6:	4680      	mov	r8, r0
 800e7d8:	4689      	mov	r9, r1
 800e7da:	4630      	mov	r0, r6
 800e7dc:	4639      	mov	r1, r7
 800e7de:	f7f1 fd53 	bl	8000288 <__aeabi_dsub>
 800e7e2:	a395      	add	r3, pc, #596	@ (adr r3, 800ea38 <__ieee754_rem_pio2+0x300>)
 800e7e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7e8:	e7dc      	b.n	800e7a4 <__ieee754_rem_pio2+0x6c>
 800e7ea:	f7f1 fd4f 	bl	800028c <__adddf3>
 800e7ee:	45a8      	cmp	r8, r5
 800e7f0:	4606      	mov	r6, r0
 800e7f2:	460f      	mov	r7, r1
 800e7f4:	d018      	beq.n	800e828 <__ieee754_rem_pio2+0xf0>
 800e7f6:	a38c      	add	r3, pc, #560	@ (adr r3, 800ea28 <__ieee754_rem_pio2+0x2f0>)
 800e7f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7fc:	f7f1 fd46 	bl	800028c <__adddf3>
 800e800:	4602      	mov	r2, r0
 800e802:	460b      	mov	r3, r1
 800e804:	4680      	mov	r8, r0
 800e806:	4689      	mov	r9, r1
 800e808:	4630      	mov	r0, r6
 800e80a:	4639      	mov	r1, r7
 800e80c:	f7f1 fd3c 	bl	8000288 <__aeabi_dsub>
 800e810:	a385      	add	r3, pc, #532	@ (adr r3, 800ea28 <__ieee754_rem_pio2+0x2f0>)
 800e812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e816:	f7f1 fd39 	bl	800028c <__adddf3>
 800e81a:	f04f 35ff 	mov.w	r5, #4294967295
 800e81e:	e9c4 8900 	strd	r8, r9, [r4]
 800e822:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e826:	e7c4      	b.n	800e7b2 <__ieee754_rem_pio2+0x7a>
 800e828:	a381      	add	r3, pc, #516	@ (adr r3, 800ea30 <__ieee754_rem_pio2+0x2f8>)
 800e82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82e:	f7f1 fd2d 	bl	800028c <__adddf3>
 800e832:	a381      	add	r3, pc, #516	@ (adr r3, 800ea38 <__ieee754_rem_pio2+0x300>)
 800e834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e838:	4606      	mov	r6, r0
 800e83a:	460f      	mov	r7, r1
 800e83c:	f7f1 fd26 	bl	800028c <__adddf3>
 800e840:	4602      	mov	r2, r0
 800e842:	460b      	mov	r3, r1
 800e844:	4680      	mov	r8, r0
 800e846:	4689      	mov	r9, r1
 800e848:	4630      	mov	r0, r6
 800e84a:	4639      	mov	r1, r7
 800e84c:	f7f1 fd1c 	bl	8000288 <__aeabi_dsub>
 800e850:	a379      	add	r3, pc, #484	@ (adr r3, 800ea38 <__ieee754_rem_pio2+0x300>)
 800e852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e856:	e7de      	b.n	800e816 <__ieee754_rem_pio2+0xde>
 800e858:	4b82      	ldr	r3, [pc, #520]	@ (800ea64 <__ieee754_rem_pio2+0x32c>)
 800e85a:	4598      	cmp	r8, r3
 800e85c:	f200 80d1 	bhi.w	800ea02 <__ieee754_rem_pio2+0x2ca>
 800e860:	f000 f966 	bl	800eb30 <fabs>
 800e864:	ec57 6b10 	vmov	r6, r7, d0
 800e868:	a375      	add	r3, pc, #468	@ (adr r3, 800ea40 <__ieee754_rem_pio2+0x308>)
 800e86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e86e:	4630      	mov	r0, r6
 800e870:	4639      	mov	r1, r7
 800e872:	f7f1 fec1 	bl	80005f8 <__aeabi_dmul>
 800e876:	4b7c      	ldr	r3, [pc, #496]	@ (800ea68 <__ieee754_rem_pio2+0x330>)
 800e878:	2200      	movs	r2, #0
 800e87a:	f7f1 fd07 	bl	800028c <__adddf3>
 800e87e:	f7f2 f96b 	bl	8000b58 <__aeabi_d2iz>
 800e882:	4605      	mov	r5, r0
 800e884:	f7f1 fe4e 	bl	8000524 <__aeabi_i2d>
 800e888:	4602      	mov	r2, r0
 800e88a:	460b      	mov	r3, r1
 800e88c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e890:	a363      	add	r3, pc, #396	@ (adr r3, 800ea20 <__ieee754_rem_pio2+0x2e8>)
 800e892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e896:	f7f1 feaf 	bl	80005f8 <__aeabi_dmul>
 800e89a:	4602      	mov	r2, r0
 800e89c:	460b      	mov	r3, r1
 800e89e:	4630      	mov	r0, r6
 800e8a0:	4639      	mov	r1, r7
 800e8a2:	f7f1 fcf1 	bl	8000288 <__aeabi_dsub>
 800e8a6:	a360      	add	r3, pc, #384	@ (adr r3, 800ea28 <__ieee754_rem_pio2+0x2f0>)
 800e8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ac:	4682      	mov	sl, r0
 800e8ae:	468b      	mov	fp, r1
 800e8b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e8b4:	f7f1 fea0 	bl	80005f8 <__aeabi_dmul>
 800e8b8:	2d1f      	cmp	r5, #31
 800e8ba:	4606      	mov	r6, r0
 800e8bc:	460f      	mov	r7, r1
 800e8be:	dc0c      	bgt.n	800e8da <__ieee754_rem_pio2+0x1a2>
 800e8c0:	4b6a      	ldr	r3, [pc, #424]	@ (800ea6c <__ieee754_rem_pio2+0x334>)
 800e8c2:	1e6a      	subs	r2, r5, #1
 800e8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e8c8:	4543      	cmp	r3, r8
 800e8ca:	d006      	beq.n	800e8da <__ieee754_rem_pio2+0x1a2>
 800e8cc:	4632      	mov	r2, r6
 800e8ce:	463b      	mov	r3, r7
 800e8d0:	4650      	mov	r0, sl
 800e8d2:	4659      	mov	r1, fp
 800e8d4:	f7f1 fcd8 	bl	8000288 <__aeabi_dsub>
 800e8d8:	e00e      	b.n	800e8f8 <__ieee754_rem_pio2+0x1c0>
 800e8da:	463b      	mov	r3, r7
 800e8dc:	4632      	mov	r2, r6
 800e8de:	4650      	mov	r0, sl
 800e8e0:	4659      	mov	r1, fp
 800e8e2:	f7f1 fcd1 	bl	8000288 <__aeabi_dsub>
 800e8e6:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e8ea:	9305      	str	r3, [sp, #20]
 800e8ec:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e8f0:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800e8f4:	2b10      	cmp	r3, #16
 800e8f6:	dc02      	bgt.n	800e8fe <__ieee754_rem_pio2+0x1c6>
 800e8f8:	e9c4 0100 	strd	r0, r1, [r4]
 800e8fc:	e039      	b.n	800e972 <__ieee754_rem_pio2+0x23a>
 800e8fe:	a34c      	add	r3, pc, #304	@ (adr r3, 800ea30 <__ieee754_rem_pio2+0x2f8>)
 800e900:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e908:	f7f1 fe76 	bl	80005f8 <__aeabi_dmul>
 800e90c:	4606      	mov	r6, r0
 800e90e:	460f      	mov	r7, r1
 800e910:	4602      	mov	r2, r0
 800e912:	460b      	mov	r3, r1
 800e914:	4650      	mov	r0, sl
 800e916:	4659      	mov	r1, fp
 800e918:	f7f1 fcb6 	bl	8000288 <__aeabi_dsub>
 800e91c:	4602      	mov	r2, r0
 800e91e:	460b      	mov	r3, r1
 800e920:	4680      	mov	r8, r0
 800e922:	4689      	mov	r9, r1
 800e924:	4650      	mov	r0, sl
 800e926:	4659      	mov	r1, fp
 800e928:	f7f1 fcae 	bl	8000288 <__aeabi_dsub>
 800e92c:	4632      	mov	r2, r6
 800e92e:	463b      	mov	r3, r7
 800e930:	f7f1 fcaa 	bl	8000288 <__aeabi_dsub>
 800e934:	a340      	add	r3, pc, #256	@ (adr r3, 800ea38 <__ieee754_rem_pio2+0x300>)
 800e936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e93a:	4606      	mov	r6, r0
 800e93c:	460f      	mov	r7, r1
 800e93e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e942:	f7f1 fe59 	bl	80005f8 <__aeabi_dmul>
 800e946:	4632      	mov	r2, r6
 800e948:	463b      	mov	r3, r7
 800e94a:	f7f1 fc9d 	bl	8000288 <__aeabi_dsub>
 800e94e:	4602      	mov	r2, r0
 800e950:	460b      	mov	r3, r1
 800e952:	4606      	mov	r6, r0
 800e954:	460f      	mov	r7, r1
 800e956:	4640      	mov	r0, r8
 800e958:	4649      	mov	r1, r9
 800e95a:	f7f1 fc95 	bl	8000288 <__aeabi_dsub>
 800e95e:	9a05      	ldr	r2, [sp, #20]
 800e960:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e964:	1ad3      	subs	r3, r2, r3
 800e966:	2b31      	cmp	r3, #49	@ 0x31
 800e968:	dc20      	bgt.n	800e9ac <__ieee754_rem_pio2+0x274>
 800e96a:	e9c4 0100 	strd	r0, r1, [r4]
 800e96e:	46c2      	mov	sl, r8
 800e970:	46cb      	mov	fp, r9
 800e972:	e9d4 8900 	ldrd	r8, r9, [r4]
 800e976:	4650      	mov	r0, sl
 800e978:	4642      	mov	r2, r8
 800e97a:	464b      	mov	r3, r9
 800e97c:	4659      	mov	r1, fp
 800e97e:	f7f1 fc83 	bl	8000288 <__aeabi_dsub>
 800e982:	463b      	mov	r3, r7
 800e984:	4632      	mov	r2, r6
 800e986:	f7f1 fc7f 	bl	8000288 <__aeabi_dsub>
 800e98a:	9b04      	ldr	r3, [sp, #16]
 800e98c:	2b00      	cmp	r3, #0
 800e98e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800e992:	f6bf af0e 	bge.w	800e7b2 <__ieee754_rem_pio2+0x7a>
 800e996:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800e99a:	6063      	str	r3, [r4, #4]
 800e99c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e9a0:	f8c4 8000 	str.w	r8, [r4]
 800e9a4:	60a0      	str	r0, [r4, #8]
 800e9a6:	60e3      	str	r3, [r4, #12]
 800e9a8:	426d      	negs	r5, r5
 800e9aa:	e702      	b.n	800e7b2 <__ieee754_rem_pio2+0x7a>
 800e9ac:	a326      	add	r3, pc, #152	@ (adr r3, 800ea48 <__ieee754_rem_pio2+0x310>)
 800e9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9b6:	f7f1 fe1f 	bl	80005f8 <__aeabi_dmul>
 800e9ba:	4606      	mov	r6, r0
 800e9bc:	460f      	mov	r7, r1
 800e9be:	4602      	mov	r2, r0
 800e9c0:	460b      	mov	r3, r1
 800e9c2:	4640      	mov	r0, r8
 800e9c4:	4649      	mov	r1, r9
 800e9c6:	f7f1 fc5f 	bl	8000288 <__aeabi_dsub>
 800e9ca:	4602      	mov	r2, r0
 800e9cc:	460b      	mov	r3, r1
 800e9ce:	4682      	mov	sl, r0
 800e9d0:	468b      	mov	fp, r1
 800e9d2:	4640      	mov	r0, r8
 800e9d4:	4649      	mov	r1, r9
 800e9d6:	f7f1 fc57 	bl	8000288 <__aeabi_dsub>
 800e9da:	4632      	mov	r2, r6
 800e9dc:	463b      	mov	r3, r7
 800e9de:	f7f1 fc53 	bl	8000288 <__aeabi_dsub>
 800e9e2:	a31b      	add	r3, pc, #108	@ (adr r3, 800ea50 <__ieee754_rem_pio2+0x318>)
 800e9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e8:	4606      	mov	r6, r0
 800e9ea:	460f      	mov	r7, r1
 800e9ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e9f0:	f7f1 fe02 	bl	80005f8 <__aeabi_dmul>
 800e9f4:	4632      	mov	r2, r6
 800e9f6:	463b      	mov	r3, r7
 800e9f8:	f7f1 fc46 	bl	8000288 <__aeabi_dsub>
 800e9fc:	4606      	mov	r6, r0
 800e9fe:	460f      	mov	r7, r1
 800ea00:	e764      	b.n	800e8cc <__ieee754_rem_pio2+0x194>
 800ea02:	4b1b      	ldr	r3, [pc, #108]	@ (800ea70 <__ieee754_rem_pio2+0x338>)
 800ea04:	4598      	cmp	r8, r3
 800ea06:	d935      	bls.n	800ea74 <__ieee754_rem_pio2+0x33c>
 800ea08:	4632      	mov	r2, r6
 800ea0a:	463b      	mov	r3, r7
 800ea0c:	4630      	mov	r0, r6
 800ea0e:	4639      	mov	r1, r7
 800ea10:	f7f1 fc3a 	bl	8000288 <__aeabi_dsub>
 800ea14:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ea18:	e9c4 0100 	strd	r0, r1, [r4]
 800ea1c:	e69e      	b.n	800e75c <__ieee754_rem_pio2+0x24>
 800ea1e:	bf00      	nop
 800ea20:	54400000 	.word	0x54400000
 800ea24:	3ff921fb 	.word	0x3ff921fb
 800ea28:	1a626331 	.word	0x1a626331
 800ea2c:	3dd0b461 	.word	0x3dd0b461
 800ea30:	1a600000 	.word	0x1a600000
 800ea34:	3dd0b461 	.word	0x3dd0b461
 800ea38:	2e037073 	.word	0x2e037073
 800ea3c:	3ba3198a 	.word	0x3ba3198a
 800ea40:	6dc9c883 	.word	0x6dc9c883
 800ea44:	3fe45f30 	.word	0x3fe45f30
 800ea48:	2e000000 	.word	0x2e000000
 800ea4c:	3ba3198a 	.word	0x3ba3198a
 800ea50:	252049c1 	.word	0x252049c1
 800ea54:	397b839a 	.word	0x397b839a
 800ea58:	3fe921fb 	.word	0x3fe921fb
 800ea5c:	4002d97b 	.word	0x4002d97b
 800ea60:	3ff921fb 	.word	0x3ff921fb
 800ea64:	413921fb 	.word	0x413921fb
 800ea68:	3fe00000 	.word	0x3fe00000
 800ea6c:	0800f988 	.word	0x0800f988
 800ea70:	7fefffff 	.word	0x7fefffff
 800ea74:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ea78:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800ea7c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ea80:	4630      	mov	r0, r6
 800ea82:	460f      	mov	r7, r1
 800ea84:	f7f2 f868 	bl	8000b58 <__aeabi_d2iz>
 800ea88:	f7f1 fd4c 	bl	8000524 <__aeabi_i2d>
 800ea8c:	4602      	mov	r2, r0
 800ea8e:	460b      	mov	r3, r1
 800ea90:	4630      	mov	r0, r6
 800ea92:	4639      	mov	r1, r7
 800ea94:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea98:	f7f1 fbf6 	bl	8000288 <__aeabi_dsub>
 800ea9c:	4b22      	ldr	r3, [pc, #136]	@ (800eb28 <__ieee754_rem_pio2+0x3f0>)
 800ea9e:	2200      	movs	r2, #0
 800eaa0:	f7f1 fdaa 	bl	80005f8 <__aeabi_dmul>
 800eaa4:	460f      	mov	r7, r1
 800eaa6:	4606      	mov	r6, r0
 800eaa8:	f7f2 f856 	bl	8000b58 <__aeabi_d2iz>
 800eaac:	f7f1 fd3a 	bl	8000524 <__aeabi_i2d>
 800eab0:	4602      	mov	r2, r0
 800eab2:	460b      	mov	r3, r1
 800eab4:	4630      	mov	r0, r6
 800eab6:	4639      	mov	r1, r7
 800eab8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800eabc:	f7f1 fbe4 	bl	8000288 <__aeabi_dsub>
 800eac0:	4b19      	ldr	r3, [pc, #100]	@ (800eb28 <__ieee754_rem_pio2+0x3f0>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	f7f1 fd98 	bl	80005f8 <__aeabi_dmul>
 800eac8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800eacc:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800ead0:	f04f 0803 	mov.w	r8, #3
 800ead4:	2600      	movs	r6, #0
 800ead6:	2700      	movs	r7, #0
 800ead8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800eadc:	4632      	mov	r2, r6
 800eade:	463b      	mov	r3, r7
 800eae0:	46c2      	mov	sl, r8
 800eae2:	f108 38ff 	add.w	r8, r8, #4294967295
 800eae6:	f7f1 ffef 	bl	8000ac8 <__aeabi_dcmpeq>
 800eaea:	2800      	cmp	r0, #0
 800eaec:	d1f4      	bne.n	800ead8 <__ieee754_rem_pio2+0x3a0>
 800eaee:	4b0f      	ldr	r3, [pc, #60]	@ (800eb2c <__ieee754_rem_pio2+0x3f4>)
 800eaf0:	9301      	str	r3, [sp, #4]
 800eaf2:	2302      	movs	r3, #2
 800eaf4:	9300      	str	r3, [sp, #0]
 800eaf6:	462a      	mov	r2, r5
 800eaf8:	4653      	mov	r3, sl
 800eafa:	4621      	mov	r1, r4
 800eafc:	a806      	add	r0, sp, #24
 800eafe:	f000 f81f 	bl	800eb40 <__kernel_rem_pio2>
 800eb02:	9b04      	ldr	r3, [sp, #16]
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	4605      	mov	r5, r0
 800eb08:	f6bf ae53 	bge.w	800e7b2 <__ieee754_rem_pio2+0x7a>
 800eb0c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800eb10:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eb14:	e9c4 2300 	strd	r2, r3, [r4]
 800eb18:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800eb1c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800eb20:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800eb24:	e740      	b.n	800e9a8 <__ieee754_rem_pio2+0x270>
 800eb26:	bf00      	nop
 800eb28:	41700000 	.word	0x41700000
 800eb2c:	0800fa08 	.word	0x0800fa08

0800eb30 <fabs>:
 800eb30:	ec51 0b10 	vmov	r0, r1, d0
 800eb34:	4602      	mov	r2, r0
 800eb36:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800eb3a:	ec43 2b10 	vmov	d0, r2, r3
 800eb3e:	4770      	bx	lr

0800eb40 <__kernel_rem_pio2>:
 800eb40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb44:	ed2d 8b02 	vpush	{d8}
 800eb48:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800eb4c:	f112 0f14 	cmn.w	r2, #20
 800eb50:	9306      	str	r3, [sp, #24]
 800eb52:	9104      	str	r1, [sp, #16]
 800eb54:	4bbe      	ldr	r3, [pc, #760]	@ (800ee50 <__kernel_rem_pio2+0x310>)
 800eb56:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800eb58:	9008      	str	r0, [sp, #32]
 800eb5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800eb5e:	9300      	str	r3, [sp, #0]
 800eb60:	9b06      	ldr	r3, [sp, #24]
 800eb62:	f103 33ff 	add.w	r3, r3, #4294967295
 800eb66:	bfa8      	it	ge
 800eb68:	1ed4      	subge	r4, r2, #3
 800eb6a:	9305      	str	r3, [sp, #20]
 800eb6c:	bfb2      	itee	lt
 800eb6e:	2400      	movlt	r4, #0
 800eb70:	2318      	movge	r3, #24
 800eb72:	fb94 f4f3 	sdivge	r4, r4, r3
 800eb76:	f06f 0317 	mvn.w	r3, #23
 800eb7a:	fb04 3303 	mla	r3, r4, r3, r3
 800eb7e:	eb03 0b02 	add.w	fp, r3, r2
 800eb82:	9b00      	ldr	r3, [sp, #0]
 800eb84:	9a05      	ldr	r2, [sp, #20]
 800eb86:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800ee40 <__kernel_rem_pio2+0x300>
 800eb8a:	eb03 0802 	add.w	r8, r3, r2
 800eb8e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800eb90:	1aa7      	subs	r7, r4, r2
 800eb92:	ae20      	add	r6, sp, #128	@ 0x80
 800eb94:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800eb98:	2500      	movs	r5, #0
 800eb9a:	4545      	cmp	r5, r8
 800eb9c:	dd13      	ble.n	800ebc6 <__kernel_rem_pio2+0x86>
 800eb9e:	9b06      	ldr	r3, [sp, #24]
 800eba0:	aa20      	add	r2, sp, #128	@ 0x80
 800eba2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800eba6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800ebaa:	f04f 0800 	mov.w	r8, #0
 800ebae:	9b00      	ldr	r3, [sp, #0]
 800ebb0:	4598      	cmp	r8, r3
 800ebb2:	dc31      	bgt.n	800ec18 <__kernel_rem_pio2+0xd8>
 800ebb4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800ee40 <__kernel_rem_pio2+0x300>
 800ebb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ebbc:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ebc0:	462f      	mov	r7, r5
 800ebc2:	2600      	movs	r6, #0
 800ebc4:	e01b      	b.n	800ebfe <__kernel_rem_pio2+0xbe>
 800ebc6:	42ef      	cmn	r7, r5
 800ebc8:	d407      	bmi.n	800ebda <__kernel_rem_pio2+0x9a>
 800ebca:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ebce:	f7f1 fca9 	bl	8000524 <__aeabi_i2d>
 800ebd2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ebd6:	3501      	adds	r5, #1
 800ebd8:	e7df      	b.n	800eb9a <__kernel_rem_pio2+0x5a>
 800ebda:	ec51 0b18 	vmov	r0, r1, d8
 800ebde:	e7f8      	b.n	800ebd2 <__kernel_rem_pio2+0x92>
 800ebe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ebe4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ebe8:	f7f1 fd06 	bl	80005f8 <__aeabi_dmul>
 800ebec:	4602      	mov	r2, r0
 800ebee:	460b      	mov	r3, r1
 800ebf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ebf4:	f7f1 fb4a 	bl	800028c <__adddf3>
 800ebf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ebfc:	3601      	adds	r6, #1
 800ebfe:	9b05      	ldr	r3, [sp, #20]
 800ec00:	429e      	cmp	r6, r3
 800ec02:	f1a7 0708 	sub.w	r7, r7, #8
 800ec06:	ddeb      	ble.n	800ebe0 <__kernel_rem_pio2+0xa0>
 800ec08:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ec0c:	f108 0801 	add.w	r8, r8, #1
 800ec10:	ecaa 7b02 	vstmia	sl!, {d7}
 800ec14:	3508      	adds	r5, #8
 800ec16:	e7ca      	b.n	800ebae <__kernel_rem_pio2+0x6e>
 800ec18:	9b00      	ldr	r3, [sp, #0]
 800ec1a:	f8dd 8000 	ldr.w	r8, [sp]
 800ec1e:	aa0c      	add	r2, sp, #48	@ 0x30
 800ec20:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec24:	930a      	str	r3, [sp, #40]	@ 0x28
 800ec26:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ec28:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800ec2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ec2e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800ec32:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ec34:	ab98      	add	r3, sp, #608	@ 0x260
 800ec36:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ec3a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800ec3e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ec42:	ac0c      	add	r4, sp, #48	@ 0x30
 800ec44:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ec46:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800ec4a:	46a1      	mov	r9, r4
 800ec4c:	46c2      	mov	sl, r8
 800ec4e:	f1ba 0f00 	cmp.w	sl, #0
 800ec52:	f1a5 0508 	sub.w	r5, r5, #8
 800ec56:	dc77      	bgt.n	800ed48 <__kernel_rem_pio2+0x208>
 800ec58:	4658      	mov	r0, fp
 800ec5a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ec5e:	f000 fac7 	bl	800f1f0 <scalbn>
 800ec62:	ec57 6b10 	vmov	r6, r7, d0
 800ec66:	2200      	movs	r2, #0
 800ec68:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ec6c:	4630      	mov	r0, r6
 800ec6e:	4639      	mov	r1, r7
 800ec70:	f7f1 fcc2 	bl	80005f8 <__aeabi_dmul>
 800ec74:	ec41 0b10 	vmov	d0, r0, r1
 800ec78:	f000 fb3a 	bl	800f2f0 <floor>
 800ec7c:	4b75      	ldr	r3, [pc, #468]	@ (800ee54 <__kernel_rem_pio2+0x314>)
 800ec7e:	ec51 0b10 	vmov	r0, r1, d0
 800ec82:	2200      	movs	r2, #0
 800ec84:	f7f1 fcb8 	bl	80005f8 <__aeabi_dmul>
 800ec88:	4602      	mov	r2, r0
 800ec8a:	460b      	mov	r3, r1
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	4639      	mov	r1, r7
 800ec90:	f7f1 fafa 	bl	8000288 <__aeabi_dsub>
 800ec94:	460f      	mov	r7, r1
 800ec96:	4606      	mov	r6, r0
 800ec98:	f7f1 ff5e 	bl	8000b58 <__aeabi_d2iz>
 800ec9c:	9002      	str	r0, [sp, #8]
 800ec9e:	f7f1 fc41 	bl	8000524 <__aeabi_i2d>
 800eca2:	4602      	mov	r2, r0
 800eca4:	460b      	mov	r3, r1
 800eca6:	4630      	mov	r0, r6
 800eca8:	4639      	mov	r1, r7
 800ecaa:	f7f1 faed 	bl	8000288 <__aeabi_dsub>
 800ecae:	f1bb 0f00 	cmp.w	fp, #0
 800ecb2:	4606      	mov	r6, r0
 800ecb4:	460f      	mov	r7, r1
 800ecb6:	dd6c      	ble.n	800ed92 <__kernel_rem_pio2+0x252>
 800ecb8:	f108 31ff 	add.w	r1, r8, #4294967295
 800ecbc:	ab0c      	add	r3, sp, #48	@ 0x30
 800ecbe:	9d02      	ldr	r5, [sp, #8]
 800ecc0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ecc4:	f1cb 0018 	rsb	r0, fp, #24
 800ecc8:	fa43 f200 	asr.w	r2, r3, r0
 800eccc:	4415      	add	r5, r2
 800ecce:	4082      	lsls	r2, r0
 800ecd0:	1a9b      	subs	r3, r3, r2
 800ecd2:	aa0c      	add	r2, sp, #48	@ 0x30
 800ecd4:	9502      	str	r5, [sp, #8]
 800ecd6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800ecda:	f1cb 0217 	rsb	r2, fp, #23
 800ecde:	fa43 f902 	asr.w	r9, r3, r2
 800ece2:	f1b9 0f00 	cmp.w	r9, #0
 800ece6:	dd64      	ble.n	800edb2 <__kernel_rem_pio2+0x272>
 800ece8:	9b02      	ldr	r3, [sp, #8]
 800ecea:	2200      	movs	r2, #0
 800ecec:	3301      	adds	r3, #1
 800ecee:	9302      	str	r3, [sp, #8]
 800ecf0:	4615      	mov	r5, r2
 800ecf2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800ecf6:	4590      	cmp	r8, r2
 800ecf8:	f300 80b8 	bgt.w	800ee6c <__kernel_rem_pio2+0x32c>
 800ecfc:	f1bb 0f00 	cmp.w	fp, #0
 800ed00:	dd07      	ble.n	800ed12 <__kernel_rem_pio2+0x1d2>
 800ed02:	f1bb 0f01 	cmp.w	fp, #1
 800ed06:	f000 80bf 	beq.w	800ee88 <__kernel_rem_pio2+0x348>
 800ed0a:	f1bb 0f02 	cmp.w	fp, #2
 800ed0e:	f000 80c6 	beq.w	800ee9e <__kernel_rem_pio2+0x35e>
 800ed12:	f1b9 0f02 	cmp.w	r9, #2
 800ed16:	d14c      	bne.n	800edb2 <__kernel_rem_pio2+0x272>
 800ed18:	4632      	mov	r2, r6
 800ed1a:	463b      	mov	r3, r7
 800ed1c:	494e      	ldr	r1, [pc, #312]	@ (800ee58 <__kernel_rem_pio2+0x318>)
 800ed1e:	2000      	movs	r0, #0
 800ed20:	f7f1 fab2 	bl	8000288 <__aeabi_dsub>
 800ed24:	4606      	mov	r6, r0
 800ed26:	460f      	mov	r7, r1
 800ed28:	2d00      	cmp	r5, #0
 800ed2a:	d042      	beq.n	800edb2 <__kernel_rem_pio2+0x272>
 800ed2c:	4658      	mov	r0, fp
 800ed2e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800ee48 <__kernel_rem_pio2+0x308>
 800ed32:	f000 fa5d 	bl	800f1f0 <scalbn>
 800ed36:	4630      	mov	r0, r6
 800ed38:	4639      	mov	r1, r7
 800ed3a:	ec53 2b10 	vmov	r2, r3, d0
 800ed3e:	f7f1 faa3 	bl	8000288 <__aeabi_dsub>
 800ed42:	4606      	mov	r6, r0
 800ed44:	460f      	mov	r7, r1
 800ed46:	e034      	b.n	800edb2 <__kernel_rem_pio2+0x272>
 800ed48:	4b44      	ldr	r3, [pc, #272]	@ (800ee5c <__kernel_rem_pio2+0x31c>)
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed50:	f7f1 fc52 	bl	80005f8 <__aeabi_dmul>
 800ed54:	f7f1 ff00 	bl	8000b58 <__aeabi_d2iz>
 800ed58:	f7f1 fbe4 	bl	8000524 <__aeabi_i2d>
 800ed5c:	4b40      	ldr	r3, [pc, #256]	@ (800ee60 <__kernel_rem_pio2+0x320>)
 800ed5e:	2200      	movs	r2, #0
 800ed60:	4606      	mov	r6, r0
 800ed62:	460f      	mov	r7, r1
 800ed64:	f7f1 fc48 	bl	80005f8 <__aeabi_dmul>
 800ed68:	4602      	mov	r2, r0
 800ed6a:	460b      	mov	r3, r1
 800ed6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ed70:	f7f1 fa8a 	bl	8000288 <__aeabi_dsub>
 800ed74:	f7f1 fef0 	bl	8000b58 <__aeabi_d2iz>
 800ed78:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ed7c:	f849 0b04 	str.w	r0, [r9], #4
 800ed80:	4639      	mov	r1, r7
 800ed82:	4630      	mov	r0, r6
 800ed84:	f7f1 fa82 	bl	800028c <__adddf3>
 800ed88:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ed8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ed90:	e75d      	b.n	800ec4e <__kernel_rem_pio2+0x10e>
 800ed92:	d107      	bne.n	800eda4 <__kernel_rem_pio2+0x264>
 800ed94:	f108 33ff 	add.w	r3, r8, #4294967295
 800ed98:	aa0c      	add	r2, sp, #48	@ 0x30
 800ed9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ed9e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800eda2:	e79e      	b.n	800ece2 <__kernel_rem_pio2+0x1a2>
 800eda4:	4b2f      	ldr	r3, [pc, #188]	@ (800ee64 <__kernel_rem_pio2+0x324>)
 800eda6:	2200      	movs	r2, #0
 800eda8:	f7f1 feac 	bl	8000b04 <__aeabi_dcmpge>
 800edac:	2800      	cmp	r0, #0
 800edae:	d143      	bne.n	800ee38 <__kernel_rem_pio2+0x2f8>
 800edb0:	4681      	mov	r9, r0
 800edb2:	2200      	movs	r2, #0
 800edb4:	2300      	movs	r3, #0
 800edb6:	4630      	mov	r0, r6
 800edb8:	4639      	mov	r1, r7
 800edba:	f7f1 fe85 	bl	8000ac8 <__aeabi_dcmpeq>
 800edbe:	2800      	cmp	r0, #0
 800edc0:	f000 80bf 	beq.w	800ef42 <__kernel_rem_pio2+0x402>
 800edc4:	f108 33ff 	add.w	r3, r8, #4294967295
 800edc8:	2200      	movs	r2, #0
 800edca:	9900      	ldr	r1, [sp, #0]
 800edcc:	428b      	cmp	r3, r1
 800edce:	da6e      	bge.n	800eeae <__kernel_rem_pio2+0x36e>
 800edd0:	2a00      	cmp	r2, #0
 800edd2:	f000 8089 	beq.w	800eee8 <__kernel_rem_pio2+0x3a8>
 800edd6:	f108 38ff 	add.w	r8, r8, #4294967295
 800edda:	ab0c      	add	r3, sp, #48	@ 0x30
 800eddc:	f1ab 0b18 	sub.w	fp, fp, #24
 800ede0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d0f6      	beq.n	800edd6 <__kernel_rem_pio2+0x296>
 800ede8:	4658      	mov	r0, fp
 800edea:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800ee48 <__kernel_rem_pio2+0x308>
 800edee:	f000 f9ff 	bl	800f1f0 <scalbn>
 800edf2:	f108 0301 	add.w	r3, r8, #1
 800edf6:	00da      	lsls	r2, r3, #3
 800edf8:	9205      	str	r2, [sp, #20]
 800edfa:	ec55 4b10 	vmov	r4, r5, d0
 800edfe:	aa70      	add	r2, sp, #448	@ 0x1c0
 800ee00:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800ee5c <__kernel_rem_pio2+0x31c>
 800ee04:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800ee08:	4646      	mov	r6, r8
 800ee0a:	f04f 0a00 	mov.w	sl, #0
 800ee0e:	2e00      	cmp	r6, #0
 800ee10:	f280 80cf 	bge.w	800efb2 <__kernel_rem_pio2+0x472>
 800ee14:	4644      	mov	r4, r8
 800ee16:	2c00      	cmp	r4, #0
 800ee18:	f2c0 80fd 	blt.w	800f016 <__kernel_rem_pio2+0x4d6>
 800ee1c:	4b12      	ldr	r3, [pc, #72]	@ (800ee68 <__kernel_rem_pio2+0x328>)
 800ee1e:	461f      	mov	r7, r3
 800ee20:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ee22:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ee26:	9306      	str	r3, [sp, #24]
 800ee28:	f04f 0a00 	mov.w	sl, #0
 800ee2c:	f04f 0b00 	mov.w	fp, #0
 800ee30:	2600      	movs	r6, #0
 800ee32:	eba8 0504 	sub.w	r5, r8, r4
 800ee36:	e0e2      	b.n	800effe <__kernel_rem_pio2+0x4be>
 800ee38:	f04f 0902 	mov.w	r9, #2
 800ee3c:	e754      	b.n	800ece8 <__kernel_rem_pio2+0x1a8>
 800ee3e:	bf00      	nop
	...
 800ee4c:	3ff00000 	.word	0x3ff00000
 800ee50:	0800fb50 	.word	0x0800fb50
 800ee54:	40200000 	.word	0x40200000
 800ee58:	3ff00000 	.word	0x3ff00000
 800ee5c:	3e700000 	.word	0x3e700000
 800ee60:	41700000 	.word	0x41700000
 800ee64:	3fe00000 	.word	0x3fe00000
 800ee68:	0800fb10 	.word	0x0800fb10
 800ee6c:	f854 3b04 	ldr.w	r3, [r4], #4
 800ee70:	b945      	cbnz	r5, 800ee84 <__kernel_rem_pio2+0x344>
 800ee72:	b123      	cbz	r3, 800ee7e <__kernel_rem_pio2+0x33e>
 800ee74:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ee78:	f844 3c04 	str.w	r3, [r4, #-4]
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	3201      	adds	r2, #1
 800ee80:	461d      	mov	r5, r3
 800ee82:	e738      	b.n	800ecf6 <__kernel_rem_pio2+0x1b6>
 800ee84:	1acb      	subs	r3, r1, r3
 800ee86:	e7f7      	b.n	800ee78 <__kernel_rem_pio2+0x338>
 800ee88:	f108 32ff 	add.w	r2, r8, #4294967295
 800ee8c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ee8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ee92:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ee96:	a90c      	add	r1, sp, #48	@ 0x30
 800ee98:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ee9c:	e739      	b.n	800ed12 <__kernel_rem_pio2+0x1d2>
 800ee9e:	f108 32ff 	add.w	r2, r8, #4294967295
 800eea2:	ab0c      	add	r3, sp, #48	@ 0x30
 800eea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800eea8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eeac:	e7f3      	b.n	800ee96 <__kernel_rem_pio2+0x356>
 800eeae:	a90c      	add	r1, sp, #48	@ 0x30
 800eeb0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800eeb4:	3b01      	subs	r3, #1
 800eeb6:	430a      	orrs	r2, r1
 800eeb8:	e787      	b.n	800edca <__kernel_rem_pio2+0x28a>
 800eeba:	3401      	adds	r4, #1
 800eebc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800eec0:	2a00      	cmp	r2, #0
 800eec2:	d0fa      	beq.n	800eeba <__kernel_rem_pio2+0x37a>
 800eec4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800eec6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800eeca:	eb0d 0503 	add.w	r5, sp, r3
 800eece:	9b06      	ldr	r3, [sp, #24]
 800eed0:	aa20      	add	r2, sp, #128	@ 0x80
 800eed2:	4443      	add	r3, r8
 800eed4:	f108 0701 	add.w	r7, r8, #1
 800eed8:	3d98      	subs	r5, #152	@ 0x98
 800eeda:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800eede:	4444      	add	r4, r8
 800eee0:	42bc      	cmp	r4, r7
 800eee2:	da04      	bge.n	800eeee <__kernel_rem_pio2+0x3ae>
 800eee4:	46a0      	mov	r8, r4
 800eee6:	e6a2      	b.n	800ec2e <__kernel_rem_pio2+0xee>
 800eee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800eeea:	2401      	movs	r4, #1
 800eeec:	e7e6      	b.n	800eebc <__kernel_rem_pio2+0x37c>
 800eeee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eef0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800eef4:	f7f1 fb16 	bl	8000524 <__aeabi_i2d>
 800eef8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800f1c0 <__kernel_rem_pio2+0x680>
 800eefc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ef00:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ef04:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ef08:	46b2      	mov	sl, r6
 800ef0a:	f04f 0800 	mov.w	r8, #0
 800ef0e:	9b05      	ldr	r3, [sp, #20]
 800ef10:	4598      	cmp	r8, r3
 800ef12:	dd05      	ble.n	800ef20 <__kernel_rem_pio2+0x3e0>
 800ef14:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ef18:	3701      	adds	r7, #1
 800ef1a:	eca5 7b02 	vstmia	r5!, {d7}
 800ef1e:	e7df      	b.n	800eee0 <__kernel_rem_pio2+0x3a0>
 800ef20:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800ef24:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ef28:	f7f1 fb66 	bl	80005f8 <__aeabi_dmul>
 800ef2c:	4602      	mov	r2, r0
 800ef2e:	460b      	mov	r3, r1
 800ef30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ef34:	f7f1 f9aa 	bl	800028c <__adddf3>
 800ef38:	f108 0801 	add.w	r8, r8, #1
 800ef3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ef40:	e7e5      	b.n	800ef0e <__kernel_rem_pio2+0x3ce>
 800ef42:	f1cb 0000 	rsb	r0, fp, #0
 800ef46:	ec47 6b10 	vmov	d0, r6, r7
 800ef4a:	f000 f951 	bl	800f1f0 <scalbn>
 800ef4e:	ec55 4b10 	vmov	r4, r5, d0
 800ef52:	4b9d      	ldr	r3, [pc, #628]	@ (800f1c8 <__kernel_rem_pio2+0x688>)
 800ef54:	2200      	movs	r2, #0
 800ef56:	4620      	mov	r0, r4
 800ef58:	4629      	mov	r1, r5
 800ef5a:	f7f1 fdd3 	bl	8000b04 <__aeabi_dcmpge>
 800ef5e:	b300      	cbz	r0, 800efa2 <__kernel_rem_pio2+0x462>
 800ef60:	4b9a      	ldr	r3, [pc, #616]	@ (800f1cc <__kernel_rem_pio2+0x68c>)
 800ef62:	2200      	movs	r2, #0
 800ef64:	4620      	mov	r0, r4
 800ef66:	4629      	mov	r1, r5
 800ef68:	f7f1 fb46 	bl	80005f8 <__aeabi_dmul>
 800ef6c:	f7f1 fdf4 	bl	8000b58 <__aeabi_d2iz>
 800ef70:	4606      	mov	r6, r0
 800ef72:	f7f1 fad7 	bl	8000524 <__aeabi_i2d>
 800ef76:	4b94      	ldr	r3, [pc, #592]	@ (800f1c8 <__kernel_rem_pio2+0x688>)
 800ef78:	2200      	movs	r2, #0
 800ef7a:	f7f1 fb3d 	bl	80005f8 <__aeabi_dmul>
 800ef7e:	460b      	mov	r3, r1
 800ef80:	4602      	mov	r2, r0
 800ef82:	4629      	mov	r1, r5
 800ef84:	4620      	mov	r0, r4
 800ef86:	f7f1 f97f 	bl	8000288 <__aeabi_dsub>
 800ef8a:	f7f1 fde5 	bl	8000b58 <__aeabi_d2iz>
 800ef8e:	ab0c      	add	r3, sp, #48	@ 0x30
 800ef90:	f10b 0b18 	add.w	fp, fp, #24
 800ef94:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800ef98:	f108 0801 	add.w	r8, r8, #1
 800ef9c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800efa0:	e722      	b.n	800ede8 <__kernel_rem_pio2+0x2a8>
 800efa2:	4620      	mov	r0, r4
 800efa4:	4629      	mov	r1, r5
 800efa6:	f7f1 fdd7 	bl	8000b58 <__aeabi_d2iz>
 800efaa:	ab0c      	add	r3, sp, #48	@ 0x30
 800efac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800efb0:	e71a      	b.n	800ede8 <__kernel_rem_pio2+0x2a8>
 800efb2:	ab0c      	add	r3, sp, #48	@ 0x30
 800efb4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800efb8:	f7f1 fab4 	bl	8000524 <__aeabi_i2d>
 800efbc:	4622      	mov	r2, r4
 800efbe:	462b      	mov	r3, r5
 800efc0:	f7f1 fb1a 	bl	80005f8 <__aeabi_dmul>
 800efc4:	4652      	mov	r2, sl
 800efc6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800efca:	465b      	mov	r3, fp
 800efcc:	4620      	mov	r0, r4
 800efce:	4629      	mov	r1, r5
 800efd0:	f7f1 fb12 	bl	80005f8 <__aeabi_dmul>
 800efd4:	3e01      	subs	r6, #1
 800efd6:	4604      	mov	r4, r0
 800efd8:	460d      	mov	r5, r1
 800efda:	e718      	b.n	800ee0e <__kernel_rem_pio2+0x2ce>
 800efdc:	9906      	ldr	r1, [sp, #24]
 800efde:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800efe2:	9106      	str	r1, [sp, #24]
 800efe4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800efe8:	f7f1 fb06 	bl	80005f8 <__aeabi_dmul>
 800efec:	4602      	mov	r2, r0
 800efee:	460b      	mov	r3, r1
 800eff0:	4650      	mov	r0, sl
 800eff2:	4659      	mov	r1, fp
 800eff4:	f7f1 f94a 	bl	800028c <__adddf3>
 800eff8:	3601      	adds	r6, #1
 800effa:	4682      	mov	sl, r0
 800effc:	468b      	mov	fp, r1
 800effe:	9b00      	ldr	r3, [sp, #0]
 800f000:	429e      	cmp	r6, r3
 800f002:	dc01      	bgt.n	800f008 <__kernel_rem_pio2+0x4c8>
 800f004:	42b5      	cmp	r5, r6
 800f006:	dae9      	bge.n	800efdc <__kernel_rem_pio2+0x49c>
 800f008:	ab48      	add	r3, sp, #288	@ 0x120
 800f00a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f00e:	e9c5 ab00 	strd	sl, fp, [r5]
 800f012:	3c01      	subs	r4, #1
 800f014:	e6ff      	b.n	800ee16 <__kernel_rem_pio2+0x2d6>
 800f016:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800f018:	2b02      	cmp	r3, #2
 800f01a:	dc0b      	bgt.n	800f034 <__kernel_rem_pio2+0x4f4>
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	dc39      	bgt.n	800f094 <__kernel_rem_pio2+0x554>
 800f020:	d05d      	beq.n	800f0de <__kernel_rem_pio2+0x59e>
 800f022:	9b02      	ldr	r3, [sp, #8]
 800f024:	f003 0007 	and.w	r0, r3, #7
 800f028:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800f02c:	ecbd 8b02 	vpop	{d8}
 800f030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f034:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800f036:	2b03      	cmp	r3, #3
 800f038:	d1f3      	bne.n	800f022 <__kernel_rem_pio2+0x4e2>
 800f03a:	9b05      	ldr	r3, [sp, #20]
 800f03c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f040:	eb0d 0403 	add.w	r4, sp, r3
 800f044:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800f048:	4625      	mov	r5, r4
 800f04a:	46c2      	mov	sl, r8
 800f04c:	f1ba 0f00 	cmp.w	sl, #0
 800f050:	f1a5 0508 	sub.w	r5, r5, #8
 800f054:	dc6b      	bgt.n	800f12e <__kernel_rem_pio2+0x5ee>
 800f056:	4645      	mov	r5, r8
 800f058:	2d01      	cmp	r5, #1
 800f05a:	f1a4 0408 	sub.w	r4, r4, #8
 800f05e:	f300 8087 	bgt.w	800f170 <__kernel_rem_pio2+0x630>
 800f062:	9c05      	ldr	r4, [sp, #20]
 800f064:	ab48      	add	r3, sp, #288	@ 0x120
 800f066:	441c      	add	r4, r3
 800f068:	2000      	movs	r0, #0
 800f06a:	2100      	movs	r1, #0
 800f06c:	f1b8 0f01 	cmp.w	r8, #1
 800f070:	f300 809c 	bgt.w	800f1ac <__kernel_rem_pio2+0x66c>
 800f074:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800f078:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800f07c:	f1b9 0f00 	cmp.w	r9, #0
 800f080:	f040 80a6 	bne.w	800f1d0 <__kernel_rem_pio2+0x690>
 800f084:	9b04      	ldr	r3, [sp, #16]
 800f086:	e9c3 7800 	strd	r7, r8, [r3]
 800f08a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800f08e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f092:	e7c6      	b.n	800f022 <__kernel_rem_pio2+0x4e2>
 800f094:	9d05      	ldr	r5, [sp, #20]
 800f096:	ab48      	add	r3, sp, #288	@ 0x120
 800f098:	441d      	add	r5, r3
 800f09a:	4644      	mov	r4, r8
 800f09c:	2000      	movs	r0, #0
 800f09e:	2100      	movs	r1, #0
 800f0a0:	2c00      	cmp	r4, #0
 800f0a2:	da35      	bge.n	800f110 <__kernel_rem_pio2+0x5d0>
 800f0a4:	f1b9 0f00 	cmp.w	r9, #0
 800f0a8:	d038      	beq.n	800f11c <__kernel_rem_pio2+0x5dc>
 800f0aa:	4602      	mov	r2, r0
 800f0ac:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0b0:	9c04      	ldr	r4, [sp, #16]
 800f0b2:	e9c4 2300 	strd	r2, r3, [r4]
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	460b      	mov	r3, r1
 800f0ba:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800f0be:	f7f1 f8e3 	bl	8000288 <__aeabi_dsub>
 800f0c2:	ad4a      	add	r5, sp, #296	@ 0x128
 800f0c4:	2401      	movs	r4, #1
 800f0c6:	45a0      	cmp	r8, r4
 800f0c8:	da2b      	bge.n	800f122 <__kernel_rem_pio2+0x5e2>
 800f0ca:	f1b9 0f00 	cmp.w	r9, #0
 800f0ce:	d002      	beq.n	800f0d6 <__kernel_rem_pio2+0x596>
 800f0d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	9b04      	ldr	r3, [sp, #16]
 800f0d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f0dc:	e7a1      	b.n	800f022 <__kernel_rem_pio2+0x4e2>
 800f0de:	9c05      	ldr	r4, [sp, #20]
 800f0e0:	ab48      	add	r3, sp, #288	@ 0x120
 800f0e2:	441c      	add	r4, r3
 800f0e4:	2000      	movs	r0, #0
 800f0e6:	2100      	movs	r1, #0
 800f0e8:	f1b8 0f00 	cmp.w	r8, #0
 800f0ec:	da09      	bge.n	800f102 <__kernel_rem_pio2+0x5c2>
 800f0ee:	f1b9 0f00 	cmp.w	r9, #0
 800f0f2:	d002      	beq.n	800f0fa <__kernel_rem_pio2+0x5ba>
 800f0f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f0f8:	4619      	mov	r1, r3
 800f0fa:	9b04      	ldr	r3, [sp, #16]
 800f0fc:	e9c3 0100 	strd	r0, r1, [r3]
 800f100:	e78f      	b.n	800f022 <__kernel_rem_pio2+0x4e2>
 800f102:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f106:	f7f1 f8c1 	bl	800028c <__adddf3>
 800f10a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f10e:	e7eb      	b.n	800f0e8 <__kernel_rem_pio2+0x5a8>
 800f110:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800f114:	f7f1 f8ba 	bl	800028c <__adddf3>
 800f118:	3c01      	subs	r4, #1
 800f11a:	e7c1      	b.n	800f0a0 <__kernel_rem_pio2+0x560>
 800f11c:	4602      	mov	r2, r0
 800f11e:	460b      	mov	r3, r1
 800f120:	e7c6      	b.n	800f0b0 <__kernel_rem_pio2+0x570>
 800f122:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800f126:	f7f1 f8b1 	bl	800028c <__adddf3>
 800f12a:	3401      	adds	r4, #1
 800f12c:	e7cb      	b.n	800f0c6 <__kernel_rem_pio2+0x586>
 800f12e:	ed95 7b00 	vldr	d7, [r5]
 800f132:	ed8d 7b00 	vstr	d7, [sp]
 800f136:	ed95 7b02 	vldr	d7, [r5, #8]
 800f13a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f13e:	ec53 2b17 	vmov	r2, r3, d7
 800f142:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f146:	f7f1 f8a1 	bl	800028c <__adddf3>
 800f14a:	4602      	mov	r2, r0
 800f14c:	460b      	mov	r3, r1
 800f14e:	4606      	mov	r6, r0
 800f150:	460f      	mov	r7, r1
 800f152:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f156:	f7f1 f897 	bl	8000288 <__aeabi_dsub>
 800f15a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f15e:	f7f1 f895 	bl	800028c <__adddf3>
 800f162:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f166:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800f16a:	e9c5 6700 	strd	r6, r7, [r5]
 800f16e:	e76d      	b.n	800f04c <__kernel_rem_pio2+0x50c>
 800f170:	ed94 7b00 	vldr	d7, [r4]
 800f174:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800f178:	ec51 0b17 	vmov	r0, r1, d7
 800f17c:	4652      	mov	r2, sl
 800f17e:	465b      	mov	r3, fp
 800f180:	ed8d 7b00 	vstr	d7, [sp]
 800f184:	f7f1 f882 	bl	800028c <__adddf3>
 800f188:	4602      	mov	r2, r0
 800f18a:	460b      	mov	r3, r1
 800f18c:	4606      	mov	r6, r0
 800f18e:	460f      	mov	r7, r1
 800f190:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f194:	f7f1 f878 	bl	8000288 <__aeabi_dsub>
 800f198:	4652      	mov	r2, sl
 800f19a:	465b      	mov	r3, fp
 800f19c:	f7f1 f876 	bl	800028c <__adddf3>
 800f1a0:	3d01      	subs	r5, #1
 800f1a2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f1a6:	e9c4 6700 	strd	r6, r7, [r4]
 800f1aa:	e755      	b.n	800f058 <__kernel_rem_pio2+0x518>
 800f1ac:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f1b0:	f7f1 f86c 	bl	800028c <__adddf3>
 800f1b4:	f108 38ff 	add.w	r8, r8, #4294967295
 800f1b8:	e758      	b.n	800f06c <__kernel_rem_pio2+0x52c>
 800f1ba:	bf00      	nop
 800f1bc:	f3af 8000 	nop.w
	...
 800f1c8:	41700000 	.word	0x41700000
 800f1cc:	3e700000 	.word	0x3e700000
 800f1d0:	9b04      	ldr	r3, [sp, #16]
 800f1d2:	9a04      	ldr	r2, [sp, #16]
 800f1d4:	601f      	str	r7, [r3, #0]
 800f1d6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800f1da:	605c      	str	r4, [r3, #4]
 800f1dc:	609d      	str	r5, [r3, #8]
 800f1de:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f1e2:	60d3      	str	r3, [r2, #12]
 800f1e4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f1e8:	6110      	str	r0, [r2, #16]
 800f1ea:	6153      	str	r3, [r2, #20]
 800f1ec:	e719      	b.n	800f022 <__kernel_rem_pio2+0x4e2>
 800f1ee:	bf00      	nop

0800f1f0 <scalbn>:
 800f1f0:	b570      	push	{r4, r5, r6, lr}
 800f1f2:	ec55 4b10 	vmov	r4, r5, d0
 800f1f6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800f1fa:	4606      	mov	r6, r0
 800f1fc:	462b      	mov	r3, r5
 800f1fe:	b991      	cbnz	r1, 800f226 <scalbn+0x36>
 800f200:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800f204:	4323      	orrs	r3, r4
 800f206:	d03d      	beq.n	800f284 <scalbn+0x94>
 800f208:	4b35      	ldr	r3, [pc, #212]	@ (800f2e0 <scalbn+0xf0>)
 800f20a:	4620      	mov	r0, r4
 800f20c:	4629      	mov	r1, r5
 800f20e:	2200      	movs	r2, #0
 800f210:	f7f1 f9f2 	bl	80005f8 <__aeabi_dmul>
 800f214:	4b33      	ldr	r3, [pc, #204]	@ (800f2e4 <scalbn+0xf4>)
 800f216:	429e      	cmp	r6, r3
 800f218:	4604      	mov	r4, r0
 800f21a:	460d      	mov	r5, r1
 800f21c:	da0f      	bge.n	800f23e <scalbn+0x4e>
 800f21e:	a328      	add	r3, pc, #160	@ (adr r3, 800f2c0 <scalbn+0xd0>)
 800f220:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f224:	e01e      	b.n	800f264 <scalbn+0x74>
 800f226:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800f22a:	4291      	cmp	r1, r2
 800f22c:	d10b      	bne.n	800f246 <scalbn+0x56>
 800f22e:	4622      	mov	r2, r4
 800f230:	4620      	mov	r0, r4
 800f232:	4629      	mov	r1, r5
 800f234:	f7f1 f82a 	bl	800028c <__adddf3>
 800f238:	4604      	mov	r4, r0
 800f23a:	460d      	mov	r5, r1
 800f23c:	e022      	b.n	800f284 <scalbn+0x94>
 800f23e:	460b      	mov	r3, r1
 800f240:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800f244:	3936      	subs	r1, #54	@ 0x36
 800f246:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800f24a:	4296      	cmp	r6, r2
 800f24c:	dd0d      	ble.n	800f26a <scalbn+0x7a>
 800f24e:	2d00      	cmp	r5, #0
 800f250:	a11d      	add	r1, pc, #116	@ (adr r1, 800f2c8 <scalbn+0xd8>)
 800f252:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f256:	da02      	bge.n	800f25e <scalbn+0x6e>
 800f258:	a11d      	add	r1, pc, #116	@ (adr r1, 800f2d0 <scalbn+0xe0>)
 800f25a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f25e:	a31a      	add	r3, pc, #104	@ (adr r3, 800f2c8 <scalbn+0xd8>)
 800f260:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f264:	f7f1 f9c8 	bl	80005f8 <__aeabi_dmul>
 800f268:	e7e6      	b.n	800f238 <scalbn+0x48>
 800f26a:	1872      	adds	r2, r6, r1
 800f26c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800f270:	428a      	cmp	r2, r1
 800f272:	dcec      	bgt.n	800f24e <scalbn+0x5e>
 800f274:	2a00      	cmp	r2, #0
 800f276:	dd08      	ble.n	800f28a <scalbn+0x9a>
 800f278:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f27c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f280:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f284:	ec45 4b10 	vmov	d0, r4, r5
 800f288:	bd70      	pop	{r4, r5, r6, pc}
 800f28a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800f28e:	da08      	bge.n	800f2a2 <scalbn+0xb2>
 800f290:	2d00      	cmp	r5, #0
 800f292:	a10b      	add	r1, pc, #44	@ (adr r1, 800f2c0 <scalbn+0xd0>)
 800f294:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f298:	dac1      	bge.n	800f21e <scalbn+0x2e>
 800f29a:	a10f      	add	r1, pc, #60	@ (adr r1, 800f2d8 <scalbn+0xe8>)
 800f29c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f2a0:	e7bd      	b.n	800f21e <scalbn+0x2e>
 800f2a2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800f2a6:	3236      	adds	r2, #54	@ 0x36
 800f2a8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800f2ac:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800f2b0:	4620      	mov	r0, r4
 800f2b2:	4b0d      	ldr	r3, [pc, #52]	@ (800f2e8 <scalbn+0xf8>)
 800f2b4:	4629      	mov	r1, r5
 800f2b6:	2200      	movs	r2, #0
 800f2b8:	e7d4      	b.n	800f264 <scalbn+0x74>
 800f2ba:	bf00      	nop
 800f2bc:	f3af 8000 	nop.w
 800f2c0:	c2f8f359 	.word	0xc2f8f359
 800f2c4:	01a56e1f 	.word	0x01a56e1f
 800f2c8:	8800759c 	.word	0x8800759c
 800f2cc:	7e37e43c 	.word	0x7e37e43c
 800f2d0:	8800759c 	.word	0x8800759c
 800f2d4:	fe37e43c 	.word	0xfe37e43c
 800f2d8:	c2f8f359 	.word	0xc2f8f359
 800f2dc:	81a56e1f 	.word	0x81a56e1f
 800f2e0:	43500000 	.word	0x43500000
 800f2e4:	ffff3cb0 	.word	0xffff3cb0
 800f2e8:	3c900000 	.word	0x3c900000
 800f2ec:	00000000 	.word	0x00000000

0800f2f0 <floor>:
 800f2f0:	ec51 0b10 	vmov	r0, r1, d0
 800f2f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f2f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f2fc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800f300:	2e13      	cmp	r6, #19
 800f302:	460c      	mov	r4, r1
 800f304:	4605      	mov	r5, r0
 800f306:	4680      	mov	r8, r0
 800f308:	dc34      	bgt.n	800f374 <floor+0x84>
 800f30a:	2e00      	cmp	r6, #0
 800f30c:	da17      	bge.n	800f33e <floor+0x4e>
 800f30e:	a332      	add	r3, pc, #200	@ (adr r3, 800f3d8 <floor+0xe8>)
 800f310:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f314:	f7f0 ffba 	bl	800028c <__adddf3>
 800f318:	2200      	movs	r2, #0
 800f31a:	2300      	movs	r3, #0
 800f31c:	f7f1 fbfc 	bl	8000b18 <__aeabi_dcmpgt>
 800f320:	b150      	cbz	r0, 800f338 <floor+0x48>
 800f322:	2c00      	cmp	r4, #0
 800f324:	da55      	bge.n	800f3d2 <floor+0xe2>
 800f326:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800f32a:	432c      	orrs	r4, r5
 800f32c:	2500      	movs	r5, #0
 800f32e:	42ac      	cmp	r4, r5
 800f330:	4c2b      	ldr	r4, [pc, #172]	@ (800f3e0 <floor+0xf0>)
 800f332:	bf08      	it	eq
 800f334:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800f338:	4621      	mov	r1, r4
 800f33a:	4628      	mov	r0, r5
 800f33c:	e023      	b.n	800f386 <floor+0x96>
 800f33e:	4f29      	ldr	r7, [pc, #164]	@ (800f3e4 <floor+0xf4>)
 800f340:	4137      	asrs	r7, r6
 800f342:	ea01 0307 	and.w	r3, r1, r7
 800f346:	4303      	orrs	r3, r0
 800f348:	d01d      	beq.n	800f386 <floor+0x96>
 800f34a:	a323      	add	r3, pc, #140	@ (adr r3, 800f3d8 <floor+0xe8>)
 800f34c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f350:	f7f0 ff9c 	bl	800028c <__adddf3>
 800f354:	2200      	movs	r2, #0
 800f356:	2300      	movs	r3, #0
 800f358:	f7f1 fbde 	bl	8000b18 <__aeabi_dcmpgt>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	d0eb      	beq.n	800f338 <floor+0x48>
 800f360:	2c00      	cmp	r4, #0
 800f362:	bfbe      	ittt	lt
 800f364:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800f368:	4133      	asrlt	r3, r6
 800f36a:	18e4      	addlt	r4, r4, r3
 800f36c:	ea24 0407 	bic.w	r4, r4, r7
 800f370:	2500      	movs	r5, #0
 800f372:	e7e1      	b.n	800f338 <floor+0x48>
 800f374:	2e33      	cmp	r6, #51	@ 0x33
 800f376:	dd0a      	ble.n	800f38e <floor+0x9e>
 800f378:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800f37c:	d103      	bne.n	800f386 <floor+0x96>
 800f37e:	4602      	mov	r2, r0
 800f380:	460b      	mov	r3, r1
 800f382:	f7f0 ff83 	bl	800028c <__adddf3>
 800f386:	ec41 0b10 	vmov	d0, r0, r1
 800f38a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f38e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800f392:	f04f 37ff 	mov.w	r7, #4294967295
 800f396:	40df      	lsrs	r7, r3
 800f398:	4207      	tst	r7, r0
 800f39a:	d0f4      	beq.n	800f386 <floor+0x96>
 800f39c:	a30e      	add	r3, pc, #56	@ (adr r3, 800f3d8 <floor+0xe8>)
 800f39e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3a2:	f7f0 ff73 	bl	800028c <__adddf3>
 800f3a6:	2200      	movs	r2, #0
 800f3a8:	2300      	movs	r3, #0
 800f3aa:	f7f1 fbb5 	bl	8000b18 <__aeabi_dcmpgt>
 800f3ae:	2800      	cmp	r0, #0
 800f3b0:	d0c2      	beq.n	800f338 <floor+0x48>
 800f3b2:	2c00      	cmp	r4, #0
 800f3b4:	da0a      	bge.n	800f3cc <floor+0xdc>
 800f3b6:	2e14      	cmp	r6, #20
 800f3b8:	d101      	bne.n	800f3be <floor+0xce>
 800f3ba:	3401      	adds	r4, #1
 800f3bc:	e006      	b.n	800f3cc <floor+0xdc>
 800f3be:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	40b3      	lsls	r3, r6
 800f3c6:	441d      	add	r5, r3
 800f3c8:	4545      	cmp	r5, r8
 800f3ca:	d3f6      	bcc.n	800f3ba <floor+0xca>
 800f3cc:	ea25 0507 	bic.w	r5, r5, r7
 800f3d0:	e7b2      	b.n	800f338 <floor+0x48>
 800f3d2:	2500      	movs	r5, #0
 800f3d4:	462c      	mov	r4, r5
 800f3d6:	e7af      	b.n	800f338 <floor+0x48>
 800f3d8:	8800759c 	.word	0x8800759c
 800f3dc:	7e37e43c 	.word	0x7e37e43c
 800f3e0:	bff00000 	.word	0xbff00000
 800f3e4:	000fffff 	.word	0x000fffff

0800f3e8 <_init>:
 800f3e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3ea:	bf00      	nop
 800f3ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3ee:	bc08      	pop	{r3}
 800f3f0:	469e      	mov	lr, r3
 800f3f2:	4770      	bx	lr

0800f3f4 <_fini>:
 800f3f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f3f6:	bf00      	nop
 800f3f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f3fa:	bc08      	pop	{r3}
 800f3fc:	469e      	mov	lr, r3
 800f3fe:	4770      	bx	lr
