<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/exu/el2_exu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL branch coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/exu</a> - el2_exu.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntry">3</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:09</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : </a>
<a name="17"><span class="lineNum">      17 </span>            : module el2_exu</a>
<a name="18"><span class="lineNum">      18 </span>            : import el2_pkg::*;</a>
<a name="19"><span class="lineNum">      19 </span>            : #(</a>
<a name="20"><span class="lineNum">      20 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="21"><span class="lineNum">      21 </span>            : )</a>
<a name="22"><span class="lineNum">      22 </span>            :   (</a>
<a name="23"><span class="lineNum">      23 </span>            :    input logic          clk,                                           // Top level clock</a>
<a name="24"><span class="lineNum">      24 </span>            :    input logic          rst_l,                                         // Reset</a>
<a name="25"><span class="lineNum">      25 </span>            :    input logic          scan_mode,                                     // Scan control</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            :    input logic  [1:0]   dec_data_en,                                   // Clock enable {x,r}, one cycle pulse</a>
<a name="28"><span class="lineNum">      28 </span>            :    input logic  [1:0]   dec_ctl_en,                                    // Clock enable {x,r}, two cycle pulse</a>
<a name="29"><span class="lineNum">      29 </span>            :    input logic  [31:0]  dbg_cmd_wrdata,                                // Debug data   to primary I0 RS1</a>
<a name="30"><span class="lineNum">      30 </span>            :    input el2_alu_pkt_t i0_ap,                                         // DEC alu {valid,predecodes}</a>
<a name="31"><span class="lineNum">      31 </span>            : </a>
<a name="32"><span class="lineNum">      32 </span>            :    input logic          dec_debug_wdata_rs1_d,                         // Debug select to primary I0 RS1</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            :    input el2_predict_pkt_t dec_i0_predict_p_d,                        // DEC branch predict packet</a>
<a name="35"><span class="lineNum">      35 </span>            :    input logic [pt.BHT_GHR_SIZE-1:0] i0_predict_fghr_d,                // DEC predict fghr</a>
<a name="36"><span class="lineNum">      36 </span>            :    input logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] i0_predict_index_d,     // DEC predict index</a>
<a name="37"><span class="lineNum">      37 </span>            :    input logic [pt.BTB_BTAG_SIZE-1:0] i0_predict_btag_d,               // DEC predict branch tag</a>
<a name="38"><span class="lineNum">      38 </span>            : </a>
<a name="39"><span class="lineNum">      39 </span>            :    input logic  [31:0]  lsu_result_m,                                  // Load result M-stage</a>
<a name="40"><span class="lineNum">      40 </span>            :    input logic  [31:0]  lsu_nonblock_load_data,                        // nonblock load data</a>
<a name="41"><span class="lineNum">      41 </span>            :    input logic          dec_i0_rs1_en_d,                               // Qualify GPR RS1 data</a>
<a name="42"><span class="lineNum">      42 </span>            :    input logic          dec_i0_rs2_en_d,                               // Qualify GPR RS2 data</a>
<a name="43"><span class="lineNum">      43 </span>            :    input logic  [31:0]  gpr_i0_rs1_d,                                  // DEC data gpr</a>
<a name="44"><span class="lineNum">      44 </span>            :    input logic  [31:0]  gpr_i0_rs2_d,                                  // DEC data gpr</a>
<a name="45"><span class="lineNum">      45 </span>            :    input logic  [31:0]  dec_i0_immed_d,                                // DEC data immediate</a>
<a name="46"><span class="lineNum">      46 </span>            :    input logic  [31:0]  dec_i0_result_r,                               // DEC result in R-stage</a>
<a name="47"><span class="lineNum">      47 </span>            :    input logic  [12:1]  dec_i0_br_immed_d,                             // Branch immediate</a>
<a name="48"><span class="lineNum">      48 </span>            :    input logic          dec_i0_alu_decode_d,                           // Valid to X-stage ALU</a>
<a name="49"><span class="lineNum">      49 </span>            :    input logic          dec_i0_branch_d,                               // Branch in D-stage</a>
<a name="50"><span class="lineNum">      50 </span>            :    input logic          dec_i0_select_pc_d,                            // PC select to RS1</a>
<a name="51"><span class="lineNum">      51 </span>            :    input logic  [31:1]  dec_i0_pc_d,                                   // Instruction PC</a>
<a name="52"><span class="lineNum">      52 </span>            :    input logic  [3:0]   dec_i0_rs1_bypass_en_d,                        // DEC bypass select  1 - X-stage, 0 - dec bypass data</a>
<a name="53"><span class="lineNum">      53 </span>            :    input logic  [3:0]   dec_i0_rs2_bypass_en_d,                        // DEC bypass select  1 - X-stage, 0 - dec bypass data</a>
<a name="54"><span class="lineNum">      54 </span>            :    input logic          dec_csr_ren_d,                                 // CSR read select</a>
<a name="55"><span class="lineNum">      55 </span>            :    input logic  [31:0]  dec_csr_rddata_d,                              // CSR read data</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            :    input logic          dec_qual_lsu_d,                                // LSU instruction at D.  Use to quiet LSU operands</a>
<a name="58"><span class="lineNum">      58 </span>            :    input el2_mul_pkt_t mul_p,                                         // DEC {valid, operand signs, low, operand bypass}</a>
<a name="59"><span class="lineNum">      59 </span>            :    input el2_div_pkt_t div_p,                                         // DEC {valid, unsigned, rem}</a>
<a name="60"><span class="lineNum">      60 </span>            :    input logic          dec_div_cancel,                                // Cancel the divide operation</a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span>            :    input logic  [31:1]  pred_correct_npc_x,                            // DEC NPC for correctly predicted branch</a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            :    input logic          dec_tlu_flush_lower_r,                         // Flush divide and secondary ALUs</a>
<a name="65"><span class="lineNum">      65 </span>            :    input logic  [31:1]  dec_tlu_flush_path_r,                          // Redirect target</a>
<a name="66"><span class="lineNum">      66 </span>            : </a>
<a name="67"><span class="lineNum">      67 </span>            : </a>
<a name="68"><span class="lineNum">      68 </span>            :    input logic         dec_extint_stall,                               // External stall mux select</a>
<a name="69"><span class="lineNum">      69 </span>            :    input logic [31:2]  dec_tlu_meihap,                                 // External stall mux data</a>
<a name="70"><span class="lineNum">      70 </span>            : </a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span>            :    output logic [31:0]  exu_lsu_rs1_d,                                 // LSU operand</a>
<a name="73"><span class="lineNum">      73 </span>            :    output logic [31:0]  exu_lsu_rs2_d,                                 // LSU operand</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            :    output logic         exu_flush_final,                               // Pipe is being flushed this cycle</a>
<a name="76"><span class="lineNum">      76 </span>            :    output logic [31:1]  exu_flush_path_final,                          // Target for the oldest flush source</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            :    output logic [31:0]  exu_i0_result_x,                               // Primary ALU result to DEC</a>
<a name="79"><span class="lineNum">      79 </span>            :    output logic [31:1]  exu_i0_pc_x,                                   // Primary PC  result to DEC</a>
<a name="80"><span class="lineNum">      80 </span>            :    output logic [31:0]  exu_csr_rs1_x,                                 // RS1 source for a CSR instruction</a>
<a name="81"><span class="lineNum">      81 </span>            : </a>
<a name="82"><span class="lineNum">      82 </span>            :    output logic [31:1]  exu_npc_r,                                     // Divide NPC</a>
<a name="83"><span class="lineNum">      83 </span>            :    output logic [1:0]   exu_i0_br_hist_r,                              // to DEC  I0 branch history</a>
<a name="84"><span class="lineNum">      84 </span>            :    output logic         exu_i0_br_error_r,                             // to DEC  I0 branch error</a>
<a name="85"><span class="lineNum">      85 </span>            :    output logic         exu_i0_br_start_error_r,                       // to DEC  I0 branch start error</a>
<a name="86"><span class="lineNum">      86 </span>            :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO] exu_i0_br_index_r,     // to DEC  I0 branch index</a>
<a name="87"><span class="lineNum">      87 </span>            :    output logic         exu_i0_br_valid_r,                             // to DEC  I0 branch valid</a>
<a name="88"><span class="lineNum">      88 </span>            :    output logic         exu_i0_br_mp_r,                                // to DEC  I0 branch mispredict</a>
<a name="89"><span class="lineNum">      89 </span>            :    output logic         exu_i0_br_middle_r,                            // to DEC  I0 branch middle</a>
<a name="90"><span class="lineNum">      90 </span>            :    output logic [pt.BHT_GHR_SIZE-1:0]  exu_i0_br_fghr_r,               // to DEC  I0 branch fghr</a>
<a name="91"><span class="lineNum">      91 </span>            :    output logic         exu_i0_br_way_r,                               // to DEC  I0 branch way</a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :    output el2_predict_pkt_t exu_mp_pkt,                               // Mispredict branch packet</a>
<a name="94"><span class="lineNum">      94 </span>            :    output logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_eghr,                    // Mispredict global history</a>
<a name="95"><span class="lineNum">      95 </span>            :    output logic [pt.BHT_GHR_SIZE-1:0]  exu_mp_fghr,                    // Mispredict fghr</a>
<a name="96"><span class="lineNum">      96 </span>            :    output logic [pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]  exu_mp_index,         // Mispredict index</a>
<a name="97"><span class="lineNum">      97 </span>            :    output logic [pt.BTB_BTAG_SIZE-1:0]  exu_mp_btag,                   // Mispredict btag</a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span>            :    output logic         exu_pmu_i0_br_misp,                            // to PMU - I0 E4 branch mispredict</a>
<a name="101"><span class="lineNum">     101 </span>            :    output logic         exu_pmu_i0_br_ataken,                          // to PMU - I0 E4 taken</a>
<a name="102"><span class="lineNum">     102 </span>            :    output logic         exu_pmu_i0_pc4,                                // to PMU - I0 E4 PC</a>
<a name="103"><span class="lineNum">     103 </span>            : </a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            :    output logic [31:0]  exu_div_result,                                // Divide result</a>
<a name="106"><span class="lineNum">     106 </span>            :    output logic         exu_div_wren                                   // Divide write enable to GPR</a>
<a name="107"><span class="lineNum">     107 </span>            :   );</a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            : </a>
<a name="110"><span class="lineNum">     110 </span>            : </a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            :    logic [31:0]                i0_rs1_bypass_data_d;</a>
<a name="113"><span class="lineNum">     113 </span>            :    logic [31:0]                i0_rs2_bypass_data_d;</a>
<a name="114"><span class="lineNum">     114 </span>            :    logic                       i0_rs1_bypass_en_d;</a>
<a name="115"><span class="lineNum">     115 </span>            :    logic                       i0_rs2_bypass_en_d;</a>
<a name="116"><span class="lineNum">     116 </span>            :    logic [31:0]                i0_rs1_d,  i0_rs2_d;</a>
<a name="117"><span class="lineNum">     117 </span>            :    logic [31:0]                muldiv_rs1_d;</a>
<a name="118"><span class="lineNum">     118 </span>            :    logic [31:1]                pred_correct_npc_r;</a>
<a name="119"><span class="lineNum">     119 </span>            :    logic                       i0_pred_correct_upper_r;</a>
<a name="120"><span class="lineNum">     120 </span>            :    logic [31:1]                i0_flush_path_upper_r;</a>
<a name="121"><span class="lineNum">     121 </span>            :    logic                       x_data_en, x_data_en_q1, x_data_en_q2, r_data_en, r_data_en_q2;</a>
<a name="122"><span class="lineNum">     122 </span>            :    logic                       x_ctl_en,  r_ctl_en;</a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :    logic [pt.BHT_GHR_SIZE-1:0] ghr_d_ns, ghr_d;</a>
<a name="125"><span class="lineNum">     125 </span>            :    logic [pt.BHT_GHR_SIZE-1:0] ghr_x_ns, ghr_x;</a>
<a name="126"><span class="lineNum">     126 </span>            :    logic                       i0_taken_d;</a>
<a name="127"><span class="lineNum">     127 </span>            :    logic                       i0_taken_x;</a>
<a name="128"><span class="lineNum">     128 </span>            :    logic                       i0_valid_d;</a>
<a name="129"><span class="lineNum">     129 </span>            :    logic                       i0_valid_x;</a>
<a name="130"><span class="lineNum">     130 </span>            :    logic [pt.BHT_GHR_SIZE-1:0] after_flush_eghr;</a>
<a name="131"><span class="lineNum">     131 </span>            : </a>
<a name="132"><span class="lineNum">     132 </span>            :    el2_predict_pkt_t          final_predict_mp;</a>
<a name="133"><span class="lineNum">     133 </span>            :    el2_predict_pkt_t          i0_predict_newp_d;</a>
<a name="134"><span class="lineNum">     134 </span>            : </a>
<a name="135"><span class="lineNum">     135 </span>            :    logic                       flush_in_d;</a>
<a name="136"><span class="lineNum">     136 </span>            :    logic [31:0]                alu_result_x;</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :    logic                       mul_valid_x;</a>
<a name="139"><span class="lineNum">     139 </span>            :    logic [31:0]                mul_result_x;</a>
<a name="140"><span class="lineNum">     140 </span>            : </a>
<a name="141"><span class="lineNum">     141 </span>            :    el2_predict_pkt_t          i0_pp_r;</a>
<a name="142"><span class="lineNum">     142 </span>            : </a>
<a name="143"><span class="lineNum">     143 </span>            :    logic                       i0_flush_upper_d;</a>
<a name="144"><span class="lineNum">     144 </span>            :    logic [31:1]                i0_flush_path_d;</a>
<a name="145"><span class="lineNum">     145 </span>            :    el2_predict_pkt_t          i0_predict_p_d;</a>
<a name="146"><span class="lineNum">     146 </span>            :    logic                       i0_pred_correct_upper_d;</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            :    logic                       i0_flush_upper_x;</a>
<a name="149"><span class="lineNum">     149 </span>            :    logic [31:1]                i0_flush_path_x;</a>
<a name="150"><span class="lineNum">     150 </span>            :    el2_predict_pkt_t          i0_predict_p_x;</a>
<a name="151"><span class="lineNum">     151 </span>            :    logic                       i0_pred_correct_upper_x;</a>
<a name="152"><span class="lineNum">     152 </span>            :    logic                       i0_branch_x;</a>
<a name="153"><span class="lineNum">     153 </span>            : </a>
<a name="154"><span class="lineNum">     154 </span>            :    localparam PREDPIPESIZE = pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+1+pt.BHT_GHR_SIZE+pt.BTB_BTAG_SIZE;</a>
<a name="155"><span class="lineNum">     155 </span>            :    logic [PREDPIPESIZE-1:0]    predpipe_d, predpipe_x, predpipe_r, final_predpipe_mp;</a>
<a name="156"><span class="lineNum">     156 </span>            : </a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            : </a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :    rvdffpcie #(31)                       i_flush_path_x_ff    (.*, .clk(clk),        .en ( x_data_en     ),  .din ( i0_flush_path_d[31:1]         ),  .dout( i0_flush_path_x[31:1]      ) );</a>
<a name="161"><span class="lineNum">     161 </span>            :    rvdffe #(32)                          i_csr_rs1_x_ff       (.*, .clk(clk),        .en ( x_data_en_q1  ),  .din ( i0_rs1_d[31:0]                ),  .dout( exu_csr_rs1_x[31:0]        ) );</a>
<a name="162"><span class="lineNum">     162 </span>            :    rvdffppe #($bits(el2_predict_pkt_t)) i_predictpacket_x_ff (.*, .clk(clk),        .en ( x_data_en     ),  .din ( i0_predict_p_d                ),  .dout( i0_predict_p_x             ) );</a>
<a name="163"><span class="lineNum">     163 </span>            :    rvdffe #(PREDPIPESIZE)                i_predpipe_x_ff      (.*, .clk(clk),        .en ( x_data_en_q2  ),  .din ( predpipe_d                    ),  .dout( predpipe_x                 ) );</a>
<a name="164"><span class="lineNum">     164 </span>            :    rvdffe #(PREDPIPESIZE)                i_predpipe_r_ff      (.*, .clk(clk),        .en ( r_data_en_q2  ),  .din ( predpipe_x                    ),  .dout( predpipe_r                 ) );</a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span>            :    rvdffe #(4+pt.BHT_GHR_SIZE)          i_x_ff               (.*, .clk(clk),        .en ( x_ctl_en      ),  .din ({i0_valid_d,i0_taken_d,i0_flush_upper_d,i0_pred_correct_upper_d,ghr_x_ns[pt.BHT_GHR_SIZE-1:0]} ),</a>
<a name="167"><span class="lineNum">     167 </span>            :                                                                                                             .dout({i0_valid_x,i0_taken_x,i0_flush_upper_x,i0_pred_correct_upper_x,ghr_x[pt.BHT_GHR_SIZE-1:0]}    ) );</a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span>            :    rvdffppe #($bits(el2_predict_pkt_t)+1) i_r_ff0         (.*, .clk(clk),        .en ( r_ctl_en      ),  .din ({i0_pred_correct_upper_x, i0_predict_p_x}),</a>
<a name="170"><span class="lineNum">     170 </span>            :                                                                                                           .dout({i0_pred_correct_upper_r, i0_pp_r       }) );</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :    rvdffpcie #(31)                      i_flush_r_ff         (.*, .clk(clk),        .en ( r_data_en     ),  .din ( i0_flush_path_x[31:1]         ),  .dout( i0_flush_path_upper_r[31:1]) );</a>
<a name="173"><span class="lineNum">     173 </span>            :    rvdffpcie #(31)                      i_npc_r_ff           (.*, .clk(clk),        .en ( r_data_en     ),  .din ( pred_correct_npc_x[31:1]      ),  .dout( pred_correct_npc_r[31:1]   ) );</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :    rvdffie #(pt.BHT_GHR_SIZE+2,1)       i_misc_ff            (.*, .clk(clk),                                .din ({ghr_d_ns[pt.BHT_GHR_SIZE-1:0], mul_p.valid, dec_i0_branch_d}),</a>
<a name="176"><span class="lineNum">     176 </span>            :                                                                                                             .dout({ghr_d[pt.BHT_GHR_SIZE-1:0]   , mul_valid_x, i0_branch_x}) );</a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            :    assign predpipe_d[PREDPIPESIZE-1:0]</a>
<a name="183"><span class="lineNum">     183 </span>            :                                    = {i0_predict_fghr_d, i0_predict_index_d, i0_predict_btag_d};</a>
<a name="184"><span class="lineNum">     184 </span>            : </a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            :    assign i0_rs1_bypass_en_d       = dec_i0_rs1_bypass_en_d[0] | dec_i0_rs1_bypass_en_d[1] | dec_i0_rs1_bypass_en_d[2] | dec_i0_rs1_bypass_en_d[3];</a>
<a name="187"><span class="lineNum">     187 </span>            :    assign i0_rs2_bypass_en_d       = dec_i0_rs2_bypass_en_d[0] | dec_i0_rs2_bypass_en_d[1] | dec_i0_rs2_bypass_en_d[2] | dec_i0_rs2_bypass_en_d[3];</a>
<a name="188"><span class="lineNum">     188 </span>            : </a>
<a name="189"><span class="lineNum">     189 </span>            :    assign i0_rs1_bypass_data_d[31:0]=({32{dec_i0_rs1_bypass_en_d[0]}} &amp; dec_i0_result_r[31:0]       ) |</a>
<a name="190"><span class="lineNum">     190 </span>            :                                      ({32{dec_i0_rs1_bypass_en_d[1]}} &amp; lsu_result_m[31:0]          ) |</a>
<a name="191"><span class="lineNum">     191 </span>            :                                      ({32{dec_i0_rs1_bypass_en_d[2]}} &amp; exu_i0_result_x[31:0]       ) |</a>
<a name="192"><span class="lineNum">     192 </span>            :                                      ({32{dec_i0_rs1_bypass_en_d[3]}} &amp; lsu_nonblock_load_data[31:0]);</a>
<a name="193"><span class="lineNum">     193 </span>            : </a>
<a name="194"><span class="lineNum">     194 </span>            :    assign i0_rs2_bypass_data_d[31:0]=({32{dec_i0_rs2_bypass_en_d[0]}} &amp; dec_i0_result_r[31:0]       ) |</a>
<a name="195"><span class="lineNum">     195 </span>            :                                      ({32{dec_i0_rs2_bypass_en_d[1]}} &amp; lsu_result_m[31:0]          ) |</a>
<a name="196"><span class="lineNum">     196 </span>            :                                      ({32{dec_i0_rs2_bypass_en_d[2]}} &amp; exu_i0_result_x[31:0]       ) |</a>
<a name="197"><span class="lineNum">     197 </span>            :                                      ({32{dec_i0_rs2_bypass_en_d[3]}} &amp; lsu_nonblock_load_data[31:0]);</a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :    assign i0_rs1_d[31:0]           = ({32{ i0_rs1_bypass_en_d                                           }}             &amp; i0_rs1_bypass_data_d[31:0]) |</a>
<a name="201"><span class="lineNum">     201 </span>            :                                      ({32{~i0_rs1_bypass_en_d &amp;  dec_i0_select_pc_d                     }}             &amp; {dec_i0_pc_d[31:1],1'b0}  ) |    // for jal's</a>
<a name="202"><span class="lineNum">     202 </span>            :                                      ({32{~i0_rs1_bypass_en_d &amp;  dec_debug_wdata_rs1_d                  }}             &amp; dbg_cmd_wrdata[31:0]      ) |</a>
<a name="203"><span class="lineNum">     203 </span>            :                                      ({32{~i0_rs1_bypass_en_d &amp; ~dec_debug_wdata_rs1_d &amp; dec_i0_rs1_en_d}}             &amp; gpr_i0_rs1_d[31:0]        );</a>
<a name="204"><span class="lineNum">     204 </span>            : </a>
<a name="205"><span class="lineNum">     205 </span>            :    assign i0_rs2_d[31:0]           = ({32{~i0_rs2_bypass_en_d &amp; dec_i0_rs2_en_d}}                                      &amp; gpr_i0_rs2_d[31:0]        ) |</a>
<a name="206"><span class="lineNum">     206 </span>            :                                      ({32{~i0_rs2_bypass_en_d                  }}                                      &amp; dec_i0_immed_d[31:0]      ) |</a>
<a name="207"><span class="lineNum">     207 </span>            :                                      ({32{ i0_rs2_bypass_en_d                  }}                                      &amp; i0_rs2_bypass_data_d[31:0]);</a>
<a name="208"><span class="lineNum">     208 </span>            : </a>
<a name="209"><span class="lineNum">     209 </span>            : </a>
<a name="210"><span class="lineNum">     210 </span>            :    assign exu_lsu_rs1_d[31:0]      = ({32{~i0_rs1_bypass_en_d &amp; ~dec_extint_stall &amp; dec_i0_rs1_en_d &amp; dec_qual_lsu_d}} &amp; gpr_i0_rs1_d[31:0]        ) |</a>
<a name="211"><span class="lineNum">     211 </span>            :                                      ({32{ i0_rs1_bypass_en_d &amp; ~dec_extint_stall                   &amp; dec_qual_lsu_d}} &amp; i0_rs1_bypass_data_d[31:0]) |</a>
<a name="212"><span class="lineNum">     212 </span>            :                                      ({32{                       dec_extint_stall                   &amp; dec_qual_lsu_d}} &amp; {dec_tlu_meihap[31:2],2'b0});</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :    assign exu_lsu_rs2_d[31:0]      = ({32{~i0_rs2_bypass_en_d &amp; ~dec_extint_stall &amp; dec_i0_rs2_en_d &amp; dec_qual_lsu_d}} &amp; gpr_i0_rs2_d[31:0]        ) |</a>
<a name="215"><span class="lineNum">     215 </span>            :                                      ({32{ i0_rs2_bypass_en_d &amp; ~dec_extint_stall                   &amp; dec_qual_lsu_d}} &amp; i0_rs2_bypass_data_d[31:0]);</a>
<a name="216"><span class="lineNum">     216 </span>            : </a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            :    assign muldiv_rs1_d[31:0]       = ({32{~i0_rs1_bypass_en_d &amp; dec_i0_rs1_en_d}}                                      &amp; gpr_i0_rs1_d[31:0]        ) |</a>
<a name="219"><span class="lineNum">     219 </span>            :                                      ({32{ i0_rs1_bypass_en_d                  }}                                      &amp; i0_rs1_bypass_data_d[31:0]);</a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :    assign x_data_en                =  dec_data_en[1];</a>
<a name="223"><span class="lineNum">     223 </span>            :    assign x_data_en_q1             =  dec_data_en[1] &amp; dec_csr_ren_d;</a>
<a name="224"><span class="lineNum">     224 </span>            :    assign x_data_en_q2             =  dec_data_en[1] &amp; dec_i0_branch_d;</a>
<a name="225"><span class="lineNum">     225 </span>            :    assign r_data_en                =  dec_data_en[0];</a>
<a name="226"><span class="lineNum">     226 </span>            :    assign r_data_en_q2             =  dec_data_en[0] &amp; i0_branch_x;</a>
<a name="227"><span class="lineNum">     227 </span>            :    assign x_ctl_en                 =  dec_ctl_en[1];</a>
<a name="228"><span class="lineNum">     228 </span>            :    assign r_ctl_en                 =  dec_ctl_en[0];</a>
<a name="229"><span class="lineNum">     229 </span>            : </a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            : </a>
<a name="232"><span class="lineNum">     232 </span>            : </a>
<a name="233"><span class="lineNum">     233 </span>            :    el2_exu_alu_ctl #(.pt(pt)) i_alu  (.*,</a>
<a name="234"><span class="lineNum">     234 </span>            :                           .enable            ( x_data_en                   ),   // I</a>
<a name="235"><span class="lineNum">     235 </span>            :                           .pp_in             ( i0_predict_newp_d           ),   // I</a>
<a name="236"><span class="lineNum">     236 </span>            :                           .valid_in          ( dec_i0_alu_decode_d         ),   // I</a>
<a name="237"><span class="lineNum">     237 </span>            :                           .flush_upper_x     ( i0_flush_upper_x            ),   // I</a>
<a name="238"><span class="lineNum">     238 </span>            :                           .flush_lower_r     ( dec_tlu_flush_lower_r       ),   // I</a>
<a name="239"><span class="lineNum">     239 </span>            :                           .a_in              ( i0_rs1_d[31:0]              ),   // I</a>
<a name="240"><span class="lineNum">     240 </span>            :                           .b_in              ( i0_rs2_d[31:0]              ),   // I</a>
<a name="241"><span class="lineNum">     241 </span>            :                           .pc_in             ( dec_i0_pc_d[31:1]           ),   // I</a>
<a name="242"><span class="lineNum">     242 </span>            :                           .brimm_in          ( dec_i0_br_immed_d[12:1]     ),   // I</a>
<a name="243"><span class="lineNum">     243 </span>            :                           .ap                ( i0_ap                       ),   // I</a>
<a name="244"><span class="lineNum">     244 </span>            :                           .csr_ren_in        ( dec_csr_ren_d               ),   // I</a>
<a name="245"><span class="lineNum">     245 </span>            :                           .csr_rddata_in     ( dec_csr_rddata_d[31:0]      ),   // I</a>
<a name="246"><span class="lineNum">     246 </span>            :                           .result_ff         ( alu_result_x[31:0]          ),   // O</a>
<a name="247"><span class="lineNum">     247 </span>            :                           .flush_upper_out   ( i0_flush_upper_d            ),   // O</a>
<a name="248"><span class="lineNum">     248 </span>            :                           .flush_final_out   ( exu_flush_final             ),   // O</a>
<a name="249"><span class="lineNum">     249 </span>            :                           .flush_path_out    ( i0_flush_path_d[31:1]       ),   // O</a>
<a name="250"><span class="lineNum">     250 </span>            :                           .predict_p_out     ( i0_predict_p_d              ),   // O</a>
<a name="251"><span class="lineNum">     251 </span>            :                           .pred_correct_out  ( i0_pred_correct_upper_d     ),   // O</a>
<a name="252"><span class="lineNum">     252 </span>            :                           .pc_ff             ( exu_i0_pc_x[31:1]           ));  // O</a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :    el2_exu_mul_ctl #(.pt(pt)) i_mul   (.*,</a>
<a name="257"><span class="lineNum">     257 </span>            :                           .mul_p             ( mul_p              &amp; {$bits(el2_mul_pkt_t){mul_p.valid}} ),   // I</a>
<a name="258"><span class="lineNum">     258 </span>            :                           .rs1_in            ( muldiv_rs1_d[31:0] &amp; {32{mul_p.valid}}                    ),   // I</a>
<a name="259"><span class="lineNum">     259 </span>            :                           .rs2_in            ( i0_rs2_d[31:0]     &amp; {32{mul_p.valid}}                    ),   // I</a>
<a name="260"><span class="lineNum">     260 </span>            :                           .result_x          ( mul_result_x[31:0]                                        ));  // O</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            : </a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :    el2_exu_div_ctl #(.pt(pt)) i_div   (.*,</a>
<a name="265"><span class="lineNum">     265 </span>            :                           .cancel            ( dec_div_cancel              ),   // I</a>
<a name="266"><span class="lineNum">     266 </span>            :                           .dp                ( div_p                       ),   // I</a>
<a name="267"><span class="lineNum">     267 </span>            :                           .dividend          ( muldiv_rs1_d[31:0]          ),   // I</a>
<a name="268"><span class="lineNum">     268 </span>            :                           .divisor           ( i0_rs2_d[31:0]              ),   // I</a>
<a name="269"><span class="lineNum">     269 </span>            :                           .finish_dly        ( exu_div_wren                ),   // O</a>
<a name="270"><span class="lineNum">     270 </span>            :                           .out               ( exu_div_result[31:0]        ));  // O</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            : </a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :    assign exu_i0_result_x[31:0]    =  (mul_valid_x)  ?  mul_result_x[31:0]  :  alu_result_x[31:0];</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            : </a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span><span class="lineCov">        162 :    always_comb begin</span></a>
<a name="280"><span class="lineNum">     280 </span><span class="lineCov">        162 :       i0_predict_newp_d            =  dec_i0_predict_p_d;</span></a>
<a name="281"><span class="lineNum">     281 </span><span class="lineCov">        162 :       i0_predict_newp_d.boffset    =  dec_i0_pc_d[1];  // from the start of inst</span></a>
<a name="282"><span class="lineNum">     282 </span>            :    end</a>
<a name="283"><span class="lineNum">     283 </span>            : </a>
<a name="284"><span class="lineNum">     284 </span>            : </a>
<a name="285"><span class="lineNum">     285 </span>            :    assign exu_pmu_i0_br_misp       =  i0_pp_r.misp;</a>
<a name="286"><span class="lineNum">     286 </span>            :    assign exu_pmu_i0_br_ataken     =  i0_pp_r.ataken;</a>
<a name="287"><span class="lineNum">     287 </span>            :    assign exu_pmu_i0_pc4           =  i0_pp_r.pc4;</a>
<a name="288"><span class="lineNum">     288 </span>            : </a>
<a name="289"><span class="lineNum">     289 </span>            : </a>
<a name="290"><span class="lineNum">     290 </span>            :    assign i0_valid_d               =  i0_predict_p_d.valid  &amp; dec_i0_alu_decode_d &amp; ~dec_tlu_flush_lower_r;</a>
<a name="291"><span class="lineNum">     291 </span>            :    assign i0_taken_d               = (i0_predict_p_d.ataken &amp; dec_i0_alu_decode_d);</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            : if(pt.BTB_ENABLE==1) begin</a>
<a name="294"><span class="lineNum">     294 </span>            :    // maintain GHR at D</a>
<a name="295"><span class="lineNum">     295 </span>            :    assign ghr_d_ns[pt.BHT_GHR_SIZE-1:0]</a>
<a name="296"><span class="lineNum">     296 </span>            :                                    = ({pt.BHT_GHR_SIZE{~dec_tlu_flush_lower_r &amp;  i0_valid_d}} &amp; {ghr_d[pt.BHT_GHR_SIZE-2:0], i0_taken_d}) |</a>
<a name="297"><span class="lineNum">     297 </span>            :                                      ({pt.BHT_GHR_SIZE{~dec_tlu_flush_lower_r &amp; ~i0_valid_d}} &amp;  ghr_d[pt.BHT_GHR_SIZE-1:0]             ) |</a>
<a name="298"><span class="lineNum">     298 </span>            :                                      ({pt.BHT_GHR_SIZE{ dec_tlu_flush_lower_r              }} &amp;  ghr_x[pt.BHT_GHR_SIZE-1:0]             );</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            :    // maintain GHR at X</a>
<a name="301"><span class="lineNum">     301 </span>            :    assign ghr_x_ns[pt.BHT_GHR_SIZE-1:0]</a>
<a name="302"><span class="lineNum">     302 </span>            :                                    = ({pt.BHT_GHR_SIZE{ i0_valid_x}} &amp; {ghr_x[pt.BHT_GHR_SIZE-2:0], i0_taken_x}) |</a>
<a name="303"><span class="lineNum">     303 </span>            :                                      ({pt.BHT_GHR_SIZE{~i0_valid_x}} &amp;  ghr_x[pt.BHT_GHR_SIZE-1:0]             ) ;</a>
<a name="304"><span class="lineNum">     304 </span>            : </a>
<a name="305"><span class="lineNum">     305 </span>            : </a>
<a name="306"><span class="lineNum">     306 </span>            :    assign exu_i0_br_valid_r                                 =  i0_pp_r.valid;</a>
<a name="307"><span class="lineNum">     307 </span>            :    assign exu_i0_br_mp_r                                    =  i0_pp_r.misp;</a>
<a name="308"><span class="lineNum">     308 </span>            :    assign exu_i0_br_way_r                                   =  i0_pp_r.way;</a>
<a name="309"><span class="lineNum">     309 </span>            :    assign exu_i0_br_hist_r[1:0]                             =  {2{i0_pp_r.valid}} &amp; i0_pp_r.hist[1:0];</a>
<a name="310"><span class="lineNum">     310 </span>            :    assign exu_i0_br_error_r                                 =  i0_pp_r.br_error;</a>
<a name="311"><span class="lineNum">     311 </span>            :    assign exu_i0_br_middle_r                                =  i0_pp_r.pc4 ^ i0_pp_r.boffset;</a>
<a name="312"><span class="lineNum">     312 </span>            :    assign exu_i0_br_start_error_r                           =  i0_pp_r.br_start_error;</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :    assign {exu_i0_br_fghr_r[pt.BHT_GHR_SIZE-1:0],</a>
<a name="315"><span class="lineNum">     315 </span>            :            exu_i0_br_index_r[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO]}=  predpipe_r[PREDPIPESIZE-1:pt.BTB_BTAG_SIZE];</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :    assign final_predict_mp                                  = (i0_flush_upper_x)  ?  i0_predict_p_x  :  '0;</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :    assign final_predpipe_mp[PREDPIPESIZE-1:0]               = (i0_flush_upper_x)  ?  predpipe_x      :  '0;</a>
<a name="321"><span class="lineNum">     321 </span>            : </a>
<a name="322"><span class="lineNum">     322 </span>            :    assign after_flush_eghr[pt.BHT_GHR_SIZE-1:0]             = (i0_flush_upper_x &amp; ~dec_tlu_flush_lower_r)  ?  ghr_d[pt.BHT_GHR_SIZE-1:0]  :  ghr_x[pt.BHT_GHR_SIZE-1:0];</a>
<a name="323"><span class="lineNum">     323 </span>            : </a>
<a name="324"><span class="lineNum">     324 </span>            : </a>
<a name="325"><span class="lineNum">     325 </span>            :    assign exu_mp_pkt.valid                                  =  final_predict_mp.valid;</a>
<a name="326"><span class="lineNum">     326 </span>            :    assign exu_mp_pkt.way                                    =  final_predict_mp.way;</a>
<a name="327"><span class="lineNum">     327 </span>            :    assign exu_mp_pkt.misp                                   =  final_predict_mp.misp;</a>
<a name="328"><span class="lineNum">     328 </span>            :    assign exu_mp_pkt.pcall                                  =  final_predict_mp.pcall;</a>
<a name="329"><span class="lineNum">     329 </span>            :    assign exu_mp_pkt.pja                                    =  final_predict_mp.pja;</a>
<a name="330"><span class="lineNum">     330 </span>            :    assign exu_mp_pkt.pret                                   =  final_predict_mp.pret;</a>
<a name="331"><span class="lineNum">     331 </span>            :    assign exu_mp_pkt.ataken                                 =  final_predict_mp.ataken;</a>
<a name="332"><span class="lineNum">     332 </span>            :    assign exu_mp_pkt.boffset                                =  final_predict_mp.boffset;</a>
<a name="333"><span class="lineNum">     333 </span>            :    assign exu_mp_pkt.pc4                                    =  final_predict_mp.pc4;</a>
<a name="334"><span class="lineNum">     334 </span>            :    assign exu_mp_pkt.hist[1:0]                              =  final_predict_mp.hist[1:0];</a>
<a name="335"><span class="lineNum">     335 </span>            :    assign exu_mp_pkt.toffset[11:0]                          =  final_predict_mp.toffset[11:0];</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :    assign exu_mp_fghr[pt.BHT_GHR_SIZE-1:0]                  =  after_flush_eghr[pt.BHT_GHR_SIZE-1:0];</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :    assign {exu_mp_index[pt.BTB_ADDR_HI:pt.BTB_ADDR_LO],</a>
<a name="340"><span class="lineNum">     340 </span>            :            exu_mp_btag[pt.BTB_BTAG_SIZE-1:0]}               =  final_predpipe_mp[PREDPIPESIZE-pt.BHT_GHR_SIZE-1:0];</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :    assign exu_mp_eghr[pt.BHT_GHR_SIZE-1:0]                  =  final_predpipe_mp[PREDPIPESIZE-1:pt.BTB_ADDR_HI-pt.BTB_ADDR_LO+pt.BTB_BTAG_SIZE+1]; // mp ghr for bht write</a>
<a name="343"><span class="lineNum">     343 </span>            : end // if (pt.BTB_ENABLE==1)</a>
<a name="344"><span class="lineNum">     344 </span>            : else begin</a>
<a name="345"><span class="lineNum">     345 </span>            :    assign ghr_d_ns = '0;</a>
<a name="346"><span class="lineNum">     346 </span>            :    assign ghr_x_ns = '0;</a>
<a name="347"><span class="lineNum">     347 </span>            :    assign exu_mp_pkt = '0;</a>
<a name="348"><span class="lineNum">     348 </span>            :    assign exu_mp_eghr = '0;</a>
<a name="349"><span class="lineNum">     349 </span>            :    assign exu_mp_fghr = '0;</a>
<a name="350"><span class="lineNum">     350 </span>            :    assign exu_mp_index = '0;</a>
<a name="351"><span class="lineNum">     351 </span>            :    assign exu_mp_btag = '0;</a>
<a name="352"><span class="lineNum">     352 </span>            :    assign exu_i0_br_hist_r = '0;</a>
<a name="353"><span class="lineNum">     353 </span>            :    assign exu_i0_br_error_r = '0;</a>
<a name="354"><span class="lineNum">     354 </span>            :    assign exu_i0_br_start_error_r = '0;</a>
<a name="355"><span class="lineNum">     355 </span>            :    assign exu_i0_br_index_r = '0;</a>
<a name="356"><span class="lineNum">     356 </span>            :    assign exu_i0_br_valid_r = '0;</a>
<a name="357"><span class="lineNum">     357 </span>            :    assign exu_i0_br_mp_r = '0;</a>
<a name="358"><span class="lineNum">     358 </span>            :    assign exu_i0_br_middle_r = '0;</a>
<a name="359"><span class="lineNum">     359 </span>            :    assign exu_i0_br_fghr_r = '0;</a>
<a name="360"><span class="lineNum">     360 </span>            :    assign exu_i0_br_way_r = '0;</a>
<a name="361"><span class="lineNum">     361 </span>            : end // else: !if(pt.BTB_ENABLE==1)</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            :    assign exu_flush_path_final[31:1] = ( {31{ dec_tlu_flush_lower_r                   }} &amp; dec_tlu_flush_path_r[31:1] ) |</a>
<a name="364"><span class="lineNum">     364 </span>            :                                        ( {31{~dec_tlu_flush_lower_r &amp; i0_flush_upper_d}} &amp; i0_flush_path_d[31:1]      );</a>
<a name="365"><span class="lineNum">     365 </span>            : </a>
<a name="366"><span class="lineNum">     366 </span>            :    assign exu_npc_r[31:1]            = (i0_pred_correct_upper_r)  ?  pred_correct_npc_r[31:1]    :  i0_flush_path_upper_r[31:1];</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span>            : </a>
<a name="369"><span class="lineNum">     369 </span>            : endmodule // el2_exu</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
