# Benchmark "control_merge" written by ABC on Sun Jul 13 14:42:12 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] \
 ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] ins_valid[4] \
 ins_valid[5] ins_valid[6] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] outs outs_valid index[0] index[1] index[2] \
 index_valid

.latch        n64 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n69 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n74 control.tehb.dataReg[0]  0
.latch        n79 control.tehb.dataReg[1]  0
.latch        n84 control.tehb.dataReg[2]  0
.latch        n89 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n51
01 1
.names control.tehb.control.fullReg new_n51 ins_ready[1]
01 1
.names ins_valid[0] new_n51 new_n53
00 1
.names ins_valid[2] new_n53 new_n54
11 1
.names control.tehb.control.fullReg new_n54 ins_ready[2]
01 1
.names ins_valid[3] new_n53 new_n56
11 1
.names new_n54 new_n56 new_n57
01 1
.names control.tehb.control.fullReg new_n57 ins_ready[3]
01 1
.names new_n54 new_n57 new_n59
00 1
.names new_n53 new_n59 new_n60
11 1
.names ins_valid[4] new_n60 new_n61
11 1
.names control.tehb.control.fullReg new_n61 ins_ready[4]
01 1
.names new_n60 new_n61 new_n63
10 1
.names ins_valid[5] new_n63 new_n64_1
11 1
.names control.tehb.control.fullReg new_n64_1 ins_ready[5]
01 1
.names ins_valid[6] new_n63 new_n66
11 1
.names new_n64_1 new_n66 new_n67
01 1
.names control.tehb.control.fullReg new_n67 ins_ready[6]
01 1
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n69_1
11 1
.names new_n51 new_n57 new_n70
00 1
.names new_n61 new_n70 new_n71
00 1
.names new_n64_1 new_n71 new_n72
00 1
.names new_n67 new_n72 new_n73
00 1
.names control.tehb.control.fullReg new_n73 new_n74_1
01 1
.names new_n69_1 new_n74_1 index[0]
00 0
.names ins[0] index[0] new_n76
10 1
.names ins[1] index[0] new_n77
11 1
.names new_n76 new_n77 new_n78
00 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n79_1
11 1
.names new_n59 new_n67 new_n80
10 1
.names control.tehb.control.fullReg new_n80 new_n81
00 1
.names new_n79_1 new_n81 index[1]
00 0
.names new_n78 index[1] new_n83
00 1
.names ins[2] index[0] new_n84_1
10 1
.names ins[3] index[0] new_n85
11 1
.names new_n84_1 new_n85 new_n86
00 1
.names index[1] new_n86 new_n87
10 1
.names new_n83 new_n87 new_n88
00 1
.names control.tehb.dataReg[2] control.tehb.control.fullReg new_n89_1
11 1
.names new_n61 new_n64_1 new_n90
00 1
.names new_n67 new_n90 new_n91
01 1
.names control.tehb.control.fullReg new_n91 new_n92
00 1
.names new_n89_1 new_n92 index[2]
00 0
.names new_n88 index[2] new_n94
00 1
.names ins[4] index[0] new_n95
10 1
.names ins[5] index[0] new_n96
11 1
.names new_n95 new_n96 new_n97
00 1
.names index[1] new_n97 new_n98
00 1
.names ins[6] index[0] new_n99
10 1
.names index[1] new_n99 new_n100
11 1
.names new_n98 new_n100 new_n101
00 1
.names index[2] new_n101 new_n102
10 1
.names new_n94 new_n102 outs
00 0
.names new_n60 new_n91 new_n104
11 1
.names control.tehb.control.fullReg new_n104 new_n105
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n105 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n105 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n108
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n109
01 1
.names new_n108 new_n109 new_n110
00 1
.names rst new_n110 new_n111
00 1
.names new_n105 new_n111 n89
01 1
.names new_n108 n89 n64
01 0
.names new_n109 n89 n69
01 0
.names control.tehb.control.fullReg new_n110 new_n115
00 1
.names new_n104 new_n115 new_n116
01 1
.names control.tehb.dataReg[0] new_n116 new_n117
10 1
.names new_n73 new_n116 new_n118
11 1
.names new_n117 new_n118 new_n119
00 1
.names rst new_n119 n74
00 1
.names control.tehb.dataReg[1] new_n116 new_n121
10 1
.names new_n80 new_n116 new_n122
01 1
.names new_n121 new_n122 new_n123
00 1
.names rst new_n123 n79
00 1
.names control.tehb.dataReg[2] new_n116 new_n125
10 1
.names new_n91 new_n116 new_n126
01 1
.names new_n125 new_n126 new_n127
00 1
.names rst new_n127 n84
00 1
.end
