<?xml version="1.0" encoding="UTF-8" ?>
<!--
  SimpleSSD configuration file.

  Attribute name is case-sensitive.
 -->
<simplessd version="2.1">
  <!--
    Rule of values

    str:   String, a sequence of alphanumeric characters
    int:   SI integer, a sequence of numeric characters
           Possible suffix (case sensitive):
            10^3 base: k, m, g, t
            2^10 base: K, M, G, T
    float: Floating point number, a sequence of numeric characters
           with one (or none) of decimal point
    bool:  Boolean, a true or false value.
           Possible value (case insensitive):
            True: Non-zero number, T, True, Y, Yes
            False: Otherwise
    time:  SI integer, a sequenced of numeric characters
           If no suffix provided, value will treated as pico-second.
           Possible suffix (case sensitive):
            s, ms, us, ns, ps
   -->
  <!--
    Simulation configuration.
    This section may overwritten by gem5.
   -->
  <section name="sim">
    <!-- <str> Prefix of each file names -->
    <config name="OutputDirectory">.</config>
    <!-- <str> Output file for info log -->
    <config name="OutputFile">STDOUT</config>
    <!-- <str> Output file for warn/panic log -->
    <config name="ErrorFile">STDERR</config>
    <!-- <str> Output file for debugprint -->
    <config name="DebugFile">STDOUT</config>
  </section>
  <!--
    Memory subsystem configuration.
    Defines caches and DRAM.
    No instruction cache - we don't have functionally operating CPU model
   -->
  <section name="memory">
    <!-- Level 1 data cache -->
    <section name="level1">
      <!--
        <int> Cache model. Possible values:
        0: Simple Cache. It only uses size and policy parameters.
        1: Set-associative Cache. <NOT IMPLEMENTED>
       -->
      <config name="Model">0</config>
      <!-- <int> # of ways in set-associative cache -->
      <config name="Way">8</config>
      <!-- <int> Size of cacheline in bytes -->
      <config name="LineSize">64</config>
      <!-- <int> Total size of cache -->
      <config name="Size">32K</config>
      <!-- <time> Access latency of cache -->
      <config name="Latency">10ns</config>
    </section>
    <!--
      Level 2 data cache
      See comments of L1d cache.
     -->
    <section name="level2">
      <config name="Model">0</config>
      <config name="Way">8</config>
      <config name="LineSize">64</config>
      <config name="Size">8M</config>
      <config name="Latency">10ns</config>
    </section>
    <!-- DRAM -->
    <section name="dram">
      <!--
        <int> DRAM model. Possible values:
        0: Simple DRAM model based on atomic dram controller of gem5
        1: DRAM model based on timing dram controller of gem5 <NOT IMPLEMENTED>
       -->
      <config name="Model">0</config>
      <!-- DRAM structural configuration -->
      <section name="struct">
        <!-- <int> # Channel -->
        <config name="Channel">1</config>
        <!-- <int> # Rank / Channel -->
        <config name="Rank">1</config>
        <!-- <int> # Bank / Rank -->
        <config name="Bank">8</config>
        <!-- <int> # Chip / Rank -->
        <config name="Chip">1</config>
        <!-- <int> # Bus width / Chip -->
        <config name="BusWidth">32</config>
        <!-- <int> # Burst length -->
        <config name="BurstLength">8</config>
        <!-- <int> # Chip size in bytes -->
        <config name="ChipSize">1073741824</config>
      </section>
      <!--
        DRAM timing configuration
        All values in <time>
       -->
      <section name="timing">
        <config name="tCK">1250</config>
        <config name="tRCD">13750</config>
        <config name="tCL">13750</config>
        <config name="tRP">13750</config>
        <config name="tRAS">35000</config>
        <config name="tWR">15000</config>
        <config name="tRTP">7500</config>
        <config name="tBURST"></config>
        <config name="tCCD_L"></config>
        <config name="tRFC">160000</config>
        <config name="tREFI">7800000</config>
        <config name="tWTR">7500</config>
        <config name="tRTW"></config>
        <config name="tCS"></config>
        <config name="tRRD">6000</config>
        <config name="tRRD_L"></config>
        <config name="tXAW"></config>
        <config name="tXP">6000</config>
        <config name="tXPDLL">24000</config>
        <config name="tXS">170000</config>
        <config name="tXSDLL">640000</config>
      </section>
      <!--
        DRAM power configuration
        All values in <int>, current in mA, voltage in mV.
       -->
      <section name="power">
        <config name="IDD0_0">40</config>
        <config name="IDD0_1">0</config>
        <config name="IDD2P0_0">12</config>
        <config name="IDD2P0_1">0</config>
        <config name="IDD2P1_0">14</config>
        <config name="IDD2P1_1">0</config>
        <config name="IDD2N_0">21</config>
        <config name="IDD2N_1">0</config>
        <config name="IDD3P0_0">21</config>
        <config name="IDD3P0_1">0</config>
        <config name="IDD3P1_0">21</config>
        <config name="IDD3P1_1">0</config>
        <config name="IDD3N_0">34</config>
        <config name="IDD3N_1">0</config>
        <config name="IDD4R_0">100</config>
        <config name="IDD4R_1">0</config>
        <config name="IDD4W_0">105</config>
        <config name="IDD4W_1">0</config>
        <config name="IDD5_0">182</config>
        <config name="IDD5_1">0</config>
        <config name="IDD6_0">12</config>
        <config name="IDD6_1">0</config>
        <config name="VDD_0">1350</config>
        <config name="VDD_1">0</config>
      </section>
    </section>
  </section>
</simplessd>
