{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@165:175@HdlStmAssign", "  // tx data flow control\n\n  assign  tdd_tx_valid_i0 = tx_valid_i0 & tdd_enable_s;\n  assign  tdd_tx_valid_q0 = tx_valid_q0 & tdd_enable_s;\n  assign  tdd_tx_valid_i1 = tx_valid_i1 & tdd_enable_s;\n  assign  tdd_tx_valid_q1 = tx_valid_q1 & tdd_enable_s;\n\n  // instantiations\n\n  up_tdd_cntrl i_up_tdd_cntrl(\n    .clk(clk),\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361_tdd.v@163:173", "                    tdd_rx_vco_en, tdd_tx_vco_en, tdd_rx_rf_en, tdd_tx_rf_en};\n\n  // tx data flow control\n\n  assign  tdd_tx_valid_i0 = tx_valid_i0 & tdd_enable_s;\n  assign  tdd_tx_valid_q0 = tx_valid_q0 & tdd_enable_s;\n  assign  tdd_tx_valid_i1 = tx_valid_i1 & tdd_enable_s;\n  assign  tdd_tx_valid_q1 = tx_valid_q1 & tdd_enable_s;\n\n  // instantiations\n\n"], ["hdl/library/axi_ad9361/axi_ad9361_tdd.v@164:174", "\n  // tx data flow control\n\n  assign  tdd_tx_valid_i0 = tx_valid_i0 & tdd_enable_s;\n  assign  tdd_tx_valid_q0 = tx_valid_q0 & tdd_enable_s;\n  assign  tdd_tx_valid_i1 = tx_valid_i1 & tdd_enable_s;\n  assign  tdd_tx_valid_q1 = tx_valid_q1 & tdd_enable_s;\n\n  // instantiations\n\n  up_tdd_cntrl i_up_tdd_cntrl(\n"]], "Diff Content": {"Delete": [[170, "  assign  tdd_tx_valid_q1 = tx_valid_q1 & tdd_enable_s;\n"]], "Add": [[170, "  assign  tdd_tx_valid_i0 = (tdd_enable_s == 1'b1) ? (tx_valid_i0 & tdd_tx_dp_en_s) : tx_valid_i0;\n"], [170, "  assign  tdd_tx_valid_q0 = (tdd_enable_s == 1'b1) ? (tx_valid_q0 & tdd_tx_dp_en_s) : tx_valid_q0;\n"], [170, "  assign  tdd_tx_valid_i1 = (tdd_enable_s == 1'b1) ? (tx_valid_i1 & tdd_tx_dp_en_s) : tx_valid_i1;\n"], [170, "  assign  tdd_tx_valid_q1 = (tdd_enable_s == 1'b1) ? (tx_valid_q1 & tdd_tx_dp_en_s) : tx_valid_q1;\n"]]}}