#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr  4 13:23:40 2018
# Process ID: 4180
# Current directory: E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1
# Command line: vivado.exe -log Uart_ETH_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Uart_ETH_wrapper.tcl -notrace
# Log file: E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper.vdi
# Journal file: E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source Uart_ETH_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/SR-System/IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_xlconcat_0_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_LED_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_gpio_SW_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_rst_ps7_0_100M_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_0_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_0_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_0_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_3_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_1' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_2' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_3' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_4' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_5' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_6' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_7' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_8' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_9' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_axi_uart16550_4_10' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Uart_ETH_auto_pc_0' generated file not found 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_auto_pc_0/stats.txt'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 340.105 ; gain = 69.160
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.dcp' for cell 'Uart_ETH_i/axi_gpio_LED'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.dcp' for cell 'Uart_ETH_i/axi_gpio_SW'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.dcp' for cell 'Uart_ETH_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/Uart_ETH_rst_ps7_0_100M_0.dcp' for cell 'Uart_ETH_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xlconcat_0_0/Uart_ETH_xlconcat_0_0.dcp' for cell 'Uart_ETH_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/Uart_ETH_axi_uart16550_0_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/Uart_ETH_axi_uart16550_0_1.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/Uart_ETH_axi_uart16550_4_5.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_10'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/Uart_ETH_axi_uart16550_4_6.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_11'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/Uart_ETH_axi_uart16550_4_7.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_12'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/Uart_ETH_axi_uart16550_4_8.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_13'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/Uart_ETH_axi_uart16550_4_9.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_14'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/Uart_ETH_axi_uart16550_4_10.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_15'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/Uart_ETH_axi_uart16550_0_2.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/Uart_ETH_axi_uart16550_0_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/Uart_ETH_axi_uart16550_3_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_4'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/Uart_ETH_axi_uart16550_4_0.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_5'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/Uart_ETH_axi_uart16550_4_1.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_6'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/Uart_ETH_axi_uart16550_4_2.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_7'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/Uart_ETH_axi_uart16550_4_3.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_8'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/Uart_ETH_axi_uart16550_4_4.dcp' for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_9'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_0_0/Uart_ETH_tier2_xbar_0_0.dcp' for cell 'Uart_ETH_i/ps7_0_axi_periph/tier2_xbar_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_1_0/Uart_ETH_tier2_xbar_1_0.dcp' for cell 'Uart_ETH_i/ps7_0_axi_periph/tier2_xbar_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_tier2_xbar_2_0/Uart_ETH_tier2_xbar_2_0.dcp' for cell 'Uart_ETH_i/ps7_0_axi_periph/tier2_xbar_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_xbar_0/Uart_ETH_xbar_0.dcp' for cell 'Uart_ETH_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_auto_pc_0/Uart_ETH_auto_pc_0.dcp' for cell 'Uart_ETH_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_processing_system7_0_1/Uart_ETH_processing_system7_0_1.xdc] for cell 'Uart_ETH_i/processing_system7_0/inst'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/Uart_ETH_axi_uart16550_0_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/Uart_ETH_axi_uart16550_0_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/Uart_ETH_axi_uart16550_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_0/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_0/Uart_ETH_axi_uart16550_0_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_0/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0_board.xdc] for cell 'Uart_ETH_i/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/axi_gpio_LED/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_LED_0/Uart_ETH_axi_gpio_LED_0.xdc] for cell 'Uart_ETH_i/axi_gpio_LED/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0_board.xdc] for cell 'Uart_ETH_i/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/axi_gpio_SW/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_gpio_SW_0/Uart_ETH_axi_gpio_SW_0.xdc] for cell 'Uart_ETH_i/axi_gpio_SW/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/Uart_ETH_rst_ps7_0_100M_0_board.xdc] for cell 'Uart_ETH_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/Uart_ETH_rst_ps7_0_100M_0_board.xdc] for cell 'Uart_ETH_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/Uart_ETH_rst_ps7_0_100M_0.xdc] for cell 'Uart_ETH_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_rst_ps7_0_100M_0/Uart_ETH_rst_ps7_0_100M_0.xdc] for cell 'Uart_ETH_i/rst_ps7_0_100M/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/Uart_ETH_axi_uart16550_0_1_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_1/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/Uart_ETH_axi_uart16550_0_1_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_1/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/Uart_ETH_axi_uart16550_0_1.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_1/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_1/Uart_ETH_axi_uart16550_0_1.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_1/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/Uart_ETH_axi_uart16550_0_2_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_2/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/Uart_ETH_axi_uart16550_0_2_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_2/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/Uart_ETH_axi_uart16550_0_2.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_2/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_2/Uart_ETH_axi_uart16550_0_2.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_2/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/Uart_ETH_axi_uart16550_0_3_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_3/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/Uart_ETH_axi_uart16550_0_3_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_3/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/Uart_ETH_axi_uart16550_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_3/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_0_3/Uart_ETH_axi_uart16550_0_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_3/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/Uart_ETH_axi_uart16550_3_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_4/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/Uart_ETH_axi_uart16550_3_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_4/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/Uart_ETH_axi_uart16550_3_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_4/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_3_0/Uart_ETH_axi_uart16550_3_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_4/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/Uart_ETH_axi_uart16550_4_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_5/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/Uart_ETH_axi_uart16550_4_0_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_5/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/Uart_ETH_axi_uart16550_4_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_5/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_0/Uart_ETH_axi_uart16550_4_0.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_5/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/Uart_ETH_axi_uart16550_4_1_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_6/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/Uart_ETH_axi_uart16550_4_1_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_6/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/Uart_ETH_axi_uart16550_4_1.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_6/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_1/Uart_ETH_axi_uart16550_4_1.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_6/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/Uart_ETH_axi_uart16550_4_2_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_7/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/Uart_ETH_axi_uart16550_4_2_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_7/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/Uart_ETH_axi_uart16550_4_2.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_7/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_2/Uart_ETH_axi_uart16550_4_2.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_7/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/Uart_ETH_axi_uart16550_4_3_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_8/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/Uart_ETH_axi_uart16550_4_3_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_8/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/Uart_ETH_axi_uart16550_4_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_8/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_3/Uart_ETH_axi_uart16550_4_3.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_8/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/Uart_ETH_axi_uart16550_4_4_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_9/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/Uart_ETH_axi_uart16550_4_4_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_9/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/Uart_ETH_axi_uart16550_4_4.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_9/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_4/Uart_ETH_axi_uart16550_4_4.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_9/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/Uart_ETH_axi_uart16550_4_5_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_10/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/Uart_ETH_axi_uart16550_4_5_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_10/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/Uart_ETH_axi_uart16550_4_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_10/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_5/Uart_ETH_axi_uart16550_4_5.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_10/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/Uart_ETH_axi_uart16550_4_6_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_11/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/Uart_ETH_axi_uart16550_4_6_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_11/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/Uart_ETH_axi_uart16550_4_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_11/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_6/Uart_ETH_axi_uart16550_4_6.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_11/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/Uart_ETH_axi_uart16550_4_7_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_12/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/Uart_ETH_axi_uart16550_4_7_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_12/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/Uart_ETH_axi_uart16550_4_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_12/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_7/Uart_ETH_axi_uart16550_4_7.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_12/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/Uart_ETH_axi_uart16550_4_8_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_13/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/Uart_ETH_axi_uart16550_4_8_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_13/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/Uart_ETH_axi_uart16550_4_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_13/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_8/Uart_ETH_axi_uart16550_4_8.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_13/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/Uart_ETH_axi_uart16550_4_9_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_14/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/Uart_ETH_axi_uart16550_4_9_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_14/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/Uart_ETH_axi_uart16550_4_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_14/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_9/Uart_ETH_axi_uart16550_4_9.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_14/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/Uart_ETH_axi_uart16550_4_10_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_15/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/Uart_ETH_axi_uart16550_4_10_board.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_15/U0'
Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/Uart_ETH_axi_uart16550_4_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_15/U0'
Finished Parsing XDC File [e:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_axi_uart16550_4_10/Uart_ETH_axi_uart16550_4_10.xdc] for cell 'Uart_ETH_i/Uart_Blocks/axi_uart16550_15/U0'
Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
WARNING: [Vivado 12-584] No ports matched 'i_Uart_Config_Rx1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'o_Uart_Config_Tx1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*_Uart_Config_*'. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i_Switch_1'. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '*_Switch_*'. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.srcs/constrs_1/new/UARTConfig.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 681.551 ; gain = 341.445
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 687.367 ; gain = 5.816
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cc3b00ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: aa314652

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 126 cells and removed 777 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16814a4a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 481 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16814a4a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16814a4a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1194.688 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16814a4a8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.688 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13642084c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1194.688 ; gain = 0.000
50 Infos, 26 Warnings, 5 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1194.688 ; gain = 513.137
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_opt.dcp' has been generated.
Command: report_drc -file Uart_ETH_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1194.688 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10769c90a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1194.688 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1194.688 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f766d403

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1194.688 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e36723b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e36723b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1207.398 ; gain = 12.711
Phase 1 Placer Initialization | Checksum: e36723b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: c5a090c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c5a090c9

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 194e33254

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e66c6992

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 138e14441

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 176ad3b87

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 175f4d44d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f37b4584

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 15ba09977

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.398 ; gain = 12.711
Phase 3 Detail Placement | Checksum: 15ba09977

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.398 ; gain = 12.711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ce3ddbc7

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ce3ddbc7

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.004 ; gain = 52.316
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.686. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 119df5d89

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.004 ; gain = 52.316
Phase 4.1 Post Commit Optimization | Checksum: 119df5d89

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 1247.004 ; gain = 52.316

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 119df5d89

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.004 ; gain = 52.316

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 119df5d89

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.004 ; gain = 52.316

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e091d333

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.004 ; gain = 52.316
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e091d333

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.004 ; gain = 52.316
Ending Placer Task | Checksum: 9e4a1c42

Time (s): cpu = 00:00:40 ; elapsed = 00:00:29 . Memory (MB): peak = 1247.004 ; gain = 52.316
69 Infos, 26 Warnings, 5 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:31 . Memory (MB): peak = 1247.004 ; gain = 52.316
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1247.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1247.004 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 1247.004 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1247.004 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7193b83d ConstDB: 0 ShapeSum: 2cb66405 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0660dad

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1373.805 ; gain = 124.680

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: b0660dad

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1373.805 ; gain = 124.680

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: b0660dad

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1373.805 ; gain = 124.680

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: b0660dad

Time (s): cpu = 00:00:36 ; elapsed = 00:00:30 . Memory (MB): peak = 1373.805 ; gain = 124.680
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 171dcf771

Time (s): cpu = 00:00:42 ; elapsed = 00:00:34 . Memory (MB): peak = 1380.180 ; gain = 131.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.754  | TNS=0.000  | WHS=-0.195 | THS=-168.206|

Phase 2 Router Initialization | Checksum: 139eb9132

Time (s): cpu = 00:00:44 ; elapsed = 00:00:35 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1400a0129

Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1228
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.407  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 136cb2492

Time (s): cpu = 00:00:54 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.407  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16d8f7d3d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.180 ; gain = 131.055
Phase 4 Rip-up And Reroute | Checksum: 16d8f7d3d

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1989b049c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.180 ; gain = 131.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.522  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1989b049c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1989b049c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.180 ; gain = 131.055
Phase 5 Delay and Skew Optimization | Checksum: 1989b049c

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a1b361ff

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.180 ; gain = 131.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.522  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18e92a86d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.180 ; gain = 131.055
Phase 6 Post Hold Fix | Checksum: 18e92a86d

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.46189 %
  Global Horizontal Routing Utilization  = 1.88641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e6897f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e6897f0

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1356adb1d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1380.180 ; gain = 131.055

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.522  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1356adb1d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1380.180 ; gain = 131.055
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 1380.180 ; gain = 131.055

Routing Is Done.
83 Infos, 26 Warnings, 5 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:47 . Memory (MB): peak = 1380.180 ; gain = 133.176
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1380.180 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_routed.dcp' has been generated.
Command: report_drc -file Uart_ETH_wrapper_drc_routed.rpt -pb Uart_ETH_wrapper_drc_routed.pb -rpx Uart_ETH_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file Uart_ETH_wrapper_methodology_drc_routed.rpt -rpx Uart_ETH_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/ETH2SER/SoftwareProjects/UART2ETH970115_Uart16550_Multi/UART2ETH.runs/impl_1/Uart_ETH_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file Uart_ETH_wrapper_power_routed.rpt -pb Uart_ETH_wrapper_power_summary_routed.pb -rpx Uart_ETH_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
90 Infos, 26 Warnings, 5 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Apr  4 13:26:16 2018...
