// Seed: 2201818019
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    output reg id_4,
    output logic id_5,
    input logic id_6,
    input id_7
);
  always @* id_4 <= 1 == 1;
endmodule
