vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/imports/src/cuarto_cuadrante.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/imports/src/cordic_iter.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/viterbi_v7_0_1/viterbi.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_3/fifo_4a2.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_2/fifo_2a4.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_1/fifo_16_1a8.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/fifo_generator_v9_3_0/fifo_16_8a1.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/ip/convolution_v7_0_0/encoder.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/imports/src/Mapper.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/imports/src/Cordic_cuatro_cuadrantes.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/OFDM_TP.srcs/sources_1/imports/src/conv_angulo.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/src/top_module.vhd"
vhdl work "/home/gonza/Maestria/FPGA_Comms/OFDM_TP/src/top_module_tb.vhd"
verilog work /home/gonza/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
