#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec 21 22:55:04 2022
# Process ID: 34095
# Current directory: /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1
# Command line: vivado -log Memory_Char_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Memory_Char_wrapper.tcl -notrace
# Log file: /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper.vdi
# Journal file: /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/vivado.jou
# Running On: Kobra, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 6, Host memory: 16398 MB
#-----------------------------------------------------------
source Memory_Char_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/due2/Desktop/FPGAs/MemChar/MemChar_HLS/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top Memory_Char_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_ddrbenchmark2_0_0/Memory_Char_ddrbenchmark2_0_0.dcp' for cell 'Memory_Char_i/ddrbenchmark2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_processing_system7_0_0/Memory_Char_processing_system7_0_0.dcp' for cell 'Memory_Char_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_rst_ps7_0_100M_0/Memory_Char_rst_ps7_0_100M_0.dcp' for cell 'Memory_Char_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_auto_pc_1/Memory_Char_auto_pc_1.dcp' for cell 'Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_auto_pc_0/Memory_Char_auto_pc_0.dcp' for cell 'Memory_Char_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2706.012 ; gain = 0.000 ; free physical = 5478 ; free virtual = 37669
INFO: [Netlist 29-17] Analyzing 169 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_processing_system7_0_0/Memory_Char_processing_system7_0_0.xdc] for cell 'Memory_Char_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_processing_system7_0_0/Memory_Char_processing_system7_0_0.xdc] for cell 'Memory_Char_i/processing_system7_0/inst'
Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_rst_ps7_0_100M_0/Memory_Char_rst_ps7_0_100M_0_board.xdc] for cell 'Memory_Char_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_rst_ps7_0_100M_0/Memory_Char_rst_ps7_0_100M_0_board.xdc] for cell 'Memory_Char_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_rst_ps7_0_100M_0/Memory_Char_rst_ps7_0_100M_0.xdc] for cell 'Memory_Char_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.gen/sources_1/bd/Memory_Char/ip/Memory_Char_rst_ps7_0_100M_0/Memory_Char_rst_ps7_0_100M_0.xdc] for cell 'Memory_Char_i/rst_ps7_0_100M/U0'
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.098 ; gain = 0.000 ; free physical = 5315 ; free virtual = 37519
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2882.098 ; gain = 176.086 ; free physical = 5315 ; free virtual = 37519
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2882.098 ; gain = 0.000 ; free physical = 5311 ; free virtual = 37516

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1250ea6a0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2882.098 ; gain = 0.000 ; free physical = 4967 ; free virtual = 37172

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14dde3efe

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3101.023 ; gain = 0.000 ; free physical = 4716 ; free virtual = 36922
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 60 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d1ed79c0

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3101.023 ; gain = 0.000 ; free physical = 4716 ; free virtual = 36922
INFO: [Opt 31-389] Phase Constant propagation created 12 cells and removed 413 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 885f4956

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3101.023 ; gain = 0.000 ; free physical = 4716 ; free virtual = 36922
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 914 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 885f4956

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3133.039 ; gain = 32.016 ; free physical = 4716 ; free virtual = 36922
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 885f4956

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3133.039 ; gain = 32.016 ; free physical = 4715 ; free virtual = 36921
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 885f4956

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3133.039 ; gain = 32.016 ; free physical = 4715 ; free virtual = 36921
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              60  |                                             27  |
|  Constant propagation         |              12  |             413  |                                             27  |
|  Sweep                        |               0  |             914  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3133.039 ; gain = 0.000 ; free physical = 4715 ; free virtual = 36921
Ending Logic Optimization Task | Checksum: c1365996

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3133.039 ; gain = 32.016 ; free physical = 4715 ; free virtual = 36921

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1ec8571bd

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3414.961 ; gain = 0.000 ; free physical = 4711 ; free virtual = 36921
Ending Power Optimization Task | Checksum: 1ec8571bd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3414.961 ; gain = 281.922 ; free physical = 4718 ; free virtual = 36928

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ec8571bd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3414.961 ; gain = 0.000 ; free physical = 4718 ; free virtual = 36928

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.961 ; gain = 0.000 ; free physical = 4718 ; free virtual = 36928
Ending Netlist Obfuscation Task | Checksum: 1a36d4f08

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3414.961 ; gain = 0.000 ; free physical = 4718 ; free virtual = 36928
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3414.961 ; gain = 532.863 ; free physical = 4718 ; free virtual = 36928
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3414.961 ; gain = 0.000 ; free physical = 4702 ; free virtual = 36914
INFO: [Common 17-1381] The checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Memory_Char_wrapper_drc_opted.rpt -pb Memory_Char_wrapper_drc_opted.pb -rpx Memory_Char_wrapper_drc_opted.rpx
Command: report_drc -file Memory_Char_wrapper_drc_opted.rpt -pb Memory_Char_wrapper_drc_opted.pb -rpx Memory_Char_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4619 ; free virtual = 36836
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 137d2e5de

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4619 ; free virtual = 36836
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4619 ; free virtual = 36836

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19134a8a

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4649 ; free virtual = 36865

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: db76599f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4662 ; free virtual = 36879

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: db76599f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4662 ; free virtual = 36879
Phase 1 Placer Initialization | Checksum: db76599f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4662 ; free virtual = 36880

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 61b87466

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4648 ; free virtual = 36866

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 123600847

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4657 ; free virtual = 36876

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 123600847

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4657 ; free virtual = 36876

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 105 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 47 nets or LUTs. Breaked 0 LUT, combined 47 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4624 ; free virtual = 36844

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             47  |                    47  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             47  |                    47  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1c89ada6a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:04 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4624 ; free virtual = 36845
Phase 2.4 Global Placement Core | Checksum: 222806dd5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4623 ; free virtual = 36844
Phase 2 Global Placement | Checksum: 222806dd5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:04 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4623 ; free virtual = 36844

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 17af539e2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4623 ; free virtual = 36844

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16d124152

Time (s): cpu = 00:00:20 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4622 ; free virtual = 36843

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a725a23

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4622 ; free virtual = 36843

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1373f2c49

Time (s): cpu = 00:00:21 ; elapsed = 00:00:05 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4622 ; free virtual = 36843

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: da3724a2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36836

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 186a5e98a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36836

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b2d89750

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36836
Phase 3 Detail Placement | Checksum: 1b2d89750

Time (s): cpu = 00:00:22 ; elapsed = 00:00:06 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36836

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 164f2ec09

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.783 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11fc4cef0

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
INFO: [Place 46-33] Processed net Memory_Char_i/ddrbenchmark2_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1930e33f9

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
Phase 4.1.1.1 BUFG Insertion | Checksum: 164f2ec09

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.783. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 178d3666c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
Phase 4.1 Post Commit Optimization | Checksum: 178d3666c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 178d3666c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 178d3666c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
Phase 4.3 Placer Reporting | Checksum: 178d3666c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1944104ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
Ending Placer Task | Checksum: 142e16962

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4614 ; free virtual = 36835
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:07 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4637 ; free virtual = 36858
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4623 ; free virtual = 36852
INFO: [Common 17-1381] The checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Memory_Char_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4620 ; free virtual = 36844
INFO: [runtcl-4] Executing : report_utilization -file Memory_Char_wrapper_utilization_placed.rpt -pb Memory_Char_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Memory_Char_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4621 ; free virtual = 36845
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4589 ; free virtual = 36820
INFO: [Common 17-1381] The checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b0c88643 ConstDB: 0 ShapeSum: 9218e31f RouteDB: 0
Post Restoration Checksum: NetGraph: 5d1e70c4 NumContArr: a20939b0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: ff27aa74

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4440 ; free virtual = 36687

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: ff27aa74

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4405 ; free virtual = 36652

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: ff27aa74

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4405 ; free virtual = 36653
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 10dd2c7a7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4391 ; free virtual = 36639
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.975  | TNS=0.000  | WHS=-0.214 | THS=-71.322|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4072
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4072
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: fcf9c985

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4386 ; free virtual = 36634

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: fcf9c985

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4386 ; free virtual = 36634
Phase 3 Initial Routing | Checksum: 94c1860f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36633

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 277
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.336  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16fa86dfd

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.336  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 148ffde76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634
Phase 4 Rip-up And Reroute | Checksum: 148ffde76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 148ffde76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148ffde76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634
Phase 5 Delay and Skew Optimization | Checksum: 148ffde76

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 12d5d58c4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.451  | TNS=0.000  | WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15ba09146

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634
Phase 6 Post Hold Fix | Checksum: 15ba09146

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.660298 %
  Global Horizontal Routing Utilization  = 0.739774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 126ff568e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 126ff568e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4385 ; free virtual = 36634

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 155224bea

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4388 ; free virtual = 36637

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.451  | TNS=0.000  | WHS=0.031  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 155224bea

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4388 ; free virtual = 36637
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4429 ; free virtual = 36677

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4429 ; free virtual = 36677
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3434.008 ; gain = 0.000 ; free physical = 4412 ; free virtual = 36669
INFO: [Common 17-1381] The checkpoint '/home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Memory_Char_wrapper_drc_routed.rpt -pb Memory_Char_wrapper_drc_routed.pb -rpx Memory_Char_wrapper_drc_routed.rpx
Command: report_drc -file Memory_Char_wrapper_drc_routed.rpt -pb Memory_Char_wrapper_drc_routed.pb -rpx Memory_Char_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Memory_Char_wrapper_methodology_drc_routed.rpt -pb Memory_Char_wrapper_methodology_drc_routed.pb -rpx Memory_Char_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Memory_Char_wrapper_methodology_drc_routed.rpt -pb Memory_Char_wrapper_methodology_drc_routed.pb -rpx Memory_Char_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/due2/Desktop/FPGAs/MemChar/MemChar_bitstream/MemChar_bitstream.runs/impl_1/Memory_Char_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Memory_Char_wrapper_power_routed.rpt -pb Memory_Char_wrapper_power_summary_routed.pb -rpx Memory_Char_wrapper_power_routed.rpx
Command: report_power -file Memory_Char_wrapper_power_routed.rpt -pb Memory_Char_wrapper_power_summary_routed.pb -rpx Memory_Char_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Memory_Char_wrapper_route_status.rpt -pb Memory_Char_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Memory_Char_wrapper_timing_summary_routed.rpt -pb Memory_Char_wrapper_timing_summary_routed.pb -rpx Memory_Char_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Memory_Char_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Memory_Char_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Memory_Char_wrapper_bus_skew_routed.rpt -pb Memory_Char_wrapper_bus_skew_routed.pb -rpx Memory_Char_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Memory_Char_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A4)+((~A4)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, Memory_Char_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Memory_Char_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3757.598 ; gain = 244.840 ; free physical = 4371 ; free virtual = 36633
INFO: [Common 17-206] Exiting Vivado at Wed Dec 21 22:56:21 2022...
