// Seed: 3487241419
module module_0 ();
  logic id_1 = -1'b0;
  assign id_1 = id_1;
  always @(posedge -1 or id_1);
  assign id_1 = 1;
  always
    if (~"") id_1 <= -1;
    else begin : LABEL_0
      id_1 = id_1;
    end
  wire id_2;
  wire id_3;
  localparam id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always disable id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
