Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 19:00 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 8,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.220 seconds;       Data structure size:   0.1Mb
Thu Sep 21 19:09:04 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 19:09:05 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _5616_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .375 seconds to compile + .258 seconds to elab + .258 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 19:09 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           3
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          11
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          12
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          13
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 544,
 	   Data :: Expected = xxxxxxxx Actual = 6ce94a5
[Driver]: Value recieved in driver. Transaction:          14
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          15
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 544,
 	   Data :: Expected = xxxxxxxx Actual = 6ce94a5
[Driver]: Value recieved in driver. Transaction:          16
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-FAIL] Addr = 544,
 	   Data :: Expected = xxxxxxxx Actual = 6ce94a5
[Driver]: Value recieved in driver. Transaction:          17
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          18
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          20
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.130 seconds;       Data structure size:   0.1Mb
Thu Sep 21 19:33:59 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 19:34:00 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case3.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case3.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _7473_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .363 seconds to compile + .262 seconds to elab + .265 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 19:34 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Driver]: Value recieved in driver. Transaction:           3
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 8,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 8,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
$finish called from file "environment.sv", line 69.
$finish at simulation time                   95
Simulation complete, time is 95.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 95
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Thu Sep 21 19:53:04 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 19:53:04 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case3.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case3.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _9731_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .364 seconds to compile + .257 seconds to elab + .274 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 19:53 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
HSEL = 1, HADDR = 0, HWDATA = 0, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = x, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 4, HWDATA = a, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 8, HWDATA = b, HWRITE = 0, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = c, HWDATA = c, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 0, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = c, HWDATA = c, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 0, HWDATA = 0, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 0, HWDATA = 0, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = c, HWDATA = 0, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 4, HWDATA = a, HWRITE = 1, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
HSEL = 1, HADDR = 8, HWDATA = b, HWRITE = 0, HSIZE = 2, HBURST = 0, HPROT = 1, HTRANS = 2, HREADY = 1, HREADYOUT = x, HRDATA = xxxxxxxx, HRESP = x
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           5
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           7
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 8,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.110 seconds;       Data structure size:   0.1Mb
Thu Sep 21 20:09:05 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 20:09:05 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _11782_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .364 seconds to compile + .275 seconds to elab + .261 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 20:09 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           2
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           4
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          11
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          12
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          14
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          15
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          17
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          18
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          20
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Thu Sep 21 20:10:13 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 20:10:13 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _12560_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .278 seconds to compile + .280 seconds to elab + .284 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 20:10 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           2
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           4
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          11
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          12
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          13
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          14
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          15
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          16
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          17
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          18
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          19
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          20
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  395
Simulation complete, time is 395.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 395
CPU Time:      0.120 seconds;       Data structure size:   0.1Mb
Thu Sep 21 20:12:26 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 20:12:26 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case8.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case8.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
	However, due to incremental compilation, only 1 module needs to be compiled. 
recompiling module test
All of 1 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so objs/amcQw_d.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o   _13345_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .270 seconds to compile + .335 seconds to elab + .340 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 20:12 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           2
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           4
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.140 seconds;       Data structure size:   0.1Mb
Thu Sep 21 20:14:41 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 20:14:41 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case9.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case9.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _14660_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .374 seconds to compile + .265 seconds to elab + .259 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 20:14 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Driver]: Value recieved in driver. Transaction:           2
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           3
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           4
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           8
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           9
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:          10
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 195
CPU Time:      0.130 seconds;       Data structure size:   0.1Mb
Thu Sep 21 20:20:53 2023
                         Chronologic VCS (TM)
         Version L-2016.06_Full64 -- Thu Sep 21 20:20:53 2023
               Copyright (c) 1991-2016 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file 'testbench.sv'
Parsing included file 'interface.sv'.
Back to file 'testbench.sv'.
Parsing included file 'test_case4.sv'.
Parsing included file 'environment.sv'.
Parsing included file 'transaction.sv'.
Back to file 'environment.sv'.
Parsing included file 'generator.sv'.
Back to file 'environment.sv'.
Parsing included file 'driver.sv'.
Back to file 'environment.sv'.
Parsing included file 'monitor.sv'.
Back to file 'environment.sv'.
Parsing included file 'scoreboard.sv'.
Back to file 'environment.sv'.
Back to file 'test_case4.sv'.
Back to file 'testbench.sv'.
Parsing design file 'design_files/ahb3lite_pkg.sv'
Parsing design file 'design_files/ahb3lite_sram1rw.sv'
Parsing design file 'design_files/rl_queue.sv'
Parsing design file 'design_files/rl_ram_1r1w.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1r1w_easic_n3xs.sv'
Parsing design file 'design_files/rl_ram_1r1w_generic.sv'
Parsing design file 'design_files/rl_ram_1r1w_lattice.sv'
Parsing design file 'design_files/rl_ram_1rw.sv'
Parsing design file 'design_files/rl_ram_1rw_easic_n3x.sv'
Parsing design file 'design_files/rl_ram_1rw_generic.sv'
Top Level Modules:
       tbench_top
       rl_queue
       rl_ram_1rw

Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 99
  Interface 'ahb3lite_bus' defined in logic library 'work' is never 
  instantiated in design. It will be ignored.


Warning-[UII-L] Interface not instantiated
design_files/ahb3lite_pkg.sv, 205
  Interface 'apb_bus' defined in logic library 'work' is never instantiated in
  design. It will be ignored.

No TimeScale specified
Starting vcs inline pass...
9 unique modules to generate
9 modules and 0 UDP read. 
recompiling package _vcs_unit__3820026515
recompiling package std
recompiling module ahb3lite_bus_inf
recompiling module test
recompiling module tbench_top
recompiling package ahb3lite_pkg
recompiling module ahb3lite_sram1rw
recompiling module rl_queue
recompiling module rl_ram_1rw
All of 9 modules done
rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -rdynamic   amcQwB.o objs/amcQw_d.o   _15974_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/synopsys/vcs-L-2016.06/linux64/lib/libzerosoft_rt_stubs.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libvirsim.so /usr/synopsys/vcs-L-2016.06/linux64/lib/liberrorinf.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsnpsmalloc.so    /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsnew.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libsimprofile.so /usr/synopsys/vcs-L-2016.06/linux64/lib/libuclinative.so   -Wl,-whole-archive /usr/synopsys/vcs-L-2016.06/linux64/lib/libvcsucli.so -Wl,-no-whole-archive        _vcs_pli_stub_.o   /usr/synopsys/vcs-L-2016.06/linux64/lib/vcs_save_restore_new.o /usr/synopsys/verdi-L-2016.06-1/share/PLI/VCS/LINUX64/pli.a -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .360 seconds to compile + .266 seconds to elab + .269 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Sep 21 20:20 2023
VCD+ Writer L-2016.06_Full64 Copyright (c) 1991-2016 by Synopsys Inc.
The file '/home/user100/VM/AHB3_Lite_Interface_Verification/inter.vpd' was opened successfully.
INFO   : No memory technology specified. Using generic inferred memory (tbench_top.dut.ram_inst)
INFO   : No memory technology specified. Using generic inferred memory (rl_ram_1rw)
--------- [DRIVER] Reset Started ---------
--------- [DRIVER] Reset Ended ---------
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Generator] Transaction generated successfully
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           1
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = xxxx,
 	   Data :: Expected = xxxxxxxx Actual = xxxxxxxx
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           2
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           3
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           4
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           5
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           6
[Scoreboard] Data successfully recieved in scoreboard
[Driver]: Value recieved in driver. Transaction:           7
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           8
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:           9
[Scoreboard] Data successfully recieved in scoreboard
[SCB-PASS] Addr = 4,
 	   Data :: Expected = 5e4eb1bf Actual = 5e4eb1bf
[Monitor] Data passed to scoreboard.
[Driver]: Value recieved in driver. Transaction:          10
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
[Monitor] Data passed to scoreboard.
[Scoreboard] Data successfully recieved in scoreboard
$finish called from file "environment.sv", line 69.
$finish at simulation time                  195
Simulation complete, time is 195.
