<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>sys_config.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>sys_config.h</h1><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00022"></a>00022 <span class="preprocessor">#if !defined (__SYS_CONF_H__)</span>
<a name="l00023"></a>00023 <span class="preprocessor"></span><span class="preprocessor">#define __SYS_CONF_H__</span>
<a name="l00024"></a>00024 <span class="preprocessor"></span>
<a name="l00025"></a>00025 <span class="comment">/*============================================================================</span>
<a name="l00026"></a>00026 <span class="comment">====    D E F I N E S</span>
<a name="l00027"></a>00027 <span class="comment">=============================================================================*/</span>
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="comment">// Commonly used frequencies can be added here, in fixed point Q12.20 notation</span>
<a name="l00030"></a>00030 <span class="preprocessor">#define SYS_FREQ_500MHZ         (500 &lt;&lt; 20)</span>
<a name="l00031"></a>00031 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_400MHZ         (400 &lt;&lt; 20)     // Ideal Meta HTP clock</span>
<a name="l00032"></a>00032 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_360MHZ         (360 &lt;&lt; 20)     // Typical Meta HTP clock</span>
<a name="l00033"></a>00033 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_200MHZ         (200 &lt;&lt; 20)     // Ideal UCC0, UCC1, memory, sysinf, 2d/pdp/lcd clock</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_180MHZ         (180 &lt;&lt; 20)     // Default Comet Bringup Clock Speed</span>
<a name="l00035"></a>00035 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_160MHZ         (160 &lt;&lt; 20)     // Default IMG clock speed 160MHz</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_1_8432MHZ              (0x001D7DBF)            // UART CLK Min</span>
<a name="l00037"></a>00037 <span class="preprocessor"></span><span class="preprocessor">#define SYS_FREQ_25MHZ                  (0x01900000)            // UART Clk Ideal</span>
<a name="l00038"></a>00038 <span class="preprocessor"></span><span class="preprocessor">#define RTC_FREQ                                (0x00008312)            // 32kHz</span>
<a name="l00039"></a>00039 <span class="preprocessor"></span>
<a name="l00040"></a>00040 <span class="preprocessor">#define BASE_MEMBERS                                                                                                                                                                                            \</span>
<a name="l00041"></a>00041 <span class="preprocessor">                                                                                                \</span>
<a name="l00044"></a>00044 <span class="preprocessor">        IMG_BOOL                bConfigure;                                                                                                                                                                             \</span>
<a name="l00045"></a>00045 <span class="preprocessor">                                                                                                                                \</span>
<a name="l00046"></a>00046 <span class="preprocessor">        IMG_BOOL                bEnable;                                                                                                                                                                                \</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00048"></a>00048 <span class="preprocessor"></span><span class="preprocessor">#define TARGET_FRQUENCY_MEMBERS                                                                                                                                                                         \</span>
<a name="l00049"></a>00049 <span class="preprocessor">                \</span>
<a name="l00050"></a>00050 <span class="preprocessor">        IMG_BOOL                bTargetFrequency;                                                                                                                                                               \</span>
<a name="l00051"></a>00051 <span class="preprocessor">                                                                \</span>
<a name="l00052"></a>00052 <span class="preprocessor">        IMG_UINT32              ui32TargetFreq_fp;                                                                                                                                                              \</span>
<a name="l00053"></a>00053 <span class="preprocessor">                                                \</span>
<a name="l00054"></a>00054 <span class="preprocessor">        IMG_UINT32              ui32ActualFreq_fp;                                                                                                                                                              \</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CLOCK_SOURCE_OVERRIDE_MEMBERS                                                                                                                                                           \</span>
<a name="l00057"></a>00057 <span class="preprocessor">                                                        \</span>
<a name="l00058"></a>00058 <span class="preprocessor">        IMG_BOOL                bOverrideClockSource;                                                                                                                                                   \</span>
<a name="l00059"></a>00059 <span class="preprocessor">                                                                                                                                                                        \</span>
<a name="l00060"></a>00060 <span class="preprocessor">        CLOCK_eSource   eClockSource;                                                                                                                                                                   \</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>
<a name="l00062"></a>00062 <span class="preprocessor"></span><span class="comment">/*============================================================================</span>
<a name="l00063"></a>00063 <span class="comment">====    E N U M S</span>
<a name="l00064"></a>00064 <span class="comment">=============================================================================*/</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066 <span class="comment">// The source clock for a block to use</span>
<a name="l00067"></a>00067 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00068"></a>00068 {
<a name="l00069"></a>00069         CLOCK_SOURCE_PLL,
<a name="l00070"></a>00070         CLOCK_SOURCE_XTAL1,
<a name="l00071"></a>00071         CLOCK_SOURCE_XTAL2,
<a name="l00072"></a>00072         CLOCK_SOURCE_XTALUSB,
<a name="l00073"></a>00073         CLOCK_SOURCE_SYS_UNDELETED,
<a name="l00074"></a>00074         CLOCK_SOURCE_ADC_PLL,
<a name="l00075"></a>00075         CLOCK_SOURCE_AFE_PROGDIV1,
<a name="l00076"></a>00076         CLOCK_SOURCE_AFE_PROGDIV2,
<a name="l00077"></a>00077         CLOCK_SOURCE_AFE_PROGDIV3,
<a name="l00078"></a>00078         CLOCK_SOURCE_UCC0_IF,
<a name="l00079"></a>00079         CLOCK_SOURCE_UCC1_IF,
<a name="l00080"></a>00080         CLOCK_SOURCE_USB_PLL,
<a name="l00081"></a>00081         CLOCK_SOURCE_USB_PHY,
<a name="l00082"></a>00082         CLOCK_SOURCE_AFE_RXSYNC,
<a name="l00083"></a>00083         CLOCK_SOURCE_EXT_ADC_DAC,
<a name="l00084"></a>00084 } CLOCK_eSource;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086 <span class="comment">/* The following is a list of possible control sources for PDM A and PDM B */</span>
<a name="l00087"></a>00087 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00088"></a>00088 {
<a name="l00089"></a>00089         PDM_SOURCE_UCC0_EXT_CONTROL_1,
<a name="l00090"></a>00090         PDM_SOURCE_UCC0_EXT_CONTROL_2,
<a name="l00091"></a>00091         PDM_SOURCE_UCC1_EXT_CONTROL_1,
<a name="l00092"></a>00092         PDM_SOURCE_UCC1_EXT_CONTROL_2
<a name="l00093"></a>00093 } PDM_eControlSource;
<a name="l00094"></a>00094 <span class="comment">/* The following is a list of possible gain sources for PDM C and PDM D */</span>
<a name="l00095"></a>00095 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00096"></a>00096 {
<a name="l00097"></a>00097         PDM_SOURCE_UCC0_EXT_GAIN_1,
<a name="l00098"></a>00098         PDM_SOURCE_UCC0_EXT_GAIN_2,
<a name="l00099"></a>00099         PDM_SOURCE_UCC1_EXT_GAIN_1,
<a name="l00100"></a>00100         PDM_SOURCE_UCC1_EXT_GAIN_2
<a name="l00101"></a>00101 } PDM_eGainSource;
<a name="l00102"></a>00102 <span class="comment">/* The following is a list of possible PDM Pad sources */</span>
<a name="l00103"></a>00103 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00104"></a>00104 {
<a name="l00105"></a>00105         PDM_PAD_SOURCE_PDM,
<a name="l00106"></a>00106         PDM_PAD_SOURCE_SYMBOL_UCC0,
<a name="l00107"></a>00107         PDM_PAD_SOURCE_SYMBOL_UCC1
<a name="l00108"></a>00108 } PDM_ePadSource;
<a name="l00109"></a>00109 
<a name="l00110"></a>00110 <span class="keyword">typedef</span> <span class="keyword">enum</span>
<a name="l00111"></a>00111 {
<a name="l00112"></a>00112         RANGE_1V_P2P = 0,
<a name="l00113"></a>00113         RANGE_2V_P2P
<a name="l00114"></a>00114 } ADC_eInputRange;
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="comment">/*============================================================================</span>
<a name="l00117"></a>00117 <span class="comment">====    S T R U C T S</span>
<a name="l00118"></a>00118 <span class="comment">=============================================================================*/</span>
<a name="l00119"></a>00119 
<a name="l00124"></a>00124 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structSYS__tag__sConfig.html">SYS_tag_sConfig</a>
<a name="l00125"></a><a class="code" href="structSYS__tag__sConfig.html#d971e4a62363d3a306c091d33425dd52">00125</a> {
<a name="l00127"></a>00127         IMG_BOOL                        <a class="code" href="structSYS__tag__sConfig.html#d971e4a62363d3a306c091d33425dd52">bSetupSystemClock</a>;
<a name="l00128"></a>00128         <span class="keyword">struct</span>
<a name="l00129"></a>00129         {
<a name="l00132"></a><a class="code" href="structSYS__tag__sConfig.html#739e3f44e87d48ef936bfcd5df6058bb">00132</a>                 CLOCK_eSource           <a class="code" href="structSYS__tag__sConfig.html#b7a3a54998a5dfe0e84a6b845096c563">eMetaClockSource</a>;
<a name="l00134"></a>00134                 IMG_UINT8                       <a class="code" href="structSYS__tag__sConfig.html#739e3f44e87d48ef936bfcd5df6058bb">ui8SysClockDivider</a>;
<a name="l00137"></a><a class="code" href="structSYS__tag__sConfig.html#927847234ff5ff80a42f6480733fbdd1">00137</a>                 CLOCK_eSource           <a class="code" href="structSYS__tag__sConfig.html#9935cef27cfd776880f097ae978efa25">ePLLSource</a>;
<a name="l00139"></a><a class="code" href="structSYS__tag__sConfig.html#ba9700358dee2c85b4033525416304dc">00139</a>                 IMG_UINT16                      <a class="code" href="structSYS__tag__sConfig.html#927847234ff5ff80a42f6480733fbdd1">ui16MetaClockDeletion</a>;
<a name="l00141"></a><a class="code" href="structSYS__tag__sConfig.html#8aebf3118c0db0f20cabf482a25a37b4">00141</a>                 IMG_UINT16                      <a class="code" href="structSYS__tag__sConfig.html#ba9700358dee2c85b4033525416304dc">ui16SysClockDeletion</a>;
<a name="l00143"></a><a class="code" href="structSYS__tag__sConfig.html#19e5f1f90895e0ec5dcbcbb673af920e">00143</a>                 IMG_UINT8                       <a class="code" href="structSYS__tag__sConfig.html#8aebf3118c0db0f20cabf482a25a37b4">ui8DDRClkDivider</a>;
<a name="l00145"></a>00145                 IMG_UINT32                      <a class="code" href="structSYS__tag__sConfig.html#19e5f1f90895e0ec5dcbcbb673af920e">ui32TargetFreq_fp</a>;
<a name="l00146"></a>00146         } sSystemClock;
<a name="l00151"></a><a class="code" href="structSYS__tag__sConfig.html#917af3075a5d299f9439a385feb909a3">00151</a>         IMG_UINT32                      <a class="code" href="structSYS__tag__sConfig.html#3b945136352750555305680a0f82f733">ui32ActualFreq_fp</a>;
<a name="l00153"></a><a class="code" href="structSYS__tag__sConfig.html#0fa8e607067f145379cae3a52f1a5278">00153</a>         IMG_UINT32                      <a class="code" href="structSYS__tag__sConfig.html#917af3075a5d299f9439a385feb909a3">ui32XTAL2Freq_fp</a>;
<a name="l00155"></a>00155         IMG_BOOL                        <a class="code" href="structSYS__tag__sConfig.html#0fa8e607067f145379cae3a52f1a5278">bUseXTAL2AsOsc</a>;
<a name="l00156"></a>00156 
<a name="l00158"></a>00158         <span class="keyword">struct</span>
<a name="l00159"></a>00159         {
<a name="l00160"></a>00160                 IMG_BOOL                bEnable;
<a name="l00161"></a>00161 
<a name="l00162"></a>00162                 <span class="comment">/* Clock deletion for a UCC */</span>
<a name="l00163"></a>00163                 IMG_UINT16                      ui16ClkDeletion;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165                 <span class="comment">/* Clock source for IF_CLK */</span>
<a name="l00166"></a>00166                 IMG_BOOL                        bEnableIFClock;
<a name="l00167"></a>00167                 CLOCK_eSource           eIFClockSource;
<a name="l00168"></a>00168 
<a name="l00169"></a>00169                 <span class="comment">/* Clock source for ext_stc_clk */</span>
<a name="l00170"></a>00170                 IMG_BOOL                        bEnableSTCClock;
<a name="l00171"></a>00171                 CLOCK_eSource           eSTCClockSource;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173                 <span class="comment">/* Set to true to enable UCC0 DAC clock */</span>
<a name="l00174"></a>00174                 IMG_BOOL                        bEnableUCC0DACClk;
<a name="l00175"></a>00175 
<a name="l00176"></a>00176                 <span class="comment">/* Set to true to have the UCC use the external ADC interface (this can be used for (bring up only) digital playout input) */</span>
<a name="l00177"></a>00177                 <span class="comment">/* Set to false to have the UCC use the internal ADC interface (default) */</span>
<a name="l00178"></a>00178                 IMG_BOOL                        bUseExternalADC;
<a name="l00179"></a>00179 
<a name="l00180"></a>00180         } <a class="code" href="structSYS__tag__sConfig.html#4238294b2ad2cc795594471d95d2bb18">sUCCConfig</a>;
<a name="l00181"></a><a class="code" href="structSYS__tag__sConfig.html#ac0271db19735cc82c752f3e9b45cd2f">00181</a> 
<a name="l00183"></a>00183         IMG_BOOL                        <a class="code" href="structSYS__tag__sConfig.html#ac0271db19735cc82c752f3e9b45cd2f">bEnableWIFI</a>;
<a name="l00184"></a>00184 
<a name="l00185"></a>00185 } <a class="code" href="structSYS__tag__sConfig.html">SYS_sConfig</a>;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sBlockConfig
<a name="l00188"></a>00188 {
<a name="l00189"></a>00189         BASE_MEMBERS;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191 } SYS_sBlockConfig;
<a name="l00192"></a>00192 
<a name="l00193"></a>00193 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sSPIMConfig
<a name="l00194"></a>00194 {
<a name="l00195"></a>00195         BASE_MEMBERS;
<a name="l00196"></a>00196         TARGET_FRQUENCY_MEMBERS;
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 } SYS_sSPIMConfig;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sUARTConfig
<a name="l00201"></a>00201 {
<a name="l00202"></a>00202         SYS_sBlockConfig asBlockConfig[2];
<a name="l00203"></a>00203         TARGET_FRQUENCY_MEMBERS;
<a name="l00204"></a>00204         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00205"></a>00205 
<a name="l00206"></a>00206 } SYS_sUARTConfig;
<a name="l00207"></a>00207 
<a name="l00208"></a>00208 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sSCBConfig
<a name="l00209"></a>00209 {
<a name="l00210"></a>00210         SYS_sBlockConfig        asBlockConfig[3];
<a name="l00211"></a>00211         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00212"></a>00212 
<a name="l00213"></a>00213 } SYS_sSCBConfig;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sPDMBlockConfig
<a name="l00216"></a>00216 {
<a name="l00217"></a>00217         BASE_MEMBERS;
<a name="l00218"></a>00218         PDM_ePadSource          ePadSource;
<a name="l00219"></a>00219         PDM_eControlSource      eControlSource;
<a name="l00220"></a>00220         PDM_eGainSource         eGainSource;
<a name="l00221"></a>00221 
<a name="l00222"></a>00222 } SYS_sPDMBlockConfig;
<a name="l00223"></a>00223 
<a name="l00224"></a>00224 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sPDMConfig
<a name="l00225"></a>00225 {
<a name="l00226"></a>00226         SYS_sPDMBlockConfig     asBlockConfig[4];
<a name="l00227"></a>00227         TARGET_FRQUENCY_MEMBERS;
<a name="l00228"></a>00228 
<a name="l00229"></a>00229 } SYS_sPDMConfig;
<a name="l00230"></a>00230 
<a name="l00231"></a>00231 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sSPISConfig
<a name="l00232"></a>00232 {
<a name="l00233"></a>00233         BASE_MEMBERS;
<a name="l00234"></a>00234 
<a name="l00235"></a>00235 } SYS_sSPISConfig;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sUSBConfig
<a name="l00238"></a>00238 {
<a name="l00239"></a>00239         BASE_MEMBERS;
<a name="l00240"></a>00240         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00241"></a>00241 
<a name="l00242"></a>00242         <span class="comment">/* Set to true to have the API calculate the required dividers for the phy clock speed specified in ePHYClock */</span>
<a name="l00243"></a>00243         IMG_BOOL                        bTargetPHYClock;
<a name="l00244"></a>00244         <span class="comment">/* If using the USB XTAL, this specifies the frequency of that XTAL */</span>
<a name="l00245"></a>00245         <span class="comment">/* If not using the USB XTAL, this specific the frequency that the PHY should run at */</span>
<a name="l00246"></a>00246         <span class="keyword">enum</span>
<a name="l00247"></a>00247         {
<a name="l00248"></a>00248                 PHY_eNotSet =   0,
<a name="l00249"></a>00249                 PHY_e12         =       12,
<a name="l00250"></a>00250                 PHY_e24         =       24,
<a name="l00251"></a>00251                 PHY_e48         =       48
<a name="l00252"></a>00252         } ePHYClock;
<a name="l00253"></a>00253 
<a name="l00254"></a>00254 } SYS_sUSBConfig;
<a name="l00255"></a>00255 
<a name="l00256"></a>00256 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sClockOutConfig
<a name="l00257"></a>00257 {
<a name="l00258"></a>00258         BASE_MEMBERS;
<a name="l00259"></a>00259         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00260"></a>00260         IMG_BOOL                        bOverrideDivider;
<a name="l00261"></a>00261         IMG_UINT8                       ui8Divider;
<a name="l00262"></a>00262         <span class="comment">/* Set to true to invert clockout */</span>
<a name="l00263"></a>00263         IMG_BOOL                        bInvertClkOutput;
<a name="l00264"></a>00264 
<a name="l00265"></a>00265 } SYS_sClockOutConfig;
<a name="l00266"></a>00266 
<a name="l00267"></a>00267 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sADCPLLClockConfig
<a name="l00268"></a>00268 {
<a name="l00269"></a>00269         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00270"></a>00270         TARGET_FRQUENCY_MEMBERS;
<a name="l00273"></a>00273         CLOCK_eSource           ePLLSource;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275 } SYS_sADCPLLClockConfig;
<a name="l00276"></a>00276 
<a name="l00277"></a>00277 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sAFEConfig
<a name="l00278"></a>00278 {
<a name="l00281"></a>00281         IMG_BOOL                                        bOverrideDivider;
<a name="l00283"></a>00283         IMG_UINT8                                       ui8Divider;
<a name="l00284"></a>00284 
<a name="l00285"></a>00285         CLOCK_SOURCE_OVERRIDE_MEMBERS;
<a name="l00286"></a>00286 
<a name="l00287"></a>00287         <span class="keyword">struct</span>
<a name="l00288"></a>00288         {
<a name="l00289"></a>00289                 IMG_BOOL                        bConfigure;
<a name="l00290"></a>00290                 IMG_BOOL                        bEnable;
<a name="l00291"></a>00291 
<a name="l00292"></a>00292                 <span class="comment">/* If the AFE PLL is enabled, setting this to the desired sample rate will configure the dividers appropriately */</span>
<a name="l00293"></a>00293                 IMG_UINT32                      ui32SampleRate_fp;
<a name="l00294"></a>00294                 <span class="comment">/* The actual sample rate configured */</span>
<a name="l00295"></a>00295                 IMG_UINT32                      ui32ActualRate_fp;
<a name="l00296"></a>00296 
<a name="l00297"></a>00297                 <span class="comment">/* Configures the RXADC input voltage range */</span>
<a name="l00298"></a>00298                 ADC_eInputRange         eInputRange;
<a name="l00299"></a>00299 
<a name="l00300"></a>00300         } sRxADC;
<a name="l00301"></a>00301 
<a name="l00302"></a>00302         <span class="keyword">struct</span>
<a name="l00303"></a>00303         {
<a name="l00304"></a>00304                 IMG_BOOL                        bConfigure;
<a name="l00305"></a>00305                 IMG_BOOL                        bEnable;
<a name="l00306"></a>00306 
<a name="l00307"></a>00307                 <span class="comment">/* If the AFE PLL is enabled, setting this to the desired sample rate will configure the dividers appropriately */</span>
<a name="l00308"></a>00308                 IMG_UINT32                      ui32SampleRate_fp;
<a name="l00309"></a>00309                 <span class="comment">/* The actual sample rate configured */</span>
<a name="l00310"></a>00310                 IMG_UINT32                      ui32ActualRate_fp;
<a name="l00311"></a>00311 
<a name="l00312"></a>00312                 <span class="comment">/* IMG_FALSE indicates DAC should be set to output common mode voltage of 0.6V, IMG_TRUE indicated 1.2V */</span>
<a name="l00313"></a>00313                 IMG_BOOL                        bCommonMode1v2;
<a name="l00314"></a>00314 
<a name="l00315"></a>00315         } sTxDAC;
<a name="l00316"></a>00316 
<a name="l00317"></a>00317         <span class="keyword">struct</span>
<a name="l00318"></a>00318         {
<a name="l00319"></a>00319                 IMG_BOOL                        bConfigureADC;
<a name="l00320"></a>00320                 IMG_BOOL                        bEnableADC;
<a name="l00321"></a>00321 
<a name="l00322"></a>00322                 IMG_BOOL                        bConfigureDAC;
<a name="l00323"></a>00323                 IMG_BOOL                        bEnableDAC;
<a name="l00324"></a>00324 
<a name="l00325"></a>00325                 <span class="comment">/* If the AFE PLL is enabled, setting this to the desired sample rate will configure the dividers appropriately */</span>
<a name="l00326"></a>00326                 IMG_UINT32                      ui32SampleRate_fp;
<a name="l00327"></a>00327                 <span class="comment">/* The actual sample rate configured */</span>
<a name="l00328"></a>00328                 IMG_UINT32                      ui32ActualRate_fp;
<a name="l00329"></a>00329 
<a name="l00330"></a>00330                 <span class="keyword">enum</span>
<a name="l00331"></a>00331                 {
<a name="l00332"></a>00332                         DATA_SOURCE_AFE_AUXDACIN_REG = 0,
<a name="l00333"></a>00333                         DATA_SOURCE_UCC0_EXT_GAIN_1,
<a name="l00334"></a>00334                         DATA_SOURCE_UCC0_EXT_CONTROL_1
<a name="l00335"></a>00335                 } eDACDataSource;
<a name="l00336"></a>00336 
<a name="l00337"></a>00337         } sAux;
<a name="l00338"></a>00338 
<a name="l00339"></a>00339         <span class="keyword">struct</span>
<a name="l00340"></a>00340         {
<a name="l00341"></a>00341                 IMG_BOOL                        bConfigure;
<a name="l00342"></a>00342                 IMG_BOOL                        bEnable;
<a name="l00343"></a>00343 
<a name="l00344"></a>00344                 <span class="comment">/* If the AFE PLL is enabled, setting this to the desired sample rate will configure the dividers appropriately */</span>
<a name="l00345"></a>00345                 IMG_UINT32                      ui32SampleRate_fp;
<a name="l00346"></a>00346                 <span class="comment">/* The actual sample rate configured */</span>
<a name="l00347"></a>00347                 IMG_UINT32                      ui32ActualRate_fp;
<a name="l00348"></a>00348 
<a name="l00349"></a>00349                 <span class="comment">/* Set to true to use the AFE's internal PLL as the IQADC's clock source */</span>
<a name="l00350"></a>00350                 <span class="comment">/* Set to false to use the external clock input. This source can be configured with the structure below. */</span>
<a name="l00351"></a>00351                 IMG_BOOL                        bUseInternalPLL;
<a name="l00352"></a>00352 
<a name="l00353"></a>00353                 <span class="keyword">struct</span>
<a name="l00354"></a>00354                 {
<a name="l00355"></a>00355                         <span class="comment">/* If the above is set to false, use the following to configure the external IQADC clock input</span>
<a name="l00356"></a>00356 <span class="comment">                                -- Possible values are: XTAL1, XTAL2, ADC_PLL, SYS_CLK_UNDELETED */</span>
<a name="l00357"></a>00357                         CLOCK_eSource           eClockSource;
<a name="l00358"></a>00358 
<a name="l00359"></a>00359                         <span class="comment">/* Set to true to override the ADCPLLDIV divider manually. Must be set to false if the API should calculate</span>
<a name="l00360"></a>00360 <span class="comment">                                the divider values for a target frequency (bTargetFreq) */</span>
<a name="l00361"></a>00361                         IMG_BOOL                        bOverrideDivider;
<a name="l00362"></a>00362 
<a name="l00363"></a>00363                         <span class="comment">/* The divide value */</span>
<a name="l00364"></a>00364                         IMG_UINT8                       ui8Divider;
<a name="l00365"></a>00365 
<a name="l00366"></a>00366                         <span class="comment">/* Set to true to have the API calculate the required ADCPLLDIV divider for the target frequency specified below */</span>
<a name="l00367"></a>00367                         IMG_BOOL                        bTargetFreq;
<a name="l00368"></a>00368 
<a name="l00369"></a>00369                         <span class="comment">/* The desired external clock frequency, in MHz, Q12.20 format */</span>
<a name="l00370"></a>00370                         IMG_UINT32                      ui32TargetFreq_fp;
<a name="l00371"></a>00371                 } sExtClock;
<a name="l00372"></a>00372 
<a name="l00373"></a>00373                 <span class="comment">/* Configures the IQADC input voltage range */</span>
<a name="l00374"></a>00374                 ADC_eInputRange         eInputRange;
<a name="l00375"></a>00375 
<a name="l00376"></a>00376         } sIQADC;
<a name="l00377"></a>00377 
<a name="l00378"></a>00378         <span class="comment">/* Set to true to enable the AFE's internal PLL. The reference clock to the PLL is set up by using the AFE SYS_sBlockConfig structure.</span>
<a name="l00379"></a>00379 <span class="comment">                When set to true, the PLL will feed the RxADC, TxDAC, AuxADC/DAC, and optionally the IQADC */</span>
<a name="l00380"></a>00380         <span class="comment">/* Set to false to bypass the AFE's internal PLL. The AFE source clock, configured in the AFE SYS_sBlockConfig structure, will directly feed the</span>
<a name="l00381"></a>00381 <span class="comment">                RxADC, TxDAC, and AuxADC/DAC */</span>
<a name="l00382"></a>00382         IMG_BOOL                        bEnablePLL;
<a name="l00383"></a>00383 
<a name="l00384"></a>00384         <span class="comment">/* Set to true when bEnablePLL is true to internally bypass the AFE's internal PLL.</span>
<a name="l00385"></a>00385 <span class="comment">                This will result in the Fin being the same as Fvco */</span>
<a name="l00386"></a>00386         IMG_BOOL                        bBypassPLL;
<a name="l00387"></a>00387 
<a name="l00388"></a>00388         <span class="comment">/* Set to true to _not_ reset the AFE before configuring */</span>
<a name="l00389"></a>00389         IMG_BOOL                        bNoReset;
<a name="l00390"></a>00390 
<a name="l00391"></a>00391 } SYS_sAFEConfig;
<a name="l00392"></a>00392 
<a name="l00393"></a>00393 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sDISEQCBlockConfig
<a name="l00394"></a>00394 {
<a name="l00395"></a>00395         BASE_MEMBERS;
<a name="l00396"></a>00396 
<a name="l00397"></a>00397 } SYS_sDISEQCBlockConfig;
<a name="l00398"></a>00398 
<a name="l00399"></a>00399 <span class="keyword">typedef</span> <span class="keyword">struct </span>SYS_tag_sDISEQCConfig
<a name="l00400"></a>00400 {
<a name="l00401"></a>00401         SYS_sDISEQCBlockConfig  asBlockConfig[2];
<a name="l00402"></a>00402 
<a name="l00403"></a>00403 } SYS_sDISEQCConfig;
<a name="l00404"></a>00404 
<a name="l00418"></a>00418 <span class="keyword">extern</span> IMG_VOID SYS_Configure( <a class="code" href="structSYS__tag__sConfig.html">SYS_sConfig</a> * psConfig );
<a name="l00419"></a>00419 
<a name="l00435"></a>00435 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureSPIM( SYS_sSPIMConfig asConfig[2] );
<a name="l00436"></a>00436 
<a name="l00451"></a>00451 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureSPIS( SYS_sSPISConfig * psConfig );
<a name="l00452"></a>00452 
<a name="l00469"></a>00469 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureSCB( SYS_sSCBConfig * psConfig );
<a name="l00470"></a>00470 
<a name="l00486"></a>00486 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureUART( SYS_sUARTConfig * psConfig );
<a name="l00487"></a>00487 
<a name="l00502"></a>00502 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureUSB( SYS_sUSBConfig * psConfig );
<a name="l00503"></a>00503 
<a name="l00518"></a>00518 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureADCPLLClock( SYS_sADCPLLClockConfig * pConfig );
<a name="l00519"></a>00519 
<a name="l00536"></a>00536 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureClockOut( SYS_sClockOutConfig asConfig[2] );
<a name="l00537"></a>00537 
<a name="l00551"></a>00551 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureAFE( SYS_sAFEConfig * psConfig );
<a name="l00552"></a>00552 
<a name="l00570"></a>00570 <span class="keyword">extern</span> IMG_VOID SYS_ConfigurePDM( SYS_sPDMConfig * psConfig );
<a name="l00571"></a>00571 
<a name="l00587"></a>00587 <span class="keyword">extern</span> IMG_VOID SYS_ConfigureDISEQC(SYS_sDISEQCConfig *psConfig);
<a name="l00588"></a>00588 
<a name="l00589"></a>00589 
<a name="l00590"></a>00590 
<a name="l00591"></a>00591 
<a name="l00592"></a>00592 
<a name="l00593"></a>00593 
<a name="l00616"></a>00616 <span class="comment">//#if !defined (__IMG_HW_FPGA__)</span>
<a name="l00617"></a>00617 IMG_VOID SYS_getDividerValues
<a name="l00618"></a>00618 (
<a name="l00619"></a>00619         <span class="keyword">const</span> IMG_UINT32                ui32SourceFreq_fp,
<a name="l00620"></a>00620         <span class="keyword">const</span> IMG_UINT32                ui32TargetFreq_fp,
<a name="l00621"></a>00621         <span class="keyword">const</span> IMG_UINT32                ui32DividerRange,
<a name="l00622"></a>00622                   IMG_UINT32    *       pui32Divider,
<a name="l00623"></a>00623                   IMG_UINT32    *       pui32ActualFreq_fp
<a name="l00624"></a>00624 );
<a name="l00625"></a>00625 <span class="comment">//#endif</span>
<a name="l00626"></a>00626 
<a name="l00640"></a>00640 <span class="keyword">extern</span> IMG_UINT32 SYS_getSysUndeletedFreq_fp();
<a name="l00641"></a>00641 
<a name="l00642"></a>00642 <span class="preprocessor">#endif </span><span class="comment">/* __SYS_CONF_H__ */</span>
</pre></div></div>
</body>
</html>
