Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sun Jan 11 14:56:09 2026
| Host         : szymon running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/GaussianFilter_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                   |
+---------------------------+-----------------------------------------------------------------------------+
| Requirement               | 8.000                                                                       |
| Path Delay                | 3.206                                                                       |
| Logic Delay               | 1.399(44%)                                                                  |
| Net Delay                 | 1.807(56%)                                                                  |
| Clock Skew                | -0.049                                                                      |
| Slack                     | 2.834                                                                       |
| Clock Uncertainty         | 0.035                                                                       |
| Clock Pair Classification | Timed                                                                       |
| Clock Delay Group         | Same Clock                                                                  |
| Logic Levels              | 2                                                                           |
| Routes                    | NA                                                                          |
| Logical Path              | FDRE/C-(4)-CARRY4-(1)-CARRY4-DSP48E1/C[14]                                  |
| Start Point Clock         | ap_clk                                                                      |
| End Point Clock           | ap_clk                                                                      |
| DSP Block                 | Seq                                                                         |
| RAM Registers             | None-None                                                                   |
| IO Crossings              | 0                                                                           |
| Config Crossings          | 0                                                                           |
| SLR Crossings             | 0                                                                           |
| PBlocks                   | 0                                                                           |
| High Fanout               | 4                                                                           |
| ASYNC REG                 | 0                                                                           |
| Dont Touch                | 0                                                                           |
| Mark Debug                | 0                                                                           |
| Start Point Pin Primitive | FDRE/C                                                                      |
| End Point Pin Primitive   | DSP48E1/C[14]                                                               |
| Start Point Pin           | p_ZZ14GaussianFilter7ap_uintILi8EES0_S0_S0_S0_E13data_in_array_4_0_reg[6]/C |
| End Point Pin             | p_reg_reg/C[14]                                                             |
+---------------------------+-----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (156, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+----+----+---+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 |  5 |  6 | 7 |
+-----------------+-------------+-----+-----+----+----+----+----+----+---+
| ap_clk          | 8.000ns     | 689 | 175 | 54 | 23 | 16 | 26 | 13 | 4 |
+-----------------+-------------+-----+-----+----+----+----+----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


