============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = D:/Anlogic/TD_6.2.1_Engineer_6.2.168.116/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     1
   Run Date =   Mon Sep 15 10:01:10 2025

   Run on =     LAPTOP-EUGMKLPQ
============================================================
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.217095s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (69.1%)

PHY-1001 : Build lut bridge;  0.042882s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (72.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 171 feed throughs used by 145 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  4.147241s wall, 2.312500s user + 0.109375s system = 2.421875s CPU (58.4%)

RUN-1004 : used memory is 659 MB, reserved memory is 627 MB, peak memory is 718 MB
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.501527s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (46.7%)

PHY-1001 : Build lut bridge;  0.044916s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (34.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 239 feed throughs used by 200 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.489298s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (40.2%)

RUN-1004 : used memory is 699 MB, reserved memory is 641 MB, peak memory is 763 MB
RUN-1001 : Starting of IO setups legality check.
USR-8001 ERROR: Design contains multiple IOSTANDARD setups on bank 2.
RUN-1001 : Details of conflicted IOStandard on Bank 2:
RUN-1001 : ----------------------------------------
RUN-1001 :         Model Pin        |  IOSTANDARD  
RUN-1001 : ----------------------------------------
RUN-1001 :       cmos_data[7]       |   LVCMOS25   
RUN-1001 :         cmos_pclk        |   LVCMOS25   
RUN-1001 :          clk_50          |   LVCMOS33   
RUN-1001 :     phy1_rgmii_rx_clk    |   LVCMOS33   
RUN-1001 :     phy1_rgmii_rx_ctl    |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[0]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[1]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[2]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[3]  |   LVCMOS33   
RUN-1001 :     phy1_rgmii_tx_clk    |   LVCMOS33   
RUN-1001 :     phy1_rgmii_tx_ctl    |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[0]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[1]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[2]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[3]  |   LVCMOS33   
RUN-1001 : ----------------------------------------
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.486960s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (22.5%)

PHY-1001 : Build lut bridge;  0.049699s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (62.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 236 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.497270s wall, 0.843750s user + 0.093750s system = 0.937500s CPU (37.5%)

RUN-1004 : used memory is 746 MB, reserved memory is 690 MB, peak memory is 781 MB
RUN-1001 : Starting of IO setups legality check.
USR-8001 ERROR: Design contains multiple IOSTANDARD setups on bank 2.
RUN-1001 : Details of conflicted IOStandard on Bank 2:
RUN-1001 : ----------------------------------------
RUN-1001 :         Model Pin        |  IOSTANDARD  
RUN-1001 : ----------------------------------------
RUN-1001 :       cmos_data[7]       |   LVCMOS25   
RUN-1001 :         cmos_pclk        |   LVCMOS25   
RUN-1001 :         cmos_pwdn        |   LVCMOS25   
RUN-1001 :          clk_50          |   LVCMOS33   
RUN-1001 :     phy1_rgmii_rx_clk    |   LVCMOS33   
RUN-1001 :     phy1_rgmii_rx_ctl    |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[0]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[1]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[2]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_rx_data[3]  |   LVCMOS33   
RUN-1001 :     phy1_rgmii_tx_clk    |   LVCMOS33   
RUN-1001 :     phy1_rgmii_tx_ctl    |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[0]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[1]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[2]  |   LVCMOS33   
RUN-1001 :   phy1_rgmii_tx_data[3]  |   LVCMOS33   
RUN-1001 : ----------------------------------------
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.480928s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (74.7%)

PHY-1001 : Build lut bridge;  0.051223s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (61.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 261 feed throughs used by 214 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.482232s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (48.5%)

RUN-1004 : used memory is 751 MB, reserved memory is 696 MB, peak memory is 785 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.490108s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (63.8%)

PHY-1001 : Build lut bridge;  0.056112s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (55.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 163 feed throughs used by 131 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.762043s wall, 1.437500s user + 0.125000s system = 1.562500s CPU (56.6%)

RUN-1004 : used memory is 572 MB, reserved memory is 713 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1100101110111010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.502316s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (93.3%)

PHY-1001 : Build lut bridge;  0.060228s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (77.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 161 feed throughs used by 125 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.814327s wall, 2.125000s user + 0.031250s system = 2.156250s CPU (76.6%)

RUN-1004 : used memory is 560 MB, reserved memory is 728 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1000001110110010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.228861s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.3%)

RUN-1004 : used memory is 639 MB, reserved memory is 790 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.417704s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 639 MB, reserved memory is 790 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.512683s wall, 0.390625s user + 0.078125s system = 0.468750s CPU (91.4%)

PHY-1001 : Build lut bridge;  0.059987s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 161 feed throughs used by 125 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.814100s wall, 2.140625s user + 0.203125s system = 2.343750s CPU (83.3%)

RUN-1004 : used memory is 566 MB, reserved memory is 744 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1000001110110010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.227524s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 640 MB, reserved memory is 801 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.416130s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 640 MB, reserved memory is 801 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.262927s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 648 MB, reserved memory is 804 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.447759s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 648 MB, reserved memory is 804 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.512015s wall, 0.437500s user + 0.046875s system = 0.484375s CPU (94.6%)

PHY-1001 : Build lut bridge;  0.059443s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (78.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 161 feed throughs used by 125 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.848702s wall, 2.125000s user + 0.156250s system = 2.281250s CPU (80.1%)

RUN-1004 : used memory is 562 MB, reserved memory is 755 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1000001110110010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.384928s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 29 MB, reserved memory is 812 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.576640s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 32 MB, reserved memory is 812 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.507938s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (58.4%)

PHY-1001 : Build lut bridge;  0.063122s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (49.5%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_uicfg5640/uii2c_inst/scl_clk_syn_4 will be merged with clock u_uicfg5640/uii2c_inst/scl_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 161 feed throughs used by 125 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.823503s wall, 1.359375s user + 0.109375s system = 1.468750s CPU (52.0%)

RUN-1004 : used memory is 592 MB, reserved memory is 757 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 1000001110110010
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 5.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.342830s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (2.0%)

RUN-1004 : used memory is 656 MB, reserved memory is 810 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.528981s wall, 0.140625s user + 0.062500s system = 0.203125s CPU (3.1%)

RUN-1004 : used memory is 656 MB, reserved memory is 810 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db" in  1.021216s wall, 0.140625s user + 0.406250s system = 0.546875s CPU (53.6%)

RUN-1004 : used memory is 175 MB, reserved memory is 425 MB, peak memory is 785 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.740964s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (27.4%)

PHY-1001 : Build lut bridge;  0.065349s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (71.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 165 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.528091s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (63.7%)

RUN-1004 : used memory is 541 MB, reserved memory is 740 MB, peak memory is 785 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.507308s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (86.2%)

PHY-1001 : Build lut bridge;  0.070758s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (88.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 226 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.505153s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (58.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 759 MB, peak memory is 785 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.511102s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (85.6%)

PHY-1001 : Build lut bridge;  0.075361s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (62.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 169 feed throughs used by 140 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.694882s wall, 1.765625s user + 0.125000s system = 1.890625s CPU (70.2%)

RUN-1004 : used memory is 570 MB, reserved memory is 773 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0100101111110100
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
GUI-8501 ERROR: Code verification failed. The bit file does not match with chipwatcher design.
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 16.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 9 -p" in  6.945136s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1004 : used memory is 650 MB, reserved memory is 827 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 9 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  7.141317s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 650 MB, reserved memory is 827 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111"
PRG-2014 : Chip validation success: EG4S20BG256
RUN-1002 : start command "bit_to_vec -chip EG4S20BG256 -m jtag_burst -freq 8.000000 -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 8 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 8 -p" in  6.467193s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 652 MB, reserved memory is 829 MB, peak memory is 785 MB
RUN-1003 : finish command "download -bit UDP_EXAMPLE_Runs/phy_1/cw/compiled.bit -mode jtag_burst -spd 8 -cable 0 -total_dev 1 -cur_dev 1 -bypass 11111111" in  6.652355s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 652 MB, reserved memory is 829 MB, peak memory is 785 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1410 : Run phy_1 success.
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.499243s wall, 0.359375s user + 0.046875s system = 0.406250s CPU (81.4%)

PHY-1001 : Build lut bridge;  0.068190s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (68.7%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : eco open net = 0
PHY-1001 : 226 feed throughs used by 195 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.281588s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (49.3%)

RUN-1004 : used memory is 555 MB, reserved memory is 775 MB, peak memory is 785 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : undeclared symbol 'dled', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(185)
HDL-1007 : undeclared symbol 'led_data', assumed default net type 'wire' in ../../source_code/rtl/UDP_Example_Top.v(186)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/syn_1/UDP_EXAMPLE_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.517081s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (72.5%)

PHY-1001 : Build lut bridge;  0.076656s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (20.4%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net cmos_pclk_syn_6 will be merged with clock cmos_pclk_dup_3
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 166 feed throughs used by 138 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  2.494815s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (52.6%)

RUN-1004 : used memory is 565 MB, reserved memory is 787 MB, peak memory is 785 MB
RUN-1002 : start command "config_chipwatcher"
KIT-1004 : Chipwatcher code = 0010111000011101
KIT-1004 : import watcher inst u_ChipWatcher_ov5640 completed, there are 4 view node(s), 11 trigger net(s), 11 data net(s).
KIT-1004 : import watcher inst auto_created_cwc1 completed, there are 7 view node(s), 21 trigger net(s), 21 data net(s).
GUI-1001 : Config chip watcher succeed!
GUI-1001 : User opens ChipWatcher ...
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
KIT-8423 ERROR: ChipWatcher: write ctrl reg failed.
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
KIT-8423 ERROR: ChipWatcher: write ctrl reg failed.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/RTL/ChipWatcher_7244eeadc913.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_0/ChipWatcher_0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/RTL/ChipWatcher_c1d7b979fda0.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_ov5640/ChipWatcher_ov5640.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/RTL/ChipWatcher_0ab6c5a2fd02.sv
HDL-1007 : analyze verilog file al_ip/ChipWatcher_udp/ChipWatcher_udp.sv
HDL-1007 : analyze verilog file al_ip/PLL_HDMI_CLK.v
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open0', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(70)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open1', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(76)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open9', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open8', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open7', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open6', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open5', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open4', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open3', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open2', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(82)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open12', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open11', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : undeclared symbol 'PLL_HDMI_CLK_open10', assumed default net type 'wire' in al_ip/PLL_HDMI_CLK.v(84)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file 'al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file al_ip/fdma_pll.v
HDL-1007 : undeclared symbol 'fdma_pll_open0', assumed default net type 'wire' in al_ip/fdma_pll.v(85)
HDL-1007 : undeclared symbol 'fdma_pll_open8', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open7', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open6', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open5', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open4', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open3', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open2', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open1', assumed default net type 'wire' in al_ip/fdma_pll.v(91)
HDL-1007 : undeclared symbol 'fdma_pll_open10', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : undeclared symbol 'fdma_pll_open9', assumed default net type 'wire' in al_ip/fdma_pll.v(93)
HDL-1007 : analyze verilog file al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v' in al_ip/udp_fdma_ddr_rx_buff_fifo/RTL/soft_fifo_d1bff0a755d3.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_rx_buff_fifo/udp_fdma_ddr_rx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v' in al_ip/udp_fdma_ddr_tx_buff_fifo/RTL/soft_fifo_f2df10fddcf5.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_tx_buff_fifo/udp_fdma_ddr_tx_buff_fifo.v
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v
HDL-5007 WARNING: block identifier is required on this block in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(509)
HDL-1007 : back to file 'al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v' in al_ip/udp_fdma_ddr_wfifo/RTL/soft_fifo_c558b4c715fa.v(1)
HDL-1007 : analyze verilog file al_ip/udp_fdma_ddr_wfifo/udp_fdma_ddr_wfifo.v
HDL-1007 : analyze verilog file ../../source_code/rtl/UDP_Example_Top.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/BUFGMUX.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/div_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/IDDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/led.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/ODDR.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/ETH/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rgmii_interface.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_block.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/temac_clk_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in ../../source_code/rtl/ETH/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/tx_clk_en_gen.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file '../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v' in ../../source_code/rtl/ETH/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file ../../source_code/rtl/ETH/udp_loopback.v
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/hdmi_display.v
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../source_code/rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../source_code/rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../source_code/rtl/HDMI/vga_disp.v
HDL-1007 : analyze included file ../../source_code/rtl/HDMI/vga_parameter_cfg.v in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : back to file '../../source_code/rtl/HDMI/vga_disp.v' in ../../source_code/rtl/HDMI/vga_disp.v(1)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in ../../source_code/rtl/HDMI/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v
HDL-1007 : undeclared symbol 'Sdr_init_ref_vld', assumed default net type 'wire' in ../../source_code/rtl/sdram/01_rtl/eg4d_sram_fdma_test.v(267)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/fdma_ddr_test.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/IS42s32200.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(11)
HDL-5371 WARNING: macro 'DM_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(12)
HDL-5371 WARNING: macro 'ROW_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(14)
HDL-5371 WARNING: macro 'BA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(15)
HDL-5371 WARNING: macro 'SDR_CLK_PERIOD' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(17)
HDL-5371 WARNING: macro 'SELF_REFRESH_INTERVAL' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(18)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_as_ram.enc.v(54)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(14)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(15)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(156)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v
HDL-5371 WARNING: macro 'DATA_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(10)
HDL-5371 WARNING: macro 'ADDR_WIDTH' is redefined in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(11)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file '../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v' in ../../source_code/rtl/sdram/03_ip/enc_file/sdr_wrrd.enc.v(17)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/pll/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../source_code/rtl/sdram/03_ip/pll/pll.v(85)
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/03_ip/uiappfdma/uiappfdma.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_rx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/sdram/01_rtl/udp_fdma_ddr_tx_buff.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/ui5640reg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uicfg5640.v
HDL-1007 : undeclared symbol 'iic_busy', assumed default net type 'wire' in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(116)
HDL-5370 WARNING: parameter 'DEVID' becomes localparam in 'uicfg5640' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uicfg5640.v(41)
HDL-1007 : analyze verilog file ../../source_code/rtl/uiov5640cfg/uii2c.v
HDL-5372 WARNING: redeclaration of ANSI port 'iic_busy' is not allowed in ../../source_code/rtl/uiov5640cfg/uii2c.v(73)
HDL-5370 WARNING: parameter 'IDLE' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(48)
HDL-5370 WARNING: parameter 'START' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(49)
HDL-5370 WARNING: parameter 'W_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(50)
HDL-5370 WARNING: parameter 'W_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(51)
HDL-5370 WARNING: parameter 'R_WAIT' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(52)
HDL-5370 WARNING: parameter 'R_ACK' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(53)
HDL-5370 WARNING: parameter 'STOP1' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(54)
HDL-5370 WARNING: parameter 'STOP2' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(55)
HDL-5370 WARNING: parameter 'OFFSET' becomes localparam in 'uii2c' with formal parameter declaration list in ../../source_code/rtl/uiov5640cfg/uii2c.v(70)
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file ../../source_code/rtl/ov5640/ov5640_dri.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.635135s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (68.9%)

PHY-1001 : Build lut bridge;  0.076658s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (40.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : clock net temac_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : net udp_clk will be routed on clock mesh
PHY-1001 : clock net cwc_jtck_syn_2 will be merged with clock cwc_jtck
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock phy1_rgmii_rx_clk_dup_1
PHY-1001 : net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_hdmi_display/u3_hdmi_tx/Inst_DVITransmitter/PCLK_I will be merged with clock u_hdmi_display/u_PLL_HDMI_CLK/clk0_buf
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 202 feed throughs used by 165 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db D:/University/AL_Proj/UDP_EG4_6.2/prj/UDP_EXAMPLE/UDP_EXAMPLE_Runs/phy_1/UDP_EXAMPLE_pr.db" in  3.056347s wall, 1.609375s user + 0.437500s system = 2.046875s CPU (67.0%)

RUN-1004 : used memory is 561 MB, reserved memory is 792 MB, peak memory is 785 MB
