
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002378  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000044c  20400000  00402378  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002bc  2040044c  004027c4  0002044c  2**2
                  ALLOC
  3 .stack        00002000  20400708  00402a80  0002044c  2**0
                  ALLOC
  4 .heap         00000200  20402708  00404a80  0002044c  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002047a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00017ed5  00000000  00000000  000204d3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000035fc  00000000  00000000  000383a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a22  00000000  00000000  0003b9a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000008c0  00000000  00000000  000413c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000938  00000000  00000000  00041c86  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00009f03  00000000  00000000  000425be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ed03  00000000  00000000  0004c4c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008fbf3  00000000  00000000  0005b1c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001500  00000000  00000000  000eadb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	08 27 40 20 75 13 40 00 71 13 40 00 71 13 40 00     .'@ u.@.q.@.q.@.
  400010:	71 13 40 00 71 13 40 00 71 13 40 00 00 00 00 00     q.@.q.@.q.@.....
	...
  40002c:	71 13 40 00 71 13 40 00 00 00 00 00 71 13 40 00     q.@.q.@.....q.@.
  40003c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40004c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40005c:	71 13 40 00 71 13 40 00 00 00 00 00 d5 0e 40 00     q.@.q.@.......@.
  40006c:	e9 0e 40 00 fd 0e 40 00 71 13 40 00 71 13 40 00     ..@...@.q.@.q.@.
  40007c:	71 13 40 00 11 0f 40 00 25 0f 40 00 71 13 40 00     q.@...@.%.@.q.@.
  40008c:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40009c:	71 13 40 00 2d 16 40 00 71 13 40 00 71 13 40 00     q.@.-.@.q.@.q.@.
  4000ac:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000bc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000cc:	71 13 40 00 00 00 00 00 71 13 40 00 00 00 00 00     q.@.....q.@.....
  4000dc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000ec:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  4000fc:	71 13 40 00 71 13 40 00 71 13 40 00 71 13 40 00     q.@.q.@.q.@.q.@.
  40010c:	71 13 40 00 71 13 40 00 00 00 00 00 00 00 00 00     q.@.q.@.........
  40011c:	00 00 00 00 71 13 40 00 71 13 40 00 71 13 40 00     ....q.@.q.@.q.@.
  40012c:	71 13 40 00 71 13 40 00 00 00 00 00 71 13 40 00     q.@.q.@.....q.@.
  40013c:	71 13 40 00                                         q.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	2040044c 	.word	0x2040044c
  40015c:	00000000 	.word	0x00000000
  400160:	00402378 	.word	0x00402378

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402378 	.word	0x00402378
  4001a0:	20400450 	.word	0x20400450
  4001a4:	00402378 	.word	0x00402378
  4001a8:	00000000 	.word	0x00000000

004001ac <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  4001ac:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <spi_enable_clock+0x20>)
  4001b0:	4298      	cmp	r0, r3
  4001b2:	d003      	beq.n	4001bc <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  4001b4:	4b06      	ldr	r3, [pc, #24]	; (4001d0 <spi_enable_clock+0x24>)
  4001b6:	4298      	cmp	r0, r3
  4001b8:	d004      	beq.n	4001c4 <spi_enable_clock+0x18>
  4001ba:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4001bc:	2015      	movs	r0, #21
  4001be:	4b05      	ldr	r3, [pc, #20]	; (4001d4 <spi_enable_clock+0x28>)
  4001c0:	4798      	blx	r3
  4001c2:	bd08      	pop	{r3, pc}
  4001c4:	202a      	movs	r0, #42	; 0x2a
  4001c6:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <spi_enable_clock+0x28>)
  4001c8:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  4001ca:	e7f6      	b.n	4001ba <spi_enable_clock+0xe>
  4001cc:	40008000 	.word	0x40008000
  4001d0:	40058000 	.word	0x40058000
  4001d4:	00401059 	.word	0x00401059

004001d8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4001d8:	6843      	ldr	r3, [r0, #4]
  4001da:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4001de:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4001e0:	6843      	ldr	r3, [r0, #4]
  4001e2:	0409      	lsls	r1, r1, #16
  4001e4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4001e8:	4319      	orrs	r1, r3
  4001ea:	6041      	str	r1, [r0, #4]
  4001ec:	4770      	bx	lr

004001ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4001ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4001f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4001f4:	6905      	ldr	r5, [r0, #16]
  4001f6:	f015 0f02 	tst.w	r5, #2
  4001fa:	d103      	bne.n	400204 <spi_write+0x16>
		if (!timeout--) {
  4001fc:	3c01      	subs	r4, #1
  4001fe:	d1f9      	bne.n	4001f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400200:	2001      	movs	r0, #1
  400202:	e00c      	b.n	40021e <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400204:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  400206:	f014 0f02 	tst.w	r4, #2
  40020a:	d006      	beq.n	40021a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40020c:	0412      	lsls	r2, r2, #16
  40020e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  400212:	4311      	orrs	r1, r2
		if (uc_last) {
  400214:	b10b      	cbz	r3, 40021a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  400216:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40021a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40021c:	2000      	movs	r0, #0
}
  40021e:	bc30      	pop	{r4, r5}
  400220:	4770      	bx	lr

00400222 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  400222:	b932      	cbnz	r2, 400232 <spi_set_clock_polarity+0x10>
  400224:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400228:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40022a:	f023 0301 	bic.w	r3, r3, #1
  40022e:	6303      	str	r3, [r0, #48]	; 0x30
  400230:	4770      	bx	lr
  400232:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400236:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400238:	f043 0301 	orr.w	r3, r3, #1
  40023c:	6303      	str	r3, [r0, #48]	; 0x30
  40023e:	4770      	bx	lr

00400240 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  400240:	b932      	cbnz	r2, 400250 <spi_set_clock_phase+0x10>
  400242:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  400246:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400248:	f023 0302 	bic.w	r3, r3, #2
  40024c:	6303      	str	r3, [r0, #48]	; 0x30
  40024e:	4770      	bx	lr
  400250:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400254:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400256:	f043 0302 	orr.w	r3, r3, #2
  40025a:	6303      	str	r3, [r0, #48]	; 0x30
  40025c:	4770      	bx	lr

0040025e <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40025e:	2a04      	cmp	r2, #4
  400260:	d003      	beq.n	40026a <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  400262:	b16a      	cbz	r2, 400280 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400264:	2a08      	cmp	r2, #8
  400266:	d016      	beq.n	400296 <spi_configure_cs_behavior+0x38>
  400268:	4770      	bx	lr
  40026a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40026e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400270:	f023 0308 	bic.w	r3, r3, #8
  400274:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  400276:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400278:	f043 0304 	orr.w	r3, r3, #4
  40027c:	6303      	str	r3, [r0, #48]	; 0x30
  40027e:	4770      	bx	lr
  400280:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  400284:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400286:	f023 0308 	bic.w	r3, r3, #8
  40028a:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  40028c:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40028e:	f023 0304 	bic.w	r3, r3, #4
  400292:	6303      	str	r3, [r0, #48]	; 0x30
  400294:	4770      	bx	lr
  400296:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  40029a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40029c:	f043 0308 	orr.w	r3, r3, #8
  4002a0:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  4002a2:	e7e1      	b.n	400268 <spi_configure_cs_behavior+0xa>

004002a4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4002a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002aa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  4002ae:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4002b0:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002b2:	431a      	orrs	r2, r3
  4002b4:	630a      	str	r2, [r1, #48]	; 0x30
  4002b6:	4770      	bx	lr

004002b8 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  4002b8:	1e43      	subs	r3, r0, #1
  4002ba:	4419      	add	r1, r3
  4002bc:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  4002c0:	1e43      	subs	r3, r0, #1
  4002c2:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  4002c4:	bf94      	ite	ls
  4002c6:	b200      	sxthls	r0, r0
		return -1;
  4002c8:	f04f 30ff 	movhi.w	r0, #4294967295
}
  4002cc:	4770      	bx	lr

004002ce <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  4002ce:	b17a      	cbz	r2, 4002f0 <spi_set_baudrate_div+0x22>
{
  4002d0:	b410      	push	{r4}
  4002d2:	4614      	mov	r4, r2
  4002d4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  4002d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4002da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  4002de:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  4002e0:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  4002e2:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4002e6:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4002e8:	2000      	movs	r0, #0
}
  4002ea:	f85d 4b04 	ldr.w	r4, [sp], #4
  4002ee:	4770      	bx	lr
        return -1;
  4002f0:	f04f 30ff 	mov.w	r0, #4294967295
  4002f4:	4770      	bx	lr

004002f6 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4002f6:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002f8:	0189      	lsls	r1, r1, #6
  4002fa:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4002fc:	2402      	movs	r4, #2
  4002fe:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400300:	f04f 31ff 	mov.w	r1, #4294967295
  400304:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400306:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400308:	605a      	str	r2, [r3, #4]
}
  40030a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40030e:	4770      	bx	lr

00400310 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400310:	0189      	lsls	r1, r1, #6
  400312:	2305      	movs	r3, #5
  400314:	5043      	str	r3, [r0, r1]
  400316:	4770      	bx	lr

00400318 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400318:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40031c:	61ca      	str	r2, [r1, #28]
  40031e:	4770      	bx	lr

00400320 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400320:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400324:	624a      	str	r2, [r1, #36]	; 0x24
  400326:	4770      	bx	lr

00400328 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400328:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40032c:	6a08      	ldr	r0, [r1, #32]
}
  40032e:	4770      	bx	lr

00400330 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400330:	b4f0      	push	{r4, r5, r6, r7}
  400332:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400334:	2402      	movs	r4, #2
  400336:	9401      	str	r4, [sp, #4]
  400338:	2408      	movs	r4, #8
  40033a:	9402      	str	r4, [sp, #8]
  40033c:	2420      	movs	r4, #32
  40033e:	9403      	str	r4, [sp, #12]
  400340:	2480      	movs	r4, #128	; 0x80
  400342:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400344:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400346:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400348:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40034a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40034e:	d814      	bhi.n	40037a <tc_find_mck_divisor+0x4a>
  400350:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400352:	42a0      	cmp	r0, r4
  400354:	d217      	bcs.n	400386 <tc_find_mck_divisor+0x56>
  400356:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400358:	af01      	add	r7, sp, #4
  40035a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40035e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400362:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400364:	4284      	cmp	r4, r0
  400366:	d30a      	bcc.n	40037e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400368:	4286      	cmp	r6, r0
  40036a:	d90d      	bls.n	400388 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40036c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40036e:	2d05      	cmp	r5, #5
  400370:	d1f3      	bne.n	40035a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400372:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400374:	b006      	add	sp, #24
  400376:	bcf0      	pop	{r4, r5, r6, r7}
  400378:	4770      	bx	lr
			return 0;
  40037a:	2000      	movs	r0, #0
  40037c:	e7fa      	b.n	400374 <tc_find_mck_divisor+0x44>
  40037e:	2000      	movs	r0, #0
  400380:	e7f8      	b.n	400374 <tc_find_mck_divisor+0x44>
	return 1;
  400382:	2001      	movs	r0, #1
  400384:	e7f6      	b.n	400374 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400386:	2500      	movs	r5, #0
	if (p_uldiv) {
  400388:	b12a      	cbz	r2, 400396 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40038a:	a906      	add	r1, sp, #24
  40038c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400390:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400394:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400396:	2b00      	cmp	r3, #0
  400398:	d0f3      	beq.n	400382 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40039a:	601d      	str	r5, [r3, #0]
	return 1;
  40039c:	2001      	movs	r0, #1
  40039e:	e7e9      	b.n	400374 <tc_find_mck_divisor+0x44>

004003a0 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  4003a0:	4b01      	ldr	r3, [pc, #4]	; (4003a8 <gfx_mono_set_framebuffer+0x8>)
  4003a2:	6018      	str	r0, [r3, #0]
  4003a4:	4770      	bx	lr
  4003a6:	bf00      	nop
  4003a8:	20400468 	.word	0x20400468

004003ac <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  4003ac:	4b02      	ldr	r3, [pc, #8]	; (4003b8 <gfx_mono_framebuffer_put_byte+0xc>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  4003b4:	5442      	strb	r2, [r0, r1]
  4003b6:	4770      	bx	lr
  4003b8:	20400468 	.word	0x20400468

004003bc <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  4003bc:	4b02      	ldr	r3, [pc, #8]	; (4003c8 <gfx_mono_framebuffer_get_byte+0xc>)
  4003be:	681b      	ldr	r3, [r3, #0]
  4003c0:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  4003c4:	5c40      	ldrb	r0, [r0, r1]
  4003c6:	4770      	bx	lr
  4003c8:	20400468 	.word	0x20400468

004003cc <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  4003cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  4003d0:	1884      	adds	r4, r0, r2
  4003d2:	2c80      	cmp	r4, #128	; 0x80
  4003d4:	dd02      	ble.n	4003dc <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  4003d6:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  4003da:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  4003dc:	b322      	cbz	r2, 400428 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  4003de:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003e0:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003e4:	2601      	movs	r6, #1
  4003e6:	fa06 f101 	lsl.w	r1, r6, r1
  4003ea:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003ec:	2b01      	cmp	r3, #1
  4003ee:	d01d      	beq.n	40042c <gfx_mono_generic_draw_horizontal_line+0x60>
  4003f0:	2b00      	cmp	r3, #0
  4003f2:	d035      	beq.n	400460 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003f4:	2b02      	cmp	r3, #2
  4003f6:	d117      	bne.n	400428 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003f8:	3801      	subs	r0, #1
  4003fa:	b2c7      	uxtb	r7, r0
  4003fc:	19d4      	adds	r4, r2, r7
  4003fe:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  400400:	f8df a090 	ldr.w	sl, [pc, #144]	; 400494 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  400404:	f04f 0900 	mov.w	r9, #0
  400408:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  40040c:	4621      	mov	r1, r4
  40040e:	4628      	mov	r0, r5
  400410:	47d0      	blx	sl
			temp ^= pixelmask;
  400412:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  400416:	464b      	mov	r3, r9
  400418:	b2d2      	uxtb	r2, r2
  40041a:	4621      	mov	r1, r4
  40041c:	4628      	mov	r0, r5
  40041e:	47c0      	blx	r8
  400420:	3c01      	subs	r4, #1
  400422:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400424:	42bc      	cmp	r4, r7
  400426:	d1f1      	bne.n	40040c <gfx_mono_generic_draw_horizontal_line+0x40>
  400428:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40042c:	3801      	subs	r0, #1
  40042e:	b2c7      	uxtb	r7, r0
  400430:	19d4      	adds	r4, r2, r7
  400432:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400434:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400494 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  400438:	f04f 0900 	mov.w	r9, #0
  40043c:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400440:	4621      	mov	r1, r4
  400442:	4628      	mov	r0, r5
  400444:	47d0      	blx	sl
			temp |= pixelmask;
  400446:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40044a:	464b      	mov	r3, r9
  40044c:	b2d2      	uxtb	r2, r2
  40044e:	4621      	mov	r1, r4
  400450:	4628      	mov	r0, r5
  400452:	47c0      	blx	r8
  400454:	3c01      	subs	r4, #1
  400456:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400458:	42bc      	cmp	r4, r7
  40045a:	d1f1      	bne.n	400440 <gfx_mono_generic_draw_horizontal_line+0x74>
  40045c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400460:	3801      	subs	r0, #1
  400462:	b2c7      	uxtb	r7, r0
  400464:	19d4      	adds	r4, r2, r7
  400466:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400468:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400494 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  40046c:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40046e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400498 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400472:	4621      	mov	r1, r4
  400474:	4628      	mov	r0, r5
  400476:	47c0      	blx	r8
			temp &= ~pixelmask;
  400478:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40047c:	2300      	movs	r3, #0
  40047e:	b2d2      	uxtb	r2, r2
  400480:	4621      	mov	r1, r4
  400482:	4628      	mov	r0, r5
  400484:	47c8      	blx	r9
  400486:	3c01      	subs	r4, #1
  400488:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40048a:	42bc      	cmp	r4, r7
  40048c:	d1f1      	bne.n	400472 <gfx_mono_generic_draw_horizontal_line+0xa6>
  40048e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400492:	bf00      	nop
  400494:	00400889 	.word	0x00400889
  400498:	00400785 	.word	0x00400785

0040049c <gfx_mono_generic_draw_vertical_line>:
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_vertical_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
	if (length == 0) {
  40049c:	2a00      	cmp	r2, #0
  40049e:	d048      	beq.n	400532 <gfx_mono_generic_draw_vertical_line+0x96>
{
  4004a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4004a4:	4614      	mov	r4, r2
  4004a6:	461f      	mov	r7, r3
  4004a8:	4606      	mov	r6, r0
		return;
	}

	gfx_coord_t y2 = y + length - 1;
  4004aa:	1e4a      	subs	r2, r1, #1
  4004ac:	4422      	add	r2, r4
  4004ae:	b2d2      	uxtb	r2, r2

	if (y == y2) {
  4004b0:	4291      	cmp	r1, r2
  4004b2:	d031      	beq.n	400518 <gfx_mono_generic_draw_vertical_line+0x7c>
  4004b4:	2a1f      	cmp	r2, #31
  4004b6:	bf28      	it	cs
  4004b8:	221f      	movcs	r2, #31
  4004ba:	4615      	mov	r5, r2

	if (y2 >= GFX_MONO_LCD_HEIGHT - 1) {
		y2 = GFX_MONO_LCD_HEIGHT - 1;
	}

	gfx_coord_t y1page = y / 8;
  4004bc:	08cc      	lsrs	r4, r1, #3
	gfx_coord_t y2page = y2 / 8;
  4004be:	ea4f 08d2 	mov.w	r8, r2, lsr #3

	uint8_t y1bitpos = y & 0x07;
	uint8_t y2bitpos = y2 & 0x07;

	uint8_t y1pixelmask = 0xFF << y1bitpos;
  4004c2:	f001 0207 	and.w	r2, r1, #7
  4004c6:	23ff      	movs	r3, #255	; 0xff
  4004c8:	fa03 f202 	lsl.w	r2, r3, r2
  4004cc:	b2d2      	uxtb	r2, r2
	uint8_t y2pixelmask = 0xFF >> (7 - y2bitpos);
  4004ce:	f005 0507 	and.w	r5, r5, #7
  4004d2:	f1c5 0507 	rsb	r5, r5, #7
  4004d6:	fa43 f505 	asr.w	r5, r3, r5
  4004da:	b2ed      	uxtb	r5, r5

	/* The pixels are on the same page; combine masks */
	if (y1page == y2page) {
  4004dc:	4544      	cmp	r4, r8
  4004de:	d020      	beq.n	400522 <gfx_mono_generic_draw_vertical_line+0x86>
		uint8_t pixelmask = y1pixelmask & y2pixelmask;
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
	} else {
		gfx_mono_mask_byte(y1page, x, y1pixelmask, color);
  4004e0:	463b      	mov	r3, r7
  4004e2:	4601      	mov	r1, r0
  4004e4:	4620      	mov	r0, r4
  4004e6:	f8df 904c 	ldr.w	r9, [pc, #76]	; 400534 <gfx_mono_generic_draw_vertical_line+0x98>
  4004ea:	47c8      	blx	r9

		while (++y1page < y2page) {
  4004ec:	3401      	adds	r4, #1
  4004ee:	45a0      	cmp	r8, r4
  4004f0:	d90a      	bls.n	400508 <gfx_mono_generic_draw_vertical_line+0x6c>
			gfx_mono_mask_byte(y1page, x, 0xFF, color);
  4004f2:	f04f 0aff 	mov.w	sl, #255	; 0xff
  4004f6:	463b      	mov	r3, r7
  4004f8:	4652      	mov	r2, sl
  4004fa:	4631      	mov	r1, r6
  4004fc:	4620      	mov	r0, r4
  4004fe:	47c8      	blx	r9
		while (++y1page < y2page) {
  400500:	3401      	adds	r4, #1
  400502:	b2e4      	uxtb	r4, r4
  400504:	45a0      	cmp	r8, r4
  400506:	d8f6      	bhi.n	4004f6 <gfx_mono_generic_draw_vertical_line+0x5a>
		}

		gfx_mono_mask_byte(y2page, x, y2pixelmask, color);
  400508:	463b      	mov	r3, r7
  40050a:	462a      	mov	r2, r5
  40050c:	4631      	mov	r1, r6
  40050e:	4640      	mov	r0, r8
  400510:	4c08      	ldr	r4, [pc, #32]	; (400534 <gfx_mono_generic_draw_vertical_line+0x98>)
  400512:	47a0      	blx	r4
  400514:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_draw_pixel(x, y, color);
  400518:	461a      	mov	r2, r3
  40051a:	4b07      	ldr	r3, [pc, #28]	; (400538 <gfx_mono_generic_draw_vertical_line+0x9c>)
  40051c:	4798      	blx	r3
		return;
  40051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		gfx_mono_mask_byte(y1page, x, pixelmask, color);
  400522:	463b      	mov	r3, r7
  400524:	402a      	ands	r2, r5
  400526:	4601      	mov	r1, r0
  400528:	4620      	mov	r0, r4
  40052a:	4c02      	ldr	r4, [pc, #8]	; (400534 <gfx_mono_generic_draw_vertical_line+0x98>)
  40052c:	47a0      	blx	r4
  40052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400532:	4770      	bx	lr
  400534:	00400895 	.word	0x00400895
  400538:	00400825 	.word	0x00400825

0040053c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40053c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400540:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400544:	b18b      	cbz	r3, 40056a <gfx_mono_generic_draw_filled_rect+0x2e>
  400546:	461c      	mov	r4, r3
  400548:	4690      	mov	r8, r2
  40054a:	4606      	mov	r6, r0
  40054c:	1e4d      	subs	r5, r1, #1
  40054e:	b2ed      	uxtb	r5, r5
  400550:	442c      	add	r4, r5
  400552:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400554:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400570 <gfx_mono_generic_draw_filled_rect+0x34>
  400558:	463b      	mov	r3, r7
  40055a:	4642      	mov	r2, r8
  40055c:	4621      	mov	r1, r4
  40055e:	4630      	mov	r0, r6
  400560:	47c8      	blx	r9
  400562:	3c01      	subs	r4, #1
  400564:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400566:	42ac      	cmp	r4, r5
  400568:	d1f6      	bne.n	400558 <gfx_mono_generic_draw_filled_rect+0x1c>
  40056a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40056e:	bf00      	nop
  400570:	004003cd 	.word	0x004003cd

00400574 <gfx_mono_generic_draw_filled_circle>:
 * \param[in]  quadrant_mask Bitmask indicating which quadrants to draw.
 */
void gfx_mono_generic_draw_filled_circle(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t radius, enum gfx_mono_color color,
		uint8_t quadrant_mask)
{
  400574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400578:	b085      	sub	sp, #20
  40057a:	4681      	mov	r9, r0
  40057c:	9100      	str	r1, [sp, #0]
  40057e:	9301      	str	r3, [sp, #4]
  400580:	f89d b038 	ldrb.w	fp, [sp, #56]	; 0x38
	gfx_coord_t offset_x;
	gfx_coord_t offset_y;
	int16_t error;

	/* Draw only a pixel if radius is zero. */
	if (radius == 0) {
  400584:	b17a      	cbz	r2, 4005a6 <gfx_mono_generic_draw_filled_circle+0x32>
  400586:	4616      	mov	r6, r2
	}

	/* Set up start iterators. */
	offset_x = 0;
	offset_y = radius;
	error = 3 - 2 * radius;
  400588:	0055      	lsls	r5, r2, #1
  40058a:	f1c5 0503 	rsb	r5, r5, #3
  40058e:	2701      	movs	r7, #1
  400590:	f04f 0800 	mov.w	r8, #0

	/* Iterate offset_x from 0 to radius. */
	while (offset_x <= offset_y) {
		/* Draw vertical lines tracking each quadrant. */
		if (quadrant_mask & GFX_QUADRANT0) {
  400594:	f00b 0303 	and.w	r3, fp, #3
  400598:	9302      	str	r3, [sp, #8]
			gfx_mono_draw_vertical_line(x + offset_y,
  40059a:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 40068c <gfx_mono_generic_draw_filled_circle+0x118>
					y - offset_x, offset_x + 1, color);
			gfx_mono_draw_vertical_line(x + offset_x,
					y - offset_y, offset_y + 1, color);
		}

		if (quadrant_mask & GFX_QUADRANT1) {
  40059e:	f00b 030c 	and.w	r3, fp, #12
  4005a2:	9303      	str	r3, [sp, #12]
  4005a4:	e04d      	b.n	400642 <gfx_mono_generic_draw_filled_circle+0xce>
		gfx_mono_draw_pixel(x, y, color);
  4005a6:	461a      	mov	r2, r3
  4005a8:	4b37      	ldr	r3, [pc, #220]	; (400688 <gfx_mono_generic_draw_filled_circle+0x114>)
  4005aa:	4798      	blx	r3
		}

		/* Next X. */
		++offset_x;
	}
}
  4005ac:	b005      	add	sp, #20
  4005ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			gfx_mono_draw_vertical_line(x + offset_y,
  4005b2:	9b00      	ldr	r3, [sp, #0]
  4005b4:	1b19      	subs	r1, r3, r4
  4005b6:	eb09 0006 	add.w	r0, r9, r6
  4005ba:	9b01      	ldr	r3, [sp, #4]
  4005bc:	463a      	mov	r2, r7
  4005be:	b2c9      	uxtb	r1, r1
  4005c0:	b2c0      	uxtb	r0, r0
  4005c2:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  4005c4:	1c72      	adds	r2, r6, #1
  4005c6:	9900      	ldr	r1, [sp, #0]
  4005c8:	1b89      	subs	r1, r1, r6
  4005ca:	eb09 0004 	add.w	r0, r9, r4
  4005ce:	9b01      	ldr	r3, [sp, #4]
  4005d0:	b2d2      	uxtb	r2, r2
  4005d2:	b2c9      	uxtb	r1, r1
  4005d4:	b2c0      	uxtb	r0, r0
  4005d6:	47d0      	blx	sl
  4005d8:	e038      	b.n	40064c <gfx_mono_generic_draw_filled_circle+0xd8>
			gfx_mono_draw_vertical_line(x - offset_y,
  4005da:	9b00      	ldr	r3, [sp, #0]
  4005dc:	1b19      	subs	r1, r3, r4
  4005de:	eba9 0006 	sub.w	r0, r9, r6
  4005e2:	9b01      	ldr	r3, [sp, #4]
  4005e4:	463a      	mov	r2, r7
  4005e6:	b2c9      	uxtb	r1, r1
  4005e8:	b2c0      	uxtb	r0, r0
  4005ea:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  4005ec:	1c72      	adds	r2, r6, #1
  4005ee:	9900      	ldr	r1, [sp, #0]
  4005f0:	1b89      	subs	r1, r1, r6
  4005f2:	eba9 0004 	sub.w	r0, r9, r4
  4005f6:	9b01      	ldr	r3, [sp, #4]
  4005f8:	b2d2      	uxtb	r2, r2
  4005fa:	b2c9      	uxtb	r1, r1
  4005fc:	b2c0      	uxtb	r0, r0
  4005fe:	47d0      	blx	sl
  400600:	e027      	b.n	400652 <gfx_mono_generic_draw_filled_circle+0xde>
			gfx_mono_draw_vertical_line(x - offset_y,
  400602:	eba9 0006 	sub.w	r0, r9, r6
  400606:	9b01      	ldr	r3, [sp, #4]
  400608:	463a      	mov	r2, r7
  40060a:	9900      	ldr	r1, [sp, #0]
  40060c:	b2c0      	uxtb	r0, r0
  40060e:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x - offset_x,
  400610:	1c72      	adds	r2, r6, #1
  400612:	eba9 0004 	sub.w	r0, r9, r4
  400616:	9b01      	ldr	r3, [sp, #4]
  400618:	b2d2      	uxtb	r2, r2
  40061a:	9900      	ldr	r1, [sp, #0]
  40061c:	b2c0      	uxtb	r0, r0
  40061e:	47d0      	blx	sl
  400620:	e01a      	b.n	400658 <gfx_mono_generic_draw_filled_circle+0xe4>
		if (error < 0) {
  400622:	2d00      	cmp	r5, #0
  400624:	db2b      	blt.n	40067e <gfx_mono_generic_draw_filled_circle+0x10a>
			error += (((offset_x - offset_y) << 2) + 10);
  400626:	1ba4      	subs	r4, r4, r6
  400628:	350a      	adds	r5, #10
  40062a:	eb05 0484 	add.w	r4, r5, r4, lsl #2
  40062e:	b225      	sxth	r5, r4
			--offset_y;
  400630:	3e01      	subs	r6, #1
  400632:	b2f6      	uxtb	r6, r6
  400634:	f108 0801 	add.w	r8, r8, #1
  400638:	1c7b      	adds	r3, r7, #1
  40063a:	b2db      	uxtb	r3, r3
	while (offset_x <= offset_y) {
  40063c:	42be      	cmp	r6, r7
  40063e:	d3b5      	bcc.n	4005ac <gfx_mono_generic_draw_filled_circle+0x38>
  400640:	461f      	mov	r7, r3
  400642:	fa5f f488 	uxtb.w	r4, r8
		if (quadrant_mask & GFX_QUADRANT0) {
  400646:	9b02      	ldr	r3, [sp, #8]
  400648:	2b00      	cmp	r3, #0
  40064a:	d1b2      	bne.n	4005b2 <gfx_mono_generic_draw_filled_circle+0x3e>
		if (quadrant_mask & GFX_QUADRANT1) {
  40064c:	9b03      	ldr	r3, [sp, #12]
  40064e:	2b00      	cmp	r3, #0
  400650:	d1c3      	bne.n	4005da <gfx_mono_generic_draw_filled_circle+0x66>
		if (quadrant_mask & GFX_QUADRANT2) {
  400652:	f01b 0f30 	tst.w	fp, #48	; 0x30
  400656:	d1d4      	bne.n	400602 <gfx_mono_generic_draw_filled_circle+0x8e>
		if (quadrant_mask & GFX_QUADRANT3) {
  400658:	f01b 0fc0 	tst.w	fp, #192	; 0xc0
  40065c:	d0e1      	beq.n	400622 <gfx_mono_generic_draw_filled_circle+0xae>
			gfx_mono_draw_vertical_line(x + offset_y,
  40065e:	eb09 0006 	add.w	r0, r9, r6
  400662:	9b01      	ldr	r3, [sp, #4]
  400664:	463a      	mov	r2, r7
  400666:	9900      	ldr	r1, [sp, #0]
  400668:	b2c0      	uxtb	r0, r0
  40066a:	47d0      	blx	sl
			gfx_mono_draw_vertical_line(x + offset_x,
  40066c:	1c72      	adds	r2, r6, #1
  40066e:	eb09 0004 	add.w	r0, r9, r4
  400672:	9b01      	ldr	r3, [sp, #4]
  400674:	b2d2      	uxtb	r2, r2
  400676:	9900      	ldr	r1, [sp, #0]
  400678:	b2c0      	uxtb	r0, r0
  40067a:	47d0      	blx	sl
  40067c:	e7d1      	b.n	400622 <gfx_mono_generic_draw_filled_circle+0xae>
			error += ((offset_x << 2) + 6);
  40067e:	3506      	adds	r5, #6
  400680:	eb05 0584 	add.w	r5, r5, r4, lsl #2
  400684:	b22d      	sxth	r5, r5
  400686:	e7d5      	b.n	400634 <gfx_mono_generic_draw_filled_circle+0xc0>
  400688:	00400825 	.word	0x00400825
  40068c:	0040049d 	.word	0x0040049d

00400690 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400694:	b083      	sub	sp, #12
  400696:	4604      	mov	r4, r0
  400698:	4688      	mov	r8, r1
  40069a:	4691      	mov	r9, r2
  40069c:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  40069e:	7a5b      	ldrb	r3, [r3, #9]
  4006a0:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4006a4:	2100      	movs	r1, #0
  4006a6:	9100      	str	r1, [sp, #0]
  4006a8:	4649      	mov	r1, r9
  4006aa:	4640      	mov	r0, r8
  4006ac:	4d21      	ldr	r5, [pc, #132]	; (400734 <gfx_mono_draw_char+0xa4>)
  4006ae:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4006b0:	f89b 3000 	ldrb.w	r3, [fp]
  4006b4:	b113      	cbz	r3, 4006bc <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4006b6:	b003      	add	sp, #12
  4006b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4006bc:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4006c0:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4006c2:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4006c6:	bf18      	it	ne
  4006c8:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4006ca:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4006ce:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4006d2:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4006d4:	fb17 f70a 	smulbb	r7, r7, sl
  4006d8:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4006dc:	f8db 3004 	ldr.w	r3, [fp, #4]
  4006e0:	fa13 f787 	uxtah	r7, r3, r7
  4006e4:	e01f      	b.n	400726 <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4006e6:	0064      	lsls	r4, r4, #1
  4006e8:	b2e4      	uxtb	r4, r4
  4006ea:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4006ec:	b2eb      	uxtb	r3, r5
  4006ee:	429e      	cmp	r6, r3
  4006f0:	d910      	bls.n	400714 <gfx_mono_draw_char+0x84>
  4006f2:	b2eb      	uxtb	r3, r5
  4006f4:	eb08 0003 	add.w	r0, r8, r3
  4006f8:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4006fa:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  4006fe:	bf08      	it	eq
  400700:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400704:	f014 0f80 	tst.w	r4, #128	; 0x80
  400708:	d0ed      	beq.n	4006e6 <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40070a:	2201      	movs	r2, #1
  40070c:	4649      	mov	r1, r9
  40070e:	4b0a      	ldr	r3, [pc, #40]	; (400738 <gfx_mono_draw_char+0xa8>)
  400710:	4798      	blx	r3
  400712:	e7e8      	b.n	4006e6 <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400714:	f109 0901 	add.w	r9, r9, #1
  400718:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  40071c:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400720:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400724:	d0c7      	beq.n	4006b6 <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  400726:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40072a:	2e00      	cmp	r6, #0
  40072c:	d0f2      	beq.n	400714 <gfx_mono_draw_char+0x84>
  40072e:	2500      	movs	r5, #0
  400730:	462c      	mov	r4, r5
  400732:	e7de      	b.n	4006f2 <gfx_mono_draw_char+0x62>
  400734:	0040053d 	.word	0x0040053d
  400738:	00400825 	.word	0x00400825

0040073c <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  40073c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400740:	4604      	mov	r4, r0
  400742:	4690      	mov	r8, r2
  400744:	461d      	mov	r5, r3
  400746:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  400748:	4f0d      	ldr	r7, [pc, #52]	; (400780 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40074a:	460e      	mov	r6, r1
  40074c:	e008      	b.n	400760 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  40074e:	7a6a      	ldrb	r2, [r5, #9]
  400750:	3201      	adds	r2, #1
  400752:	4442      	add	r2, r8
  400754:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  400758:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40075a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40075e:	b16b      	cbz	r3, 40077c <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400760:	7820      	ldrb	r0, [r4, #0]
  400762:	280a      	cmp	r0, #10
  400764:	d0f3      	beq.n	40074e <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  400766:	280d      	cmp	r0, #13
  400768:	d0f7      	beq.n	40075a <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40076a:	462b      	mov	r3, r5
  40076c:	4642      	mov	r2, r8
  40076e:	4649      	mov	r1, r9
  400770:	47b8      	blx	r7
			x += font->width;
  400772:	7a2b      	ldrb	r3, [r5, #8]
  400774:	4499      	add	r9, r3
  400776:	fa5f f989 	uxtb.w	r9, r9
  40077a:	e7ee      	b.n	40075a <gfx_mono_draw_string+0x1e>
}
  40077c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400780:	00400691 	.word	0x00400691

00400784 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400784:	b570      	push	{r4, r5, r6, lr}
  400786:	4604      	mov	r4, r0
  400788:	460d      	mov	r5, r1
  40078a:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  40078c:	b91b      	cbnz	r3, 400796 <gfx_mono_ssd1306_put_byte+0x12>
  40078e:	4b0d      	ldr	r3, [pc, #52]	; (4007c4 <gfx_mono_ssd1306_put_byte+0x40>)
  400790:	4798      	blx	r3
  400792:	42b0      	cmp	r0, r6
  400794:	d015      	beq.n	4007c2 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  400796:	4632      	mov	r2, r6
  400798:	4629      	mov	r1, r5
  40079a:	4620      	mov	r0, r4
  40079c:	4b0a      	ldr	r3, [pc, #40]	; (4007c8 <gfx_mono_ssd1306_put_byte+0x44>)
  40079e:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4007a0:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4007a4:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4007a8:	4c08      	ldr	r4, [pc, #32]	; (4007cc <gfx_mono_ssd1306_put_byte+0x48>)
  4007aa:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4007ac:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4007b0:	f040 0010 	orr.w	r0, r0, #16
  4007b4:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4007b6:	f005 000f 	and.w	r0, r5, #15
  4007ba:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4007bc:	4630      	mov	r0, r6
  4007be:	4b04      	ldr	r3, [pc, #16]	; (4007d0 <gfx_mono_ssd1306_put_byte+0x4c>)
  4007c0:	4798      	blx	r3
  4007c2:	bd70      	pop	{r4, r5, r6, pc}
  4007c4:	004003bd 	.word	0x004003bd
  4007c8:	004003ad 	.word	0x004003ad
  4007cc:	004008d9 	.word	0x004008d9
  4007d0:	00400af9 	.word	0x00400af9

004007d4 <gfx_mono_ssd1306_init>:
{
  4007d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4007d8:	480d      	ldr	r0, [pc, #52]	; (400810 <gfx_mono_ssd1306_init+0x3c>)
  4007da:	4b0e      	ldr	r3, [pc, #56]	; (400814 <gfx_mono_ssd1306_init+0x40>)
  4007dc:	4798      	blx	r3
	ssd1306_init();
  4007de:	4b0e      	ldr	r3, [pc, #56]	; (400818 <gfx_mono_ssd1306_init+0x44>)
  4007e0:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4007e2:	2040      	movs	r0, #64	; 0x40
  4007e4:	4b0d      	ldr	r3, [pc, #52]	; (40081c <gfx_mono_ssd1306_init+0x48>)
  4007e6:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4007e8:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007ea:	f04f 0801 	mov.w	r8, #1
  4007ee:	462f      	mov	r7, r5
  4007f0:	4e0b      	ldr	r6, [pc, #44]	; (400820 <gfx_mono_ssd1306_init+0x4c>)
{
  4007f2:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4007f4:	4643      	mov	r3, r8
  4007f6:	463a      	mov	r2, r7
  4007f8:	b2e1      	uxtb	r1, r4
  4007fa:	4628      	mov	r0, r5
  4007fc:	47b0      	blx	r6
  4007fe:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400800:	2c80      	cmp	r4, #128	; 0x80
  400802:	d1f7      	bne.n	4007f4 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400804:	3501      	adds	r5, #1
  400806:	b2ed      	uxtb	r5, r5
  400808:	2d04      	cmp	r5, #4
  40080a:	d1f2      	bne.n	4007f2 <gfx_mono_ssd1306_init+0x1e>
  40080c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400810:	2040046c 	.word	0x2040046c
  400814:	004003a1 	.word	0x004003a1
  400818:	00400919 	.word	0x00400919
  40081c:	004008d9 	.word	0x004008d9
  400820:	00400785 	.word	0x00400785

00400824 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400824:	09c3      	lsrs	r3, r0, #7
  400826:	d12a      	bne.n	40087e <gfx_mono_ssd1306_draw_pixel+0x5a>
  400828:	291f      	cmp	r1, #31
  40082a:	d828      	bhi.n	40087e <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  40082c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400830:	4614      	mov	r4, r2
  400832:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400834:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  400836:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40083a:	2201      	movs	r2, #1
  40083c:	fa02 f701 	lsl.w	r7, r2, r1
  400840:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400844:	4601      	mov	r1, r0
  400846:	4630      	mov	r0, r6
  400848:	4b0d      	ldr	r3, [pc, #52]	; (400880 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40084a:	4798      	blx	r3
  40084c:	4602      	mov	r2, r0
	switch (color) {
  40084e:	2c01      	cmp	r4, #1
  400850:	d009      	beq.n	400866 <gfx_mono_ssd1306_draw_pixel+0x42>
  400852:	b164      	cbz	r4, 40086e <gfx_mono_ssd1306_draw_pixel+0x4a>
  400854:	2c02      	cmp	r4, #2
  400856:	d00e      	beq.n	400876 <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  400858:	2300      	movs	r3, #0
  40085a:	4629      	mov	r1, r5
  40085c:	4630      	mov	r0, r6
  40085e:	4c09      	ldr	r4, [pc, #36]	; (400884 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400860:	47a0      	blx	r4
  400862:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  400866:	ea48 0200 	orr.w	r2, r8, r0
  40086a:	b2d2      	uxtb	r2, r2
		break;
  40086c:	e7f4      	b.n	400858 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  40086e:	ea20 0207 	bic.w	r2, r0, r7
  400872:	b2d2      	uxtb	r2, r2
		break;
  400874:	e7f0      	b.n	400858 <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  400876:	ea88 0200 	eor.w	r2, r8, r0
  40087a:	b2d2      	uxtb	r2, r2
		break;
  40087c:	e7ec      	b.n	400858 <gfx_mono_ssd1306_draw_pixel+0x34>
  40087e:	4770      	bx	lr
  400880:	004003bd 	.word	0x004003bd
  400884:	00400785 	.word	0x00400785

00400888 <gfx_mono_ssd1306_get_byte>:
{
  400888:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40088a:	4b01      	ldr	r3, [pc, #4]	; (400890 <gfx_mono_ssd1306_get_byte+0x8>)
  40088c:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  40088e:	bd08      	pop	{r3, pc}
  400890:	004003bd 	.word	0x004003bd

00400894 <gfx_mono_ssd1306_mask_byte>:
	gfx_mono_ssd1306_mask_byte(0,0,0xAA,GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_mask_byte(gfx_coord_t page, gfx_coord_t column,
		gfx_mono_color_t pixel_mask, gfx_mono_color_t color)
{
  400894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400896:	4605      	mov	r5, r0
  400898:	460e      	mov	r6, r1
  40089a:	4617      	mov	r7, r2
  40089c:	461c      	mov	r4, r3
	return gfx_mono_framebuffer_get_byte(page, column);
  40089e:	4b0c      	ldr	r3, [pc, #48]	; (4008d0 <gfx_mono_ssd1306_mask_byte+0x3c>)
  4008a0:	4798      	blx	r3
  4008a2:	4602      	mov	r2, r0
	gfx_mono_color_t temp = gfx_mono_get_byte(page, column);

	switch (color) {
  4008a4:	2c01      	cmp	r4, #1
  4008a6:	d008      	beq.n	4008ba <gfx_mono_ssd1306_mask_byte+0x26>
  4008a8:	b154      	cbz	r4, 4008c0 <gfx_mono_ssd1306_mask_byte+0x2c>
  4008aa:	2c02      	cmp	r4, #2
  4008ac:	d00c      	beq.n	4008c8 <gfx_mono_ssd1306_mask_byte+0x34>

	default:
		break;
	}

	gfx_mono_put_byte(page, column, temp);
  4008ae:	2300      	movs	r3, #0
  4008b0:	4631      	mov	r1, r6
  4008b2:	4628      	mov	r0, r5
  4008b4:	4c07      	ldr	r4, [pc, #28]	; (4008d4 <gfx_mono_ssd1306_mask_byte+0x40>)
  4008b6:	47a0      	blx	r4
  4008b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		temp |= pixel_mask;
  4008ba:	433a      	orrs	r2, r7
  4008bc:	b2d2      	uxtb	r2, r2
		break;
  4008be:	e7f6      	b.n	4008ae <gfx_mono_ssd1306_mask_byte+0x1a>
		temp &= ~pixel_mask;
  4008c0:	ea20 0207 	bic.w	r2, r0, r7
  4008c4:	b2d2      	uxtb	r2, r2
		break;
  4008c6:	e7f2      	b.n	4008ae <gfx_mono_ssd1306_mask_byte+0x1a>
		temp ^= pixel_mask;
  4008c8:	407a      	eors	r2, r7
  4008ca:	b2d2      	uxtb	r2, r2
		break;
  4008cc:	e7ef      	b.n	4008ae <gfx_mono_ssd1306_mask_byte+0x1a>
  4008ce:	bf00      	nop
  4008d0:	004003bd 	.word	0x004003bd
  4008d4:	00400785 	.word	0x00400785

004008d8 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  4008d8:	b538      	push	{r3, r4, r5, lr}
  4008da:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4008dc:	2208      	movs	r2, #8
  4008de:	4b09      	ldr	r3, [pc, #36]	; (400904 <ssd1306_write_command+0x2c>)
  4008e0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008e2:	4c09      	ldr	r4, [pc, #36]	; (400908 <ssd1306_write_command+0x30>)
  4008e4:	2101      	movs	r1, #1
  4008e6:	4620      	mov	r0, r4
  4008e8:	4b08      	ldr	r3, [pc, #32]	; (40090c <ssd1306_write_command+0x34>)
  4008ea:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4008ec:	2301      	movs	r3, #1
  4008ee:	461a      	mov	r2, r3
  4008f0:	4629      	mov	r1, r5
  4008f2:	4620      	mov	r0, r4
  4008f4:	4c06      	ldr	r4, [pc, #24]	; (400910 <ssd1306_write_command+0x38>)
  4008f6:	47a0      	blx	r4
	delay_us(10);
  4008f8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008fc:	4b05      	ldr	r3, [pc, #20]	; (400914 <ssd1306_write_command+0x3c>)
  4008fe:	4798      	blx	r3
  400900:	bd38      	pop	{r3, r4, r5, pc}
  400902:	bf00      	nop
  400904:	400e1000 	.word	0x400e1000
  400908:	40008000 	.word	0x40008000
  40090c:	004001d9 	.word	0x004001d9
  400910:	004001ef 	.word	0x004001ef
  400914:	20400001 	.word	0x20400001

00400918 <ssd1306_init>:
{
  400918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40091c:	4d66      	ldr	r5, [pc, #408]	; (400ab8 <ssd1306_init+0x1a0>)
  40091e:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  400922:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400924:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400928:	4b64      	ldr	r3, [pc, #400]	; (400abc <ssd1306_init+0x1a4>)
  40092a:	2708      	movs	r7, #8
  40092c:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40092e:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400932:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400934:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  400938:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  40093a:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40093c:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400940:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400942:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400946:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400948:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40094a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40094e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400950:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400952:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400956:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400958:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40095a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40095e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400960:	f022 0208 	bic.w	r2, r2, #8
  400964:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400966:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400968:	f022 0208 	bic.w	r2, r2, #8
  40096c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40096e:	601f      	str	r7, [r3, #0]
  400970:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400972:	631f      	str	r7, [r3, #48]	; 0x30
  400974:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400976:	f8df 817c 	ldr.w	r8, [pc, #380]	; 400af4 <ssd1306_init+0x1dc>
  40097a:	2300      	movs	r3, #0
  40097c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400980:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400984:	4640      	mov	r0, r8
  400986:	4c4e      	ldr	r4, [pc, #312]	; (400ac0 <ssd1306_init+0x1a8>)
  400988:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40098a:	2300      	movs	r3, #0
  40098c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400990:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400994:	4640      	mov	r0, r8
  400996:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400998:	2300      	movs	r3, #0
  40099a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40099e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009a2:	4640      	mov	r0, r8
  4009a4:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4009a6:	2300      	movs	r3, #0
  4009a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4009ac:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009b0:	4640      	mov	r0, r8
  4009b2:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4009b4:	2300      	movs	r3, #0
  4009b6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4009ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009be:	4640      	mov	r0, r8
  4009c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4009c2:	2300      	movs	r3, #0
  4009c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4009cc:	4640      	mov	r0, r8
  4009ce:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4009d0:	4c3c      	ldr	r4, [pc, #240]	; (400ac4 <ssd1306_init+0x1ac>)
  4009d2:	f04f 0902 	mov.w	r9, #2
  4009d6:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4009da:	f04f 0880 	mov.w	r8, #128	; 0x80
  4009de:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4009e2:	6863      	ldr	r3, [r4, #4]
  4009e4:	f043 0301 	orr.w	r3, r3, #1
  4009e8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4009ea:	463a      	mov	r2, r7
  4009ec:	2101      	movs	r1, #1
  4009ee:	4620      	mov	r0, r4
  4009f0:	4b35      	ldr	r3, [pc, #212]	; (400ac8 <ssd1306_init+0x1b0>)
  4009f2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4009f4:	2200      	movs	r2, #0
  4009f6:	2101      	movs	r1, #1
  4009f8:	4620      	mov	r0, r4
  4009fa:	4b34      	ldr	r3, [pc, #208]	; (400acc <ssd1306_init+0x1b4>)
  4009fc:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4009fe:	2200      	movs	r2, #0
  400a00:	2101      	movs	r1, #1
  400a02:	4620      	mov	r0, r4
  400a04:	4b32      	ldr	r3, [pc, #200]	; (400ad0 <ssd1306_init+0x1b8>)
  400a06:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  400a08:	6863      	ldr	r3, [r4, #4]
  400a0a:	f023 0302 	bic.w	r3, r3, #2
  400a0e:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  400a10:	2200      	movs	r2, #0
  400a12:	2101      	movs	r1, #1
  400a14:	4620      	mov	r0, r4
  400a16:	4b2f      	ldr	r3, [pc, #188]	; (400ad4 <ssd1306_init+0x1bc>)
  400a18:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  400a1a:	6863      	ldr	r3, [r4, #4]
  400a1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  400a20:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400a22:	6863      	ldr	r3, [r4, #4]
  400a24:	f043 0310 	orr.w	r3, r3, #16
  400a28:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  400a2a:	492b      	ldr	r1, [pc, #172]	; (400ad8 <ssd1306_init+0x1c0>)
  400a2c:	482b      	ldr	r0, [pc, #172]	; (400adc <ssd1306_init+0x1c4>)
  400a2e:	4b2c      	ldr	r3, [pc, #176]	; (400ae0 <ssd1306_init+0x1c8>)
  400a30:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  400a32:	b2c2      	uxtb	r2, r0
  400a34:	2101      	movs	r1, #1
  400a36:	4620      	mov	r0, r4
  400a38:	4b2a      	ldr	r3, [pc, #168]	; (400ae4 <ssd1306_init+0x1cc>)
  400a3a:	4798      	blx	r3
		spi_enable_clock(SPI0);
  400a3c:	4620      	mov	r0, r4
  400a3e:	4b2a      	ldr	r3, [pc, #168]	; (400ae8 <ssd1306_init+0x1d0>)
  400a40:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400a42:	2301      	movs	r3, #1
  400a44:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400a46:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400a48:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a4c:	4c27      	ldr	r4, [pc, #156]	; (400aec <ssd1306_init+0x1d4>)
  400a4e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a50:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400a52:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400a56:	47a0      	blx	r4
  400a58:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  400a5a:	20a8      	movs	r0, #168	; 0xa8
  400a5c:	4c24      	ldr	r4, [pc, #144]	; (400af0 <ssd1306_init+0x1d8>)
  400a5e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400a60:	201f      	movs	r0, #31
  400a62:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400a64:	20d3      	movs	r0, #211	; 0xd3
  400a66:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400a68:	2000      	movs	r0, #0
  400a6a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  400a6c:	2040      	movs	r0, #64	; 0x40
  400a6e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400a70:	20a1      	movs	r0, #161	; 0xa1
  400a72:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400a74:	20c8      	movs	r0, #200	; 0xc8
  400a76:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400a78:	20da      	movs	r0, #218	; 0xda
  400a7a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  400a7c:	4648      	mov	r0, r9
  400a7e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400a80:	2081      	movs	r0, #129	; 0x81
  400a82:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400a84:	208f      	movs	r0, #143	; 0x8f
  400a86:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400a88:	20a4      	movs	r0, #164	; 0xa4
  400a8a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  400a8c:	20a6      	movs	r0, #166	; 0xa6
  400a8e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400a90:	20d5      	movs	r0, #213	; 0xd5
  400a92:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400a94:	4640      	mov	r0, r8
  400a96:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400a98:	208d      	movs	r0, #141	; 0x8d
  400a9a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  400a9c:	2014      	movs	r0, #20
  400a9e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400aa0:	20db      	movs	r0, #219	; 0xdb
  400aa2:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400aa4:	2040      	movs	r0, #64	; 0x40
  400aa6:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400aa8:	20d9      	movs	r0, #217	; 0xd9
  400aaa:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  400aac:	20f1      	movs	r0, #241	; 0xf1
  400aae:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400ab0:	20af      	movs	r0, #175	; 0xaf
  400ab2:	47a0      	blx	r4
  400ab4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400ab8:	400e1200 	.word	0x400e1200
  400abc:	400e1000 	.word	0x400e1000
  400ac0:	00400de1 	.word	0x00400de1
  400ac4:	40008000 	.word	0x40008000
  400ac8:	0040025f 	.word	0x0040025f
  400acc:	00400223 	.word	0x00400223
  400ad0:	00400241 	.word	0x00400241
  400ad4:	004002a5 	.word	0x004002a5
  400ad8:	08f0d180 	.word	0x08f0d180
  400adc:	001e8480 	.word	0x001e8480
  400ae0:	004002b9 	.word	0x004002b9
  400ae4:	004002cf 	.word	0x004002cf
  400ae8:	004001ad 	.word	0x004001ad
  400aec:	20400001 	.word	0x20400001
  400af0:	004008d9 	.word	0x004008d9
  400af4:	400e1400 	.word	0x400e1400

00400af8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  400af8:	b538      	push	{r3, r4, r5, lr}
  400afa:	4605      	mov	r5, r0
  400afc:	2208      	movs	r2, #8
  400afe:	4b09      	ldr	r3, [pc, #36]	; (400b24 <ssd1306_write_data+0x2c>)
  400b00:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  400b02:	4c09      	ldr	r4, [pc, #36]	; (400b28 <ssd1306_write_data+0x30>)
  400b04:	2101      	movs	r1, #1
  400b06:	4620      	mov	r0, r4
  400b08:	4b08      	ldr	r3, [pc, #32]	; (400b2c <ssd1306_write_data+0x34>)
  400b0a:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  400b0c:	2301      	movs	r3, #1
  400b0e:	461a      	mov	r2, r3
  400b10:	4629      	mov	r1, r5
  400b12:	4620      	mov	r0, r4
  400b14:	4c06      	ldr	r4, [pc, #24]	; (400b30 <ssd1306_write_data+0x38>)
  400b16:	47a0      	blx	r4
	delay_us(10);
  400b18:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  400b1c:	4b05      	ldr	r3, [pc, #20]	; (400b34 <ssd1306_write_data+0x3c>)
  400b1e:	4798      	blx	r3
  400b20:	bd38      	pop	{r3, r4, r5, pc}
  400b22:	bf00      	nop
  400b24:	400e1000 	.word	0x400e1000
  400b28:	40008000 	.word	0x40008000
  400b2c:	004001d9 	.word	0x004001d9
  400b30:	004001ef 	.word	0x004001ef
  400b34:	20400001 	.word	0x20400001

00400b38 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b38:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b3a:	4810      	ldr	r0, [pc, #64]	; (400b7c <sysclk_init+0x44>)
  400b3c:	4b10      	ldr	r3, [pc, #64]	; (400b80 <sysclk_init+0x48>)
  400b3e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400b40:	213e      	movs	r1, #62	; 0x3e
  400b42:	2000      	movs	r0, #0
  400b44:	4b0f      	ldr	r3, [pc, #60]	; (400b84 <sysclk_init+0x4c>)
  400b46:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400b48:	4c0f      	ldr	r4, [pc, #60]	; (400b88 <sysclk_init+0x50>)
  400b4a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400b4c:	2800      	cmp	r0, #0
  400b4e:	d0fc      	beq.n	400b4a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400b50:	4b0e      	ldr	r3, [pc, #56]	; (400b8c <sysclk_init+0x54>)
  400b52:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400b54:	4a0e      	ldr	r2, [pc, #56]	; (400b90 <sysclk_init+0x58>)
  400b56:	4b0f      	ldr	r3, [pc, #60]	; (400b94 <sysclk_init+0x5c>)
  400b58:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  400b5a:	4c0f      	ldr	r4, [pc, #60]	; (400b98 <sysclk_init+0x60>)
  400b5c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400b5e:	2800      	cmp	r0, #0
  400b60:	d0fc      	beq.n	400b5c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400b62:	2002      	movs	r0, #2
  400b64:	4b0d      	ldr	r3, [pc, #52]	; (400b9c <sysclk_init+0x64>)
  400b66:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400b68:	2000      	movs	r0, #0
  400b6a:	4b0d      	ldr	r3, [pc, #52]	; (400ba0 <sysclk_init+0x68>)
  400b6c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400b6e:	4b0d      	ldr	r3, [pc, #52]	; (400ba4 <sysclk_init+0x6c>)
  400b70:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400b72:	4802      	ldr	r0, [pc, #8]	; (400b7c <sysclk_init+0x44>)
  400b74:	4b02      	ldr	r3, [pc, #8]	; (400b80 <sysclk_init+0x48>)
  400b76:	4798      	blx	r3
  400b78:	bd10      	pop	{r4, pc}
  400b7a:	bf00      	nop
  400b7c:	11e1a300 	.word	0x11e1a300
  400b80:	00401549 	.word	0x00401549
  400b84:	00400fd5 	.word	0x00400fd5
  400b88:	00401029 	.word	0x00401029
  400b8c:	00401039 	.word	0x00401039
  400b90:	20183f01 	.word	0x20183f01
  400b94:	400e0600 	.word	0x400e0600
  400b98:	00401049 	.word	0x00401049
  400b9c:	00400f39 	.word	0x00400f39
  400ba0:	00400f71 	.word	0x00400f71
  400ba4:	0040143d 	.word	0x0040143d

00400ba8 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400ba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400baa:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400bae:	4b48      	ldr	r3, [pc, #288]	; (400cd0 <board_init+0x128>)
  400bb0:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400bb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bb6:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400bba:	4b46      	ldr	r3, [pc, #280]	; (400cd4 <board_init+0x12c>)
  400bbc:	2200      	movs	r2, #0
  400bbe:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bc2:	695a      	ldr	r2, [r3, #20]
  400bc4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400bc8:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  400bca:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bce:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bd2:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400bd6:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bda:	f007 0007 	and.w	r0, r7, #7
  400bde:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  400be0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400be4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  400be8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  400bec:	f3bf 8f4f 	dsb	sy
  400bf0:	f04f 34ff 	mov.w	r4, #4294967295
  400bf4:	fa04 fc00 	lsl.w	ip, r4, r0
  400bf8:	fa06 f000 	lsl.w	r0, r6, r0
  400bfc:	fa04 f40e 	lsl.w	r4, r4, lr
  400c00:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  400c04:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  400c06:	463a      	mov	r2, r7
  400c08:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  400c0a:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  400c0e:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  400c12:	3a01      	subs	r2, #1
  400c14:	4423      	add	r3, r4
  400c16:	f1b2 3fff 	cmp.w	r2, #4294967295
  400c1a:	d1f6      	bne.n	400c0a <board_init+0x62>
        } while(sets--);
  400c1c:	3e01      	subs	r6, #1
  400c1e:	4460      	add	r0, ip
  400c20:	f1b6 3fff 	cmp.w	r6, #4294967295
  400c24:	d1ef      	bne.n	400c06 <board_init+0x5e>
  400c26:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c2a:	4b2a      	ldr	r3, [pc, #168]	; (400cd4 <board_init+0x12c>)
  400c2c:	695a      	ldr	r2, [r3, #20]
  400c2e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  400c32:	615a      	str	r2, [r3, #20]
  400c34:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c38:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c3c:	4a26      	ldr	r2, [pc, #152]	; (400cd8 <board_init+0x130>)
  400c3e:	4927      	ldr	r1, [pc, #156]	; (400cdc <board_init+0x134>)
  400c40:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400c42:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400c46:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400c48:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c4c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400c50:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400c54:	f022 0201 	bic.w	r2, r2, #1
  400c58:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400c5c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400c60:	f022 0201 	bic.w	r2, r2, #1
  400c64:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400c68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c6c:	f3bf 8f6f 	isb	sy
  400c70:	200a      	movs	r0, #10
  400c72:	4c1b      	ldr	r4, [pc, #108]	; (400ce0 <board_init+0x138>)
  400c74:	47a0      	blx	r4
  400c76:	200b      	movs	r0, #11
  400c78:	47a0      	blx	r4
  400c7a:	200c      	movs	r0, #12
  400c7c:	47a0      	blx	r4
  400c7e:	2010      	movs	r0, #16
  400c80:	47a0      	blx	r4
  400c82:	2011      	movs	r0, #17
  400c84:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400c86:	4b17      	ldr	r3, [pc, #92]	; (400ce4 <board_init+0x13c>)
  400c88:	f44f 7280 	mov.w	r2, #256	; 0x100
  400c8c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c8e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400c92:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400c94:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400c98:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400c9c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400c9e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400ca2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400ca4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400ca8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400caa:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400cac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400cb0:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400cb2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cb6:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400cb8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400cba:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400cbe:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400cc0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400cc4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400cc8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400ccc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400cce:	bf00      	nop
  400cd0:	400e1850 	.word	0x400e1850
  400cd4:	e000ed00 	.word	0xe000ed00
  400cd8:	400e0c00 	.word	0x400e0c00
  400cdc:	5a00080c 	.word	0x5a00080c
  400ce0:	00401059 	.word	0x00401059
  400ce4:	400e1200 	.word	0x400e1200

00400ce8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400ce8:	6301      	str	r1, [r0, #48]	; 0x30
  400cea:	4770      	bx	lr

00400cec <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400cec:	6341      	str	r1, [r0, #52]	; 0x34
  400cee:	4770      	bx	lr

00400cf0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400cf0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400cf2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400cf6:	d03a      	beq.n	400d6e <pio_set_peripheral+0x7e>
  400cf8:	d813      	bhi.n	400d22 <pio_set_peripheral+0x32>
  400cfa:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400cfe:	d025      	beq.n	400d4c <pio_set_peripheral+0x5c>
  400d00:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400d04:	d10a      	bne.n	400d1c <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d06:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d08:	4313      	orrs	r3, r2
  400d0a:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400d0c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d0e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d10:	400b      	ands	r3, r1
  400d12:	ea23 0302 	bic.w	r3, r3, r2
  400d16:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400d18:	6042      	str	r2, [r0, #4]
  400d1a:	4770      	bx	lr
	switch (ul_type) {
  400d1c:	2900      	cmp	r1, #0
  400d1e:	d1fb      	bne.n	400d18 <pio_set_peripheral+0x28>
  400d20:	4770      	bx	lr
  400d22:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400d26:	d021      	beq.n	400d6c <pio_set_peripheral+0x7c>
  400d28:	d809      	bhi.n	400d3e <pio_set_peripheral+0x4e>
  400d2a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400d2e:	d1f3      	bne.n	400d18 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d30:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400d32:	4313      	orrs	r3, r2
  400d34:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d36:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d38:	4313      	orrs	r3, r2
  400d3a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d3c:	e7ec      	b.n	400d18 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400d3e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400d42:	d013      	beq.n	400d6c <pio_set_peripheral+0x7c>
  400d44:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400d48:	d010      	beq.n	400d6c <pio_set_peripheral+0x7c>
  400d4a:	e7e5      	b.n	400d18 <pio_set_peripheral+0x28>
{
  400d4c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d4e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d50:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400d52:	43d3      	mvns	r3, r2
  400d54:	4021      	ands	r1, r4
  400d56:	461c      	mov	r4, r3
  400d58:	4019      	ands	r1, r3
  400d5a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d5c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400d5e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400d60:	400b      	ands	r3, r1
  400d62:	4023      	ands	r3, r4
  400d64:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400d66:	6042      	str	r2, [r0, #4]
}
  400d68:	f85d 4b04 	ldr.w	r4, [sp], #4
  400d6c:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400d6e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400d70:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400d72:	400b      	ands	r3, r1
  400d74:	ea23 0302 	bic.w	r3, r3, r2
  400d78:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400d7a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400d7c:	4313      	orrs	r3, r2
  400d7e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400d80:	e7ca      	b.n	400d18 <pio_set_peripheral+0x28>

00400d82 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400d82:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400d84:	f012 0f01 	tst.w	r2, #1
  400d88:	d10d      	bne.n	400da6 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400d8a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400d8c:	f012 0f0a 	tst.w	r2, #10
  400d90:	d00b      	beq.n	400daa <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400d92:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400d94:	f012 0f02 	tst.w	r2, #2
  400d98:	d109      	bne.n	400dae <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400d9a:	f012 0f08 	tst.w	r2, #8
  400d9e:	d008      	beq.n	400db2 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400da0:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400da4:	e005      	b.n	400db2 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400da6:	6641      	str	r1, [r0, #100]	; 0x64
  400da8:	e7f0      	b.n	400d8c <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400daa:	6241      	str	r1, [r0, #36]	; 0x24
  400dac:	e7f2      	b.n	400d94 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400dae:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400db2:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400db4:	6001      	str	r1, [r0, #0]
  400db6:	4770      	bx	lr

00400db8 <pio_set_output>:
{
  400db8:	b410      	push	{r4}
  400dba:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400dbc:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400dbe:	b94c      	cbnz	r4, 400dd4 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400dc0:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400dc2:	b14b      	cbz	r3, 400dd8 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400dc4:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400dc6:	b94a      	cbnz	r2, 400ddc <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400dc8:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400dca:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400dcc:	6001      	str	r1, [r0, #0]
}
  400dce:	f85d 4b04 	ldr.w	r4, [sp], #4
  400dd2:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400dd4:	6641      	str	r1, [r0, #100]	; 0x64
  400dd6:	e7f4      	b.n	400dc2 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400dd8:	6541      	str	r1, [r0, #84]	; 0x54
  400dda:	e7f4      	b.n	400dc6 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ddc:	6301      	str	r1, [r0, #48]	; 0x30
  400dde:	e7f4      	b.n	400dca <pio_set_output+0x12>

00400de0 <pio_configure>:
{
  400de0:	b570      	push	{r4, r5, r6, lr}
  400de2:	b082      	sub	sp, #8
  400de4:	4605      	mov	r5, r0
  400de6:	4616      	mov	r6, r2
  400de8:	461c      	mov	r4, r3
	switch (ul_type) {
  400dea:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dee:	d014      	beq.n	400e1a <pio_configure+0x3a>
  400df0:	d90a      	bls.n	400e08 <pio_configure+0x28>
  400df2:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400df6:	d024      	beq.n	400e42 <pio_configure+0x62>
  400df8:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400dfc:	d021      	beq.n	400e42 <pio_configure+0x62>
  400dfe:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400e02:	d017      	beq.n	400e34 <pio_configure+0x54>
		return 0;
  400e04:	2000      	movs	r0, #0
  400e06:	e01a      	b.n	400e3e <pio_configure+0x5e>
	switch (ul_type) {
  400e08:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400e0c:	d005      	beq.n	400e1a <pio_configure+0x3a>
  400e0e:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400e12:	d002      	beq.n	400e1a <pio_configure+0x3a>
  400e14:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400e18:	d1f4      	bne.n	400e04 <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400e1a:	4632      	mov	r2, r6
  400e1c:	4628      	mov	r0, r5
  400e1e:	4b11      	ldr	r3, [pc, #68]	; (400e64 <pio_configure+0x84>)
  400e20:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400e22:	f014 0f01 	tst.w	r4, #1
  400e26:	d102      	bne.n	400e2e <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400e28:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400e2a:	2001      	movs	r0, #1
  400e2c:	e007      	b.n	400e3e <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400e2e:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400e30:	2001      	movs	r0, #1
  400e32:	e004      	b.n	400e3e <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400e34:	461a      	mov	r2, r3
  400e36:	4631      	mov	r1, r6
  400e38:	4b0b      	ldr	r3, [pc, #44]	; (400e68 <pio_configure+0x88>)
  400e3a:	4798      	blx	r3
	return 1;
  400e3c:	2001      	movs	r0, #1
}
  400e3e:	b002      	add	sp, #8
  400e40:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400e42:	f004 0301 	and.w	r3, r4, #1
  400e46:	9300      	str	r3, [sp, #0]
  400e48:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400e4c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e50:	bf14      	ite	ne
  400e52:	2200      	movne	r2, #0
  400e54:	2201      	moveq	r2, #1
  400e56:	4631      	mov	r1, r6
  400e58:	4628      	mov	r0, r5
  400e5a:	4c04      	ldr	r4, [pc, #16]	; (400e6c <pio_configure+0x8c>)
  400e5c:	47a0      	blx	r4
	return 1;
  400e5e:	2001      	movs	r0, #1
		break;
  400e60:	e7ed      	b.n	400e3e <pio_configure+0x5e>
  400e62:	bf00      	nop
  400e64:	00400cf1 	.word	0x00400cf1
  400e68:	00400d83 	.word	0x00400d83
  400e6c:	00400db9 	.word	0x00400db9

00400e70 <pio_get_output_data_status>:
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  400e70:	6b83      	ldr	r3, [r0, #56]	; 0x38
  400e72:	420b      	tst	r3, r1
}
  400e74:	bf14      	ite	ne
  400e76:	2001      	movne	r0, #1
  400e78:	2000      	moveq	r0, #0
  400e7a:	4770      	bx	lr

00400e7c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400e7c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400e7e:	4770      	bx	lr

00400e80 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400e80:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400e82:	4770      	bx	lr

00400e84 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e88:	4604      	mov	r4, r0
  400e8a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400e8c:	4b0e      	ldr	r3, [pc, #56]	; (400ec8 <pio_handler_process+0x44>)
  400e8e:	4798      	blx	r3
  400e90:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400e92:	4620      	mov	r0, r4
  400e94:	4b0d      	ldr	r3, [pc, #52]	; (400ecc <pio_handler_process+0x48>)
  400e96:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400e98:	4005      	ands	r5, r0
  400e9a:	d013      	beq.n	400ec4 <pio_handler_process+0x40>
  400e9c:	4c0c      	ldr	r4, [pc, #48]	; (400ed0 <pio_handler_process+0x4c>)
  400e9e:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400ea2:	e003      	b.n	400eac <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400ea4:	42b4      	cmp	r4, r6
  400ea6:	d00d      	beq.n	400ec4 <pio_handler_process+0x40>
  400ea8:	3410      	adds	r4, #16
		while (status != 0) {
  400eaa:	b15d      	cbz	r5, 400ec4 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400eac:	6820      	ldr	r0, [r4, #0]
  400eae:	4540      	cmp	r0, r8
  400eb0:	d1f8      	bne.n	400ea4 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400eb2:	6861      	ldr	r1, [r4, #4]
  400eb4:	4229      	tst	r1, r5
  400eb6:	d0f5      	beq.n	400ea4 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400eb8:	68e3      	ldr	r3, [r4, #12]
  400eba:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ebc:	6863      	ldr	r3, [r4, #4]
  400ebe:	ea25 0503 	bic.w	r5, r5, r3
  400ec2:	e7ef      	b.n	400ea4 <pio_handler_process+0x20>
  400ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400ec8:	00400e7d 	.word	0x00400e7d
  400ecc:	00400e81 	.word	0x00400e81
  400ed0:	2040066c 	.word	0x2040066c

00400ed4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400ed4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400ed6:	210a      	movs	r1, #10
  400ed8:	4801      	ldr	r0, [pc, #4]	; (400ee0 <PIOA_Handler+0xc>)
  400eda:	4b02      	ldr	r3, [pc, #8]	; (400ee4 <PIOA_Handler+0x10>)
  400edc:	4798      	blx	r3
  400ede:	bd08      	pop	{r3, pc}
  400ee0:	400e0e00 	.word	0x400e0e00
  400ee4:	00400e85 	.word	0x00400e85

00400ee8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400ee8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400eea:	210b      	movs	r1, #11
  400eec:	4801      	ldr	r0, [pc, #4]	; (400ef4 <PIOB_Handler+0xc>)
  400eee:	4b02      	ldr	r3, [pc, #8]	; (400ef8 <PIOB_Handler+0x10>)
  400ef0:	4798      	blx	r3
  400ef2:	bd08      	pop	{r3, pc}
  400ef4:	400e1000 	.word	0x400e1000
  400ef8:	00400e85 	.word	0x00400e85

00400efc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400efc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400efe:	210c      	movs	r1, #12
  400f00:	4801      	ldr	r0, [pc, #4]	; (400f08 <PIOC_Handler+0xc>)
  400f02:	4b02      	ldr	r3, [pc, #8]	; (400f0c <PIOC_Handler+0x10>)
  400f04:	4798      	blx	r3
  400f06:	bd08      	pop	{r3, pc}
  400f08:	400e1200 	.word	0x400e1200
  400f0c:	00400e85 	.word	0x00400e85

00400f10 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400f10:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400f12:	2110      	movs	r1, #16
  400f14:	4801      	ldr	r0, [pc, #4]	; (400f1c <PIOD_Handler+0xc>)
  400f16:	4b02      	ldr	r3, [pc, #8]	; (400f20 <PIOD_Handler+0x10>)
  400f18:	4798      	blx	r3
  400f1a:	bd08      	pop	{r3, pc}
  400f1c:	400e1400 	.word	0x400e1400
  400f20:	00400e85 	.word	0x00400e85

00400f24 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400f24:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400f26:	2111      	movs	r1, #17
  400f28:	4801      	ldr	r0, [pc, #4]	; (400f30 <PIOE_Handler+0xc>)
  400f2a:	4b02      	ldr	r3, [pc, #8]	; (400f34 <PIOE_Handler+0x10>)
  400f2c:	4798      	blx	r3
  400f2e:	bd08      	pop	{r3, pc}
  400f30:	400e1600 	.word	0x400e1600
  400f34:	00400e85 	.word	0x00400e85

00400f38 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400f38:	2803      	cmp	r0, #3
  400f3a:	d011      	beq.n	400f60 <pmc_mck_set_division+0x28>
  400f3c:	2804      	cmp	r0, #4
  400f3e:	d012      	beq.n	400f66 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400f40:	2802      	cmp	r0, #2
  400f42:	bf0c      	ite	eq
  400f44:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400f48:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400f4a:	4a08      	ldr	r2, [pc, #32]	; (400f6c <pmc_mck_set_division+0x34>)
  400f4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400f52:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400f54:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400f56:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f58:	f013 0f08 	tst.w	r3, #8
  400f5c:	d0fb      	beq.n	400f56 <pmc_mck_set_division+0x1e>
}
  400f5e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400f60:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400f64:	e7f1      	b.n	400f4a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400f66:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400f6a:	e7ee      	b.n	400f4a <pmc_mck_set_division+0x12>
  400f6c:	400e0600 	.word	0x400e0600

00400f70 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400f70:	4a17      	ldr	r2, [pc, #92]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f72:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400f78:	4318      	orrs	r0, r3
  400f7a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400f7c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400f7e:	f013 0f08 	tst.w	r3, #8
  400f82:	d10a      	bne.n	400f9a <pmc_switch_mck_to_pllack+0x2a>
  400f84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400f88:	4911      	ldr	r1, [pc, #68]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f8a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400f8c:	f012 0f08 	tst.w	r2, #8
  400f90:	d103      	bne.n	400f9a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400f92:	3b01      	subs	r3, #1
  400f94:	d1f9      	bne.n	400f8a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400f96:	2001      	movs	r0, #1
  400f98:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400f9a:	4a0d      	ldr	r2, [pc, #52]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400f9c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400f9e:	f023 0303 	bic.w	r3, r3, #3
  400fa2:	f043 0302 	orr.w	r3, r3, #2
  400fa6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400fa8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400faa:	f013 0f08 	tst.w	r3, #8
  400fae:	d10a      	bne.n	400fc6 <pmc_switch_mck_to_pllack+0x56>
  400fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400fb4:	4906      	ldr	r1, [pc, #24]	; (400fd0 <pmc_switch_mck_to_pllack+0x60>)
  400fb6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400fb8:	f012 0f08 	tst.w	r2, #8
  400fbc:	d105      	bne.n	400fca <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400fbe:	3b01      	subs	r3, #1
  400fc0:	d1f9      	bne.n	400fb6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400fc2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400fc4:	4770      	bx	lr
	return 0;
  400fc6:	2000      	movs	r0, #0
  400fc8:	4770      	bx	lr
  400fca:	2000      	movs	r0, #0
  400fcc:	4770      	bx	lr
  400fce:	bf00      	nop
  400fd0:	400e0600 	.word	0x400e0600

00400fd4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400fd4:	b9a0      	cbnz	r0, 401000 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fd6:	480e      	ldr	r0, [pc, #56]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  400fd8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400fda:	0209      	lsls	r1, r1, #8
  400fdc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400fde:	4a0d      	ldr	r2, [pc, #52]	; (401014 <pmc_switch_mainck_to_xtal+0x40>)
  400fe0:	401a      	ands	r2, r3
  400fe2:	4b0d      	ldr	r3, [pc, #52]	; (401018 <pmc_switch_mainck_to_xtal+0x44>)
  400fe4:	4313      	orrs	r3, r2
  400fe6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400fe8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400fea:	4602      	mov	r2, r0
  400fec:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400fee:	f013 0f01 	tst.w	r3, #1
  400ff2:	d0fb      	beq.n	400fec <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400ff4:	4a06      	ldr	r2, [pc, #24]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  400ff6:	6a11      	ldr	r1, [r2, #32]
  400ff8:	4b08      	ldr	r3, [pc, #32]	; (40101c <pmc_switch_mainck_to_xtal+0x48>)
  400ffa:	430b      	orrs	r3, r1
  400ffc:	6213      	str	r3, [r2, #32]
  400ffe:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401000:	4903      	ldr	r1, [pc, #12]	; (401010 <pmc_switch_mainck_to_xtal+0x3c>)
  401002:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401004:	4a06      	ldr	r2, [pc, #24]	; (401020 <pmc_switch_mainck_to_xtal+0x4c>)
  401006:	401a      	ands	r2, r3
  401008:	4b06      	ldr	r3, [pc, #24]	; (401024 <pmc_switch_mainck_to_xtal+0x50>)
  40100a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40100c:	620b      	str	r3, [r1, #32]
  40100e:	4770      	bx	lr
  401010:	400e0600 	.word	0x400e0600
  401014:	ffc8fffc 	.word	0xffc8fffc
  401018:	00370001 	.word	0x00370001
  40101c:	01370000 	.word	0x01370000
  401020:	fec8fffc 	.word	0xfec8fffc
  401024:	01370002 	.word	0x01370002

00401028 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401028:	4b02      	ldr	r3, [pc, #8]	; (401034 <pmc_osc_is_ready_mainck+0xc>)
  40102a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40102c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401030:	4770      	bx	lr
  401032:	bf00      	nop
  401034:	400e0600 	.word	0x400e0600

00401038 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401038:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40103c:	4b01      	ldr	r3, [pc, #4]	; (401044 <pmc_disable_pllack+0xc>)
  40103e:	629a      	str	r2, [r3, #40]	; 0x28
  401040:	4770      	bx	lr
  401042:	bf00      	nop
  401044:	400e0600 	.word	0x400e0600

00401048 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401048:	4b02      	ldr	r3, [pc, #8]	; (401054 <pmc_is_locked_pllack+0xc>)
  40104a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40104c:	f000 0002 	and.w	r0, r0, #2
  401050:	4770      	bx	lr
  401052:	bf00      	nop
  401054:	400e0600 	.word	0x400e0600

00401058 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401058:	283f      	cmp	r0, #63	; 0x3f
  40105a:	d81e      	bhi.n	40109a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40105c:	281f      	cmp	r0, #31
  40105e:	d80c      	bhi.n	40107a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401060:	4b11      	ldr	r3, [pc, #68]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401062:	699a      	ldr	r2, [r3, #24]
  401064:	2301      	movs	r3, #1
  401066:	4083      	lsls	r3, r0
  401068:	4393      	bics	r3, r2
  40106a:	d018      	beq.n	40109e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40106c:	2301      	movs	r3, #1
  40106e:	fa03 f000 	lsl.w	r0, r3, r0
  401072:	4b0d      	ldr	r3, [pc, #52]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401074:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401076:	2000      	movs	r0, #0
  401078:	4770      	bx	lr
		ul_id -= 32;
  40107a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40107c:	4b0a      	ldr	r3, [pc, #40]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  40107e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401082:	2301      	movs	r3, #1
  401084:	4083      	lsls	r3, r0
  401086:	4393      	bics	r3, r2
  401088:	d00b      	beq.n	4010a2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40108a:	2301      	movs	r3, #1
  40108c:	fa03 f000 	lsl.w	r0, r3, r0
  401090:	4b05      	ldr	r3, [pc, #20]	; (4010a8 <pmc_enable_periph_clk+0x50>)
  401092:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401096:	2000      	movs	r0, #0
  401098:	4770      	bx	lr
		return 1;
  40109a:	2001      	movs	r0, #1
  40109c:	4770      	bx	lr
	return 0;
  40109e:	2000      	movs	r0, #0
  4010a0:	4770      	bx	lr
  4010a2:	2000      	movs	r0, #0
}
  4010a4:	4770      	bx	lr
  4010a6:	bf00      	nop
  4010a8:	400e0600 	.word	0x400e0600

004010ac <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  4010ac:	4770      	bx	lr
	...

004010b0 <pmc_enable_waitmode>:
void pmc_enable_waitmode(void)
{
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  4010b0:	4a10      	ldr	r2, [pc, #64]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010b2:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4010b4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4010b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
#endif
	PMC->PMC_FSMR = i;
  4010bc:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  4010be:	6a11      	ldr	r1, [r2, #32]
  4010c0:	4b0d      	ldr	r3, [pc, #52]	; (4010f8 <pmc_enable_waitmode+0x48>)
  4010c2:	430b      	orrs	r3, r1
  4010c4:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  4010c6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4010c8:	f013 0f08 	tst.w	r3, #8
  4010cc:	d0fb      	beq.n	4010c6 <pmc_enable_waitmode+0x16>
  4010ce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  __ASM volatile ("nop");
  4010d2:	bf00      	nop

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  4010d4:	3b01      	subs	r3, #1
  4010d6:	d1fc      	bne.n	4010d2 <pmc_enable_waitmode+0x22>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  4010d8:	4a06      	ldr	r2, [pc, #24]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010da:	6a13      	ldr	r3, [r2, #32]
  4010dc:	f013 0f08 	tst.w	r3, #8
  4010e0:	d0fb      	beq.n	4010da <pmc_enable_waitmode+0x2a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  4010e2:	4a04      	ldr	r2, [pc, #16]	; (4010f4 <pmc_enable_waitmode+0x44>)
  4010e4:	6f13      	ldr	r3, [r2, #112]	; 0x70
	i &= ~PMC_FSMR_FLPM_Msk;
  4010e6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  4010ea:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
	PMC->PMC_FSMR = i;
  4010ee:	6713      	str	r3, [r2, #112]	; 0x70
  4010f0:	4770      	bx	lr
  4010f2:	bf00      	nop
  4010f4:	400e0600 	.word	0x400e0600
  4010f8:	00370004 	.word	0x00370004

004010fc <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  4010fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (sleep_mode) {
  401100:	1e43      	subs	r3, r0, #1
  401102:	2b04      	cmp	r3, #4
  401104:	f200 8107 	bhi.w	401316 <pmc_sleep+0x21a>
  401108:	e8df f013 	tbh	[pc, r3, lsl #1]
  40110c:	00050005 	.word	0x00050005
  401110:	00150015 	.word	0x00150015
  401114:	00f6      	.short	0x00f6
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  401116:	4a81      	ldr	r2, [pc, #516]	; (40131c <pmc_sleep+0x220>)
  401118:	6913      	ldr	r3, [r2, #16]
  40111a:	f023 0304 	bic.w	r3, r3, #4
  40111e:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  401120:	2201      	movs	r2, #1
  401122:	4b7f      	ldr	r3, [pc, #508]	; (401320 <pmc_sleep+0x224>)
  401124:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  401126:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  40112a:	b662      	cpsie	i
  __ASM volatile ("dsb");
  40112c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  401130:	bf30      	wfi
  401132:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401136:	4604      	mov	r4, r0
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  401138:	2803      	cmp	r0, #3
  40113a:	bf0c      	ite	eq
  40113c:	2000      	moveq	r0, #0
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  40113e:	f44f 1000 	movne.w	r0, #2097152	; 0x200000
  401142:	4b78      	ldr	r3, [pc, #480]	; (401324 <pmc_sleep+0x228>)
  401144:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  401146:	b672      	cpsid	i
  __ASM volatile ("dmb");
  401148:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  40114c:	2200      	movs	r2, #0
  40114e:	4b74      	ldr	r3, [pc, #464]	; (401320 <pmc_sleep+0x224>)
  401150:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  401152:	2201      	movs	r2, #1
  401154:	4b74      	ldr	r3, [pc, #464]	; (401328 <pmc_sleep+0x22c>)
  401156:	701a      	strb	r2, [r3, #0]
	uint32_t mor  = PMC->CKGR_MOR;
  401158:	4b74      	ldr	r3, [pc, #464]	; (40132c <pmc_sleep+0x230>)
  40115a:	6a1f      	ldr	r7, [r3, #32]
	uint32_t mckr = PMC->PMC_MCKR;
  40115c:	6b1d      	ldr	r5, [r3, #48]	; 0x30
	uint32_t fmr  = EFC0->EEFC_FMR;
  40115e:	4a74      	ldr	r2, [pc, #464]	; (401330 <pmc_sleep+0x234>)
  401160:	f8d2 8000 	ldr.w	r8, [r2]
		*p_pll0_setting = PMC->CKGR_PLLAR;
  401164:	6a9e      	ldr	r6, [r3, #40]	; 0x28
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  401166:	4a73      	ldr	r2, [pc, #460]	; (401334 <pmc_sleep+0x238>)
  401168:	433a      	orrs	r2, r7
  40116a:	621a      	str	r2, [r3, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  40116c:	f005 0903 	and.w	r9, r5, #3
  401170:	f1b9 0f01 	cmp.w	r9, #1
  401174:	f240 8089 	bls.w	40128a <pmc_sleep+0x18e>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  401178:	f025 0103 	bic.w	r1, r5, #3
  40117c:	f041 0101 	orr.w	r1, r1, #1
		PMC->PMC_MCKR = mckr;
  401180:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401182:	461a      	mov	r2, r3
  401184:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401186:	f013 0f08 	tst.w	r3, #8
  40118a:	d0fb      	beq.n	401184 <pmc_sleep+0x88>
	if (mckr & PMC_MCKR_PRES_Msk) {
  40118c:	f011 0f70 	tst.w	r1, #112	; 0x70
  401190:	d008      	beq.n	4011a4 <pmc_sleep+0xa8>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  401192:	f021 0170 	bic.w	r1, r1, #112	; 0x70
		PMC->PMC_MCKR = mckr;
  401196:	4b65      	ldr	r3, [pc, #404]	; (40132c <pmc_sleep+0x230>)
  401198:	6319      	str	r1, [r3, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  40119a:	461a      	mov	r2, r3
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d0fb      	beq.n	40119c <pmc_sleep+0xa0>
	pmc_disable_pllack();
  4011a4:	4b64      	ldr	r3, [pc, #400]	; (401338 <pmc_sleep+0x23c>)
  4011a6:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4011a8:	4a60      	ldr	r2, [pc, #384]	; (40132c <pmc_sleep+0x230>)
  4011aa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ac:	f413 3f00 	tst.w	r3, #131072	; 0x20000
  4011b0:	d0fb      	beq.n	4011aa <pmc_sleep+0xae>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4011b2:	4a5e      	ldr	r2, [pc, #376]	; (40132c <pmc_sleep+0x230>)
  4011b4:	6a11      	ldr	r1, [r2, #32]
  4011b6:	4b61      	ldr	r3, [pc, #388]	; (40133c <pmc_sleep+0x240>)
  4011b8:	400b      	ands	r3, r1
  4011ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4011be:	6213      	str	r3, [r2, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4011c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4011c6:	d0fb      	beq.n	4011c0 <pmc_sleep+0xc4>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  4011c8:	f428 6370 	bic.w	r3, r8, #3840	; 0xf00
  4011cc:	4a58      	ldr	r2, [pc, #352]	; (401330 <pmc_sleep+0x234>)
  4011ce:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  4011d0:	2c04      	cmp	r4, #4
  4011d2:	d05c      	beq.n	40128e <pmc_sleep+0x192>
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  4011d4:	4c52      	ldr	r4, [pc, #328]	; (401320 <pmc_sleep+0x224>)
  4011d6:	2301      	movs	r3, #1
  4011d8:	7023      	strb	r3, [r4, #0]
  4011da:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4011de:	b662      	cpsie	i

		pmc_enable_waitmode();
  4011e0:	4b57      	ldr	r3, [pc, #348]	; (401340 <pmc_sleep+0x244>)
  4011e2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  4011e4:	b672      	cpsid	i
  4011e6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  4011ea:	2300      	movs	r3, #0
  4011ec:	7023      	strb	r3, [r4, #0]
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  4011ee:	f017 0f02 	tst.w	r7, #2
  4011f2:	d055      	beq.n	4012a0 <pmc_sleep+0x1a4>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4011f4:	4a4d      	ldr	r2, [pc, #308]	; (40132c <pmc_sleep+0x230>)
  4011f6:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4011f8:	4952      	ldr	r1, [pc, #328]	; (401344 <pmc_sleep+0x248>)
  4011fa:	4019      	ands	r1, r3
  4011fc:	4b52      	ldr	r3, [pc, #328]	; (401348 <pmc_sleep+0x24c>)
  4011fe:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401200:	6213      	str	r3, [r2, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  401202:	6a11      	ldr	r1, [r2, #32]
				| CKGR_MOR_KEY_PASSWD;
  401204:	4b51      	ldr	r3, [pc, #324]	; (40134c <pmc_sleep+0x250>)
  401206:	400b      	ands	r3, r1
  401208:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  40120c:	6213      	str	r3, [r2, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  40120e:	4b50      	ldr	r3, [pc, #320]	; (401350 <pmc_sleep+0x254>)
  401210:	4033      	ands	r3, r6
  401212:	2b00      	cmp	r3, #0
  401214:	d06e      	beq.n	4012f4 <pmc_sleep+0x1f8>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  401216:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
  40121a:	4b44      	ldr	r3, [pc, #272]	; (40132c <pmc_sleep+0x230>)
  40121c:	629e      	str	r6, [r3, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  40121e:	2102      	movs	r1, #2
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  401220:	f1b9 0f02 	cmp.w	r9, #2
  401224:	d104      	bne.n	401230 <pmc_sleep+0x134>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  401226:	4a41      	ldr	r2, [pc, #260]	; (40132c <pmc_sleep+0x230>)
  401228:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122a:	f013 0f02 	tst.w	r3, #2
  40122e:	d0fb      	beq.n	401228 <pmc_sleep+0x12c>
	mckr = PMC->PMC_MCKR;
  401230:	4a3e      	ldr	r2, [pc, #248]	; (40132c <pmc_sleep+0x230>)
  401232:	6b13      	ldr	r3, [r2, #48]	; 0x30
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  401234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  401238:	f005 0070 	and.w	r0, r5, #112	; 0x70
  40123c:	4303      	orrs	r3, r0
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  40123e:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401240:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401242:	f013 0f08 	tst.w	r3, #8
  401246:	d0fb      	beq.n	401240 <pmc_sleep+0x144>
	EFC0->EEFC_FMR = fmr_setting;
  401248:	4b39      	ldr	r3, [pc, #228]	; (401330 <pmc_sleep+0x234>)
  40124a:	f8c3 8000 	str.w	r8, [r3]
	PMC->PMC_MCKR = mck_setting;
  40124e:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  401252:	631d      	str	r5, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401254:	461a      	mov	r2, r3
  401256:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401258:	f013 0f08 	tst.w	r3, #8
  40125c:	d0fb      	beq.n	401256 <pmc_sleep+0x15a>
	while (!(PMC->PMC_SR & pll_sr));
  40125e:	4a33      	ldr	r2, [pc, #204]	; (40132c <pmc_sleep+0x230>)
  401260:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401262:	420b      	tst	r3, r1
  401264:	d0fc      	beq.n	401260 <pmc_sleep+0x164>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  401266:	2200      	movs	r2, #0
  401268:	4b2f      	ldr	r3, [pc, #188]	; (401328 <pmc_sleep+0x22c>)
  40126a:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  40126c:	4b39      	ldr	r3, [pc, #228]	; (401354 <pmc_sleep+0x258>)
  40126e:	681b      	ldr	r3, [r3, #0]
  401270:	b11b      	cbz	r3, 40127a <pmc_sleep+0x17e>
			callback_clocks_restored();
  401272:	4798      	blx	r3
			callback_clocks_restored = NULL;
  401274:	2200      	movs	r2, #0
  401276:	4b37      	ldr	r3, [pc, #220]	; (401354 <pmc_sleep+0x258>)
  401278:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  40127a:	2201      	movs	r2, #1
  40127c:	4b28      	ldr	r3, [pc, #160]	; (401320 <pmc_sleep+0x224>)
  40127e:	701a      	strb	r2, [r3, #0]
  401280:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401284:	b662      	cpsie	i
  401286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t mckr = PMC->PMC_MCKR;
  40128a:	4629      	mov	r1, r5
  40128c:	e77e      	b.n	40118c <pmc_sleep+0x90>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40128e:	f5a2 62c0 	sub.w	r2, r2, #1536	; 0x600
  401292:	6a11      	ldr	r1, [r2, #32]
  401294:	4b30      	ldr	r3, [pc, #192]	; (401358 <pmc_sleep+0x25c>)
  401296:	400b      	ands	r3, r1
  401298:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40129c:	6213      	str	r3, [r2, #32]
  40129e:	e799      	b.n	4011d4 <pmc_sleep+0xd8>
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  4012a0:	f017 0f01 	tst.w	r7, #1
  4012a4:	d0b3      	beq.n	40120e <pmc_sleep+0x112>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  4012a6:	4b21      	ldr	r3, [pc, #132]	; (40132c <pmc_sleep+0x230>)
  4012a8:	6a1b      	ldr	r3, [r3, #32]
  4012aa:	f013 0f01 	tst.w	r3, #1
  4012ae:	d10b      	bne.n	4012c8 <pmc_sleep+0x1cc>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012b0:	491e      	ldr	r1, [pc, #120]	; (40132c <pmc_sleep+0x230>)
  4012b2:	6a0b      	ldr	r3, [r1, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  4012b4:	4a29      	ldr	r2, [pc, #164]	; (40135c <pmc_sleep+0x260>)
  4012b6:	401a      	ands	r2, r3
  4012b8:	4b29      	ldr	r3, [pc, #164]	; (401360 <pmc_sleep+0x264>)
  4012ba:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4012bc:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4012be:	460a      	mov	r2, r1
  4012c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012c2:	f013 0f01 	tst.w	r3, #1
  4012c6:	d0fb      	beq.n	4012c0 <pmc_sleep+0x1c4>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  4012c8:	4b18      	ldr	r3, [pc, #96]	; (40132c <pmc_sleep+0x230>)
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4012d0:	d108      	bne.n	4012e4 <pmc_sleep+0x1e8>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012d2:	4a16      	ldr	r2, [pc, #88]	; (40132c <pmc_sleep+0x230>)
  4012d4:	6a11      	ldr	r1, [r2, #32]
  4012d6:	4b23      	ldr	r3, [pc, #140]	; (401364 <pmc_sleep+0x268>)
  4012d8:	430b      	orrs	r3, r1
  4012da:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  4012dc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012de:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  4012e2:	d0fb      	beq.n	4012dc <pmc_sleep+0x1e0>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012e4:	4a11      	ldr	r2, [pc, #68]	; (40132c <pmc_sleep+0x230>)
  4012e6:	6a11      	ldr	r1, [r2, #32]
					| CKGR_MOR_KEY_PASSWD;
  4012e8:	4b18      	ldr	r3, [pc, #96]	; (40134c <pmc_sleep+0x250>)
  4012ea:	400b      	ands	r3, r1
  4012ec:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  4012f0:	6213      	str	r3, [r2, #32]
  4012f2:	e78c      	b.n	40120e <pmc_sleep+0x112>
	uint32_t pll_sr = 0;
  4012f4:	2100      	movs	r1, #0
  4012f6:	e793      	b.n	401220 <pmc_sleep+0x124>

		break;
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  4012f8:	4a08      	ldr	r2, [pc, #32]	; (40131c <pmc_sleep+0x220>)
  4012fa:	6913      	ldr	r3, [r2, #16]
  4012fc:	f043 0304 	orr.w	r3, r3, #4
  401300:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  401302:	4a19      	ldr	r2, [pc, #100]	; (401368 <pmc_sleep+0x26c>)
  401304:	4b19      	ldr	r3, [pc, #100]	; (40136c <pmc_sleep+0x270>)
  401306:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  401308:	2201      	movs	r2, #1
  40130a:	4b05      	ldr	r3, [pc, #20]	; (401320 <pmc_sleep+0x224>)
  40130c:	701a      	strb	r2, [r3, #0]
  40130e:	f3bf 8f5f 	dmb	sy
  401312:	b662      	cpsie	i
  __ASM volatile ("wfi");
  401314:	bf30      	wfi
  401316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40131a:	bf00      	nop
  40131c:	e000ed00 	.word	0xe000ed00
  401320:	20400018 	.word	0x20400018
  401324:	004010ad 	.word	0x004010ad
  401328:	204006dc 	.word	0x204006dc
  40132c:	400e0600 	.word	0x400e0600
  401330:	400e0c00 	.word	0x400e0c00
  401334:	00370008 	.word	0x00370008
  401338:	00401039 	.word	0x00401039
  40133c:	fec8ffff 	.word	0xfec8ffff
  401340:	004010b1 	.word	0x004010b1
  401344:	fec8fffc 	.word	0xfec8fffc
  401348:	01370002 	.word	0x01370002
  40134c:	ffc8ff87 	.word	0xffc8ff87
  401350:	07ff0000 	.word	0x07ff0000
  401354:	204006e0 	.word	0x204006e0
  401358:	ffc8fffe 	.word	0xffc8fffe
  40135c:	ffc8fffc 	.word	0xffc8fffc
  401360:	00370001 	.word	0x00370001
  401364:	01370000 	.word	0x01370000
  401368:	a5000004 	.word	0xa5000004
  40136c:	400e1810 	.word	0x400e1810

00401370 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401370:	e7fe      	b.n	401370 <Dummy_Handler>
	...

00401374 <Reset_Handler>:
{
  401374:	b500      	push	{lr}
  401376:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  401378:	4b25      	ldr	r3, [pc, #148]	; (401410 <Reset_Handler+0x9c>)
  40137a:	4a26      	ldr	r2, [pc, #152]	; (401414 <Reset_Handler+0xa0>)
  40137c:	429a      	cmp	r2, r3
  40137e:	d010      	beq.n	4013a2 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  401380:	4b25      	ldr	r3, [pc, #148]	; (401418 <Reset_Handler+0xa4>)
  401382:	4a23      	ldr	r2, [pc, #140]	; (401410 <Reset_Handler+0x9c>)
  401384:	429a      	cmp	r2, r3
  401386:	d20c      	bcs.n	4013a2 <Reset_Handler+0x2e>
  401388:	3b01      	subs	r3, #1
  40138a:	1a9b      	subs	r3, r3, r2
  40138c:	f023 0303 	bic.w	r3, r3, #3
  401390:	3304      	adds	r3, #4
  401392:	4413      	add	r3, r2
  401394:	491f      	ldr	r1, [pc, #124]	; (401414 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  401396:	f851 0b04 	ldr.w	r0, [r1], #4
  40139a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  40139e:	429a      	cmp	r2, r3
  4013a0:	d1f9      	bne.n	401396 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  4013a2:	4b1e      	ldr	r3, [pc, #120]	; (40141c <Reset_Handler+0xa8>)
  4013a4:	4a1e      	ldr	r2, [pc, #120]	; (401420 <Reset_Handler+0xac>)
  4013a6:	429a      	cmp	r2, r3
  4013a8:	d20a      	bcs.n	4013c0 <Reset_Handler+0x4c>
  4013aa:	3b01      	subs	r3, #1
  4013ac:	1a9b      	subs	r3, r3, r2
  4013ae:	f023 0303 	bic.w	r3, r3, #3
  4013b2:	3304      	adds	r3, #4
  4013b4:	4413      	add	r3, r2
                *pDest++ = 0;
  4013b6:	2100      	movs	r1, #0
  4013b8:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  4013bc:	4293      	cmp	r3, r2
  4013be:	d1fb      	bne.n	4013b8 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4013c0:	4a18      	ldr	r2, [pc, #96]	; (401424 <Reset_Handler+0xb0>)
  4013c2:	4b19      	ldr	r3, [pc, #100]	; (401428 <Reset_Handler+0xb4>)
  4013c4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4013c8:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4013ca:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4013ce:	fab3 f383 	clz	r3, r3
  4013d2:	095b      	lsrs	r3, r3, #5
  4013d4:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  4013d6:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4013d8:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4013dc:	2200      	movs	r2, #0
  4013de:	4b13      	ldr	r3, [pc, #76]	; (40142c <Reset_Handler+0xb8>)
  4013e0:	701a      	strb	r2, [r3, #0]
	return flags;
  4013e2:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4013e4:	4a12      	ldr	r2, [pc, #72]	; (401430 <Reset_Handler+0xbc>)
  4013e6:	6813      	ldr	r3, [r2, #0]
  4013e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4013ec:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4013ee:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4013f2:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4013f6:	b129      	cbz	r1, 401404 <Reset_Handler+0x90>
		cpu_irq_enable();
  4013f8:	2201      	movs	r2, #1
  4013fa:	4b0c      	ldr	r3, [pc, #48]	; (40142c <Reset_Handler+0xb8>)
  4013fc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  4013fe:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401402:	b662      	cpsie	i
        __libc_init_array();
  401404:	4b0b      	ldr	r3, [pc, #44]	; (401434 <Reset_Handler+0xc0>)
  401406:	4798      	blx	r3
        main();
  401408:	4b0b      	ldr	r3, [pc, #44]	; (401438 <Reset_Handler+0xc4>)
  40140a:	4798      	blx	r3
  40140c:	e7fe      	b.n	40140c <Reset_Handler+0x98>
  40140e:	bf00      	nop
  401410:	20400000 	.word	0x20400000
  401414:	00402378 	.word	0x00402378
  401418:	2040044c 	.word	0x2040044c
  40141c:	20400708 	.word	0x20400708
  401420:	2040044c 	.word	0x2040044c
  401424:	e000ed00 	.word	0xe000ed00
  401428:	00400000 	.word	0x00400000
  40142c:	20400018 	.word	0x20400018
  401430:	e000ed88 	.word	0xe000ed88
  401434:	00401791 	.word	0x00401791
  401438:	00401701 	.word	0x00401701

0040143c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  40143c:	4b3b      	ldr	r3, [pc, #236]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40143e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401440:	f003 0303 	and.w	r3, r3, #3
  401444:	2b01      	cmp	r3, #1
  401446:	d01d      	beq.n	401484 <SystemCoreClockUpdate+0x48>
  401448:	b183      	cbz	r3, 40146c <SystemCoreClockUpdate+0x30>
  40144a:	2b02      	cmp	r3, #2
  40144c:	d036      	beq.n	4014bc <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  40144e:	4b37      	ldr	r3, [pc, #220]	; (40152c <SystemCoreClockUpdate+0xf0>)
  401450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401452:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401456:	2b70      	cmp	r3, #112	; 0x70
  401458:	d05f      	beq.n	40151a <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40145a:	4b34      	ldr	r3, [pc, #208]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40145c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40145e:	4934      	ldr	r1, [pc, #208]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401460:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401464:	680b      	ldr	r3, [r1, #0]
  401466:	40d3      	lsrs	r3, r2
  401468:	600b      	str	r3, [r1, #0]
  40146a:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40146c:	4b31      	ldr	r3, [pc, #196]	; (401534 <SystemCoreClockUpdate+0xf8>)
  40146e:	695b      	ldr	r3, [r3, #20]
  401470:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401474:	bf14      	ite	ne
  401476:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40147a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40147e:	4b2c      	ldr	r3, [pc, #176]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401480:	601a      	str	r2, [r3, #0]
  401482:	e7e4      	b.n	40144e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401484:	4b29      	ldr	r3, [pc, #164]	; (40152c <SystemCoreClockUpdate+0xf0>)
  401486:	6a1b      	ldr	r3, [r3, #32]
  401488:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40148c:	d003      	beq.n	401496 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40148e:	4a2a      	ldr	r2, [pc, #168]	; (401538 <SystemCoreClockUpdate+0xfc>)
  401490:	4b27      	ldr	r3, [pc, #156]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401492:	601a      	str	r2, [r3, #0]
  401494:	e7db      	b.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401496:	4a29      	ldr	r2, [pc, #164]	; (40153c <SystemCoreClockUpdate+0x100>)
  401498:	4b25      	ldr	r3, [pc, #148]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40149a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40149c:	4b23      	ldr	r3, [pc, #140]	; (40152c <SystemCoreClockUpdate+0xf0>)
  40149e:	6a1b      	ldr	r3, [r3, #32]
  4014a0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014a4:	2b10      	cmp	r3, #16
  4014a6:	d005      	beq.n	4014b4 <SystemCoreClockUpdate+0x78>
  4014a8:	2b20      	cmp	r3, #32
  4014aa:	d1d0      	bne.n	40144e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  4014ac:	4a22      	ldr	r2, [pc, #136]	; (401538 <SystemCoreClockUpdate+0xfc>)
  4014ae:	4b20      	ldr	r3, [pc, #128]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014b0:	601a      	str	r2, [r3, #0]
          break;
  4014b2:	e7cc      	b.n	40144e <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  4014b4:	4a22      	ldr	r2, [pc, #136]	; (401540 <SystemCoreClockUpdate+0x104>)
  4014b6:	4b1e      	ldr	r3, [pc, #120]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014b8:	601a      	str	r2, [r3, #0]
          break;
  4014ba:	e7c8      	b.n	40144e <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4014bc:	4b1b      	ldr	r3, [pc, #108]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014be:	6a1b      	ldr	r3, [r3, #32]
  4014c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014c4:	d016      	beq.n	4014f4 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4014c6:	4a1c      	ldr	r2, [pc, #112]	; (401538 <SystemCoreClockUpdate+0xfc>)
  4014c8:	4b19      	ldr	r3, [pc, #100]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014ca:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4014cc:	4b17      	ldr	r3, [pc, #92]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014d0:	f003 0303 	and.w	r3, r3, #3
  4014d4:	2b02      	cmp	r3, #2
  4014d6:	d1ba      	bne.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014d8:	4a14      	ldr	r2, [pc, #80]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014da:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
  4014de:	4814      	ldr	r0, [pc, #80]	; (401530 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4014e0:	f3c1 410a 	ubfx	r1, r1, #16, #11
  4014e4:	6803      	ldr	r3, [r0, #0]
  4014e6:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4014ea:	b2d2      	uxtb	r2, r2
  4014ec:	fbb3 f3f2 	udiv	r3, r3, r2
  4014f0:	6003      	str	r3, [r0, #0]
  4014f2:	e7ac      	b.n	40144e <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014f4:	4a11      	ldr	r2, [pc, #68]	; (40153c <SystemCoreClockUpdate+0x100>)
  4014f6:	4b0e      	ldr	r3, [pc, #56]	; (401530 <SystemCoreClockUpdate+0xf4>)
  4014f8:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4014fa:	4b0c      	ldr	r3, [pc, #48]	; (40152c <SystemCoreClockUpdate+0xf0>)
  4014fc:	6a1b      	ldr	r3, [r3, #32]
  4014fe:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401502:	2b10      	cmp	r3, #16
  401504:	d005      	beq.n	401512 <SystemCoreClockUpdate+0xd6>
  401506:	2b20      	cmp	r3, #32
  401508:	d1e0      	bne.n	4014cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40150a:	4a0b      	ldr	r2, [pc, #44]	; (401538 <SystemCoreClockUpdate+0xfc>)
  40150c:	4b08      	ldr	r3, [pc, #32]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40150e:	601a      	str	r2, [r3, #0]
          break;
  401510:	e7dc      	b.n	4014cc <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  401512:	4a0b      	ldr	r2, [pc, #44]	; (401540 <SystemCoreClockUpdate+0x104>)
  401514:	4b06      	ldr	r3, [pc, #24]	; (401530 <SystemCoreClockUpdate+0xf4>)
  401516:	601a      	str	r2, [r3, #0]
          break;
  401518:	e7d8      	b.n	4014cc <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  40151a:	4a05      	ldr	r2, [pc, #20]	; (401530 <SystemCoreClockUpdate+0xf4>)
  40151c:	6813      	ldr	r3, [r2, #0]
  40151e:	4909      	ldr	r1, [pc, #36]	; (401544 <SystemCoreClockUpdate+0x108>)
  401520:	fba1 1303 	umull	r1, r3, r1, r3
  401524:	085b      	lsrs	r3, r3, #1
  401526:	6013      	str	r3, [r2, #0]
  401528:	4770      	bx	lr
  40152a:	bf00      	nop
  40152c:	400e0600 	.word	0x400e0600
  401530:	2040001c 	.word	0x2040001c
  401534:	400e1810 	.word	0x400e1810
  401538:	00b71b00 	.word	0x00b71b00
  40153c:	003d0900 	.word	0x003d0900
  401540:	007a1200 	.word	0x007a1200
  401544:	aaaaaaab 	.word	0xaaaaaaab

00401548 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401548:	4b16      	ldr	r3, [pc, #88]	; (4015a4 <system_init_flash+0x5c>)
  40154a:	4298      	cmp	r0, r3
  40154c:	d913      	bls.n	401576 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  40154e:	4b16      	ldr	r3, [pc, #88]	; (4015a8 <system_init_flash+0x60>)
  401550:	4298      	cmp	r0, r3
  401552:	d915      	bls.n	401580 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  401554:	4b15      	ldr	r3, [pc, #84]	; (4015ac <system_init_flash+0x64>)
  401556:	4298      	cmp	r0, r3
  401558:	d916      	bls.n	401588 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  40155a:	4b15      	ldr	r3, [pc, #84]	; (4015b0 <system_init_flash+0x68>)
  40155c:	4298      	cmp	r0, r3
  40155e:	d917      	bls.n	401590 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401560:	4b14      	ldr	r3, [pc, #80]	; (4015b4 <system_init_flash+0x6c>)
  401562:	4298      	cmp	r0, r3
  401564:	d918      	bls.n	401598 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  401566:	4b14      	ldr	r3, [pc, #80]	; (4015b8 <system_init_flash+0x70>)
  401568:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40156a:	bf94      	ite	ls
  40156c:	4a13      	ldrls	r2, [pc, #76]	; (4015bc <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  40156e:	4a14      	ldrhi	r2, [pc, #80]	; (4015c0 <system_init_flash+0x78>)
  401570:	4b14      	ldr	r3, [pc, #80]	; (4015c4 <system_init_flash+0x7c>)
  401572:	601a      	str	r2, [r3, #0]
  401574:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401576:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40157a:	4b12      	ldr	r3, [pc, #72]	; (4015c4 <system_init_flash+0x7c>)
  40157c:	601a      	str	r2, [r3, #0]
  40157e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401580:	4a11      	ldr	r2, [pc, #68]	; (4015c8 <system_init_flash+0x80>)
  401582:	4b10      	ldr	r3, [pc, #64]	; (4015c4 <system_init_flash+0x7c>)
  401584:	601a      	str	r2, [r3, #0]
  401586:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401588:	4a10      	ldr	r2, [pc, #64]	; (4015cc <system_init_flash+0x84>)
  40158a:	4b0e      	ldr	r3, [pc, #56]	; (4015c4 <system_init_flash+0x7c>)
  40158c:	601a      	str	r2, [r3, #0]
  40158e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401590:	4a0f      	ldr	r2, [pc, #60]	; (4015d0 <system_init_flash+0x88>)
  401592:	4b0c      	ldr	r3, [pc, #48]	; (4015c4 <system_init_flash+0x7c>)
  401594:	601a      	str	r2, [r3, #0]
  401596:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401598:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40159c:	4b09      	ldr	r3, [pc, #36]	; (4015c4 <system_init_flash+0x7c>)
  40159e:	601a      	str	r2, [r3, #0]
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop
  4015a4:	015ef3bf 	.word	0x015ef3bf
  4015a8:	02bde77f 	.word	0x02bde77f
  4015ac:	041cdb3f 	.word	0x041cdb3f
  4015b0:	057bceff 	.word	0x057bceff
  4015b4:	06dac2bf 	.word	0x06dac2bf
  4015b8:	0839b67f 	.word	0x0839b67f
  4015bc:	04000500 	.word	0x04000500
  4015c0:	04000600 	.word	0x04000600
  4015c4:	400e0c00 	.word	0x400e0c00
  4015c8:	04000100 	.word	0x04000100
  4015cc:	04000200 	.word	0x04000200
  4015d0:	04000300 	.word	0x04000300

004015d4 <pin_toggle>:

void LED_init(int estado);
void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq);
void pin_toggle(Pio *pio, uint32_t mask);

void pin_toggle(Pio *pio, uint32_t mask) {
  4015d4:	b538      	push	{r3, r4, r5, lr}
  4015d6:	4604      	mov	r4, r0
  4015d8:	460d      	mov	r5, r1
	if(pio_get_output_data_status(pio, mask))
  4015da:	4b06      	ldr	r3, [pc, #24]	; (4015f4 <pin_toggle+0x20>)
  4015dc:	4798      	blx	r3
  4015de:	b920      	cbnz	r0, 4015ea <pin_toggle+0x16>
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
  4015e0:	4629      	mov	r1, r5
  4015e2:	4620      	mov	r0, r4
  4015e4:	4b04      	ldr	r3, [pc, #16]	; (4015f8 <pin_toggle+0x24>)
  4015e6:	4798      	blx	r3
  4015e8:	bd38      	pop	{r3, r4, r5, pc}
	pio_clear(pio, mask);
  4015ea:	4629      	mov	r1, r5
  4015ec:	4620      	mov	r0, r4
  4015ee:	4b03      	ldr	r3, [pc, #12]	; (4015fc <pin_toggle+0x28>)
  4015f0:	4798      	blx	r3
  4015f2:	bd38      	pop	{r3, r4, r5, pc}
  4015f4:	00400e71 	.word	0x00400e71
  4015f8:	00400ce9 	.word	0x00400ce9
  4015fc:	00400ced 	.word	0x00400ced

00401600 <LED_init>:
}

void LED_init(int estado) {
  401600:	b510      	push	{r4, lr}
  401602:	b082      	sub	sp, #8
  401604:	4604      	mov	r4, r0
	pmc_enable_periph_clk(LED1_OLED_PIO_ID);
  401606:	200a      	movs	r0, #10
  401608:	4b05      	ldr	r3, [pc, #20]	; (401620 <LED_init+0x20>)
  40160a:	4798      	blx	r3
	pio_set_output(LED1_OLED_PIO, LED1_OLED_PIO_IDX_MASK, estado, 0, 0);
  40160c:	2300      	movs	r3, #0
  40160e:	9300      	str	r3, [sp, #0]
  401610:	4622      	mov	r2, r4
  401612:	2101      	movs	r1, #1
  401614:	4803      	ldr	r0, [pc, #12]	; (401624 <LED_init+0x24>)
  401616:	4c04      	ldr	r4, [pc, #16]	; (401628 <LED_init+0x28>)
  401618:	47a0      	blx	r4
};
  40161a:	b002      	add	sp, #8
  40161c:	bd10      	pop	{r4, pc}
  40161e:	bf00      	nop
  401620:	00401059 	.word	0x00401059
  401624:	400e0e00 	.word	0x400e0e00
  401628:	00400db9 	.word	0x00400db9

0040162c <TC1_Handler>:

void TC1_Handler(void) {
  40162c:	b500      	push	{lr}
  40162e:	b083      	sub	sp, #12
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC0, 1);
  401630:	2101      	movs	r1, #1
  401632:	4805      	ldr	r0, [pc, #20]	; (401648 <TC1_Handler+0x1c>)
  401634:	4b05      	ldr	r3, [pc, #20]	; (40164c <TC1_Handler+0x20>)
  401636:	4798      	blx	r3
  401638:	9001      	str	r0, [sp, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED1_OLED_PIO, LED1_OLED_PIO_IDX_MASK);  
  40163a:	2101      	movs	r1, #1
  40163c:	4804      	ldr	r0, [pc, #16]	; (401650 <TC1_Handler+0x24>)
  40163e:	4b05      	ldr	r3, [pc, #20]	; (401654 <TC1_Handler+0x28>)
  401640:	4798      	blx	r3
}
  401642:	b003      	add	sp, #12
  401644:	f85d fb04 	ldr.w	pc, [sp], #4
  401648:	4000c000 	.word	0x4000c000
  40164c:	00400329 	.word	0x00400329
  401650:	400e0e00 	.word	0x400e0e00
  401654:	004015d5 	.word	0x004015d5

00401658 <TC_init>:

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  401658:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40165c:	b085      	sub	sp, #20
  40165e:	4606      	mov	r6, r0
  401660:	460c      	mov	r4, r1
  401662:	4617      	mov	r7, r2
  401664:	4698      	mov	r8, r3
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();

	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC);
  401666:	4608      	mov	r0, r1
  401668:	4b1c      	ldr	r3, [pc, #112]	; (4016dc <TC_init+0x84>)
  40166a:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  40166c:	4d1c      	ldr	r5, [pc, #112]	; (4016e0 <TC_init+0x88>)
  40166e:	9500      	str	r5, [sp, #0]
  401670:	ab02      	add	r3, sp, #8
  401672:	aa03      	add	r2, sp, #12
  401674:	4629      	mov	r1, r5
  401676:	4640      	mov	r0, r8
  401678:	f8df 9080 	ldr.w	r9, [pc, #128]	; 4016fc <TC_init+0xa4>
  40167c:	47c8      	blx	r9
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40167e:	9a02      	ldr	r2, [sp, #8]
  401680:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401684:	4639      	mov	r1, r7
  401686:	4630      	mov	r0, r6
  401688:	4b16      	ldr	r3, [pc, #88]	; (4016e4 <TC_init+0x8c>)
  40168a:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  40168c:	9a03      	ldr	r2, [sp, #12]
  40168e:	fbb5 f2f2 	udiv	r2, r5, r2
  401692:	fbb2 f2f8 	udiv	r2, r2, r8
  401696:	4639      	mov	r1, r7
  401698:	4630      	mov	r0, r6
  40169a:	4b13      	ldr	r3, [pc, #76]	; (4016e8 <TC_init+0x90>)
  40169c:	4798      	blx	r3

	/* Configura NVIC*/
	NVIC_SetPriority(ID_TC, 4);
  40169e:	b263      	sxtb	r3, r4
  if(IRQn < 0) {
  4016a0:	2b00      	cmp	r3, #0
  4016a2:	db13      	blt.n	4016cc <TC_init+0x74>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4016a4:	4a11      	ldr	r2, [pc, #68]	; (4016ec <TC_init+0x94>)
  4016a6:	2180      	movs	r1, #128	; 0x80
  4016a8:	54d1      	strb	r1, [r2, r3]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4016aa:	095b      	lsrs	r3, r3, #5
  4016ac:	f004 041f 	and.w	r4, r4, #31
  4016b0:	2201      	movs	r2, #1
  4016b2:	fa02 f404 	lsl.w	r4, r2, r4
  4016b6:	4a0e      	ldr	r2, [pc, #56]	; (4016f0 <TC_init+0x98>)
  4016b8:	f842 4023 	str.w	r4, [r2, r3, lsl #2]
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  4016bc:	2210      	movs	r2, #16
  4016be:	4639      	mov	r1, r7
  4016c0:	4630      	mov	r0, r6
  4016c2:	4b0c      	ldr	r3, [pc, #48]	; (4016f4 <TC_init+0x9c>)
  4016c4:	4798      	blx	r3
}
  4016c6:	b005      	add	sp, #20
  4016c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4016cc:	f004 010f 	and.w	r1, r4, #15
  4016d0:	4a09      	ldr	r2, [pc, #36]	; (4016f8 <TC_init+0xa0>)
  4016d2:	440a      	add	r2, r1
  4016d4:	2180      	movs	r1, #128	; 0x80
  4016d6:	7611      	strb	r1, [r2, #24]
  4016d8:	e7e7      	b.n	4016aa <TC_init+0x52>
  4016da:	bf00      	nop
  4016dc:	00401059 	.word	0x00401059
  4016e0:	11e1a300 	.word	0x11e1a300
  4016e4:	004002f7 	.word	0x004002f7
  4016e8:	00400319 	.word	0x00400319
  4016ec:	e000e400 	.word	0xe000e400
  4016f0:	e000e100 	.word	0xe000e100
  4016f4:	00400321 	.word	0x00400321
  4016f8:	e000ecfc 	.word	0xe000ecfc
  4016fc:	00400331 	.word	0x00400331

00401700 <main>:

int main (void)
{
  401700:	b500      	push	{lr}
  401702:	b083      	sub	sp, #12
	board_init();
  401704:	4b15      	ldr	r3, [pc, #84]	; (40175c <main+0x5c>)
  401706:	4798      	blx	r3
	sysclk_init();
  401708:	4b15      	ldr	r3, [pc, #84]	; (401760 <main+0x60>)
  40170a:	4798      	blx	r3
	
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40170c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401710:	4b14      	ldr	r3, [pc, #80]	; (401764 <main+0x64>)
  401712:	605a      	str	r2, [r3, #4]
	delay_init();

  // Init OLED
	gfx_mono_ssd1306_init();
  401714:	4b14      	ldr	r3, [pc, #80]	; (401768 <main+0x68>)
  401716:	4798      	blx	r3
	gfx_mono_draw_filled_circle(20, 16, 16, GFX_PIXEL_SET, GFX_WHOLE);
  401718:	23ff      	movs	r3, #255	; 0xff
  40171a:	9300      	str	r3, [sp, #0]
  40171c:	2301      	movs	r3, #1
  40171e:	2210      	movs	r2, #16
  401720:	4611      	mov	r1, r2
  401722:	2014      	movs	r0, #20
  401724:	4c11      	ldr	r4, [pc, #68]	; (40176c <main+0x6c>)
  401726:	47a0      	blx	r4
	gfx_mono_draw_string("mundo", 50,16, &sysfont);
  401728:	4b11      	ldr	r3, [pc, #68]	; (401770 <main+0x70>)
  40172a:	2210      	movs	r2, #16
  40172c:	2132      	movs	r1, #50	; 0x32
  40172e:	4811      	ldr	r0, [pc, #68]	; (401774 <main+0x74>)
  401730:	4c11      	ldr	r4, [pc, #68]	; (401778 <main+0x78>)
  401732:	47a0      	blx	r4
	
	LED_init(1);
  401734:	2001      	movs	r0, #1
  401736:	4b11      	ldr	r3, [pc, #68]	; (40177c <main+0x7c>)
  401738:	4798      	blx	r3
	TC_init(TC0, ID_TC1, 1, 4);
  40173a:	4c11      	ldr	r4, [pc, #68]	; (401780 <main+0x80>)
  40173c:	2304      	movs	r3, #4
  40173e:	2201      	movs	r2, #1
  401740:	2118      	movs	r1, #24
  401742:	4620      	mov	r0, r4
  401744:	4d0f      	ldr	r5, [pc, #60]	; (401784 <main+0x84>)
  401746:	47a8      	blx	r5
	tc_start(TC0, 1);
  401748:	2101      	movs	r1, #1
  40174a:	4620      	mov	r0, r4
  40174c:	4b0e      	ldr	r3, [pc, #56]	; (401788 <main+0x88>)
  40174e:	4798      	blx	r3
  
  

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401750:	2502      	movs	r5, #2
  401752:	4c0e      	ldr	r4, [pc, #56]	; (40178c <main+0x8c>)
  401754:	4628      	mov	r0, r5
  401756:	47a0      	blx	r4
  401758:	e7fc      	b.n	401754 <main+0x54>
  40175a:	bf00      	nop
  40175c:	00400ba9 	.word	0x00400ba9
  401760:	00400b39 	.word	0x00400b39
  401764:	400e1850 	.word	0x400e1850
  401768:	004007d5 	.word	0x004007d5
  40176c:	00400575 	.word	0x00400575
  401770:	2040000c 	.word	0x2040000c
  401774:	00402348 	.word	0x00402348
  401778:	0040073d 	.word	0x0040073d
  40177c:	00401601 	.word	0x00401601
  401780:	4000c000 	.word	0x4000c000
  401784:	00401659 	.word	0x00401659
  401788:	00400311 	.word	0x00400311
  40178c:	004010fd 	.word	0x004010fd

00401790 <__libc_init_array>:
  401790:	b570      	push	{r4, r5, r6, lr}
  401792:	4e0f      	ldr	r6, [pc, #60]	; (4017d0 <__libc_init_array+0x40>)
  401794:	4d0f      	ldr	r5, [pc, #60]	; (4017d4 <__libc_init_array+0x44>)
  401796:	1b76      	subs	r6, r6, r5
  401798:	10b6      	asrs	r6, r6, #2
  40179a:	bf18      	it	ne
  40179c:	2400      	movne	r4, #0
  40179e:	d005      	beq.n	4017ac <__libc_init_array+0x1c>
  4017a0:	3401      	adds	r4, #1
  4017a2:	f855 3b04 	ldr.w	r3, [r5], #4
  4017a6:	4798      	blx	r3
  4017a8:	42a6      	cmp	r6, r4
  4017aa:	d1f9      	bne.n	4017a0 <__libc_init_array+0x10>
  4017ac:	4e0a      	ldr	r6, [pc, #40]	; (4017d8 <__libc_init_array+0x48>)
  4017ae:	4d0b      	ldr	r5, [pc, #44]	; (4017dc <__libc_init_array+0x4c>)
  4017b0:	1b76      	subs	r6, r6, r5
  4017b2:	f000 fdcf 	bl	402354 <_init>
  4017b6:	10b6      	asrs	r6, r6, #2
  4017b8:	bf18      	it	ne
  4017ba:	2400      	movne	r4, #0
  4017bc:	d006      	beq.n	4017cc <__libc_init_array+0x3c>
  4017be:	3401      	adds	r4, #1
  4017c0:	f855 3b04 	ldr.w	r3, [r5], #4
  4017c4:	4798      	blx	r3
  4017c6:	42a6      	cmp	r6, r4
  4017c8:	d1f9      	bne.n	4017be <__libc_init_array+0x2e>
  4017ca:	bd70      	pop	{r4, r5, r6, pc}
  4017cc:	bd70      	pop	{r4, r5, r6, pc}
  4017ce:	bf00      	nop
  4017d0:	00402360 	.word	0x00402360
  4017d4:	00402360 	.word	0x00402360
  4017d8:	00402368 	.word	0x00402368
  4017dc:	00402360 	.word	0x00402360

004017e0 <register_fini>:
  4017e0:	4b02      	ldr	r3, [pc, #8]	; (4017ec <register_fini+0xc>)
  4017e2:	b113      	cbz	r3, 4017ea <register_fini+0xa>
  4017e4:	4802      	ldr	r0, [pc, #8]	; (4017f0 <register_fini+0x10>)
  4017e6:	f000 b805 	b.w	4017f4 <atexit>
  4017ea:	4770      	bx	lr
  4017ec:	00000000 	.word	0x00000000
  4017f0:	00401801 	.word	0x00401801

004017f4 <atexit>:
  4017f4:	2300      	movs	r3, #0
  4017f6:	4601      	mov	r1, r0
  4017f8:	461a      	mov	r2, r3
  4017fa:	4618      	mov	r0, r3
  4017fc:	f000 b81e 	b.w	40183c <__register_exitproc>

00401800 <__libc_fini_array>:
  401800:	b538      	push	{r3, r4, r5, lr}
  401802:	4c0a      	ldr	r4, [pc, #40]	; (40182c <__libc_fini_array+0x2c>)
  401804:	4d0a      	ldr	r5, [pc, #40]	; (401830 <__libc_fini_array+0x30>)
  401806:	1b64      	subs	r4, r4, r5
  401808:	10a4      	asrs	r4, r4, #2
  40180a:	d00a      	beq.n	401822 <__libc_fini_array+0x22>
  40180c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  401810:	3b01      	subs	r3, #1
  401812:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401816:	3c01      	subs	r4, #1
  401818:	f855 3904 	ldr.w	r3, [r5], #-4
  40181c:	4798      	blx	r3
  40181e:	2c00      	cmp	r4, #0
  401820:	d1f9      	bne.n	401816 <__libc_fini_array+0x16>
  401822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401826:	f000 bd9f 	b.w	402368 <_fini>
  40182a:	bf00      	nop
  40182c:	00402378 	.word	0x00402378
  401830:	00402374 	.word	0x00402374

00401834 <__retarget_lock_acquire_recursive>:
  401834:	4770      	bx	lr
  401836:	bf00      	nop

00401838 <__retarget_lock_release_recursive>:
  401838:	4770      	bx	lr
  40183a:	bf00      	nop

0040183c <__register_exitproc>:
  40183c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401840:	4d2c      	ldr	r5, [pc, #176]	; (4018f4 <__register_exitproc+0xb8>)
  401842:	4606      	mov	r6, r0
  401844:	6828      	ldr	r0, [r5, #0]
  401846:	4698      	mov	r8, r3
  401848:	460f      	mov	r7, r1
  40184a:	4691      	mov	r9, r2
  40184c:	f7ff fff2 	bl	401834 <__retarget_lock_acquire_recursive>
  401850:	4b29      	ldr	r3, [pc, #164]	; (4018f8 <__register_exitproc+0xbc>)
  401852:	681c      	ldr	r4, [r3, #0]
  401854:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  401858:	2b00      	cmp	r3, #0
  40185a:	d03e      	beq.n	4018da <__register_exitproc+0x9e>
  40185c:	685a      	ldr	r2, [r3, #4]
  40185e:	2a1f      	cmp	r2, #31
  401860:	dc1c      	bgt.n	40189c <__register_exitproc+0x60>
  401862:	f102 0e01 	add.w	lr, r2, #1
  401866:	b176      	cbz	r6, 401886 <__register_exitproc+0x4a>
  401868:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40186c:	2401      	movs	r4, #1
  40186e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  401872:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  401876:	4094      	lsls	r4, r2
  401878:	4320      	orrs	r0, r4
  40187a:	2e02      	cmp	r6, #2
  40187c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  401880:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  401884:	d023      	beq.n	4018ce <__register_exitproc+0x92>
  401886:	3202      	adds	r2, #2
  401888:	f8c3 e004 	str.w	lr, [r3, #4]
  40188c:	6828      	ldr	r0, [r5, #0]
  40188e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  401892:	f7ff ffd1 	bl	401838 <__retarget_lock_release_recursive>
  401896:	2000      	movs	r0, #0
  401898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40189c:	4b17      	ldr	r3, [pc, #92]	; (4018fc <__register_exitproc+0xc0>)
  40189e:	b30b      	cbz	r3, 4018e4 <__register_exitproc+0xa8>
  4018a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4018a4:	f3af 8000 	nop.w
  4018a8:	4603      	mov	r3, r0
  4018aa:	b1d8      	cbz	r0, 4018e4 <__register_exitproc+0xa8>
  4018ac:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4018b0:	6002      	str	r2, [r0, #0]
  4018b2:	2100      	movs	r1, #0
  4018b4:	6041      	str	r1, [r0, #4]
  4018b6:	460a      	mov	r2, r1
  4018b8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4018bc:	f04f 0e01 	mov.w	lr, #1
  4018c0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4018c4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4018c8:	2e00      	cmp	r6, #0
  4018ca:	d0dc      	beq.n	401886 <__register_exitproc+0x4a>
  4018cc:	e7cc      	b.n	401868 <__register_exitproc+0x2c>
  4018ce:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4018d2:	430c      	orrs	r4, r1
  4018d4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4018d8:	e7d5      	b.n	401886 <__register_exitproc+0x4a>
  4018da:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4018de:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4018e2:	e7bb      	b.n	40185c <__register_exitproc+0x20>
  4018e4:	6828      	ldr	r0, [r5, #0]
  4018e6:	f7ff ffa7 	bl	401838 <__retarget_lock_release_recursive>
  4018ea:	f04f 30ff 	mov.w	r0, #4294967295
  4018ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4018f2:	bf00      	nop
  4018f4:	20400448 	.word	0x20400448
  4018f8:	00402350 	.word	0x00402350
  4018fc:	00000000 	.word	0x00000000

00401900 <sysfont_glyphs>:
	...
  401920:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  401930:	00000030 00000000 00000000 006c006c     0...........l.l.
  401940:	006c006c 00000000 00000000 00000000     l.l.............
	...
  401958:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  401968:	00000028 00000000 00000000 003c0010     (.............<.
  401978:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  401990:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  4019a0:	00000088 00000000 00000000 00900060     ............`...
  4019b0:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  4019c8:	00100010 00000010 00000000 00000000     ................
	...
  4019e4:	00100008 00200020 00200020 00200020     .... . . . . . .
  4019f4:	00080010 00000000 00000000 00100020     ............ ...
  401a04:	00080008 00080008 00080008 00200010     .............. .
  401a14:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  401a3c:	00100010 00fe0010 00100010 00000010     ................
	...
  401a64:	00300010 00000020 00000000 00000000     ..0. ...........
  401a74:	00000000 007c0000 00000000 00000000     ......|.........
	...
  401a98:	00300000 00000030 00000000 00000000     ..0.0...........
  401aa8:	00080000 00100008 00200010 00400020     .......... . .@.
  401ab8:	00000040 00000000 00000000 00780000     @.............x.
  401ac8:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  401ae0:	00100000 00500030 00100010 00100010     ....0.P.........
  401af0:	0000007c 00000000 00000000 00700000     |.............p.
  401b00:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401b18:	00700000 00080088 00080030 00880008     ..p.....0.......
  401b28:	00000070 00000000 00000000 00080000     p...............
  401b38:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401b50:	00780000 00800080 000800f0 00080008     ..x.............
  401b60:	000000f0 00000000 00000000 00300000     ..............0.
  401b70:	00800040 008800f0 00880088 00000070     @...........p...
	...
  401b88:	00f80000 00100008 00200010 00400020     .......... . .@.
  401b98:	00000040 00000000 00000000 00700000     @.............p.
  401ba8:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  401bc0:	00700000 00880088 00780088 00100008     ..p.......x.....
  401bd0:	00000060 00000000 00000000 00000000     `...............
  401be0:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  401bfc:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  401c0c:	00000040 00000000 00000000 00100008     @...............
  401c1c:	00400020 00100020 00000008 00000000      .@. ...........
	...
  401c38:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  401c50:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  401c68:	00300000 00080048 00200010 00000000     ..0.H..... .....
  401c78:	00000020 00000000 00000000 00000000      ...............
  401c88:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  401ca0:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  401cb0:	00000044 00000000 00000000 00f80000     D...............
  401cc0:	00840084 008400f8 00840084 000000f8     ................
	...
  401cd8:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  401ce8:	0000003c 00000000 00000000 00f00000     <...............
  401cf8:	00840088 00840084 00880084 000000f0     ................
	...
  401d10:	00f80000 00800080 008000f0 00800080     ................
  401d20:	000000f8 00000000 00000000 00f80000     ................
  401d30:	00800080 008000f8 00800080 00000080     ................
	...
  401d48:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  401d58:	00000038 00000000 00000000 00880000     8...............
  401d68:	00880088 008800f8 00880088 00000088     ................
	...
  401d80:	00f80000 00200020 00200020 00200020     .... . . . . . .
  401d90:	000000f8 00000000 00000000 00f80000     ................
  401da0:	00080008 00080008 00080008 000000f0     ................
	...
  401db8:	00840000 00900088 00d000a0 00840088     ................
  401dc8:	00000084 00000000 00000000 00800000     ................
  401dd8:	00800080 00800080 00800080 000000fc     ................
	...
  401df0:	00840000 00cc00cc 00b400b4 00840084     ................
  401e00:	00000084 00000000 00000000 00840000     ................
  401e10:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  401e28:	00780000 00840084 00840084 00840084     ..x.............
  401e38:	00000078 00000000 00000000 00f80000     x...............
  401e48:	00840084 00f80084 00800080 00000080     ................
	...
  401e60:	00780000 00840084 00840084 00840084     ..x.............
  401e70:	00200078 00000018 00000000 00f80000     x. .............
  401e80:	00840084 00f80084 00840088 00000084     ................
	...
  401e98:	007c0000 00800080 00180060 00040004     ..|.....`.......
  401ea8:	000000f8 00000000 00000000 00f80000     ................
  401eb8:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  401ed0:	00840000 00840084 00840084 00840084     ................
  401ee0:	00000078 00000000 00000000 00840000     x...............
  401ef0:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  401f08:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  401f18:	00000050 00000000 00000000 00880000     P...............
  401f28:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  401f40:	00880000 00880088 00500050 00200020     ........P.P. . .
  401f50:	00000020 00000000 00000000 00fc0000      ...............
  401f60:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  401f78:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  401f88:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  401f98:	00200020 00100020 00100010 00080008      . . ...........
	...
  401fb0:	00080038 00080008 00080008 00080008     8...............
  401fc0:	00080008 00000038 00000000 00280010     ....8.........(.
  401fd0:	00000044 00000000 00000000 00000000     D...............
	...
  401ff8:	00000038 00000000 00000000 00200000     8............. .
  402008:	00000010 00000000 00000000 00000000     ................
	...
  402024:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  40203c:	00800080 00f80080 00840084 00840084     ................
  40204c:	000000f8 00000000 00000000 00000000     ................
  40205c:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  402074:	00040004 007c0004 00840084 008c0084     ......|.........
  402084:	00000074 00000000 00000000 00000000     t...............
  402094:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  4020ac:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  4020bc:	000000fc 00000000 00000000 00000000     ................
  4020cc:	007c0000 00840084 00840084 0004007c     ..|.........|...
  4020dc:	00000078 00000000 00800080 00b80080     x...............
  4020ec:	008400c4 00840084 00000084 00000000     ................
  4020fc:	00000000 00100000 00700000 00100010     ..........p.....
  40210c:	00100010 0000007c 00000000 00000000     ....|...........
  40211c:	00080000 00780000 00080008 00080008     ......x.........
  40212c:	00080008 00700008 00000000 00800080     ......p.........
  40213c:	00880080 00a00090 008800d0 00000088     ................
	...
  402154:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  402164:	000000f8 00000000 00000000 00000000     ................
  402174:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  402190:	00b80000 008400c4 00840084 00000084     ................
	...
  4021ac:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  4021c8:	00b80000 008400c4 00840084 008000f8     ................
  4021d8:	00000080 00000000 00000000 007c0000     ..............|.
  4021e8:	00840084 00840084 0004007c 00000004     ........|.......
	...
  402200:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  40221c:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  402238:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  402254:	00880000 00880088 00880088 0000007c     ............|...
	...
  402270:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  40228c:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  4022a8:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  4022c4:	00840000 00480084 00300048 00200010     ......H.H.0... .
  4022d4:	00000040 00000000 00000000 00f80000     @...............
  4022e4:	00100008 00400020 000000f8 00000000     .... .@.........
  4022f4:	00000000 00200010 00100020 00200020     ...... . ... . .
  402304:	00200010 00100020 00000000 00000000     .. . ...........
  402314:	00100010 00100010 00000000 00100010     ................
  402324:	00100010 00000000 00000000 00100020     ............ ...
  402334:	00200010 00100010 00100020 00200010     .. ..... ..... .
  402344:	00000000 646e756d 0000006f              ....mundo...

00402350 <_global_impure_ptr>:
  402350:	20400020                                 .@ 

00402354 <_init>:
  402354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402356:	bf00      	nop
  402358:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40235a:	bc08      	pop	{r3}
  40235c:	469e      	mov	lr, r3
  40235e:	4770      	bx	lr

00402360 <__init_array_start>:
  402360:	004017e1 	.word	0x004017e1

00402364 <__frame_dummy_init_array_entry>:
  402364:	00400165                                e.@.

00402368 <_fini>:
  402368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40236a:	bf00      	nop
  40236c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40236e:	bc08      	pop	{r3}
  402370:	469e      	mov	lr, r3
  402372:	4770      	bx	lr

00402374 <__fini_array_start>:
  402374:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 1900 0040 0e0a 7d20               ......@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <impure_data>:
20400020:	0000 0000 030c 2040 0374 2040 03dc 2040     ......@ t.@ ..@ 
	...
204000c8:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d8:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400448 <__atexit_recursive_mutex>:
20400448:	06e4 2040                                   ..@ 
