<stg><name>kernel</name>


<trans_list>

<trans id="24" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="25" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="28" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="30" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="64" op_0_bw="64">
<![CDATA[
entry:0 %x_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="x_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:5 %call_ln0 = call void @kernel_Pipeline_VITIS_LOOP_22_1, i64 %x_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
entry:6 %x_loc_load = load i64 %x_loc

]]></Node>
<StgValue><ssdm name="x_loc_load"/></StgValue>
</operation>

<operation id="13" st_id="3" stage="6" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="14" st_id="4" stage="5" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="15" st_id="5" stage="4" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="16" st_id="6" stage="3" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="17" st_id="7" stage="2" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="18" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln19 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln19"/></StgValue>
</operation>

<operation id="20" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %terms

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %terms, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="8" stage="1" lat="6">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:7 %pi = dmul i64 %x_loc_load, i64 4

]]></Node>
<StgValue><ssdm name="pi"/></StgValue>
</operation>

<operation id="23" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="64">
<![CDATA[
entry:8 %ret_ln31 = ret i64 %pi

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="terms" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="terms"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="33" from="StgValue_32" to="x_loc" fromId="32" toId="9">
</dataflow>
<dataflow id="35" from="kernel_Pipeline_VITIS_LOOP_22_1" to="call_ln0" fromId="34" toId="10">
</dataflow>
<dataflow id="36" from="x_loc" to="call_ln0" fromId="9" toId="10">
</dataflow>
<dataflow id="37" from="kernel_Pipeline_VITIS_LOOP_22_1" to="call_ln0" fromId="34" toId="11">
</dataflow>
<dataflow id="38" from="x_loc" to="call_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="39" from="x_loc" to="x_loc_load" fromId="9" toId="12">
</dataflow>
<dataflow id="40" from="x_loc_load" to="pi" fromId="12" toId="13">
</dataflow>
<dataflow id="42" from="StgValue_41" to="pi" fromId="41" toId="13">
</dataflow>
<dataflow id="43" from="x_loc_load" to="pi" fromId="12" toId="14">
</dataflow>
<dataflow id="44" from="StgValue_41" to="pi" fromId="41" toId="14">
</dataflow>
<dataflow id="45" from="x_loc_load" to="pi" fromId="12" toId="15">
</dataflow>
<dataflow id="46" from="StgValue_41" to="pi" fromId="41" toId="15">
</dataflow>
<dataflow id="47" from="x_loc_load" to="pi" fromId="12" toId="16">
</dataflow>
<dataflow id="48" from="StgValue_41" to="pi" fromId="41" toId="16">
</dataflow>
<dataflow id="49" from="x_loc_load" to="pi" fromId="12" toId="17">
</dataflow>
<dataflow id="50" from="StgValue_41" to="pi" fromId="41" toId="17">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="18">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specbitsmap_ln0" fromId="53" toId="18">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln19" fromId="55" toId="19">
</dataflow>
<dataflow id="58" from="empty_1" to="spectopmodule_ln19" fromId="57" toId="19">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="51" toId="20">
</dataflow>
<dataflow id="60" from="terms" to="specbitsmap_ln0" fromId="31" toId="20">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="61" toId="21">
</dataflow>
<dataflow id="63" from="terms" to="specinterface_ln0" fromId="31" toId="21">
</dataflow>
<dataflow id="65" from="empty" to="specinterface_ln0" fromId="64" toId="21">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="68" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="70" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="71" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="72" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="74" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="75" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="76" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="77" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="78" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="79" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="80" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="81" from="empty_0" to="specinterface_ln0" fromId="69" toId="21">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specinterface_ln0" fromId="82" toId="21">
</dataflow>
<dataflow id="84" from="StgValue_66" to="specinterface_ln0" fromId="66" toId="21">
</dataflow>
<dataflow id="85" from="x_loc_load" to="pi" fromId="12" toId="22">
</dataflow>
<dataflow id="86" from="StgValue_41" to="pi" fromId="41" toId="22">
</dataflow>
<dataflow id="87" from="pi" to="ret_ln31" fromId="22" toId="23">
</dataflow>
</dataflows>


</stg>
