<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab03_kjb5568_rjl5336.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="AdderSubtractor_nbit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="AdderSubtractor_nbit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="AdderSubtractor_nbit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="AdderSubtractor_nbit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AdderSubtractor_nbit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="AdderSubtractor_nbit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="AdderSubtractor_nbit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="AdderSubtractor_nbit.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="AdderSubtractor_nbit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Average.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Average.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Average.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Average_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Average_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Average_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CompareGRT_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CompareGRT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CompareGRT_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab03_Kjb5568_rjl5336_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab03_Kjb5568_rjl5336_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab03_Kjb5568_rjl5336_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab03_Kjb5568_rjl5336_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab03_Kjb5568_rjl5336_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab03_Kjb5568_rjl5336_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab03_Kjb5568_rjl5336_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab03_Kjb5568_rjl5336_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab03_Kjb5568_rjl5336_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab03_Kjb5568_rjl5336_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab03_Kjb5568_rjl5336_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab03_Kjb5568_rjl5336_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab03_Kjb5568_rjl5336_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab03_Kjb5568_rjl5336_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab02_kjb5568_rjl5336.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab02_kjb5568_rjl5336.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab02_kjb5568_rjl5336.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab02_kjb5568_rjl5336.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab02_kjb5568_rjl5336.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab02_kjb5568_rjl5336.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab02_kjb5568_rjl5336.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab02_kjb5568_rjl5336.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab02_kjb5568_rjl5336_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab03_kjb5568_rjl5336_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab03_kjb5568_rjl5336_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab03_kjb5568_rjl5336_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="maximum.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="maximum.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="maximum.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="minimum.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="minimum.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="minimum.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="threeto8encoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="threeto8encoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="threeto8encoder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1442175461" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1442175461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442199007" xil_pn:in_ck="4126519968827479612" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1442199007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1442195161" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7740280977458559362" xil_pn:start_ts="1442195161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442195161" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7245223284062634332" xil_pn:start_ts="1442195161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442175462" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2154459184791357199" xil_pn:start_ts="1442175462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442199007" xil_pn:in_ck="4126519968827479612" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1442199007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1442199012" xil_pn:in_ck="4126519968827479612" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2790715865830408481" xil_pn:start_ts="1442199007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1442199013" xil_pn:in_ck="3208711608745024394" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8488681146572427636" xil_pn:start_ts="1442199012">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1441827937" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1441827936">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3026232237226206741" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2154459184791357199" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7072787622676335667" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442204991" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6043029170914604485" xil_pn:start_ts="1442204991">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442378798" xil_pn:in_ck="8868097048096653886" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-5797791458814746504" xil_pn:start_ts="1442378783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="AdderSubtractor_nbit.ngr"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.lso"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngc"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngr"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.prj"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.stx"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.syr"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.xst"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1442206948" xil_pn:in_ck="43575121159833474" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2642011056831776610" xil_pn:start_ts="1442206948">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1442378812" xil_pn:in_ck="-7694960196472041110" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7566056654844710388" xil_pn:start_ts="1442378798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.bld"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ngd"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442378835" xil_pn:in_ck="-3500038681383813293" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1442378812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.pcf"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.map"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.mrp"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.ncd"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.ngm"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_map.xrpt"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_summary.xml"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442378872" xil_pn:in_ck="-7532780648180923380" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1442378835">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ncd"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.pad"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.par"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ptwx"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.unroutes"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.xpi"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_pad.csv"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_pad.txt"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1442378910" xil_pn:in_ck="-3561283219643203795" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1442378872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab03_kjb5568_rjl5336_top.bgn"/>
      <outfile xil_pn:name="lab03_kjb5568_rjl5336_top.bit"/>
      <outfile xil_pn:name="lab03_kjb5568_rjl5336_top.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1442375552" xil_pn:in_ck="2862902997070681399" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1442375550">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1442378872" xil_pn:in_ck="2223601507567412815" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1442378857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.twr"/>
      <outfile xil_pn:name="Lab03_Kjb5568_rjl5336_top.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
