../Core/Src/reg_rw.c:25:6:fpga_comms_init	1
../Core/Src/reg_rw.c:37:17:fpga_comms_write	9
../Core/Src/reg_rw.c:92:17:fpga_comms_read	10
