<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch 2/2] ARM: semihosting entry cleanup
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-December/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/2%5D%20ARM%3A%20semihosting%20entry%20cleanup&In-Reply-To=%3C200912041632.55807.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="013342.html">
   <LINK REL="Next"  HREF="013347.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch 2/2] ARM: semihosting entry cleanup</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%202/2%5D%20ARM%3A%20semihosting%20entry%20cleanup&In-Reply-To=%3C200912041632.55807.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch 2/2] ARM: semihosting entry cleanup">david-b at pacbell.net
       </A><BR>
    <I>Sat Dec  5 01:32:55 CET 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="013342.html">[Openocd-development] [patch 2/2] ARM: semihosting entry cleanup
</A></li>
        <LI>Next message: <A HREF="013347.html">[Openocd-development] ft2232.c to include LPC-Stick
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13346">[ date ]</a>
              <a href="thread.html#13346">[ thread ]</a>
              <a href="subject.html#13346">[ subject ]</a>
              <a href="author.html#13346">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Friday 04 December 2009, Nicolas Pitre wrote:
&gt;<i> On Fri, 4 Dec 2009, David Brownell wrote:
</I>&gt;<i> 
</I>&gt;<i> &gt; Clean up arm_semihosting() entry a bit, comment some issues and just
</I>&gt;<i> &gt; which SVC opcodes are getting intercepted.  Microcontroller profile
</I>&gt;<i> &gt; cores will need a new entry, since they don't use SVC there (or even
</I>&gt;<i> &gt; have an SVC mode).
</I>&gt;<i> 
</I>&gt;<i> In that case they use BKPT 0xAB instead of SVC 0xAB.  And the 
</I>&gt;<i> microcontroller profile has only thumb2 mode so no need to bother with 
</I>&gt;<i> (the non existing) spsr.
</I>
Exactly:  a new entry is the simplest way.


&gt;<i> &gt; -	struct arm *armv4_5 = target_to_armv4_5(target);
</I>&gt;<i> &gt; +	struct arm *arm = target_to_armv4_5(target);
</I>&gt;<i> 
</I>&gt;<i> Wouldn't it be time to s/target_to_armv4_5/target_to_arm/ everywhere?
</I>
Soonish, yes.  Also splitting some of the common code out to &quot;arm.[hc]&quot;.

 
&gt;<i> &gt; +	/* Check for PC == 8:  Supervisor Call vector
</I>&gt;<i> &gt; +	 * REVISIT:  assumes low exception vectors, not hivecs...
</I>&gt;<i> &gt; +	 * safer to test &quot;was this entry from a vector catch&quot;.
</I>&gt;<i> &gt; +	 */
</I>&gt;<i> 
</I>&gt;<i> There is no universal &quot;vector catch&quot; facility.  Some targets might have 
</I>&gt;<i> to use a breakpoint instead.  And hardware breakpoints are precious 
</I>&gt;<i> resources i.e. Feroceon/Dragonite have only one of those already 
</I>&gt;<i> involved in single-step support for example.  So software breakpoints 
</I>&gt;<i> are preferable when there is no vector catch.
</I>&gt;<i> 
</I>&gt;<i> But yet some targets have the vectors in ROM (or flash) pointing to a 
</I>&gt;<i> jump table located in RAM.  In that case the breakpoint has to be placed 
</I>&gt;<i> in the jump table instead.  So there is more to it than just 0x08 or 
</I>&gt;<i> 0xffff0008.  This is why the enabling of semihosting is really 
</I>&gt;<i> architecture dependent.
</I>
Right, and that's why it's just flagged as REVISIT.  There are surely
a few other issues too!  :)

Most of the ARM cores *do* have some flavor of vector catch, so for
those cores that will be the most straightforward solution.  Tracking
that kind of debug entry will at least address the hivec issue.

 
&gt;<i> &gt; +	/* Core-specific code should make sure SPSR is retrieved
</I>&gt;<i> &gt; +	 * when the above checks pass...
</I>&gt;<i> &gt; +	 */
</I>&gt;<i> &gt; +	if (!arm-&gt;spsr-&gt;valid)
</I>&gt;<i> &gt; +		LOG_WARNING(&quot;SPSR not valid!&quot;);
</I>&gt;<i> 
</I>&gt;<i> Better return an error and stop rather than continuing with wrong 
</I>&gt;<i> information in that case.
</I>
Good point.



</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="013342.html">[Openocd-development] [patch 2/2] ARM: semihosting entry cleanup
</A></li>
	<LI>Next message: <A HREF="013347.html">[Openocd-development] ft2232.c to include LPC-Stick
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#13346">[ date ]</a>
              <a href="thread.html#13346">[ thread ]</a>
              <a href="subject.html#13346">[ subject ]</a>
              <a href="author.html#13346">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
