// Seed: 1541118720
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    output supply1 id_7,
    input wor id_8
);
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wor id_0
);
  always id_2 = id_0;
  tri1 id_3;
  assign id_3 = id_0;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2, id_3, id_3, id_3
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  tri0 id_3 = (1);
endmodule
module module_3 (
    input  wire  id_0,
    input  wire  id_1,
    output wire  id_2
    , id_6 = 1,
    input  uwire id_3,
    input  tri1  id_4
);
  tri0 id_7 = 1;
  wire id_8;
  module_2(
      id_8
  );
endmodule
