<?xml version='1.0'?>
<island simulinkPath='DF_fixp16_alu_av/FOC/Avalon Regs' topLevelEntity='DF_fixp16_alu_av_FOC_Avalon_Regs'>
    <port name='clk' dir='in' role='clock'/>
    <port name='areset' dir='in' clock='clk' role='resetHigh'/>
    <port name='in_2_Valpha_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_2_Valpha_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn.stm' highLevelName='Valpha' highLevelIndex='1' vector='0' complex='0'/>
    <port name='in_3_Vbeta_tpl' clock='clk' reset='areset' width='32' dir='in' role='data' qsys_role='data_in_3_Vbeta_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn1.stm' highLevelName='Vbeta' highLevelIndex='2' vector='0' complex='0'/>
    <port name='in_6_Ready_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_6_Ready_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn2.stm' highLevelName='Ready' highLevelIndex='5' vector='0' complex='0'/>
    <port name='in_1_qv_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_1_qv_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='qv' highLevelIndex='0' vector='0' complex='0'/>
    <port name='in_7_0_Vuvwin_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_0_Vuvwin_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn4.stm' highLevelName='Vuvwin' highLevelIndex='6' vector='0' complex='0'/>
    <port name='in_7_1_Vuvwin_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_1_Vuvwin_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn5.stm' highLevelName='Vuvwin' highLevelIndex='7' vector='1' complex='0'/>
    <port name='in_7_2_Vuvwin_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_7_2_Vuvwin_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn6.stm' highLevelName='Vuvwin' highLevelIndex='8' vector='2' complex='0'/>
    <port name='in_8_AxisOut_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_8_AxisOut_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn7.stm' highLevelName='AxisOut' highLevelIndex='9' vector='0' complex='0'/>
    <port name='in_4_Iq_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_4_Iq_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn8.stm' highLevelName='Iq' highLevelIndex='3' vector='0' complex='0'/>
    <port name='in_5_Id_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_5_Id_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn9.stm' highLevelName='Id' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_9_I_Sat_Limit_cfg_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_9_I_Sat_Limit_cfg_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut1.stm' highLevelName='I_Sat_Limit_cfg' highLevelIndex='8' vector='0' complex='0'/>
    <port name='out_11_reset_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_11_reset_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut10.stm' highLevelName='reset' highLevelIndex='10' vector='0' complex='0'/>
    <port name='out_1_dv_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_1_dv_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut11.stm' highLevelName='dv' highLevelIndex='0' vector='0' complex='0'/>
    <port name='out_2_axisin_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_2_axisin_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut2.stm' highLevelName='axisin' highLevelIndex='1' vector='0' complex='0'/>
    <port name='out_3_Iu_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_3_Iu_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut3.stm' highLevelName='Iu' highLevelIndex='2' vector='0' complex='0'/>
    <port name='out_4_Iw_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_4_Iw_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut4.stm' highLevelName='Iw' highLevelIndex='3' vector='0' complex='0'/>
    <port name='out_5_Torque_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_5_Torque_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut5.stm' highLevelName='Torque' highLevelIndex='4' vector='0' complex='0'/>
    <port name='out_6_phi_el_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_6_phi_el_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut6.stm' highLevelName='phi_el' highLevelIndex='5' vector='0' complex='0'/>
    <port name='out_7_Kp_cfg_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_7_Kp_cfg_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut7.stm' highLevelName='Kp_cfg' highLevelIndex='6' vector='0' complex='0'/>
    <port name='out_8_Ki_cfg_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_8_Ki_cfg_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut8.stm' highLevelName='Ki_cfg' highLevelIndex='7' vector='0' complex='0'/>
    <port name='out_10_MaxV_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_10_MaxV_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut9.stm' highLevelName='MaxV' highLevelIndex='9' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' clock='clk' reset='areset' width='8' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn7.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' highLevelIndex='11' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' stm='' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' highLevelIndex='12' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' highLevelIndex='13' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn9.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' highLevelIndex='14' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn8.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' highLevelIndex='15' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' clock='clk' reset='areset' width='32' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn1.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' highLevelIndex='17' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn4.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' highLevelIndex='18' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn5.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' highLevelIndex='19' vector='0' complex='0'/>
    <port name='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' clock='clk' reset='areset' width='16' dir='out' role='data' qsys_role='data_out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn6.stm' highLevelName='out_AMMregisterPortData_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' highLevelIndex='20' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_Output_x_tpl' highLevelIndex='21' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' stm='' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Busy_x_tpl' highLevelIndex='22' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' stm='' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Ready_x_tpl' highLevelIndex='23' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Id_Output_x_tpl' highLevelIndex='24' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Iq_Output_x_tpl' highLevelIndex='25' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Valpha_Output_x_tpl' highLevelIndex='26' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vbeta_Output_x_tpl' highLevelIndex='27' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vu_Output_x_tpl' highLevelIndex='28' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vv_Output_x_tpl' highLevelIndex='29' vector='0' complex='0'/>
    <port name='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' clock='clk' reset='areset' width='1' dir='out' role='data' qsys_role='data_out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPIn3.stm' highLevelName='out_AMMregisterPortWriteEn_DF_fixp16_alu_av_FOC_Avalon_Regs_Vw_Output_x_tpl' highLevelIndex='30' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' clock='clk' reset='areset' width='8' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut2.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Axis_In_x_tpl' highLevelIndex='10' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' stm='' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_DSPBA_Start_x_tpl' highLevelIndex='11' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut1.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_I_Sat_Limit_cfg_CFG_x_tpl' highLevelIndex='12' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut3.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iu_Input_x_tpl' highLevelIndex='13' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut4.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Iw_Input_x_tpl' highLevelIndex='14' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut8.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Ki_cfg_CFG_x_tpl' highLevelIndex='15' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut7.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Kp_cfg_CFG_x_tpl' highLevelIndex='16' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut9.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_MaxPWMvalue_x_tpl' highLevelIndex='17' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut5.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_Torque_Input_x_tpl' highLevelIndex='18' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' clock='clk' reset='areset' width='16' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut6.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_phi_el_Input_x_tpl' highLevelIndex='19' vector='0' complex='0'/>
    <port name='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' clock='clk' reset='areset' width='1' dir='in' role='data' qsys_role='data_in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' stm='DF_fixp16_alu_av/DF_fixp16_alu_av_FOC_Avalon_Regs_GPOut10.stm' highLevelName='in_AMMregisterWireData_DF_fixp16_alu_av_FOC_Avalon_Regs_reset_Input_x_tpl' highLevelIndex='20' vector='0' complex='0'/>
    <file path='eda/sim_lib/altera_mf_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_mf.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_mf'/>
    <file path='eda/sim_lib/altera_lnsim_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/altera_lnsim.sv' base='quartus' type='vhdl' usage='simOnly' lib='altera_lnsim'/>
    <file path='eda/sim_lib/tennm_atoms.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/tennm_components.vhd' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
    <file path='eda/sim_lib/mentor/tennm_atoms_ncrypt.sv' base='quartus' type='vhdl' usage='simOnly' lib='tennm'/>
</island>
