Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Apr 17 14:06:06 2025
| Host         : ECE-EMBSYS16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Zynq_CPU_wrapper_timing_summary_routed.rpt -pb Zynq_CPU_wrapper_timing_summary_routed.pb -rpx Zynq_CPU_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Zynq_CPU_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           
RTGT-1     Advisory  RAM retargeting possibility    4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.579        0.000                      0                 6530        0.053        0.000                      0                 6530        3.750        0.000                       0                  3030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.579        0.000                      0                 6530        0.053        0.000                      0                 6530        3.750        0.000                       0                  3030  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.913ns  (logic 2.950ns (37.280%)  route 4.963ns (62.720%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.689     2.983    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     5.437 f  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/DOBDO[8]
                         net (fo=1, routed)           1.009     6.447    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/int_expandedKey_q0[8]
    SLICE_X33Y86         LUT6 (Prop_lut6_I2_O)        0.124     6.571 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835[0]_i_2/O
                         net (fo=27, routed)          1.447     8.017    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg
    SLICE_X47Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_i_199/O
                         net (fo=1, routed)           0.762     8.903    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/grp_AddRoundKey_fu_104_state_d0[0]
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.027 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/ram_reg_i_89/O
                         net (fo=1, routed)           0.832     9.859    Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_2
    SLICE_X48Y81         LUT5 (Prop_lut5_I2_O)        0.124     9.983 r  Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_i_26/O
                         net (fo=1, routed)           0.914    10.897    Zynq_CPU_i/AES_Full_0/inst/state_U/DIBDI[0]
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.563    12.742    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                     -0.241    12.476    Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.897    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.578ns (34.020%)  route 5.000ns (65.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.735     3.029    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.483 r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DOBDO[5]
                         net (fo=39, routed)          4.065     9.549    Zynq_CPU_i/AES_Full_0/inst/state_1_U/DOBDO[5]
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.673 r  Zynq_CPU_i/AES_Full_0/inst/state_1_U/mem_reg_0_3_5_5_i_1/O
                         net (fo=6, routed)           0.935    10.607    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/D
    SLICE_X32Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.475    12.654    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/WCLK
    SLICE_X32Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/DP/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.371    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/DP
  -------------------------------------------------------------------
                         required time                         12.371    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.793ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.578ns (34.020%)  route 5.000ns (65.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.735     3.029    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.483 r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DOBDO[5]
                         net (fo=39, routed)          4.065     9.549    Zynq_CPU_i/AES_Full_0/inst/state_1_U/DOBDO[5]
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.673 r  Zynq_CPU_i/AES_Full_0/inst/state_1_U/mem_reg_0_3_5_5_i_1/O
                         net (fo=6, routed)           0.935    10.607    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/D
    SLICE_X32Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.475    12.654    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/WCLK
    SLICE_X32Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X32Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    12.401    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  1.793    

Slack (MET) :             1.871ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul03_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 2.950ns (38.273%)  route 4.758ns (61.727%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.739     3.033    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul03_U/ap_clk
    RAMB18_X3Y30         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul03_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.487 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul03_U/q0_reg/DOADO[2]
                         net (fo=15, routed)          1.407     6.894    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul02_U/xor_ln85_2_reg_1113_reg[7][2]
    SLICE_X61Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.018 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul02_U/ram_reg_i_352__0/O
                         net (fo=1, routed)           0.746     7.765    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul02_U/ram_reg_i_352__0_n_7
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124     7.889 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_MixColumns_fu_94/mul02_U/ram_reg_i_190/O
                         net (fo=1, routed)           1.184     9.073    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/grp_MixColumns_fu_94_state_d0[2]
    SLICE_X51Y73         LUT6 (Prop_lut6_I3_O)        0.124     9.197 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/ram_reg_i_83__0/O
                         net (fo=1, routed)           0.668     9.865    Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_7
    SLICE_X49Y80         LUT5 (Prop_lut5_I2_O)        0.124     9.989 r  Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_i_24/O
                         net (fo=1, routed)           0.752    10.741    Zynq_CPU_i/AES_Full_0/inst/state_U/DIBDI[2]
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.563    12.742    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.265    13.007    
                         clock uncertainty           -0.154    12.853    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                     -0.241    12.612    Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                  1.871    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.570ns  (logic 2.950ns (38.968%)  route 4.620ns (61.032%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.689     2.983    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[25])
                                                      2.454     5.437 f  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/DOBDO[25]
                         net (fo=1, routed)           1.060     6.497    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/int_expandedKey_q0[25]
    SLICE_X33Y87         LUT6 (Prop_lut6_I0_O)        0.124     6.621 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835[1]_i_2/O
                         net (fo=27, routed)          1.474     8.096    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_0
    SLICE_X49Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.220 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_i_195/O
                         net (fo=1, routed)           0.700     8.920    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/grp_AddRoundKey_fu_104_state_d0[1]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     9.044 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/ram_reg_i_86__0/O
                         net (fo=1, routed)           0.664     9.709    Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_5
    SLICE_X48Y81         LUT5 (Prop_lut5_I2_O)        0.124     9.833 r  Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_i_25/O
                         net (fo=1, routed)           0.721    10.554    Zynq_CPU_i/AES_Full_0/inst/state_U/DIBDI[1]
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.563    12.742    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[1])
                                                     -0.241    12.476    Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.554    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.556ns  (logic 2.950ns (39.044%)  route 4.606ns (60.956%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.689     2.983    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[27])
                                                      2.454     5.437 f  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/DOBDO[27]
                         net (fo=1, routed)           1.214     6.652    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/int_expandedKey_q0[27]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.776 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835[3]_i_2/O
                         net (fo=27, routed)          1.380     8.156    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_2
    SLICE_X49Y70         LUT6 (Prop_lut6_I3_O)        0.124     8.280 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_i_187/O
                         net (fo=1, routed)           0.739     9.018    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/grp_AddRoundKey_fu_104_state_d0[3]
    SLICE_X50Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.142 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/ram_reg_i_80__0/O
                         net (fo=1, routed)           0.710     9.852    Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_9
    SLICE_X49Y80         LUT5 (Prop_lut5_I2_O)        0.124     9.976 r  Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_i_23/O
                         net (fo=1, routed)           0.563    10.539    Zynq_CPU_i/AES_Full_0/inst/state_U/DIBDI[3]
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.563    12.742    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                     -0.241    12.476    Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.983ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.174ns  (logic 2.607ns (36.341%)  route 4.567ns (63.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.735     3.029    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.483 r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DOBDO[5]
                         net (fo=39, routed)          4.065     9.549    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_copy_o3_fu_188/DOBDO[5]
    SLICE_X35Y84         LUT5 (Prop_lut5_I1_O)        0.153     9.702 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_copy_o3_fu_188/mem_reg_0_3_29_29_i_1__0/O
                         net (fo=2, routed)           0.502    10.203    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/D
    SLICE_X34Y84         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.474    12.653    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/WCLK
    SLICE_X34Y84         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/DP/CLK
                         clock pessimism              0.129    12.782    
                         clock uncertainty           -0.154    12.628    
    SLICE_X34Y84         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.441    12.187    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_29_29/DP
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  1.983    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.332ns  (logic 2.578ns (35.160%)  route 4.754ns (64.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.735     3.029    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.483 r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DOBDO[5]
                         net (fo=39, routed)          4.065     9.549    Zynq_CPU_i/AES_Full_0/inst/state_1_U/DOBDO[5]
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.673 r  Zynq_CPU_i/AES_Full_0/inst/state_1_U/mem_reg_0_3_5_5_i_1/O
                         net (fo=6, routed)           0.689    10.362    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/D
    SLICE_X34Y86         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.475    12.654    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/WCLK
    SLICE_X34Y86         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/DP/CLK
                         clock pessimism              0.129    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X34Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    12.391    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_21_21/DP
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -10.362    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.431ns  (logic 2.950ns (39.700%)  route 4.481ns (60.299%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.689     2.983    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/ap_clk
    RAMB36_X2Y17         RAMB36E1                                     r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.437 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/DOBDO[7]
                         net (fo=1, routed)           0.935     6.373    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/int_expandedKey_q0[7]
    SLICE_X33Y88         LUT6 (Prop_lut6_I0_O)        0.124     6.497 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835[7]_i_2/O
                         net (fo=27, routed)          1.496     7.992    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/expandedKey_q0[1]
    SLICE_X49Y71         LUT6 (Prop_lut6_I3_O)        0.124     8.116 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ram_reg_i_171/O
                         net (fo=1, routed)           0.589     8.705    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/grp_AddRoundKey_fu_104_state_d0[7]
    SLICE_X51Y74         LUT6 (Prop_lut6_I5_O)        0.124     8.829 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_ShiftRows_fu_88/ram_reg_i_68__0/O
                         net (fo=1, routed)           0.781     9.610    Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_17
    SLICE_X48Y81         LUT5 (Prop_lut5_I2_O)        0.124     9.734 r  Zynq_CPU_i/AES_Full_0/inst/grp_AddRoundKey_fu_130/ram_reg_i_19/O
                         net (fo=1, routed)           0.680    10.414    Zynq_CPU_i/AES_Full_0/inst/state_U/DIBDI[7]
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.563    12.742    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.129    12.871    
                         clock uncertainty           -0.154    12.717    
    RAMB18_X3Y31         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                     -0.241    12.476    Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.476    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.083ns  (required time - arrival time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 2.578ns (35.419%)  route 4.701ns (64.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.735     3.029    Zynq_CPU_i/AES_Full_0/inst/state_U/ap_clk
    RAMB18_X3Y31         RAMB18E1                                     r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y31         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.483 r  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/DOBDO[5]
                         net (fo=39, routed)          4.065     9.549    Zynq_CPU_i/AES_Full_0/inst/state_1_U/DOBDO[5]
    SLICE_X35Y84         LUT4 (Prop_lut4_I3_O)        0.124     9.673 r  Zynq_CPU_i/AES_Full_0/inst/state_1_U/mem_reg_0_3_5_5_i_1/O
                         net (fo=6, routed)           0.635    10.308    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/D
    SLICE_X34Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        1.476    12.655    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/WCLK
    SLICE_X34Y87         RAMD32                                       r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/DP/CLK
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X34Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    12.392    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_out/mem_reg_0_3_5_5/DP
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  2.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.245ns (45.798%)  route 0.290ns (54.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.574     0.910    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.148     1.058 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.290     1.348    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[26]
    SLICE_X26Y100        LUT3 (Prop_lut3_I2_O)        0.097     1.445 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0/O
                         net (fo=1, routed)           0.000     1.445    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[26]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.930     1.296    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.576     0.912    Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.056     1.108    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y93         SRLC32E                                      r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.844     1.210    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.940%)  route 0.118ns (48.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.576     0.912    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y96         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.118     1.158    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y96         SRLC32E                                      r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.843     1.209    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.075    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.075    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.774%)  route 0.154ns (52.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.658     0.994    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.154     1.289    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.930     1.296    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.193    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.638     0.974    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y103        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[8]/Q
                         net (fo=1, routed)           0.054     1.169    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][8]
    SLICE_X36Y103        LUT6 (Prop_lut6_I1_O)        0.045     1.214 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[8]_i_1/O
                         net (fo=1, routed)           0.000     1.214    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[8]
    SLICE_X36Y103        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.910     1.276    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X36Y103        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.121     1.108    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.214    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.658     0.994    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y105        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.101     1.236    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.930     1.296    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.127    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.557     0.893    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/ap_clk
    SLICE_X35Y90         FDRE                                         r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/rdata_reg[15]/Q
                         net (fo=1, routed)           0.056     1.090    Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[15]
    SLICE_X34Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.135 r  Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.000     1.135    Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X34Y90         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.824     1.190    Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y90         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         FDRE (Hold_fdre_C_D)         0.120     1.026    Zynq_CPU_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/state_load_93_reg_758_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/xor_ln148_11_reg_835_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.877%)  route 0.257ns (55.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.542     0.878    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ap_clk
    SLICE_X50Y72         FDRE                                         r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/state_load_93_reg_758_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y72         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/state_load_93_reg_758_reg[6]/Q
                         net (fo=1, routed)           0.257     1.298    Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835_reg[7][6]
    SLICE_X48Y72         LUT2 (Prop_lut2_I1_O)        0.045     1.343 r  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/xor_ln148_11_reg_835[6]_i_1/O
                         net (fo=1, routed)           0.000     1.343    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/xor_ln148_11_reg_835_reg[7]_0[6]
    SLICE_X48Y72         FDRE                                         r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/xor_ln148_11_reg_835_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.811     1.177    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/ap_clk
    SLICE_X48Y72         FDRE                                         r  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/xor_ln148_11_reg_835_reg[6]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y72         FDRE (Hold_fdre_C_D)         0.092     1.234    Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds_fu_139/grp_AddRoundKey_fu_104/xor_ln148_11_reg_835_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.185ns (31.077%)  route 0.410ns (68.923%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.577     0.913    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg/Q
                         net (fo=99, routed)          0.410     1.464    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.044     1.508 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0/O
                         net (fo=1, routed)           0.000     1.508    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[30]_i_1__0_n_0
    SLICE_X26Y100        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.930     1.296    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.658     0.994    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y105        FDRE                                         r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y105        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.104     1.239    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Zynq_CPU_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Zynq_CPU_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3030, routed)        0.930     1.296    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y105        SRL16E                                       r  Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     1.010    
    SLICE_X30Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.119    Zynq_CPU_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Zynq_CPU_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32  Zynq_CPU_i/AES_Full_0/inst/state_1_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32  Zynq_CPU_i/AES_Full_0/inst/state_1_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y31  Zynq_CPU_i/AES_Full_0/inst/state_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_expandedKey/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y26  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds2_fu_168/grp_InvMixColumns_fu_117/mul09_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y29  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds2_fu_168/grp_InvMixColumns_fu_117/mul11_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds2_fu_168/grp_InvMixColumns_fu_117/mul13_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y27  Zynq_CPU_i/AES_Full_0/inst/grp_AES_Full_Pipeline_L_rounds2_fu_168/grp_InvMixColumns_fu_117/mul14_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y85  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y86  Zynq_CPU_i/AES_Full_0/inst/CRTLS_s_axi_U/int_data_in/mem_reg_0_3_11_11/DP/CLK



