// Seed: 2606324683
module module_0 (
    input wor id_0,
    output supply0 id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    output supply1 id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply1 id_11,
    input tri id_12,
    input wor id_13,
    input tri1 id_14,
    input tri id_15
);
  assign id_1 = 1;
  assign id_3 = id_0;
  assign id_1 = id_6 == id_4;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input uwire id_2
    , id_16,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output uwire id_8,
    input tri id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri id_12,
    input wand id_13
    , id_17,
    output wire id_14
);
  wire id_18 = id_4 == 1;
  wire id_19;
  module_0(
      id_4,
      id_8,
      id_6,
      id_8,
      id_1,
      id_3,
      id_4,
      id_14,
      id_2,
      id_3,
      id_9,
      id_8,
      id_13,
      id_6,
      id_4,
      id_10
  );
  wire id_20;
  assign id_14 = id_2.id_4;
endmodule
