
*** Running vivado
    with args -log TOP_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_controller.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP_controller.tcl -notrace
Command: synth_design -top TOP_controller -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1170.398 ; gain = 51.012
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TOP_controller.v:35]
	Parameter H bound to: 12'b011001000000 
	Parameter V bound to: 11'b10010110000 
	Parameter pix_Freq bound to: 11'b00000000101 
	Parameter VCOM bound to: 12'b011010010000 
	Parameter Data_IDEL bound to: 0 - type: integer 
	Parameter Data_STATE1 bound to: 1 - type: integer 
	Parameter Data_DONE bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SPC_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/SPC_controller.v:3]
	Parameter IDEL bound to: 3'b000 
	Parameter STATE1 bound to: 3'b001 
	Parameter STATE2 bound to: 3'b010 
	Parameter DONE bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'SPC_controller' (1#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/SPC_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'level2pulse' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/level2pulse.v:1]
	Parameter MODE bound to: FALLING - type: string 
INFO: [Synth 8-6155] done synthesizing module 'level2pulse' (2#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/level2pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'Frame_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Frame_controller.v:2]
	Parameter H bound to: 12'b011001000000 
	Parameter V bound to: 11'b10010110000 
	Parameter pix_Freq bound to: 11'b00000000101 
	Parameter SKV_IDEL bound to: 0 - type: integer 
	Parameter SKV_STATE1 bound to: 1 - type: integer 
	Parameter SKV_STATE2 bound to: 2 - type: integer 
	Parameter SKV_STATE3 bound to: 3 - type: integer 
	Parameter SKV_DONE bound to: 4 - type: integer 
	Parameter SPV_IDEL bound to: 0 - type: integer 
	Parameter SPV_STATE1 bound to: 1 - type: integer 
	Parameter SPV_STATE2 bound to: 2 - type: integer 
	Parameter SPV_DONE bound to: 3 - type: integer 
	Parameter XSTL_IDEL bound to: 0 - type: integer 
	Parameter XSTL_STATE1 bound to: 1 - type: integer 
	Parameter XSTL_STATE2 bound to: 2 - type: integer 
	Parameter XSTL_DONE bound to: 3 - type: integer 
	Parameter XLE_IDEL bound to: 0 - type: integer 
	Parameter XLE_STATE1 bound to: 1 - type: integer 
	Parameter XLE_STATE2 bound to: 2 - type: integer 
	Parameter XLE_DONE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Timing' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Timing.v:151]
	Parameter H bound to: 12'b011001000000 
	Parameter V bound to: 11'b10010110000 
	Parameter pix_Freq bound to: 11'b00000000101 
	Parameter CNT_1S bound to: 1000000000 - type: integer 
	Parameter tLEdly bound to: 40 - type: integer 
	Parameter tLEw bound to: 40 - type: integer 
	Parameter tLEoff bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Timing' (3#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Timing.v:151]
INFO: [Synth 8-6155] done synthesizing module 'Frame_controller' (4#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/Frame_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'TPS65185_controller' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:2]
	Parameter VCOM bound to: 12'b011010010000 
	Parameter HD_ADDR bound to: 7'b0000001 
	Parameter VCOM_ADDR bound to: 7'b0000010 
	Parameter VCOM_1byte bound to: 7'b0000011 
	Parameter VCOM_2byte bound to: 7'b0000100 
	Parameter CTRL bound to: 7'b0000101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:67]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/i2c_top.v:6]
	Parameter freq bound to: 100000 - type: integer 
	Parameter full bound to: 250 - type: integer 
	Parameter half bound to: 125 - type: integer 
	Parameter counter_width bound to: 8 - type: integer 
	Parameter idle bound to: 4'b0000 
	Parameter starting bound to: 4'b0001 
	Parameter packet bound to: 4'b0010 
	Parameter ack_servant bound to: 4'b0011 
	Parameter renew_data bound to: 4'b0100 
	Parameter read bound to: 4'b0101 
	Parameter ack_master bound to: 4'b0110 
	Parameter stop_1 bound to: 4'b0111 
	Parameter stop_2 bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (5#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/i2c_top.v:6]
WARNING: [Synth 8-7071] port 'rd_tick' of module 'i2c_top' is unconnected for instance 'inst_i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:133]
WARNING: [Synth 8-7071] port 'rd_data' of module 'i2c_top' is unconnected for instance 'inst_i2c_top' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:133]
WARNING: [Synth 8-7023] instance 'inst_i2c_top' of module 'i2c_top' has 10 connections declared, but only 8 given [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:133]
INFO: [Synth 8-6155] done synthesizing module 'TPS65185_controller' (6#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TPS65185_controller.v:2]
INFO: [Synth 8-6157] synthesizing module 'clock_driver' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-1836-Duller/realtime/clock_driver_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_driver' (7#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-1836-Duller/realtime/clock_driver_stub.v:5]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TOP_controller.v:236]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-1836-Duller/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (8#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/.Xil/Vivado-1836-Duller/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Frame_controller'. This will prevent further optimization [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TOP_controller.v:107]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Logic'. This will prevent further optimization [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TOP_controller.v:236]
INFO: [Synth 8-6155] done synthesizing module 'TOP_controller' (9#1) [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/sources_1/new/TOP_controller.v:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.246 ; gain = 111.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.246 ; gain = 111.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1231.246 ; gain = 111.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1231.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Logic'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'Logic'
Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/clock_driver/clock_driver/clock_driver_in_context.xdc] for cell 'clock_driver'
Finished Parsing XDC File [c:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.gen/sources_1/ip/clock_driver/clock_driver/clock_driver_in_context.xdc] for cell 'clock_driver'
Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]
Finished Parsing XDC File [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.srcs/constrs_1/new/TOP_PIN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1351.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1351.160 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for Logic. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_driver. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'SPC_controller'
INFO: [Synth 8-802] inferred FSM for state register 'SKV_STATE_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'SPV_STATE_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'XSTL_STATE_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'XLE_STATE_reg' in module 'Frame_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'i2c_top'
INFO: [Synth 8-802] inferred FSM for state register 'next_state_reg' in module 'TPS65185_controller'
INFO: [Synth 8-802] inferred FSM for state register 'Data_STATE_reg' in module 'TOP_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDEL |                               00 |                              000
                  STATE1 |                               01 |                              001
                  STATE2 |                               10 |                              010
                    DONE |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'SPC_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SKV_IDEL |                              001 |                             0000
              SKV_STATE1 |                              010 |                             0001
                SKV_DONE |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SKV_STATE_reg' using encoding 'one-hot' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SPV_IDEL |                               00 |                             0000
              SPV_STATE1 |                               01 |                             0001
              SPV_STATE2 |                               10 |                             0010
                SPV_DONE |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SPV_STATE_reg' using encoding 'sequential' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                XLE_IDEL |                               00 |                             0000
              XLE_STATE1 |                               01 |                             0001
              XLE_STATE2 |                               10 |                             0010
                XLE_DONE |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'XLE_STATE_reg' using encoding 'sequential' in module 'Frame_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               XSTL_IDEL |                               00 |                             0000
             XSTL_STATE1 |                               01 |                             0001
             XSTL_STATE2 |                               10 |                             0010
               XSTL_DONE |                               11 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'XSTL_STATE_reg' using encoding 'sequential' in module 'Frame_controller'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_d_reg' in module 'i2c_top', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                             0000 |                             0000
                starting |                             0001 |                             0001
                  packet |                             0010 |                             0010
             ack_servant |                             0011 |                             0011
                    read |                             0101 |                             0101
              ack_master |                             0110 |                             0110
                  stop_1 |                             0111 |                             0111
                  stop_2 |                             1000 |                             1000
              renew_data |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_q_reg' in module 'i2c_top', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    idle |                             0000 |                             0000
                starting |                             0001 |                             0001
                  packet |                             0010 |                             0010
             ack_servant |                             0011 |                             0011
                    read |                             0101 |                             0101
              ack_master |                             0110 |                             0110
                  stop_1 |                             0111 |                             0111
                  stop_2 |                             1000 |                             1000
              renew_data |                             0100 |                             0100
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 HD_ADDR |                            00001 |                         00000001
               VCOM_ADDR |                            00010 |                         00000010
              VCOM_1byte |                            00100 |                         00000011
              VCOM_2byte |                            01000 |                         00000100
                    CTRL |                            10000 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'next_state_reg' using encoding 'one-hot' in module 'TPS65185_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               Data_IDEL |                              001 |                             0000
             Data_STATE1 |                              010 |                             0001
               Data_DONE |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Data_STATE_reg' using encoding 'one-hot' in module 'TOP_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 8     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 16    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   11 Bit        Muxes := 8     
	   3 Input   11 Bit        Muxes := 3     
	   4 Input   11 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 6     
	   4 Input    8 Bit        Muxes := 1     
	  10 Input    8 Bit        Muxes := 1     
	   5 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	  10 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 22    
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 5     
	  10 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 9     
	  10 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1351.160 ; gain = 231.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock_driver  |         1|
|2     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clock_driver |     1|
|2     |ila          |     1|
|3     |BUFG         |     1|
|4     |CARRY4       |    21|
|5     |LUT1         |    26|
|6     |LUT2         |    95|
|7     |LUT3         |    38|
|8     |LUT4         |    50|
|9     |LUT5         |    63|
|10    |LUT6         |    96|
|11    |FDCE         |   160|
|12    |FDPE         |     5|
|13    |FDRE         |     1|
|14    |IBUF         |     6|
|15    |OBUF         |    24|
|16    |OBUFT        |    12|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1354.969 ; gain = 115.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1354.969 ; gain = 235.582
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1362.234 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1365.523 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 1365.523 ; gain = 246.137
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/Eink_controller/Eink_controller.runs/synth_1/TOP_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_controller_utilization_synth.rpt -pb TOP_controller_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 26 16:52:42 2021...
