Fitter report for readout_card
Wed Jun 07 17:02:18 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Netlist Optimizations
  6. Fitter Equations
  7. Pin-Out File
  8. Fitter Resource Usage Summary
  9. Input Pins
 10. Output Pins
 11. Bidir Pins
 12. I/O Bank Usage
 13. All Package Pins
 14. PLL Summary
 15. PLL Usage
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Interconnect Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Fitter Summary                                                           ;
+--------------------------+-----------------------------------------------+
; Fitter Status            ; Successful - Wed Jun 07 17:02:16 2006         ;
; Quartus II Version       ; 5.1 Build 213 01/19/2006 SP 1 SJ Full Version ;
; Revision Name            ; readout_card                                  ;
; Top-level Entity Name    ; readout_card                                  ;
; Family                   ; Stratix                                       ;
; Device                   ; EP1S30F780C5                                  ;
; Timing Models            ; Final                                         ;
; Total logic elements     ; 19,713 / 32,470 ( 61 % )                      ;
; Total pins               ; 357 / 598 ( 60 % )                            ;
; Total virtual pins       ; 0                                             ;
; Total memory bits        ; 366,080 / 3,317,184 ( 11 % )                  ;
; DSP block 9-bit elements ; 88 / 96 ( 92 % )                              ;
; Total PLLs               ; 1 / 6 ( 17 % )                                ;
; Total DLLs               ; 0 / 2 ( 0 % )                                 ;
+--------------------------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                            ;
+------------------------------------------------------+--------------------+--------------------------------+
; Option                                               ; Setting            ; Default Value                  ;
+------------------------------------------------------+--------------------+--------------------------------+
; Device                                               ; EP1S30F780C5       ;                                ;
; Router Timing Optimization Level                     ; MAXIMUM            ; Normal                         ;
; Optimize Hold Timing                                 ; All paths          ; IO Paths and Minimum TPD Paths ;
; Final Placement Optimizations                        ; Always             ; Automatically                  ;
; Auto Global Memory Control Signals                   ; On                 ; Off                            ;
; Auto Packed Registers -- Stratix/Stratix GX          ; Minimize Area      ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic   ; On                 ; Off                            ;
; Perform Register Duplication                         ; On                 ; Off                            ;
; Perform Register Retiming                            ; On                 ; Off                            ;
; Fitter Effort                                        ; Standard Fit       ; Auto Fit                       ;
; SignalProbe signals routed during normal compilation ; Off                ; Off                            ;
; Use smart compilation                                ; Off                ; Off                            ;
; Placement Effort Multiplier                          ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                             ; 1.0                ; 1.0                            ;
; Optimize Fast-Corner Timing                          ; Off                ; Off                            ;
; Optimize Timing                                      ; Normal compilation ; Normal compilation             ;
; Optimize IOC Register Placement for Timing           ; On                 ; On                             ;
; Limit to One Fitting Attempt                         ; Off                ; Off                            ;
; Fitter Aggressive Routability Optimizations          ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                        ; 1                  ; 1                              ;
; Slow Slew Rate                                       ; Off                ; Off                            ;
; PCI I/O                                              ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                            ; Off                ; Off                            ;
; Auto Delay Chains                                    ; On                 ; On                             ;
; Auto Merge PLLs                                      ; On                 ; On                             ;
; Perform Asynchronous Signal Pipelining               ; Off                ; Off                            ;
; Physical Synthesis Effort Level                      ; Normal             ; Normal                         ;
; Logic Cell Insertion - Logic Duplication             ; Auto               ; Auto                           ;
; Auto Register Duplication                            ; Off                ; Off                            ;
; Auto Global Clock                                    ; On                 ; On                             ;
; Auto Global Register Control Signals                 ; On                 ; On                             ;
+------------------------------------------------------+--------------------+--------------------------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Error detection CRC                          ; On                  ;
; Error check frequency divisor                ; 1                   ;
; Reserve Data[0] pin after configuration      ; As input tri-stated ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node                                                                                                                                                                                             ; Action     ; Operation          ; Reason                   ; Node Port ; Destination Node                                                                                                                                                                      ; Destination Port ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10224_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10224_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10224_ins_cout_ins_cout_ins_cout ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10149_ins_cout                   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10149_ins_cout_ins_cout          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740_ins_cout_ins_cout_ins_cout   ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout                         ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout                ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]~_ins_cout_ins_cout_ins_cout       ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout                     ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665_ins_cout_ins_cout            ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout                                                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]~_ins_cout_ins_cout                                                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout                                                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout                                                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]~_ins_cout_ins_cout_ins_cout                                                                                        ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout                                                                                                          ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout                                                                                                 ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]~_ins_cout_ins_cout_ins_cout                                                                                        ; Created    ; Placement          ; Carry chain legalization ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7264_BDD11                                                                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7265_BDD15                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7266_BDD16                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7267_BDD17                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7268_BDD18                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7270_BDD20                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7271_BDD21                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42066                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42067                                                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42222                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42266_BDD12                                                                                                                                                                  ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42267_BDD13                                                                                                                                                                  ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[11]~42268_BDD14                                                                                                                                                                  ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42080                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42082                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42083                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42084                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42085                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[2]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[2]~_DUP_COMB   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[2]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[3]                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[3]~_DUP_COMB   ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delayed_last_row[3]                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[2]                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[2]~_DUP_COMB     ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[2]                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[4]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[4]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[4]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[20]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[20]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[20]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[21]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[21]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[21]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[6]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[15]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[15]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[15]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[22]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[22]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[22]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[26]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[26]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[26]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[13]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[15]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[43]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[13]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[13]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[13]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[15]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[15]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[15]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[31]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[31]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[31]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[43]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[43]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[43]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[10]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]~_DUP_COMB_58                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[12]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[5]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[7]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[13]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[13]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[13]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[17]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[18]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[19]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[20]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[20]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[20]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[21]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[22]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[25]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[26]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[27]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[28]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[29]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[32]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[33]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[36]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[38]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[39]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[40]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[41]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[17]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[17]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[17]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[19]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[19]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[19]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[20]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[20]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[20]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[21]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[21]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[21]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[22]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[22]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[22]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[25]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[25]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[25]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[26]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[26]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[26]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[27]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[27]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[27]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[28]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[28]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[28]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[29]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[29]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[29]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[32]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[32]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[32]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[33]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[33]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[33]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[36]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[36]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[36]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[37]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[37]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[37]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[38]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[38]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[38]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[39]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[39]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[39]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[40]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[40]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[40]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[41]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[41]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[41]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[37]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[64]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[37]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[64]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[37]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[64]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[1]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[2]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[5]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[7]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[8]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[9]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[9]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[9]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[29]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[4]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[9]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[13]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[23]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[4]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[10]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[22]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[23]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[4]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[4]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[4]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[9]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[10]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[22]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[23]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[9]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[10]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[5]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[8]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[12]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[12]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[12]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[28]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[29]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[30]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[9]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[17]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[14]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[15]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[16]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[18]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[19]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[20]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[21]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[31]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[14]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[16]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[24]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[30]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[31]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[34]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[35]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[37]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[44]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[16]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[16]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[16]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[23]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[23]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[23]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[30]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[30]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[30]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[34]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[34]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[34]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[44]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[30]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[32]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[33]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[34]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[35]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[36]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[29]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[0]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_DUP_COMB                                                                                ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[11]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[14]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[18]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[23]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[30]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[31]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[14]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[5]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[6]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[7]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[8]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[12]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[24]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[25]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[26]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[28]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[29]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[5]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[6]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[7]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[8]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[11]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[12]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[25]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[28]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[30]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[3]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[5]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[6]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[7]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[11]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[26]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[28]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[28]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[28]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]~_DUP_COMB           ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[29]                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[1]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]~_DUP_COMB  ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[2]                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[10]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[16]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[17]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[19]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[19]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[19]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[24]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[25]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]~_DUP_COMB ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|current_coadd_dat_o[27]                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]~_DUP_COMB         ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]~_DUP_COMB_116    ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[1]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[3]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[7]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]~_DUP_COMB               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[9]                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[10]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[11]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[16]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[18]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[20]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[23]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[25]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]~_DUP_COMB              ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[31]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[0]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|i_product_reg[1]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[1]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]~_DUP_COMB            ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|p_product_reg[2]                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]~_DUP_COMB_58                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[6]                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[11]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2~_DUP_COMB                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3~_DUP_COMB                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6~_DUP_COMB                                                                                                            ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg0[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[0]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[0]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[1]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[1]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[1]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[6]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[8]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[11]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[14]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[15]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[16]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[17]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[21]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[25]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[29]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[29]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg1[29]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[1]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[1]~_DUP_COMB_4926                                                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[1]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[3]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[4]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]                                                                                                                                        ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]~_DUP_COMB                                                                                                                   ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[9]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[10]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[15]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[16]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[19]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[20]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[23]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[24]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[27]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[27]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[27]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[28]                                                                                                                                       ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[28]~_DUP_COMB                                                                                                                  ; COMBOUT          ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[28]                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|dat_o[12]~42565                                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|dat_o[12]~42654_BDD23                                                                                                                            ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][0]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][0]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][0]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][1]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][1]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][1]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][2]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][2]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][2]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][3]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][3]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][3]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][4]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][4]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][4]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][5]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][5]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][5]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][6]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][6]~_DUP_COMB_67594                                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][6]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][7]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][7]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][7]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][8]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][8]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][8]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][9]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][9]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][9]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][10]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][10]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][10]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][11]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][11]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][11]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][12]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][13]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][14]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][15]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][15]~_DUP_COMB_67564                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][15]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][16]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][17]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][17]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][17]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][18]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][18]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][18]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][19]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][19]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][19]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][20]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][21]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][22]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][22]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][22]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][23]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][23]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][23]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][24]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][24]~_DUP_COMB_67552                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][24]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][25]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][25]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][25]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][26]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][27]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]~_DUP_COMB_67570                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][28]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][29]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][29]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][29]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][30]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][30]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][30]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][31]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][31]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][31]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][2]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][9]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][16]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][24]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][25]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][27]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][29]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][29]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[8][29]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][2]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                                    ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]~_DUP_COMB                                                                               ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][9]                                                                                                    ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][16]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][24]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][25]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][27]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[9][29]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[10][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[12][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]~_DUP_COMB_67540                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]~_DUP_COMB_67596                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]~_DUP_COMB_67538                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]~_DUP_COMB_67548                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]~_DUP_COMB_67602                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]~_DUP_COMB_67544                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]~_DUP_COMB_67562                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]~_DUP_COMB_67600                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[13][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[14][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[15][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[16][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[17][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]~_DUP_COMB_67560                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]~_DUP_COMB_67578                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][22]~_DUP_COMB_67546                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][23]~_DUP_COMB_67542                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[18][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[20][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][0]~_DUP_COMB_67514                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][3]~_DUP_COMB_67582                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][5]~_DUP_COMB_67558                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][7]~_DUP_COMB_67592                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][9]~_DUP_COMB_67532                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]~_DUP_COMB_67554                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][16]~_DUP_COMB_67528                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][19]~_DUP_COMB_67572                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][29]~_DUP_COMB_67598                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[21][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]~_DUP_COMB_67536                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]~_DUP_COMB_67556                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[22][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[23][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][16]~_DUP_COMB_67588                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[24][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]~_DUP_COMB_67586                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]~_DUP_COMB_67576                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[25][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][0]~_DUP_COMB_67516                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][1]~_DUP_COMB_67518                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][2]~_DUP_COMB_67522                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][3]~_DUP_COMB_67584                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][9]~_DUP_COMB_67534                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][15]~_DUP_COMB_67566                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]~_DUP_COMB_67530                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]~_DUP_COMB_67526                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][19]~_DUP_COMB_67574                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[26][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[27][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]~_DUP_COMB_67520                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]~_DUP_COMB_67590                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]~_DUP_COMB_67550                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]~_DUP_COMB_67568                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[28][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[29][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][3]~_DUP_COMB_67580                                                                        ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][31]~_DUP_COMB_67524                                                                       ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[30][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[31][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[32][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[33][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[34][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][0]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][2]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][3]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][4]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][5]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][6]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][7]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][8]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]~_DUP_COMB                                                                              ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][9]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][10]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][11]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][12]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][13]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][14]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][15]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][16]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][17]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][18]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][19]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][20]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][21]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][22]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][23]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][24]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][25]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][26]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][27]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][28]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][29]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][30]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                                  ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]~_DUP_COMB                                                                             ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[35][31]                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|qa_bank_o[7]~10742                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|qa_bank_o[7]~10772_BDD22                                                                                           ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[1]                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[1]~_DUP_COMB                                                                                                      ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[1]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[2]                                                                                                                           ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[2]~_DUP_COMB                                                                                                      ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[2]                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[31]                                                                                                                          ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[31]~_DUP_COMB                                                                                                     ; COMBOUT          ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|data_mode_reg[31]                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[1]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[2]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[4]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[6]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[7]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[8]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                                ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]~_DUP_COMB                                                                                                           ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[9]                                                                                                                                ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[10]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[11]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[12]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[13]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[14]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[15]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[16]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[17]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[18]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[19]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[20]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[21]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[22]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[23]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[24]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[25]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[26]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[27]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[28]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[29]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[30]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]~_DUP_COMB                                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_data[31]                                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]                                                                                                               ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]~_DUP_COMB                                                                                          ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg|reg_o[9]                                                                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]                                                                                                                 ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]~_DUP_COMB                                                                                            ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]                                                                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]                                                                                                                     ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]~_DUP_COMB                                                                                                ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg|reg_o[9]                                                                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]                                                                                                                   ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]~_DUP_COMB                                                                                              ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg|reg_o[8]                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[0]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[0]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[1]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[1]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[2]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[2]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[3]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[3]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[3]                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[4]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[4]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[5]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[5]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[5]                                                                                                                              ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[7]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[7]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[8]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[8]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[9]                                                                                                                              ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[9]~_DUP_COMB                                                                                                         ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[10]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[10]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[11]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[11]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[12]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[12]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[13]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[13]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[14]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[14]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[15]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[15]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[16]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[16]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[17]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[17]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[18]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[18]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[19]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[19]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[20]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[20]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[21]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[21]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[22]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[22]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[23]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[23]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[24]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[24]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[25]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[25]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[26]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[26]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[27]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[27]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[28]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[28]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[29]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[29]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[30]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[30]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[31]                                                                                                                             ; Duplicated ; Physical Synthesis ; Timing optimization      ; COMBOUT   ; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_data[31]~_DUP_COMB                                                                                                        ; COMBOUT          ;
; dispatch:i_dispatch|buf_wrdata[4]~7133                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[4]~7136                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[4]~7137                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[4]~7253_BDD0                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[4]~7254_BDD1                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[4]~7255_BDD2                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7179                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7182                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7183                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7256_BDD3                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7257_BDD4                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[5]~7258_BDD5                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7226                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7229                                                                                                                                                           ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7230                                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7259_BDD6                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7260_BDD7                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[6]~7261_BDD8                                                                                                                                                      ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7173                                                                                                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7175                                                                                                                                                          ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7177                                                                                                                                                          ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7262_BDD9                                                                                                                                                     ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7263_BDD10                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|buf_wrdata[12]~7264_BDD11                                                                                                                                                    ; Created    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|add~127                                                                                             ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter|count[0]                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|Equal~249                                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|add~197                                                                                                                                           ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[4]~42015                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[5]~42093                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[6]~42169                                                                                                                                                                         ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; dispatch_dat_in[12]~42086                                                                                                                                                                        ; Deleted    ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1213                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|add~3419                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|add~3424                                                                 ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[27]                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|add~96                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if|bit_count[0]                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|add~96                                                                     ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|bit_count[0]                                                               ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[0]                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg0[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg2[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg3[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg4[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg5[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg6[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|res_a_reg7[0]                                                                                                                                        ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][1]                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|add~3069                                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|add~3074                                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|add~3079                                                                                                                                   ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel_dly1[0]                                                                                                                         ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[0]                                                                                                                            ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|Equal~498                                                                                                                                      ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|add~4821                                                                                                                                       ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|restart_frame_1row_post_o~512                                                                                                                  ; Modified   ; Physical Synthesis ; Timing optimization      ;           ;                                                                                                                                                                                       ;                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+--------------------+--------------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/scuba2_repository/cards/readout_card/readout_card/synth/readout_card.pin.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total logic elements                        ; 19,713 / 32,470 ( 61 % )                                                                                                                                            ;
;     -- Combinational with no register       ; 6596                                                                                                                                                                ;
;     -- Register only                        ; 1478                                                                                                                                                                ;
;     -- Combinational with a register        ; 11639                                                                                                                                                               ;
;                                             ;                                                                                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                                                                                     ;
;     -- 4 input functions                    ; 7453                                                                                                                                                                ;
;     -- 3 input functions                    ; 8279                                                                                                                                                                ;
;     -- 2 input functions                    ; 2374                                                                                                                                                                ;
;     -- 1 input functions                    ; 872                                                                                                                                                                 ;
;     -- 0 input functions                    ; 735                                                                                                                                                                 ;
;                                             ;                                                                                                                                                                     ;
; Logic elements by mode                      ;                                                                                                                                                                     ;
;     -- normal mode                          ; 14271                                                                                                                                                               ;
;     -- arithmetic mode                      ; 5442                                                                                                                                                                ;
;     -- qfbk mode                            ; 1734                                                                                                                                                                ;
;     -- register cascade mode                ; 0                                                                                                                                                                   ;
;     -- synchronous clear/load mode          ; 6895                                                                                                                                                                ;
;     -- asynchronous clear/load mode         ; 12129                                                                                                                                                               ;
;                                             ;                                                                                                                                                                     ;
; Total LABs                                  ; 2,725 / 3,247 ( 84 % )                                                                                                                                              ;
; Logic elements in carry chains              ; 5637                                                                                                                                                                ;
; User inserted logic elements                ; 0                                                                                                                                                                   ;
; Virtual pins                                ; 0                                                                                                                                                                   ;
; I/O pins                                    ; 357 / 598 ( 60 % )                                                                                                                                                  ;
;     -- Clock pins                           ; 1 / 16 ( 6 % )                                                                                                                                                      ;
; Global signals                              ; 16                                                                                                                                                                  ;
; M512s                                       ; 34 / 295 ( 12 % )                                                                                                                                                   ;
; M4Ks                                        ; 157 / 171 ( 92 % )                                                                                                                                                  ;
; M-RAMs                                      ; 0 / 4 ( 0 % )                                                                                                                                                       ;
; Total memory bits                           ; 366,080 / 3,317,184 ( 11 % )                                                                                                                                        ;
; Total RAM block bits                        ; 743,040 / 3,317,184 ( 22 % )                                                                                                                                        ;
; DSP block 9-bit elements                    ; 88 / 96 ( 92 % )                                                                                                                                                    ;
; PLLs                                        ; 1 / 6 ( 17 % )                                                                                                                                                      ;
; Global clocks                               ; 16 / 16 ( 100 % )                                                                                                                                                   ;
; Regional clocks                             ; 0 / 16 ( 0 % )                                                                                                                                                      ;
; Fast regional clocks                        ; 0 / 32 ( 0 % )                                                                                                                                                      ;
; SERDES transmitters                         ; 0 / 82 ( 0 % )                                                                                                                                                      ;
; SERDES receivers                            ; 0 / 82 ( 0 % )                                                                                                                                                      ;
; Maximum fan-out node                        ; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                       ;
; Maximum fan-out                             ; 13344                                                                                                                                                               ;
; Highest non-global fan-out signal           ; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4] ;
; Highest non-global fan-out                  ; 1632                                                                                                                                                                ;
; Total fan-out                               ; 114568                                                                                                                                                              ;
; Average fan-out                             ; 5.63                                                                                                                                                                ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; adc1_dat[0]  ; AB26  ; 1        ; 0            ; 13           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[10] ; V24   ; 1        ; 0            ; 16           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[11] ; V23   ; 1        ; 0            ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[12] ; AA28  ; 1        ; 0            ; 16           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[13] ; AA27  ; 1        ; 0            ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[1]  ; AB25  ; 1        ; 0            ; 13           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[2]  ; W23   ; 1        ; 0            ; 14           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[3]  ; W24   ; 1        ; 0            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[4]  ; AB28  ; 1        ; 0            ; 14           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[5]  ; AB27  ; 1        ; 0            ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[6]  ; V22   ; 1        ; 0            ; 15           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[7]  ; V21   ; 1        ; 0            ; 15           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[8]  ; AA25  ; 1        ; 0            ; 15           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_dat[9]  ; AA26  ; 1        ; 0            ; 15           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_ovr     ; AG22  ; 8        ; 9            ; 0            ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc1_rdy     ; W22   ; 1        ; 0            ; 13           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[0]  ; AF22  ; 8        ; 9            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[10] ; AH25  ; 8        ; 1            ; 0            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[11] ; AG25  ; 8        ; 1            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[12] ; AH26  ; 8        ; 1            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[13] ; AG26  ; 8        ; 1            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[1]  ; AE22  ; 8        ; 7            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[2]  ; AH23  ; 8        ; 7            ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[3]  ; AF23  ; 8        ; 7            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[4]  ; AD23  ; 8        ; 7            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[5]  ; AG23  ; 8        ; 5            ; 0            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[6]  ; AH24  ; 8        ; 5            ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[7]  ; AE24  ; 8        ; 5            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[8]  ; AG24  ; 8        ; 3            ; 0            ; 5           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_dat[9]  ; AF25  ; 8        ; 3            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_ovr     ; N20   ; 2        ; 0            ; 34           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc2_rdy     ; AH22  ; 8        ; 9            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[0]  ; M25   ; 2        ; 0            ; 34           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[10] ; N26   ; 2        ; 0            ; 37           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[11] ; N25   ; 2        ; 0            ; 37           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[12] ; K27   ; 2        ; 0            ; 37           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[13] ; K28   ; 2        ; 0            ; 37           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[1]  ; M26   ; 2        ; 0            ; 34           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[2]  ; N22   ; 2        ; 0            ; 35           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[3]  ; N21   ; 2        ; 0            ; 35           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[4]  ; L27   ; 2        ; 0            ; 35           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[5]  ; L28   ; 2        ; 0            ; 35           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[6]  ; N24   ; 2        ; 0            ; 36           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[7]  ; N23   ; 2        ; 0            ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[8]  ; L25   ; 2        ; 0            ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_dat[9]  ; L26   ; 2        ; 0            ; 36           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_ovr     ; AA21  ; 1        ; 0            ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc3_rdy     ; N19   ; 2        ; 0            ; 34           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[0]  ; AF28  ; 1        ; 0            ; 9            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[10] ; Y21   ; 1        ; 0            ; 12           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[11] ; Y22   ; 1        ; 0            ; 12           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[12] ; AC28  ; 1        ; 0            ; 12           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[13] ; AC27  ; 1        ; 0            ; 12           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[1]  ; AF27  ; 1        ; 0            ; 9            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[2]  ; AA23  ; 1        ; 0            ; 10           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[3]  ; AA24  ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[4]  ; AE28  ; 1        ; 0            ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[5]  ; AE27  ; 1        ; 0            ; 10           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[6]  ; Y24   ; 1        ; 0            ; 11           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[7]  ; Y23   ; 1        ; 0            ; 11           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[8]  ; AD28  ; 1        ; 0            ; 11           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_dat[9]  ; AD27  ; 1        ; 0            ; 11           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_ovr     ; W27   ; 1        ; 0            ; 20           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc4_rdy     ; AA22  ; 1        ; 0            ; 9            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[0]  ; U20   ; 1        ; 0            ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[10] ; Y25   ; 1        ; 0            ; 17           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[11] ; Y26   ; 1        ; 0            ; 17           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[12] ; V20   ; 1        ; 0            ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[13] ; V19   ; 1        ; 0            ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[1]  ; U19   ; 1        ; 0            ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[2]  ; W25   ; 1        ; 0            ; 19           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[3]  ; W26   ; 1        ; 0            ; 19           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[4]  ; U23   ; 1        ; 0            ; 19           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[5]  ; U24   ; 1        ; 0            ; 19           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[6]  ; Y27   ; 1        ; 0            ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[7]  ; Y28   ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[8]  ; U22   ; 1        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_dat[9]  ; U21   ; 1        ; 0            ; 18           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_ovr     ; M20   ; 2        ; 0            ; 38           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc5_rdy     ; W28   ; 1        ; 0            ; 20           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[0]  ; K26   ; 2        ; 0            ; 38           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[10] ; L20   ; 2        ; 0            ; 41           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[11] ; L19   ; 2        ; 0            ; 41           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[12] ; H27   ; 2        ; 0            ; 41           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[13] ; H28   ; 2        ; 0            ; 41           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[1]  ; K25   ; 2        ; 0            ; 38           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[2]  ; M24   ; 2        ; 0            ; 39           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[3]  ; M23   ; 2        ; 0            ; 39           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[4]  ; J27   ; 2        ; 0            ; 39           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[5]  ; J28   ; 2        ; 0            ; 39           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[6]  ; M22   ; 2        ; 0            ; 40           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[7]  ; M21   ; 2        ; 0            ; 40           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[8]  ; J25   ; 2        ; 0            ; 40           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_dat[9]  ; J26   ; 2        ; 0            ; 40           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_ovr     ; F28   ; 2        ; 0            ; 45           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc6_rdy     ; M19   ; 2        ; 0            ; 38           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[0]  ; J22   ; 2        ; 0            ; 45           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[10] ; H25   ; 2        ; 0            ; 42           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[11] ; H26   ; 2        ; 0            ; 42           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[12] ; L24   ; 2        ; 0            ; 42           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[13] ; L23   ; 2        ; 0            ; 42           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[1]  ; J21   ; 2        ; 0            ; 45           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[2]  ; G25   ; 2        ; 0            ; 44           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[3]  ; G26   ; 2        ; 0            ; 44           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[4]  ; K22   ; 2        ; 0            ; 44           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[5]  ; K21   ; 2        ; 0            ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[6]  ; G28   ; 2        ; 0            ; 43           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[7]  ; G27   ; 2        ; 0            ; 43           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[8]  ; L21   ; 2        ; 0            ; 43           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_dat[9]  ; L22   ; 2        ; 0            ; 43           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_ovr     ; C28   ; 2        ; 0            ; 49           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc7_rdy     ; F27   ; 2        ; 0            ; 45           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[0]  ; H23   ; 2        ; 0            ; 49           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[10] ; F26   ; 2        ; 0            ; 46           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[11] ; F25   ; 2        ; 0            ; 46           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[12] ; K24   ; 2        ; 0            ; 46           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[13] ; K23   ; 2        ; 0            ; 46           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[1]  ; H24   ; 2        ; 0            ; 49           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[2]  ; D28   ; 2        ; 0            ; 48           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[3]  ; D27   ; 2        ; 0            ; 48           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[4]  ; H21   ; 2        ; 0            ; 48           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[5]  ; H22   ; 2        ; 0            ; 48           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[6]  ; E28   ; 2        ; 0            ; 47           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[7]  ; E27   ; 2        ; 0            ; 47           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[8]  ; J23   ; 2        ; 0            ; 47           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_dat[9]  ; J24   ; 2        ; 0            ; 47           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_ovr     ; W21   ; 1        ; 0            ; 13           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; adc8_rdy     ; C27   ; 2        ; 0            ; 49           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; dip_sw3      ; K10   ; 4        ; 64           ; 58           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; dip_sw4      ; L11   ; 4        ; 58           ; 58           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; inclk        ; K17   ; 3        ; 36           ; 58           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_cmd     ; B5    ; 4        ; 82           ; 58           ; 5           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_spare   ; B4    ; 4        ; 82           ; 58           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; lvds_sync    ; B3    ; 4        ; 84           ; 58           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; rst_n        ; AC9   ; 7        ; 62           ; 0            ; 5           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[0]   ; D5    ; 4        ; 84           ; 58           ; 1           ; 6                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[1]   ; B6    ; 4        ; 78           ; 58           ; 3           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[2]   ; C9    ; 4        ; 68           ; 58           ; 4           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; slot_id[3]   ; D10   ; 4        ; 64           ; 58           ; 0           ; 7                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_in1      ; F7    ; 4        ; 82           ; 58           ; 4           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_in2      ; F8    ; 4        ; 80           ; 58           ; 5           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; ttl_in3      ; F9    ; 4        ; 71           ; 58           ; 4           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load        ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+
; adc1_clk          ; AB6   ; 6        ; 85           ; 8            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc1_clk(n)       ; AB5   ; 6        ; 85           ; 8            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc2_clk          ; AA8   ; 6        ; 85           ; 9            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc2_clk(n)       ; AA7   ; 6        ; 85           ; 9            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc3_clk          ; AA6   ; 6        ; 85           ; 10           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc3_clk(n)       ; AA5   ; 6        ; 85           ; 10           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc4_clk          ; Y5    ; 6        ; 85           ; 11           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc4_clk(n)       ; Y6    ; 6        ; 85           ; 11           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc5_clk          ; Y8    ; 6        ; 85           ; 12           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc5_clk(n)       ; Y7    ; 6        ; 85           ; 12           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc6_clk          ; V10   ; 6        ; 85           ; 17           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc6_clk(n)       ; V9    ; 6        ; 85           ; 17           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc7_clk          ; U8    ; 6        ; 85           ; 18           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc7_clk(n)       ; U7    ; 6        ; 85           ; 18           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; adc8_clk          ; U5    ; 6        ; 85           ; 19           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; User                 ; Unspecified ;
; adc8_clk(n)       ; U6    ; 6        ; 85           ; 19           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVDS         ; Maximum Current  ; Off         ; Fitter               ; Unspecified ;
; bias_dac_ncs[0]   ; AH3   ; 7        ; 82           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[1]   ; V11   ; 7        ; 56           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[2]   ; AA9   ; 7        ; 71           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[3]   ; AB9   ; 7        ; 68           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[4]   ; AH16  ; 8        ; 27           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[5]   ; AC24  ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[6]   ; AD24  ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; bias_dac_ncs[7]   ; AC22  ; 8        ; 14           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[0]    ; N9    ; 5        ; 85           ; 34           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[10]   ; L4    ; 5        ; 85           ; 36           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[11]   ; N4    ; 5        ; 85           ; 37           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[12]   ; N3    ; 5        ; 85           ; 37           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[13]   ; K1    ; 5        ; 85           ; 37           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[1]    ; M3    ; 5        ; 85           ; 34           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[2]    ; M4    ; 5        ; 85           ; 34           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[3]    ; N5    ; 5        ; 85           ; 35           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[4]    ; N6    ; 5        ; 85           ; 35           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[5]    ; L1    ; 5        ; 85           ; 35           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[6]    ; L2    ; 5        ; 85           ; 35           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[7]    ; N7    ; 5        ; 85           ; 36           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[8]    ; N8    ; 5        ; 85           ; 36           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB1_dat[9]    ; L3    ; 5        ; 85           ; 36           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[0]    ; C1    ; 5        ; 85           ; 49           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[10]   ; J6    ; 5        ; 85           ; 47           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[11]   ; F4    ; 5        ; 85           ; 46           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[12]   ; F3    ; 5        ; 85           ; 46           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[13]   ; K6    ; 5        ; 85           ; 46           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[1]    ; H5    ; 5        ; 85           ; 49           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[2]    ; H6    ; 5        ; 85           ; 49           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[3]    ; D2    ; 5        ; 85           ; 48           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[4]    ; D1    ; 5        ; 85           ; 48           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[5]    ; H7    ; 5        ; 85           ; 48           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[6]    ; H8    ; 5        ; 85           ; 48           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[7]    ; E2    ; 5        ; 85           ; 47           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[8]    ; E1    ; 5        ; 85           ; 47           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB2_dat[9]    ; J5    ; 5        ; 85           ; 47           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[0]    ; F1    ; 5        ; 85           ; 45           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[10]   ; L8    ; 5        ; 85           ; 43           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[11]   ; H4    ; 5        ; 85           ; 42           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[12]   ; H3    ; 5        ; 85           ; 42           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[13]   ; L6    ; 5        ; 85           ; 42           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[1]    ; J8    ; 5        ; 85           ; 45           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[2]    ; J7    ; 5        ; 85           ; 45           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[3]    ; G3    ; 5        ; 85           ; 44           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[4]    ; G4    ; 5        ; 85           ; 44           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[5]    ; K8    ; 5        ; 85           ; 44           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[6]    ; K7    ; 5        ; 85           ; 44           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[7]    ; G2    ; 5        ; 85           ; 43           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[8]    ; G1    ; 5        ; 85           ; 43           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB3_dat[9]    ; L7    ; 5        ; 85           ; 43           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[0]    ; M9    ; 5        ; 85           ; 38           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[10]   ; J4    ; 5        ; 85           ; 40           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[11]   ; L10   ; 5        ; 85           ; 41           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[12]   ; L9    ; 5        ; 85           ; 41           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[13]   ; H1    ; 5        ; 85           ; 41           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[1]    ; K4    ; 5        ; 85           ; 38           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[2]    ; K3    ; 5        ; 85           ; 38           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[3]    ; M6    ; 5        ; 85           ; 39           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[4]    ; M5    ; 5        ; 85           ; 39           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[5]    ; J1    ; 5        ; 85           ; 39           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[6]    ; J2    ; 5        ; 85           ; 39           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[7]    ; M8    ; 5        ; 85           ; 40           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[8]    ; M7    ; 5        ; 85           ; 40           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB4_dat[9]    ; J3    ; 5        ; 85           ; 40           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[0]    ; AF12  ; 7        ; 60           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[10]   ; AG16  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[11]   ; AD17  ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[12]   ; AE17  ; 8        ; 25           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[13]   ; AG17  ; 8        ; 25           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[1]    ; AE12  ; 7        ; 60           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[2]    ; AG13  ; 7        ; 58           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[3]    ; AD12  ; 7        ; 58           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[4]    ; AF13  ; 7        ; 56           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[5]    ; AE13  ; 7        ; 56           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[6]    ; AD13  ; 7        ; 56           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[7]    ; AE16  ; 8        ; 29           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[8]    ; AF16  ; 8        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB5_dat[9]    ; AD16  ; 8        ; 29           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[0]    ; AE5   ; 7        ; 84           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[10]   ; AD6   ; 7        ; 78           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[11]   ; AF7   ; 7        ; 76           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[12]   ; AH7   ; 7        ; 76           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[13]   ; AG7   ; 7        ; 76           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[1]    ; AG3   ; 7        ; 84           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[2]    ; AG5   ; 7        ; 82           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[3]    ; AG4   ; 7        ; 82           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[4]    ; AF4   ; 7        ; 82           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[5]    ; AH5   ; 7        ; 80           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[6]    ; AF5   ; 7        ; 80           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[7]    ; AE6   ; 7        ; 80           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[8]    ; AG6   ; 7        ; 78           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB6_dat[9]    ; AH6   ; 7        ; 78           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[0]    ; AE18  ; 8        ; 23           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[10]   ; AE20  ; 8        ; 17           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[11]   ; AF21  ; 8        ; 17           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[12]   ; AG21  ; 8        ; 14           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[13]   ; AE21  ; 8        ; 14           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[1]    ; AD18  ; 8        ; 23           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[2]    ; AH19  ; 8        ; 21           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[3]    ; AG19  ; 8        ; 21           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[4]    ; AF19  ; 8        ; 21           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[5]    ; AD19  ; 8        ; 21           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[6]    ; AE19  ; 8        ; 19           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[7]    ; AH20  ; 8        ; 19           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[8]    ; AH21  ; 8        ; 19           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB7_dat[9]    ; AF20  ; 8        ; 17           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[0]    ; AF8   ; 7        ; 71           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[10]   ; AE10  ; 7        ; 64           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[11]   ; AF11  ; 7        ; 62           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[12]   ; AE11  ; 7        ; 62           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[13]   ; AH11  ; 7        ; 62           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[1]    ; AD8   ; 7        ; 71           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[2]    ; AH9   ; 7        ; 68           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[3]    ; AH8   ; 7        ; 68           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[4]    ; AE9   ; 7        ; 68           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[5]    ; AF9   ; 7        ; 68           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[6]    ; AG9   ; 7        ; 66           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[7]    ; AD10  ; 7        ; 66           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[8]    ; AF10  ; 7        ; 64           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB8_dat[9]    ; AH10  ; 7        ; 64           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[0]     ; N10   ; 5        ; 85           ; 34           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[1]     ; C2    ; 5        ; 85           ; 49           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[2]     ; F2    ; 5        ; 85           ; 45           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[3]     ; M10   ; 5        ; 85           ; 38           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[4]     ; AG12  ; 7        ; 60           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[5]     ; AH4   ; 7        ; 84           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[6]     ; AG18  ; 8        ; 23           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_FB_clk[7]     ; AG8   ; 7        ; 71           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[0]        ; AE8   ; 7        ; 71           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[1]        ; Y10   ; 7        ; 64           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[2]        ; AB7   ; 7        ; 84           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[3]        ; AC5   ; 7        ; 84           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[4]        ; AG20  ; 8        ; 17           ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[5]        ; AB22  ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[6]        ; AB20  ; 8        ; 9            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_clk[7]        ; AB18  ; 8        ; 27           ; 0            ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[0]        ; AG10  ; 7        ; 64           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[1]        ; Y11   ; 7        ; 58           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[2]        ; AB8   ; 7        ; 76           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[3]        ; AC6   ; 7        ; 82           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[4]        ; AE23  ; 8        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[5]        ; AE25  ; 8        ; 3            ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[6]        ; Y20   ; 8        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; dac_dat[7]        ; V18   ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; grn_led           ; J20   ; 3        ; 17           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; lvds_txa          ; A4    ; 4        ; 84           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; lvds_txb          ; A3    ; 4        ; 84           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[0]         ; A11   ; 4        ; 62           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[10]        ; D11   ; 4        ; 62           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[11]        ; D13   ; 4        ; 56           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[12]        ; E13   ; 4        ; 56           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[13]        ; D12   ; 4        ; 60           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[14]        ; E12   ; 4        ; 58           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[15]        ; E10   ; 4        ; 66           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[16]        ; A9    ; 4        ; 66           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[17]        ; B9    ; 4        ; 68           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[18]        ; B8    ; 4        ; 68           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[19]        ; A8    ; 4        ; 68           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[1]         ; B11   ; 4        ; 62           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[20]        ; C8    ; 4        ; 71           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[21]        ; D8    ; 4        ; 71           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[22]        ; A7    ; 4        ; 76           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[23]        ; B7    ; 4        ; 78           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[24]        ; C7    ; 4        ; 76           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[25]        ; A6    ; 4        ; 78           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[26]        ; C6    ; 4        ; 76           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[27]        ; D6    ; 4        ; 78           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[28]        ; D9    ; 4        ; 68           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[29]        ; D7    ; 4        ; 76           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[2]         ; C11   ; 4        ; 62           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[30]        ; E8    ; 4        ; 71           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[31]        ; E6    ; 4        ; 80           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[3]         ; A10   ; 4        ; 64           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[4]         ; B10   ; 4        ; 64           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[5]         ; C12   ; 4        ; 60           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[6]         ; B12   ; 4        ; 60           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[7]         ; C13   ; 4        ; 56           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[8]         ; B13   ; 4        ; 58           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; mictor[9]         ; C10   ; 4        ; 64           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[0] ; AE7   ; 7        ; 78           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[1] ; Y9    ; 7        ; 80           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[2] ; AA10  ; 7        ; 66           ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[3] ; AB12  ; 7        ; 58           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[4] ; AF18  ; 8        ; 23           ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[5] ; AC23  ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[6] ; AB21  ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; offset_dac_ncs[7] ; AC20  ; 8        ; 17           ; 0            ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; red_led           ; H20   ; 3        ; 14           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; smb_clk           ; F17   ; 3        ; 29           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; yes        ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_dir1          ; G7    ; 4        ; 84           ; 58           ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_dir2          ; G9    ; 4        ; 76           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_dir3          ; H9    ; 4        ; 78           ; 58           ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_out1          ; F11   ; 4        ; 64           ; 58           ; 5           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_out2          ; G8    ; 4        ; 82           ; 58           ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ttl_out3          ; G12   ; 4        ; 58           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; wdog              ; A5    ; 4        ; 80           ; 58           ; 4           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; ylw_led           ; H19   ; 3        ; 19           ; 58           ; 3           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load        ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+
; card_id  ; A16   ; 3        ; 27           ; 58           ; 4           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
; smb_data ; G22   ; 3        ; 3            ; 58           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no             ; no              ; yes        ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; Unspecified ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+----------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+-------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 48 / 70 ( 69 % ) ; 3.3V          ; --           ;
; 2        ; 64 / 74 ( 86 % ) ; 3.3V          ; --           ;
; 3        ; 7 / 70 ( 10 % )  ; 3.3V          ; --           ;
; 4        ; 54 / 74 ( 73 % ) ; 3.3V          ; --           ;
; 5        ; 60 / 74 ( 81 % ) ; 3.3V          ; --           ;
; 6        ; 16 / 70 ( 23 % ) ; 3.3V          ; --           ;
; 7        ; 55 / 74 ( 74 % ) ; 3.3V          ; --           ;
; 8        ; 55 / 71 ( 77 % ) ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
; 11       ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 12       ; 0 / 4 ( 0 % )    ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                      ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; Termination ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+
; A2       ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A3       ; 579        ; 4        ; lvds_txb                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A4       ; 577        ; 4        ; lvds_txa                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A5       ; 588        ; 4        ; wdog                      ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A6       ; 595        ; 4        ; mictor[25]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A7       ; 601        ; 4        ; mictor[22]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A8       ; 618        ; 4        ; mictor[19]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A9       ; 621        ; 4        ; mictor[16]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A10      ; 626        ; 4        ; mictor[3]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A11      ; 633        ; 4        ; mictor[0]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A12      ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A13      ; 645        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; A16      ; 706        ; 3        ; card_id                   ; bidir  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; A17      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; A18      ; 718        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A19      ; 724        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A20      ; 737        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A21      ; 741        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A22      ; 751        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A23      ; 757        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A24      ; 765        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A25      ; 769        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A26      ; 776        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; A27      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AA1      ; 443        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA2      ; 442        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA3      ; 438        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA4      ; 439        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AA5      ; 415        ; 6        ; adc3_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA6      ; 416        ; 6        ; adc3_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA7      ; 411        ; 6        ; adc2_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AA8      ; 412        ; 6        ; adc2_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA9      ; 355        ; 7        ; bias_dac_ncs[2]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA10     ; 343        ; 7        ; offset_dac_ncs[2]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AA11     ; 324        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA12     ; 301        ; 7        ; ^VCCSEL                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA13     ;            ; 1        ; VCCG_PLL6                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AA14     ; 286        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA15     ; 285        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA16     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AA17     ; 274        ; 8        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AA18     ; 268        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA19     ; 256        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AA20     ; 245        ; 8        ; *~CRC_ERROR~ / GND*       ; output ; LVTTL        ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; AA21     ; 163        ; 1        ; adc3_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA22     ; 164        ; 1        ; adc4_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA23     ; 159        ; 1        ; adc4_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA24     ; 160        ; 1        ; adc4_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA25     ; 136        ; 1        ; adc1_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA26     ; 137        ; 1        ; adc1_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA27     ; 133        ; 1        ; adc1_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AA28     ; 132        ; 1        ; adc1_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB1      ; 434        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB2      ; 433        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB3      ; 430        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB4      ; 429        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB5      ; 407        ; 6        ; adc1_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; AB6      ; 408        ; 6        ; adc1_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB7      ; 387        ; 7        ; dac_clk[2]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB8      ; 359        ; 7        ; dac_dat[2]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB9      ; 349        ; 7        ; bias_dac_ncs[3]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB10     ; 346        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB11     ; 327        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB12     ; 321        ; 7        ; offset_dac_ncs[3]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB13     ; 295        ; 7        ; ^nCE                      ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB14     ;            ;          ; GNDG_PLL6                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB15     ; 280        ; 8        ; ^MSEL2                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AB16     ;            ; 12       ; VCC_PLL6_OUTB             ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AB17     ; 275        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB18     ; 258        ; 8        ; dac_clk[7]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB19     ; 240        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AB20     ; 213        ; 8        ; dac_clk[6]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB21     ; 207        ; 8        ; offset_dac_ncs[6]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB22     ; 192        ; 8        ; dac_clk[5]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AB23     ; 167        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB24     ; 168        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AB25     ; 146        ; 1        ; adc1_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB26     ; 145        ; 1        ; adc1_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB27     ; 142        ; 1        ; adc1_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AB28     ; 141        ; 1        ; adc1_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC1      ; 426        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC2      ; 425        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AC3      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC4      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC5      ; 384        ; 7        ; dac_clk[3]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC6      ; 378        ; 7        ; dac_dat[3]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC7      ; 362        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC8      ; 345        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC9      ; 332        ; 7        ; rst_n                     ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC10     ; 326        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC11     ; 314        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC12     ; 302        ; 7        ; ^PORSEL                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC13     ; 296        ; 7        ; ^nCEO                     ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC14     ;            ; 11       ; VCC_PLL6_OUTA             ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AC15     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC16     ; 278        ; 8        ; ^MSEL0                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC17     ; 276        ; 8        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AC18     ; 277        ; 8        ; PLL_ENA                   ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC19     ; 234        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC20     ; 228        ; 8        ; offset_dac_ncs[7]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC21     ; 233        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AC22     ; 222        ; 8        ; bias_dac_ncs[7]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC23     ; 188        ; 8        ; offset_dac_ncs[5]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC24     ; 186        ; 8        ; bias_dac_ncs[5]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AC25     ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC26     ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AC27     ; 150        ; 1        ; adc4_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AC28     ; 149        ; 1        ; adc4_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD1      ; 422        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD2      ; 421        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AD3      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AD4      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AD5      ; 368        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD6      ; 366        ; 7        ; dac_FB6_dat[10]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD7      ; 371        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD8      ; 354        ; 7        ; dac_FB8_dat[1]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD9      ; 340        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD10     ; 341        ; 7        ; dac_FB8_dat[7]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD11     ; 309        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD12     ; 317        ; 7        ; dac_FB5_dat[3]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD13     ; 312        ; 7        ; dac_FB5_dat[6]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD14     ; 293        ; 7        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; AD15     ; 290        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD16     ; 260        ; 8        ; dac_FB5_dat[9]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD17     ; 255        ; 8        ; dac_FB5_dat[11]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD18     ; 244        ; 8        ; dac_FB7_dat[1]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD19     ; 236        ; 8        ; dac_FB7_dat[5]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD20     ; 235        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD21     ; 218        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AD22     ; 204        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AD23     ; 205        ; 8        ; adc2_dat[4]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD24     ; 201        ; 8        ; bias_dac_ncs[6]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AD25     ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AD26     ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AD27     ; 154        ; 1        ; adc4_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AD28     ; 153        ; 1        ; adc4_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE1      ; 418        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE2      ; 417        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AE3      ; 402        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE4      ; 376        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE5      ; 386        ; 7        ; dac_FB6_dat[0]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE6      ; 372        ; 7        ; dac_FB6_dat[7]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE7      ; 367        ; 7        ; offset_dac_ncs[0]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE8      ; 353        ; 7        ; dac_clk[0]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE9      ; 348        ; 7        ; dac_FB8_dat[4]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE10     ; 334        ; 7        ; dac_FB8_dat[10]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE11     ; 331        ; 7        ; dac_FB8_dat[12]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE12     ; 322        ; 7        ; dac_FB5_dat[1]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE13     ; 313        ; 7        ; dac_FB5_dat[5]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE14     ; 294        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE15     ; 289        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AE16     ; 263        ; 8        ; dac_FB5_dat[7]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE17     ; 253        ; 8        ; dac_FB5_dat[12]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE18     ; 246        ; 8        ; dac_FB7_dat[0]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE19     ; 232        ; 8        ; dac_FB7_dat[6]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE20     ; 224        ; 8        ; dac_FB7_dat[10]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE21     ; 220        ; 8        ; dac_FB7_dat[13]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE22     ; 209        ; 8        ; adc2_dat[1]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE23     ; 211        ; 8        ; dac_dat[4]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE24     ; 198        ; 8        ; adc2_dat[7]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE25     ; 197        ; 8        ; dac_dat[5]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AE26     ; 173        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AE27     ; 158        ; 1        ; adc4_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AE28     ; 157        ; 1        ; adc4_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF1      ; 414        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF2      ; 413        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; AF3      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF4      ; 379        ; 7        ; dac_FB6_dat[4]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF5      ; 375        ; 7        ; dac_FB6_dat[6]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF6      ; 360        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF7      ; 364        ; 7        ; dac_FB6_dat[11]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF8      ; 356        ; 7        ; dac_FB8_dat[0]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF9      ; 347        ; 7        ; dac_FB8_dat[5]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF10     ; 339        ; 7        ; dac_FB8_dat[8]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF11     ; 333        ; 7        ; dac_FB8_dat[11]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF12     ; 323        ; 7        ; dac_FB5_dat[0]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF13     ; 315        ; 7        ; dac_FB5_dat[4]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF14     ;            ;          ; GNDA_PLL6                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF15     ; 284        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF16     ; 262        ; 8        ; dac_FB5_dat[8]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF17     ; 250        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF18     ; 243        ; 8        ; offset_dac_ncs[4]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF19     ; 237        ; 8        ; dac_FB7_dat[4]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF20     ; 227        ; 8        ; dac_FB7_dat[9]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF21     ; 223        ; 8        ; dac_FB7_dat[11]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF22     ; 212        ; 8        ; adc2_dat[0]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF23     ; 206        ; 8        ; adc2_dat[3]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF24     ; 195        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AF25     ; 193        ; 8        ; adc2_dat[9]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AF26     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AF27     ; 162        ; 1        ; adc4_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AF28     ; 161        ; 1        ; adc4_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; AG1      ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AG2      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG3      ; 385        ; 7        ; dac_FB6_dat[1]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG4      ; 380        ; 7        ; dac_FB6_dat[3]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG5      ; 382        ; 7        ; dac_FB6_dat[2]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG6      ; 370        ; 7        ; dac_FB6_dat[8]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG7      ; 361        ; 7        ; dac_FB6_dat[13]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG8      ; 357        ; 7        ; dac_FB_clk[7]             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG9      ; 344        ; 7        ; dac_FB8_dat[6]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG10     ; 336        ; 7        ; dac_dat[0]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG11     ; 328        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG12     ; 325        ; 7        ; dac_FB_clk[4]             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG13     ; 318        ; 7        ; dac_FB5_dat[2]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG14     ;            ;          ; VCCA_PLL6                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; AG15     ; 283        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AG16     ; 257        ; 8        ; dac_FB5_dat[10]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG17     ; 252        ; 8        ; dac_FB5_dat[13]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG18     ; 247        ; 8        ; dac_FB_clk[6]             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG19     ; 239        ; 8        ; dac_FB7_dat[3]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG20     ; 226        ; 8        ; dac_clk[4]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG21     ; 221        ; 8        ; dac_FB7_dat[12]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG22     ; 215        ; 8        ; adc1_ovr                  ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG23     ; 203        ; 8        ; adc2_dat[5]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG24     ; 196        ; 8        ; adc2_dat[8]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG25     ; 190        ; 8        ; adc2_dat[11]              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG26     ; 187        ; 8        ; adc2_dat[13]              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AG27     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AG28     ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH2      ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH3      ; 383        ; 7        ; bias_dac_ncs[0]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH4      ; 388        ; 7        ; dac_FB_clk[5]             ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH5      ; 377        ; 7        ; dac_FB6_dat[5]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH6      ; 369        ; 7        ; dac_FB6_dat[9]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH7      ; 363        ; 7        ; dac_FB6_dat[12]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH8      ; 350        ; 7        ; dac_FB8_dat[3]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH9      ; 351        ; 7        ; dac_FB8_dat[2]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH10     ; 338        ; 7        ; dac_FB8_dat[9]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH11     ; 330        ; 7        ; dac_FB8_dat[13]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH12     ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH13     ; 320        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; AH14     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH15     ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; AH16     ; 259        ; 8        ; bias_dac_ncs[4]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH17     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; AH18     ; 272        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; AH19     ; 241        ; 8        ; dac_FB7_dat[2]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH20     ; 231        ; 8        ; dac_FB7_dat[7]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH21     ; 229        ; 8        ; dac_FB7_dat[8]            ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH22     ; 214        ; 8        ; adc2_rdy                  ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH23     ; 208        ; 8        ; adc2_dat[2]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH24     ; 200        ; 8        ; adc2_dat[6]               ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH25     ; 191        ; 8        ; adc2_dat[10]              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH26     ; 189        ; 8        ; adc2_dat[12]              ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; AH27     ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B3       ; 580        ; 4        ; lvds_sync                 ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B4       ; 585        ; 4        ; lvds_spare                ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B5       ; 583        ; 4        ; lvds_cmd                  ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B6       ; 598        ; 4        ; slot_id[1]                ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B7       ; 596        ; 4        ; mictor[23]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B8       ; 617        ; 4        ; mictor[18]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B9       ; 616        ; 4        ; mictor[17]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B10      ; 631        ; 4        ; mictor[4]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B11      ; 637        ; 4        ; mictor[1]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B12      ; 640        ; 4        ; mictor[6]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B13      ; 647        ; 4        ; mictor[8]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; B14      ;            ;          ; TEMPDIODEp                ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B15      ; 682        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B16      ; 708        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B17      ; 713        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B18      ; 722        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B19      ; 726        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B20      ; 736        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B21      ; 743        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B22      ; 750        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B23      ; 762        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B24      ; 774        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B25      ; 775        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B26      ; 778        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; B27      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; B28      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; C1       ; 553        ; 5        ; dac_FB2_dat[0]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C2       ; 554        ; 5        ; dac_FB_clk[1]             ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C3       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C4       ; 586        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C5       ; 590        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C6       ; 605        ; 4        ; mictor[26]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C7       ; 606        ; 4        ; mictor[24]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C8       ; 610        ; 4        ; mictor[20]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C9       ; 613        ; 4        ; slot_id[2]                ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C10      ; 628        ; 4        ; mictor[9]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C11      ; 634        ; 4        ; mictor[2]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C12      ; 642        ; 4        ; mictor[5]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C13      ; 650        ; 4        ; mictor[7]                 ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; C14      ;            ;          ; TEMPDIODEn                ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C15      ; 681        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C16      ; 703        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C17      ; 715        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C18      ; 719        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C19      ; 728        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C20      ; 738        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C21      ; 744        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C22      ; 753        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C23      ; 759        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C24      ; 770        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C25      ; 767        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; C26      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; C27      ; 21         ; 2        ; adc8_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; C28      ; 22         ; 2        ; adc7_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D1       ; 549        ; 5        ; dac_FB2_dat[4]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D2       ; 550        ; 5        ; dac_FB2_dat[3]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D3       ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; D4       ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; D5       ; 581        ; 4        ; slot_id[0]                ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D6       ; 600        ; 4        ; mictor[27]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D7       ; 603        ; 4        ; mictor[29]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D8       ; 609        ; 4        ; mictor[21]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D9       ; 615        ; 4        ; mictor[28]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D10      ; 630        ; 4        ; slot_id[3]                ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D11      ; 636        ; 4        ; mictor[10]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D12      ; 643        ; 4        ; mictor[13]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D13      ; 652        ; 4        ; mictor[11]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; D14      ;            ; 1        ; VCCG_PLL5                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; D15      ; 676        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D16      ; 702        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D17      ; 711        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D18      ; 721        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D19      ; 733        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D20      ; 740        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D21      ; 746        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D22      ; 756        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D23      ; 754        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D24      ; 772        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; D25      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; D26      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; D27      ; 25         ; 2        ; adc8_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; D28      ; 26         ; 2        ; adc8_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E1       ; 545        ; 5        ; dac_FB2_dat[8]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E2       ; 546        ; 5        ; dac_FB2_dat[7]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E3       ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E4       ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E5       ; 559        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E6       ; 593        ; 4        ; mictor[31]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E7       ; 594        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E8       ; 612        ; 4        ; mictor[30]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E9       ; 625        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E10      ; 624        ; 4        ; mictor[15]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E11      ; 656        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E12      ; 648        ; 4        ; mictor[14]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E13      ; 653        ; 4        ; mictor[12]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; E14      ;            ;          ; GNDG_PLL5                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E15      ; 675        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E16      ; 705        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E17      ; 710        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E18      ; 693        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E19      ; 729        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E20      ; 730        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E21      ; 747        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E22      ; 761        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E23      ; 760        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; E24      ; 16         ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; E25      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E26      ;            ;          ; NC                        ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; E27      ; 29         ; 2        ; adc8_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; E28      ; 30         ; 2        ; adc8_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F1       ; 537        ; 5        ; dac_FB3_dat[0]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F2       ; 538        ; 5        ; dac_FB_clk[2]             ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F3       ; 541        ; 5        ; dac_FB2_dat[12]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F4       ; 542        ; 5        ; dac_FB2_dat[11]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F5       ; 561        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F6       ; 560        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F7       ; 582        ; 4        ; ttl_in1                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F8       ; 589        ; 4        ; ttl_in2                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F9       ; 607        ; 4        ; ttl_in3                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F10      ; 620        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F11      ; 627        ; 4        ; ttl_out1                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F12      ; 651        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F13      ; 663        ; 4        ; #TMS                      ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCA_PLL5                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; F15      ;            ; 9        ; VCC_PLL5_OUTA             ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; F16      ; 687        ; 3        ; ^DCLK                     ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; F17      ; 701        ; 3        ; smb_clk                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; F18      ; 712        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F19      ; 731        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F20      ; 763        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F21      ; 768        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F22      ; 777        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; F23      ; 15         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F24      ; 14         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; F25      ; 33         ; 2        ; adc8_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F26      ; 34         ; 2        ; adc8_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F27      ; 37         ; 2        ; adc7_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; F28      ; 38         ; 2        ; adc6_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G1       ; 529        ; 5        ; dac_FB3_dat[8]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G2       ; 530        ; 5        ; dac_FB3_dat[7]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G3       ; 534        ; 5        ; dac_FB3_dat[3]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G4       ; 533        ; 5        ; dac_FB3_dat[4]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G5       ; 555        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G6       ; 556        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G7       ; 578        ; 4        ; ttl_dir1                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G8       ; 587        ; 4        ; ttl_out2                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G9       ; 604        ; 4        ; ttl_dir2                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G10      ; 619        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G11      ; 639        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G12      ; 644        ; 4        ; ttl_out3                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G13      ; 669        ; 4        ; #TDI                      ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G14      ;            ;          ; GNDA_PLL5                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G16      ;            ; 10       ; VCC_PLL5_OUTB             ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; G17      ; 688        ; 3        ; ^CONF_DONE                ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G18      ; 720        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G19      ; 732        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G20      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; G21      ; 771        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; G22      ; 773        ; 3        ; smb_data                  ; bidir  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; G23      ; 19         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G24      ; 20         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; G25      ; 42         ; 2        ; adc7_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G26      ; 41         ; 2        ; adc7_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G27      ; 45         ; 2        ; adc7_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; G28      ; 46         ; 2        ; adc7_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H1       ; 520        ; 5        ; dac_FB4_dat[13]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H2       ; 521        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; H3       ; 524        ; 5        ; dac_FB3_dat[12]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H4       ; 525        ; 5        ; dac_FB3_dat[11]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H5       ; 552        ; 5        ; dac_FB2_dat[1]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H6       ; 551        ; 5        ; dac_FB2_dat[2]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H7       ; 548        ; 5        ; dac_FB2_dat[5]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H8       ; 547        ; 5        ; dac_FB2_dat[6]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H9       ; 599        ; 4        ; ttl_dir3                  ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H10      ; 611        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H11      ; 638        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H12      ; 646        ; 4        ; +~DATA0~ / RESERVED_INPUT ; input  ; LVTTL        ;         ; Column I/O ; Off         ; N               ; no       ; Off          ;
; H13      ; 670        ; 4        ; #TDO                      ; output ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H14      ; 679        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H15      ; 680        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H16      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; H17      ; 696        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H18      ; 709        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; H19      ; 734        ; 3        ; ylw_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H20      ; 748        ; 3        ; red_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; H21      ; 28         ; 2        ; adc8_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H22      ; 27         ; 2        ; adc8_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H23      ; 24         ; 2        ; adc8_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H24      ; 23         ; 2        ; adc8_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H25      ; 51         ; 2        ; adc7_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H26      ; 50         ; 2        ; adc7_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H27      ; 54         ; 2        ; adc6_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; H28      ; 55         ; 2        ; adc6_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J1       ; 512        ; 5        ; dac_FB4_dat[5]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J2       ; 513        ; 5        ; dac_FB4_dat[6]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J3       ; 516        ; 5        ; dac_FB4_dat[9]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J4       ; 517        ; 5        ; dac_FB4_dat[10]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J5       ; 544        ; 5        ; dac_FB2_dat[9]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J6       ; 543        ; 5        ; dac_FB2_dat[10]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J7       ; 535        ; 5        ; dac_FB3_dat[2]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J8       ; 536        ; 5        ; dac_FB3_dat[1]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J9       ; 592        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J10      ; 623        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J11      ; 635        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J12      ; 655        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J13      ; 671        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J14      ;            ; 4        ; VCCIO4                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J15      ;            ; 3        ; VCCIO3                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; J16      ; 684        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J17      ; 690        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J18      ; 716        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J19      ; 725        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; J20      ; 742        ; 3        ; grn_led                   ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; J21      ; 39         ; 2        ; adc7_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J22      ; 40         ; 2        ; adc7_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J23      ; 32         ; 2        ; adc8_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J24      ; 31         ; 2        ; adc8_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J25      ; 58         ; 2        ; adc6_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J26      ; 59         ; 2        ; adc6_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J27      ; 62         ; 2        ; adc6_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; J28      ; 63         ; 2        ; adc6_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K1       ; 504        ; 5        ; dac_FB1_dat[13]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K2       ; 505        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K3       ; 509        ; 5        ; dac_FB4_dat[2]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K4       ; 508        ; 5        ; dac_FB4_dat[1]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K5       ; 539        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; K6       ; 540        ; 5        ; dac_FB2_dat[13]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K7       ; 531        ; 5        ; dac_FB3_dat[6]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K8       ; 532        ; 5        ; dac_FB3_dat[5]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K9       ; 526        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K10      ; 629        ; 4        ; dip_sw3                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K11      ; 641        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K12      ; 665        ; 4        ; #TCK                      ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; K13      ; 672        ; 4        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; K14      ; 677        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K15      ; 678        ; 9        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K16      ; 683        ; 10       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K17      ; 689        ; 3        ; inclk                     ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; K18      ; 704        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K19      ; 717        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; K20      ; 49         ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; K21      ; 43         ; 2        ; adc7_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K22      ; 44         ; 2        ; adc7_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K23      ; 35         ; 2        ; adc8_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K24      ; 36         ; 2        ; adc8_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K25      ; 67         ; 2        ; adc6_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K26      ; 66         ; 2        ; adc6_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K27      ; 70         ; 2        ; adc3_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; K28      ; 71         ; 2        ; adc3_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L1       ; 496        ; 5        ; dac_FB1_dat[5]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L2       ; 497        ; 5        ; dac_FB1_dat[6]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L3       ; 500        ; 5        ; dac_FB1_dat[9]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L4       ; 501        ; 5        ; dac_FB1_dat[10]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L5       ; 522        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; L6       ; 523        ; 5        ; dac_FB3_dat[13]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L7       ; 528        ; 5        ; dac_FB3_dat[9]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L8       ; 527        ; 5        ; dac_FB3_dat[10]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L9       ; 519        ; 5        ; dac_FB4_dat[12]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L10      ; 518        ; 5        ; dac_FB4_dat[11]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L11      ; 649        ; 4        ; dip_sw4                   ; input  ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; L12      ; 664        ; 4        ; #TRST                     ; input  ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L13      ; 673        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L16      ; 686        ; 3        ; ^nCONFIG                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; L17      ; 692        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L18      ; 697        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; L19      ; 57         ; 2        ; adc6_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L20      ; 56         ; 2        ; adc6_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L21      ; 48         ; 2        ; adc7_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L22      ; 47         ; 2        ; adc7_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L23      ; 52         ; 2        ; adc7_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L24      ; 53         ; 2        ; adc7_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L25      ; 74         ; 2        ; adc3_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L26      ; 75         ; 2        ; adc3_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L27      ; 78         ; 2        ; adc3_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; L28      ; 79         ; 2        ; adc3_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M1       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; M2       ; 487        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M3       ; 491        ; 5        ; dac_FB1_dat[1]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M4       ; 492        ; 5        ; dac_FB1_dat[2]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M5       ; 511        ; 5        ; dac_FB4_dat[4]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M6       ; 510        ; 5        ; dac_FB4_dat[3]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M7       ; 515        ; 5        ; dac_FB4_dat[8]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M8       ; 514        ; 5        ; dac_FB4_dat[7]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M9       ; 507        ; 5        ; dac_FB4_dat[0]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M10      ; 506        ; 5        ; dac_FB_clk[3]             ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M11      ; 654        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M12      ; 666        ; 4        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M13      ; 674        ; 4        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M16      ; 685        ; 3        ; ^nSTATUS                  ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; M17      ; 691        ; 3        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; M18      ; 698        ; 3        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; M19      ; 69         ; 2        ; adc6_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M20      ; 68         ; 2        ; adc5_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M21      ; 61         ; 2        ; adc6_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M22      ; 60         ; 2        ; adc6_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M23      ; 65         ; 2        ; adc6_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M24      ; 64         ; 2        ; adc6_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M25      ; 83         ; 2        ; adc3_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M26      ; 84         ; 2        ; adc3_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; M27      ; 87         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; M28      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; N1       ; 488        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; N2       ; 484        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N3       ; 503        ; 5        ; dac_FB1_dat[12]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N4       ; 502        ; 5        ; dac_FB1_dat[11]           ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N5       ; 494        ; 5        ; dac_FB1_dat[3]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N6       ; 495        ; 5        ; dac_FB1_dat[4]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N7       ; 498        ; 5        ; dac_FB1_dat[7]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N8       ; 499        ; 5        ; dac_FB1_dat[8]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N9       ; 490        ; 5        ; dac_FB1_dat[0]            ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N10      ; 489        ; 5        ; dac_FB_clk[0]             ; output ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N11      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; N18      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; N19      ; 86         ; 2        ; adc3_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N20      ; 85         ; 2        ; adc2_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N21      ; 81         ; 2        ; adc3_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N22      ; 80         ; 2        ; adc3_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N23      ; 77         ; 2        ; adc3_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N24      ; 76         ; 2        ; adc3_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N25      ; 73         ; 2        ; adc3_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N26      ; 72         ; 2        ; adc3_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; N27      ; 91         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; N28      ; 88         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P2       ; 483        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P3       ; 482        ; 5        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P4       ; 481        ; 5        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P5       ;            ;          ; GNDA_PLL4                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P6       ;            ;          ; VCCA_PLL4                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P7       ;            ;          ; GNDG_PLL4                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P8       ;            ; 1        ; VCCG_PLL4                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P9       ;            ; 5        ; VCCIO5                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P10      ; 493        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P17      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P19      ; 82         ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; P20      ;            ; 2        ; VCCIO2                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; P21      ;            ; 1        ; VCCG_PLL1                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P22      ;            ;          ; GNDG_PLL1                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P23      ;            ;          ; VCCA_PLL1                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; P24      ;            ;          ; GNDA_PLL1                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; P25      ; 94         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P26      ; 93         ; 2        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; P27      ; 92         ; 2        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; P28      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R2       ; 480        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R3       ; 477        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R4       ; 478        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R5       ;            ;          ; GNDA_PLL3                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R6       ;            ;          ; VCCA_PLL3                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R7       ;            ;          ; GNDG_PLL3                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R8       ;            ; 1        ; VCCG_PLL3                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R9       ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R10      ; 468        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R16      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R18      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R19      ; 107        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; R21      ;            ; 1        ; VCCG_PLL2                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R22      ;            ;          ; GNDG_PLL2                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R23      ;            ;          ; VCCA_PLL2                 ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; R24      ;            ;          ; GNDA_PLL2                 ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; R25      ; 97         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R26      ; 98         ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; R27      ; 95         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; R28      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T1       ; 476        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T2       ; 479        ; 6        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T3       ; 474        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T4       ; 473        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T5       ; 461        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T6       ; 460        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T7       ; 469        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T8       ; 470        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T9       ; 465        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T10      ; 464        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T11      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T14      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T17      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; T18      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; T19      ; 105        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T20      ; 106        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T21      ; 101        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T22      ; 102        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T23      ; 110        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T24      ; 111        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T25      ; 115        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T26      ; 114        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; T27      ; 96         ; 1        ; GND+                      ;        ;              ;         ; Row I/O    ; --          ;                 ; --       ; --           ;
; T28      ; 99         ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U1       ;            ; 6        ; VCCIO6                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; U2       ; 475        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U3       ; 472        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U4       ; 471        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U5       ; 453        ; 6        ; adc8_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U6       ; 452        ; 6        ; adc8_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U7       ; 448        ; 6        ; adc7_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; U8       ; 449        ; 6        ; adc7_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U9       ; 456        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U10      ; 457        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U12      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U13      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U16      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; U18      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; U19      ; 118        ; 1        ; adc5_dat[1]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U20      ; 119        ; 1        ; adc5_dat[0]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U21      ; 126        ; 1        ; adc5_dat[9]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U22      ; 127        ; 1        ; adc5_dat[8]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U23      ; 123        ; 1        ; adc5_dat[4]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U24      ; 122        ; 1        ; adc5_dat[5]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; U25      ; 104        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U26      ; 103        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U27      ; 100        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; U28      ;            ; 1        ; VCCIO1                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; V1       ; 466        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V2       ; 467        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V3       ; 463        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V4       ; 462        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V5       ; 441        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V6       ; 440        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V7       ; 437        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V8       ; 436        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V9       ; 444        ; 6        ; adc6_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; V10      ; 445        ; 6        ; adc6_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V11      ; 311        ; 7        ; bias_dac_ncs[1]           ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V12      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V13      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V15      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                    ; power  ;              ; 1.5V    ; --         ; --          ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; V18      ; 266        ; 8        ; dac_dat[7]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; V19      ; 130        ; 1        ; adc5_dat[13]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V20      ; 131        ; 1        ; adc5_dat[12]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V21      ; 139        ; 1        ; adc1_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V22      ; 138        ; 1        ; adc1_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V23      ; 135        ; 1        ; adc1_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V24      ; 134        ; 1        ; adc1_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; V25      ; 113        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V26      ; 112        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V27      ; 108        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; V28      ; 109        ; 1        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W1       ; 459        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W2       ; 458        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W3       ; 455        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W4       ; 454        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W5       ; 431        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W6       ; 432        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W7       ; 427        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W8       ; 428        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; W9       ; 435        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W10      ; 319        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W11      ; 310        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W12      ; 299        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W13      ; 291        ; 7        ; GND+                      ;        ;              ;         ; Column I/O ; --          ;                 ; --       ; --           ;
; W14      ; 288        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W15      ; 287        ; 11       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W16      ; 282        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W17      ; 279        ; 8        ; ^MSEL1                    ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; W18      ; 267        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W19      ; 249        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; W20      ; 140        ;          ; GND                       ; gnd    ;              ;         ; --         ; --          ;                 ; no       ; Off          ;
; W21      ; 147        ; 1        ; adc8_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W22      ; 148        ; 1        ; adc1_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W23      ; 143        ; 1        ; adc1_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W24      ; 144        ; 1        ; adc1_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W25      ; 121        ; 1        ; adc5_dat[2]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W26      ; 120        ; 1        ; adc5_dat[3]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W27      ; 117        ; 1        ; adc4_ovr                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; W28      ; 116        ; 1        ; adc5_rdy                  ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y1       ; 451        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y2       ; 450        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y3       ; 447        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y4       ; 446        ; 6        ; RESERVED_INPUT            ;        ;              ;         ; Row I/O    ; --          ;                 ; no       ; Off          ;
; Y5       ; 420        ; 6        ; adc4_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y6       ; 419        ; 6        ; adc4_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y7       ; 423        ; 6        ; adc5_clk(n)               ; output ; LVDS         ;         ; Row I/O    ; Off         ; N               ; no       ; Off          ;
; Y8       ; 424        ; 6        ; adc5_clk                  ; output ; LVDS         ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y9       ; 373        ; 7        ; offset_dac_ncs[1]         ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y10      ; 337        ; 7        ; dac_clk[1]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y11      ; 316        ; 7        ; dac_dat[1]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y12      ; 300        ; 7        ; ^nIO_PULLUP               ;        ;              ;         ; --         ; --          ;                 ; --       ; --           ;
; Y13      ; 292        ; 7        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y14      ;            ; 7        ; VCCIO7                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y15      ;            ; 8        ; VCCIO8                    ; power  ;              ; 3.3V    ; --         ; --          ;                 ; --       ; --           ;
; Y16      ; 281        ; 12       ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y17      ; 273        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y18      ; 261        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y19      ; 248        ; 8        ; RESERVED_INPUT            ;        ;              ;         ; Column I/O ; --          ;                 ; no       ; Off          ;
; Y20      ; 217        ; 8        ; dac_dat[6]                ; output ; LVTTL        ;         ; Column I/O ; Off         ; Y               ; no       ; Off          ;
; Y21      ; 151        ; 1        ; adc4_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y22      ; 152        ; 1        ; adc4_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y23      ; 156        ; 1        ; adc4_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y24      ; 155        ; 1        ; adc4_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y25      ; 129        ; 1        ; adc5_dat[10]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y26      ; 128        ; 1        ; adc5_dat[11]              ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y27      ; 125        ; 1        ; adc5_dat[6]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
; Y28      ; 124        ; 1        ; adc5_dat[7]               ; input  ; LVTTL        ;         ; Row I/O    ; Off         ; Y               ; no       ; Off          ;
+----------+------------+----------+---------------------------+--------+--------------+---------+------------+-------------+-----------------+----------+--------------+


+---------------------------------------------------------------------------+
; PLL Summary                                                               ;
+-----------------------------+---------------------------------------------+
; Name                        ; rc_pll:i_rc_pll|altpll:altpll_component|pll ;
+-----------------------------+---------------------------------------------+
; PLL type                    ; Enhanced                                    ;
; Scan chain                  ; None                                        ;
; PLL mode                    ; Normal                                      ;
; Feedback source             ; --                                          ;
; Compensate clock            ; clock0                                      ;
; Switchover on loss of clock ; --                                          ;
; Switchover counter          ; --                                          ;
; Primary clock               ; inclk0                                      ;
; Input frequency 0           ; 25.0 MHz                                    ;
; Input frequency 1           ; --                                          ;
; Nominal PFD frequency       ; 25.0 MHz                                    ;
; Nominal VCO frequency       ; 599.9 MHz                                   ;
; Freq min lock               ; 12.5 MHz                                    ;
; Freq max lock               ; 33.33 MHz                                   ;
; Clock Offset                ; 0 ps                                        ;
; M VCO Tap                   ; 0                                           ;
; M Initial                   ; 1                                           ;
; M value                     ; 24                                          ;
; N value                     ; 1                                           ;
; M counter delay             ; 0 ps                                        ;
; N counter delay             ; 0 ps                                        ;
; M2 value                    ; --                                          ;
; N2 value                    ; --                                          ;
; SS counter                  ; --                                          ;
; Downspread                  ; --                                          ;
; Spread frequency            ; --                                          ;
; Charge pump current         ; 50 uA                                       ;
; Loop filter resistance      ; 1.021000 KOhm                               ;
; Loop filter capacitance     ; 10 pF                                       ;
; Freq zero                   ; 0.240 MHz                                   ;
; Bandwidth                   ; 550 KHz                                     ;
; Freq pole                   ; 15.844 MHz                                  ;
; enable0 counter             ; --                                          ;
; enable1 counter             ; --                                          ;
; Real time reconfigurable    ; Off                                         ;
; Scan chain MIF file         ; --                                          ;
; Preserve counter order      ; Off                                         ;
; PLL location                ; PLL_5                                       ;
; Inclk0 signal               ; inclk                                       ;
; Inclk1 signal               ; --                                          ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                     ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Delay ; Duty Cycle ; Counter ; Counter Delay ; Counter Value ; High / Low ; Initial ; VCO Tap ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0 ; clock0       ; 2    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G3      ; 0 ps          ; 12            ; 6/6 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2 ; clock2       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G1      ; 0 ps          ; 6             ; 3/3 Even   ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3 ; clock3       ; 1    ; 2   ; 12.5 MHz         ; 0 (0 ps)       ; 0 ps  ; 50/50      ; G2      ; 0 ps          ; 48            ; 24/24 Even ; 1       ; 0       ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4 ; clock4       ; 2    ; 1   ; 50.0 MHz         ; 180 (10000 ps) ; 0 ps  ; 50/50      ; G0      ; 0 ps          ; 12            ; 6/6 Even   ; 7       ; 0       ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+-------+------------+---------+---------------+---------------+------------+---------+---------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; LVTTL                            ; 10 pF ; Not Available                      ;
; LVCMOS                           ; 10 pF ; Not Available                      ;
; 2.5 V                            ; 10 pF ; Not Available                      ;
; 1.8 V                            ; 10 pF ; Not Available                      ;
; 1.5 V                            ; 10 pF ; Not Available                      ;
; GTL                              ; 30 pF ; 25 Ohm (Parallel)                  ;
; GTL+                             ; 30 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 8 pF  ; 25 Ohm (Parallel)                  ;
; Compact PCI                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; AGP 1X                           ; 10 pF ; Not Available                      ;
; AGP 2X                           ; 10 pF ; Not Available                      ;
; CTT                              ; 30 pF ; 50 Ohm (Parallel)                  ;
; SSTL-3 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I                   ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 20 pF ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 20 pF ; 25 Ohm (Parallel)                  ;
; LVDS                             ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 4 pF  ; 100 Ohm (Differential)             ;
; 3.3-V PCML                       ; 4 pF  ; 50 Ohm (Parallel)                  ;
; HyperTransport                   ; 4 pF  ; 100 Ohm (Differential)             ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential SSTL-2              ; 30 pF ; (See SSTL-2)                       ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                                            ; Logic Cells ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |readout_card                                                         ; 19713 (283) ; 13117        ; 366080      ; 88           ; 0       ; 0         ; 11        ; 357  ; 0            ; 6596 (283)   ; 1478 (0)          ; 11639 (0)        ; 5637 (0)        ; 4843 (99)  ; |readout_card                                                                                                                                                                                                                                                           ;
;    |bp_slot_id:i_slot_id|                                             ; 5 (5)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|bp_slot_id:i_slot_id                                                                                                                                                                                                                                      ;
;    |dispatch:i_dispatch|                                              ; 975 (206)   ; 385          ; 66560       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 590 (200)    ; 0 (0)             ; 385 (6)          ; 191 (0)         ; 219 (20)   ; |readout_card|dispatch:i_dispatch                                                                                                                                                                                                                                       ;
;       |altsyncram:buf|                                                ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf                                                                                                                                                                                                                        ;
;          |altsyncram_jar2:auto_generated|                             ; 0 (0)       ; 0            ; 65536       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|altsyncram:buf|altsyncram_jar2:auto_generated                                                                                                                                                                                         ;
;       |dispatch_cmd_receive:receiver|                                 ; 296 (42)    ; 154          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 142 (35)     ; 0 (0)             ; 154 (7)          ; 54 (11)         ; 71 (21)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver                                                                                                                                                                                                         ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|binary_counter:word_counter                                                                                                                                                                             ;
;          |lvds_rx:cmd_rx|                                             ; 84 (7)      ; 75           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (1)        ; 0 (0)             ; 75 (6)           ; 32 (0)          ; 6 (4)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx                                                                                                                                                                                          ;
;             |binary_counter:sample_counter|                           ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 8 (8)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|binary_counter:sample_counter                                                                                                                                                            ;
;             |dcfifo:data_buffer|                                      ; 33 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 25 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer                                                                                                                                                                       ;
;                |dcfifo_kkg1:auto_generated|                           ; 33 (0)      ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 25 (0)           ; 24 (0)          ; 2 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated                                                                                                                                            ;
;                   |alt_sync_fifo_aem:sync_fifo|                       ; 33 (25)     ; 25           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (5)        ; 0 (0)             ; 25 (20)          ; 24 (16)         ; 2 (2)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo                                                                                                                ;
;                      |add_sub_pf8:add_sub2|                           ; 3 (3)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|add_sub_pf8:add_sub2                                                                                           ;
;                      |cntr_808:cntr1|                                 ; 5 (5)       ; 5            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; 5 (5)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cntr_808:cntr1                                                                                                 ;
;                      |dpram_lpr:dpram4|                               ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_lpr:dpram4                                                                                               ;
;                         |altsyncram_9lc1:altsyncram14|                ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_lpr:dpram4|altsyncram_9lc1:altsyncram14                                                                  ;
;             |shift_reg:rx_buffer|                                     ; 33 (33)     ; 33           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_buffer                                                                                                                                                                      ;
;             |shift_reg:rx_sample|                                     ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|shift_reg:rx_sample                                                                                                                                                                      ;
;          |parallel_crc:crc_calc|                                      ; 130 (130)   ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 32 (32)          ; 0 (0)           ; 44 (44)    ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc                                                                                                                                                                                   ;
;          |reg:hdr0|                                                   ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr0                                                                                                                                                                                                ;
;          |reg:hdr1|                                                   ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1                                                                                                                                                                                                ;
;       |dispatch_reply_transmit:transmitter|                           ; 341 (106)   ; 135          ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 206 (100)    ; 0 (0)             ; 135 (6)          ; 79 (21)         ; 110 (60)   ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter                                                                                                                                                                                                   ;
;          |binary_counter:word_counter|                                ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|binary_counter:word_counter                                                                                                                                                                       ;
;          |lvds_tx:reply_tx|                                           ; 68 (6)      ; 54           ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (2)       ; 0 (0)             ; 54 (4)           ; 15 (0)          ; 8 (5)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx                                                                                                                                                                                  ;
;             |counter:bit_counter|                                     ; 15 (15)     ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 7 (7)            ; 7 (7)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|counter:bit_counter                                                                                                                                                              ;
;             |fifo:data_buffer|                                        ; 13 (5)      ; 9            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (1)            ; 8 (0)           ; 3 (3)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer                                                                                                                                                                 ;
;                |altsyncram:fifo_storage|                              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage                                                                                                                                         ;
;                   |altsyncram_in41:auto_generated|                    ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_in41:auto_generated                                                                                                          ;
;                |lpm_counter:read_pointer|                             ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer                                                                                                                                        ;
;                   |cntr_43c:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:read_pointer|cntr_43c:auto_generated                                                                                                                ;
;                |lpm_counter:write_pointer|                            ; 4 (0)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (0)            ; 4 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer                                                                                                                                       ;
;                   |cntr_43c:auto_generated|                           ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|lpm_counter:write_pointer|cntr_43c:auto_generated                                                                                                               ;
;             |shift_reg:tx_buffer|                                     ; 34 (34)     ; 34           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|shift_reg:tx_buffer                                                                                                                                                              ;
;          |parallel_crc:crc_calc|                                      ; 156 (156)   ; 64           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 64 (64)          ; 32 (32)         ; 42 (42)    ; |readout_card|dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc                                                                                                                                                                             ;
;       |dispatch_wishbone:wishbone|                                    ; 94 (41)     ; 52           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 42 (36)      ; 0 (0)             ; 52 (5)           ; 58 (11)         ; 18 (15)    ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone                                                                                                                                                                                                            ;
;          |binary_counter:addr_gen|                                    ; 11 (11)     ; 11           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; 11 (11)         ; 0 (0)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|binary_counter:addr_gen                                                                                                                                                                                    ;
;          |us_timer:wdt|                                               ; 42 (42)     ; 36           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 36 (36)          ; 36 (36)         ; 3 (3)      ; |readout_card|dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt                                                                                                                                                                                               ;
;       |reg:hdr0|                                                      ; 22 (22)     ; 22           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 22 (22)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr0                                                                                                                                                                                                                              ;
;       |reg:hdr1|                                                      ; 16 (16)     ; 16           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |readout_card|dispatch:i_dispatch|reg:hdr1                                                                                                                                                                                                                              ;
;    |flux_loop:i_flux_loop|                                            ; 17307 (0)   ; 12172        ; 299520      ; 80           ; 0       ; 0         ; 10        ; 0    ; 0            ; 5135 (0)     ; 1443 (0)          ; 10729 (0)        ; 5019 (0)        ; 4312 (0)   ; |readout_card|flux_loop:i_flux_loop                                                                                                                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch0|                           ; 1783 (0)    ; 1342         ; 51328       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 441 (0)      ; 73 (0)            ; 1269 (0)         ; 622 (0)         ; 540 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 244 (0)     ; 148          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 96 (0)       ; 20 (0)            ; 128 (0)          ; 116 (0)         ; 26 (20)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 12 (12)     ; 10           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 8 (8)            ; 0 (0)           ; 5 (5)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 56 (56)     ; 35           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 21 (21)      ; 1 (1)             ; 34 (34)          ; 52 (52)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 173 (173)   ; 100          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (73)      ; 17 (17)           ; 83 (83)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1438 (1)    ; 1106         ; 51328       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 332 (1)      ; 48 (0)            ; 1058 (0)         ; 496 (0)         ; 509 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 1 (1)       ; 0            ; 8064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 192 (192)   ; 113          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 113 (113)        ; 37 (37)         ; 49 (49)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1244 (65)   ; 993          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 251 (32)     ; 48 (0)            ; 945 (33)         ; 459 (0)         ; 344 (73)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1069 (1040) ; 893          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 176 (147)    ; 48 (48)           ; 845 (845)        ; 395 (366)       ; 270 (270)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 110 (110)   ; 67           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 67 (67)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 16128       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 16128       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 16128       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 20480       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 20480       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 20480       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 20480       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 20480       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 31 (31)     ; 30           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 29 (29)          ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 35 (0)      ; 29           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 2 (0)             ; 27 (0)           ; 5 (0)           ; 2 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 4 (4)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ;
;             |offset_spi_if:i_offset_spi_if|                           ; 29 (29)     ; 23           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 23 (23)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 35 (0)      ; 29           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (0)        ; 2 (0)             ; 27 (0)           ; 5 (0)           ; 2 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 6 (6)       ; 6            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 4 (4)            ; 0 (0)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 29 (29)     ; 23           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 23 (23)          ; 5 (5)           ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch1|                           ; 1575 (0)    ; 1248         ; 23680       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 327 (0)      ; 97 (0)            ; 1151 (0)         ; 569 (0)         ; 463 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 217 (0)     ; 128          ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 89 (0)       ; 11 (0)            ; 117 (0)          ; 110 (0)         ; 21 (21)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 171 (171)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (75)      ; 11 (11)           ; 85 (85)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1284 (0)    ; 1058         ; 19072       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 226 (0)      ; 74 (0)            ; 984 (0)          ; 459 (0)         ; 442 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 13 (13)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1204 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 226 (32)     ; 74 (0)            ; 904 (33)         ; 459 (0)         ; 313 (72)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1031 (1002) ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 151 (122)    ; 74 (74)           ; 806 (806)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 4352        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4352        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 4352        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 4352        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 4352        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 40 (40)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)      ; 12 (12)           ; 16 (16)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch2|                           ; 1583 (0)    ; 1248         ; 15104       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 335 (0)      ; 105 (0)           ; 1143 (0)         ; 569 (0)         ; 450 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 214 (0)     ; 128          ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 86 (0)       ; 8 (0)             ; 120 (0)          ; 110 (0)         ; 24 (24)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 168 (168)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (72)      ; 8 (8)             ; 88 (88)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1300 (0)    ; 1058         ; 12800       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 242 (0)      ; 90 (0)            ; 968 (0)          ; 459 (0)         ; 426 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 9216        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1220 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 242 (32)     ; 90 (0)            ; 888 (33)         ; 459 (0)         ; 310 (69)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1047 (1018) ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 167 (138)    ; 90 (90)           ; 790 (790)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_8x64:i_flux_cnt_queue_bank0|                         ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 35 (35)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 7 (7)             ; 21 (21)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch3|                           ; 1577 (0)    ; 1248         ; 14976       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 329 (0)      ; 98 (0)            ; 1150 (0)         ; 569 (0)         ; 453 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 211 (0)     ; 128          ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 83 (0)       ; 5 (0)             ; 123 (0)          ; 110 (0)         ; 27 (27)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 165 (165)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 69 (69)      ; 5 (5)             ; 91 (91)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1301 (0)    ; 1058         ; 12672       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 243 (0)      ; 90 (0)            ; 968 (0)          ; 459 (0)         ; 426 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1221 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 243 (32)     ; 90 (0)            ; 888 (33)         ; 459 (0)         ; 310 (69)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1048 (1019) ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 168 (139)    ; 90 (90)           ; 790 (790)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_8x64:i_flux_cnt_queue_bank1|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1                                                                                                                                           ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component                                                                                                               ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                  ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                             ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                              ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 31 (31)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)        ; 3 (3)             ; 25 (25)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch4|                           ; 1568 (0)    ; 1248         ; 21888       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 320 (0)      ; 90 (0)            ; 1158 (0)         ; 569 (0)         ; 458 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 217 (0)     ; 128          ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 89 (0)       ; 11 (0)            ; 117 (0)          ; 110 (0)         ; 21 (21)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 171 (171)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (75)      ; 11 (11)           ; 85 (85)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1289 (0)    ; 1058         ; 14976       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 231 (0)      ; 79 (0)            ; 979 (0)          ; 459 (0)         ; 437 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 8064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 8 (8)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1209 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 231 (32)     ; 79 (0)            ; 899 (33)         ; 459 (0)         ; 313 (72)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1036 (1007) ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 156 (127)    ; 79 (79)           ; 801 (801)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 28 (28)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch5|                           ; 1555 (0)    ; 1248         ; 69056       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 307 (0)      ; 78 (0)            ; 1170 (0)         ; 569 (0)         ; 473 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 212 (0)     ; 128          ; 48896       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (0)       ; 7 (0)             ; 121 (0)          ; 110 (0)         ; 26 (25)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 18944       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 18944       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 16640       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 16640       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 16640       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 29952       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 29952       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 23040       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 23040       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 23040       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 166 (166)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (70)      ; 7 (7)             ; 89 (89)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1279 (0)    ; 1058         ; 20160       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 221 (0)      ; 69 (0)            ; 989 (0)          ; 459 (0)         ; 447 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 2240        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 2240        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 2240        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 6400        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 2944        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 18 (18)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1199 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 221 (32)     ; 69 (0)            ; 909 (33)         ; 459 (0)         ; 313 (72)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1026 (997)  ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 146 (117)    ; 69 (69)           ; 811 (811)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 30 (30)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 26 (26)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch6|                           ; 1568 (0)    ; 1248         ; 41344       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 320 (0)      ; 90 (0)            ; 1158 (0)         ; 569 (0)         ; 458 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 219 (0)     ; 128          ; 21760       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 91 (0)       ; 13 (0)            ; 115 (0)          ; 110 (0)         ; 19 (19)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 46 (46)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 32 (32)          ; 46 (46)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 16384       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2560        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2560        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2560        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 13824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 13824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 13824       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 5376        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 5376        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 256         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 5120        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 5120        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 5120        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 173 (173)   ; 96           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (77)      ; 13 (13)           ; 83 (83)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1287 (0)    ; 1058         ; 19584       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 229 (0)      ; 77 (0)            ; 981 (0)          ; 459 (0)         ; 439 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 8064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 3456        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 80 (80)     ; 80           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 80 (80)          ; 0 (0)           ; 10 (10)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1207 (65)   ; 978          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 229 (32)     ; 77 (0)            ; 901 (33)         ; 459 (0)         ; 313 (72)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1034 (1005) ; 880          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 154 (125)    ; 77 (77)           ; 803 (803)        ; 395 (366)       ; 240 (240)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 28 (28)     ; 28           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_spi_if:i_offset_spi_if|                           ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 17 (0)      ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 17 (17)     ; 17           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 17 (17)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |flux_loop_ctrl:i_flux_loop_ctrl_ch7|                           ; 1639 (0)    ; 1333         ; 26816       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 306 (0)      ; 78 (0)            ; 1255 (0)         ; 581 (0)         ; 476 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7                                                                                                                                                                                                 ;
;          |adc_sample_coadd:i_adc_sample_coadd|                        ; 227 (0)     ; 140          ; 11520       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 87 (0)       ; 9 (0)             ; 131 (0)          ; 110 (0)         ; 24 (23)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd                                                                                                                                                             ;
;             |coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl| ; 2 (2)       ; 2            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl                                                                                                     ;
;             |coadd_manager_data_path:i_coadd_manager_data_path|       ; 54 (54)     ; 40           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 40 (40)          ; 46 (46)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path                                                                                                           ;
;             |coadd_storage:i_coadd_dat_bank0|                         ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 6912        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |coadd_storage:i_coadd_dat_bank1|                         ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1                                                                                                                             ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component                                                                                                 ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                    ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                               ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated                ;
;             |dynamic_manager_data_path:i_dynamic_manager_data_path|   ; 170 (170)   ; 97           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (73)      ; 9 (9)             ; 88 (88)          ; 64 (64)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path                                                                                                       ;
;             |raw_dat_manager_ctrl:i_raw_dat_manager_ctrl|             ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|raw_dat_manager_ctrl:i_raw_dat_manager_ctrl                                                                                                                 ;
;          |fsfb_calc:i_fsfb_calc|                                      ; 1339 (0)    ; 1122         ; 15296       ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 217 (0)      ; 67 (0)            ; 1055 (0)         ; 471 (0)         ; 452 (0)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc                                                                                                                                                                           ;
;             |fsfb_filter_storage:i_fsfb_filter_storage|               ; 0 (0)       ; 0            ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage                                                                                                                                 ;
;                |altsyncram:altsyncram_component|                      ; 0 (0)       ; 0            ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component                                                                                                 ;
;                   |altsyncram_8ea1:auto_generated|                    ; 0 (0)       ; 0            ; 320         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated                                                                  ;
;             |fsfb_fltr_regs:i_fsfb_fltr_regs|                         ; 0 (0)       ; 0            ; 8064        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 116 (116)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs                                                                                                                                           ;
;                |fsfb_wn_queue:i_fsfb_wn21_Q|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;                |fsfb_wn_queue:i_fsfb_wn22_Q|                          ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q                                                                                                               ;
;                   |altsyncram:altsyncram_component|                   ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component                                                                               ;
;                      |altsyncram_am41:auto_generated|                 ; 0 (0)       ; 0            ; 5760        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated                                                ;
;             |fsfb_io_controller:i_fsfb_io_controller|                 ; 99 (99)     ; 99           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 99 (99)          ; 12 (12)         ; 22 (22)    ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller                                                                                                                                   ;
;             |fsfb_processor:i_fsfb_processor|                         ; 1240 (98)   ; 1023         ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 217 (32)     ; 67 (0)            ; 956 (66)         ; 459 (0)         ; 314 (72)   ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor                                                                                                                                           ;
;                |fsfb_proc_pidz:i_fsfb_proc_pidz|                      ; 1034 (1005) ; 892          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 142 (113)    ; 67 (67)           ; 825 (825)        ; 395 (366)       ; 241 (241)  ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz                                                                                                           ;
;                   |fsfb_calc_adder29:i_wn_correction|                 ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction                                                                         ;
;                      |lpm_add_sub:lpm_add_sub_component|              ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component                                       ;
;                         |addcore:adder|                               ; 29 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 0 (0)             ; 0 (0)            ; 29 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder                         ;
;                            |a_csnbuffer:result_node|                  ; 29 (29)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 0 (0)            ; 29 (29)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_adder29:i_wn_correction|lpm_add_sub:lpm_add_sub_component|addcore:adder|a_csnbuffer:result_node ;
;                   |fsfb_calc_multiplier:i_coeff_mult|                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult                                                                         ;
;                      |lpm_mult:lpm_mult_component|                    ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component                                             ;
;                         |mult_5nr:auto_generated|                     ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated                     ;
;                |fsfb_proc_ramp:i_fsfb_proc_ramp|                      ; 108 (108)   ; 65           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 65 (65)          ; 64 (64)         ; 1 (1)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_ramp:i_fsfb_proc_ramp                                                                                                           ;
;             |ram_40x64:i_fsfb_queue_bank0|                            ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 2304        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;             |ram_40x64:i_fsfb_queue_bank1|                            ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1                                                                                                                                              ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component                                                                                                                  ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                     ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                ;
;                         |altsyncram_3fh1:auto_generated|              ; 0 (0)       ; 0            ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated                                 ;
;          |fsfb_ctrl:i_fsfb_ctrl|                                      ; 33 (33)     ; 31           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 29 (29)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl                                                                                                                                                                           ;
;          |offset_ctrl:i_offset_ctrl|                                  ; 20 (0)      ; 20           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl                                                                                                                                                                       ;
;             |offset_clk_domain_crosser:i_offset_clk_domain_crosser|   ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser                                                                                                                 ;
;             |offset_spi_if:i_offset_spi_if|                           ; 19 (19)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_spi_if:i_offset_spi_if                                                                                                                                         ;
;          |sa_bias_ctrl:i_sa_bias_ctrl|                                ; 20 (0)      ; 20           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 20 (0)           ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl                                                                                                                                                                     ;
;             |sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser| ; 1 (1)       ; 1            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser                                                                                                             ;
;             |sa_bias_spi_if:i_sa_bias_spi_if|                         ; 19 (19)     ; 19           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 19 (19)          ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if                                                                                                                                     ;
;       |fsfb_corr:i_fsfb_corr|                                         ; 1476 (1462) ; 837          ; 0           ; 16           ; 0       ; 0         ; 2         ; 0    ; 0            ; 639 (625)    ; 92 (92)           ; 745 (745)        ; 174 (160)       ; 247 (247)  ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr                                                                                                                                                                                                               ;
;          |fsfb_corr_multiplier:mult1|                                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1                                                                                                                                                                                    ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component                                                                                                                                                        ;
;                |mult_4nr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated                                                                                                                                ;
;          |fsfb_corr_multiplier:mult2|                                 ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2                                                                                                                                                                                    ;
;             |lpm_mult:lpm_mult_component|                             ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component                                                                                                                                                        ;
;                |mult_4nr:auto_generated|                              ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated                                                                                                                                ;
;          |fsfb_corr_subtractor:sub2|                                  ; 14 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2                                                                                                                                                                                     ;
;             |lpm_add_sub:lpm_add_sub_component|                       ; 14 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component                                                                                                                                                   ;
;                |addcore:adder|                                        ; 14 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder                                                                                                                                     ;
;                   |addcore:first_seg_adder|                           ; 14 (0)      ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; 14 (0)          ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder|addcore:first_seg_adder                                                                                                             ;
;                      |a_csnbuffer:result_node|                        ; 14 (14)     ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; 14 (14)         ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_subtractor:sub2|lpm_add_sub:lpm_add_sub_component|addcore:adder|addcore:first_seg_adder|a_csnbuffer:result_node                                                                                     ;
;       |wbs_fb_data:i_wbs_fb_data|                                     ; 2285 (179)  ; 1098         ; 35328       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1187 (179)   ; 637 (0)           ; 461 (0)          ; 187 (0)         ; 268 (13)   ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data                                                                                                                                                                                                           ;
;          |adc_offset_banks_admin:i_adc_offset_banks_admin|            ; 57 (57)     ; 34           ; 7168        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 40 (40)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin                                                                                                                                                           ;
;             |wbs_fb_storage:i_adc_offset_bank_ch0|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch1|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch2|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch3|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch4|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch5|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch6|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;             |wbs_fb_storage:i_adc_offset_bank_ch7|                    ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component                                                                                          ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                        ;
;                         |altsyncram_5fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated         ;
;          |flux_quanta_ram_admin:i_flux_quanta_banks_admin|            ; 62 (62)     ; 34           ; 14336       ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 47 (47)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin                                                                                                                                                           ;
;             |ram_14x64:i_bank_ch0|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch1|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch2|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch3|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch4|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch5|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch6|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;             |ram_14x64:i_bank_ch7|                                    ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7                                                                                                                                      ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1792        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                          ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                             ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                        ;
;                         |altsyncram_6fh1:auto_generated|              ; 0 (0)       ; 0            ; 896         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated                         ;
;          |misc_banks_admin:i_misc_banks_admin|                        ; 1671 (1671) ; 928          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 743 (743)    ; 637 (637)         ; 291 (291)        ; 27 (27)         ; 66 (66)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin                                                                                                                                                                       ;
;          |pid_ram_admin:i_d_banks_admin|                              ; 100 (100)   ; 34           ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 35 (35)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin                                                                                                                                                                             ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;          |pid_ram_admin:i_i_banks_admin|                              ; 108 (108)   ; 34           ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 33 (33)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin                                                                                                                                                                             ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;          |pid_ram_admin:i_p_banks_admin|                              ; 108 (108)   ; 34           ; 4608        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 34 (34)          ; 32 (32)         ; 34 (34)    ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin                                                                                                                                                                             ;
;             |ram_8x64:i_bank_ch0|                                     ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;                   |altdpram:altdpram_component2|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch1|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch2|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch3|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch4|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch5|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch6|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;             |ram_8x64:i_bank_ch7|                                     ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7                                                                                                                                                         ;
;                |alt3pram:alt3pram_component|                          ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component                                                                                                                             ;
;                   |altdpram:altdpram_component1|                      ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1                                                                                                ;
;                      |altsyncram:ram_block|                           ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block                                                                           ;
;                         |altsyncram_bch1:auto_generated|              ; 0 (0)       ; 0            ; 512         ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated                                            ;
;       |wbs_frame_data:i_wbs_frame_data|                               ; 698 (698)   ; 74           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 624 (624)    ; 5 (5)             ; 69 (69)          ; 41 (41)         ; 26 (26)    ; |readout_card|flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data                                                                                                                                                                                                     ;
;    |fpga_thermo:i_fpga_thermo|                                        ; 91 (11)     ; 61           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 30 (1)       ; 0 (0)             ; 61 (10)          ; 17 (0)          ; 17 (5)     ; |readout_card|fpga_thermo:i_fpga_thermo                                                                                                                                                                                                                                 ;
;       |reg:thermo_data|                                               ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|reg:thermo_data                                                                                                                                                                                                                 ;
;       |smb_master:master|                                             ; 72 (39)     ; 43           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 43 (10)          ; 17 (0)          ; 12 (12)    ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master                                                                                                                                                                                                               ;
;          |binary_counter:bit_counter|                                 ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 4 (4)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master|binary_counter:bit_counter                                                                                                                                                                                    ;
;          |binary_counter:timer_counter|                               ; 13 (13)     ; 13           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; 13 (13)         ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master|binary_counter:timer_counter                                                                                                                                                                                  ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master|shift_reg:rx_data_reg                                                                                                                                                                                         ;
;          |shift_reg:tx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|fpga_thermo:i_fpga_thermo|smb_master:master|shift_reg:tx_data_reg                                                                                                                                                                                         ;
;    |frame_timing:i_frame_timing|                                      ; 882 (0)     ; 369          ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 513 (0)      ; 35 (0)            ; 334 (0)          ; 392 (0)         ; 162 (0)    ; |readout_card|frame_timing:i_frame_timing                                                                                                                                                                                                                               ;
;       |frame_timing_core:ftc|                                         ; 411 (411)   ; 79           ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 332 (332)    ; 0 (0)             ; 79 (79)          ; 330 (330)       ; 63 (63)    ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc                                                                                                                                                                                                         ;
;          |lpm_mult:mult_rtl_0|                                        ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0                                                                                                                                                                                     ;
;             |mult_hh01:auto_generated|                                ; 0 (0)       ; 0            ; 0           ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated                                                                                                                                                            ;
;       |frame_timing_wbs:wbi|                                          ; 471 (299)   ; 290          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 181 (169)    ; 35 (31)           ; 255 (99)         ; 62 (0)          ; 99 (99)    ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi                                                                                                                                                                                                          ;
;          |reg:address_on_delay_reg|                                   ; 33 (33)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:address_on_delay_reg                                                                                                                                                                                 ;
;          |reg:feedback_delay_reg|                                     ; 33 (33)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 27 (27)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg                                                                                                                                                                                   ;
;          |reg:resync_req_reg|                                         ; 33 (33)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:resync_req_reg                                                                                                                                                                                       ;
;          |reg:sample_delay_reg|                                       ; 33 (33)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 31 (31)          ; 0 (0)           ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_delay_reg                                                                                                                                                                                     ;
;          |reg:sample_num_reg|                                         ; 40 (40)     ; 32           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 32 (32)          ; 35 (35)         ; 0 (0)      ; |readout_card|frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg                                                                                                                                                                                       ;
;    |fw_rev:i_fw_rev|                                                  ; 4 (4)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |readout_card|fw_rev:i_fw_rev                                                                                                                                                                                                                                           ;
;    |id_thermo:i_id_thermo|                                            ; 159 (32)    ; 115          ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 44 (14)      ; 0 (0)             ; 115 (18)         ; 18 (0)          ; 33 (15)    ; |readout_card|id_thermo:i_id_thermo                                                                                                                                                                                                                                     ;
;       |counter:byte_counter|                                          ; 5 (5)       ; 4            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; 0 (0)           ; 3 (3)      ; |readout_card|id_thermo:i_id_thermo|counter:byte_counter                                                                                                                                                                                                                ;
;       |one_wire_master:master|                                        ; 74 (37)     ; 45           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (29)      ; 0 (0)             ; 45 (8)           ; 18 (0)          ; 15 (15)    ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master                                                                                                                                                                                                              ;
;          |binary_counter:bit_counter|                                 ; 3 (3)       ; 3            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:bit_counter                                                                                                                                                                                   ;
;          |binary_counter:timer_counter|                               ; 18 (18)     ; 18           ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 18 (18)          ; 18 (18)         ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|binary_counter:timer_counter                                                                                                                                                                                 ;
;          |shift_reg:rx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg                                                                                                                                                                                        ;
;          |shift_reg:tx_data_reg|                                      ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|one_wire_master:master|shift_reg:tx_data_reg                                                                                                                                                                                        ;
;       |reg:id_data0|                                                  ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data0                                                                                                                                                                                                                        ;
;       |reg:id_data1|                                                  ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data1                                                                                                                                                                                                                        ;
;       |reg:id_data2|                                                  ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data2                                                                                                                                                                                                                        ;
;       |reg:id_data3|                                                  ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:id_data3                                                                                                                                                                                                                        ;
;       |reg:thermo_data0|                                              ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data0                                                                                                                                                                                                                    ;
;       |reg:thermo_data1|                                              ; 8 (8)       ; 8            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; 0 (0)           ; 0 (0)      ; |readout_card|id_thermo:i_id_thermo|reg:thermo_data1                                                                                                                                                                                                                    ;
;    |leds:i_LED|                                                       ; 7 (7)       ; 7            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; 0 (0)           ; 1 (1)      ; |readout_card|leds:i_LED                                                                                                                                                                                                                                                ;
;    |rc_pll:i_rc_pll|                                                  ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll                                                                                                                                                                                                                                           ;
;       |altpll:altpll_component|                                       ; 0 (0)       ; 0            ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |readout_card|rc_pll:i_rc_pll|altpll:altpll_component                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------+-------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                                                                                                                                  ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; Core to Output Register ; Clock Enable to Output Enable Register ; Clock Enable to Output Register ; Clock Enable to Input Register ; TCO ; TCOE ; Falling Edge Output Enable ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+
; adc1_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_ovr          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_rdy          ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_spare        ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in2           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw3           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; dip_sw4           ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_sync         ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; lvds_cmd          ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; ttl_in1           ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; rst_n             ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; inclk             ; Input    ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[1]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[2]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[3]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; slot_id[0]        ; Input    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[0]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[1]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[2]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[13]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[9]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[10]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[4]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[11]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[12]      ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[5]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[8]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[3]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[7]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc6_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc7_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc5_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc8_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc3_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc2_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc4_dat[6]       ; Input    ; OFF           ; OFF           ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; --   ; --                         ;
; adc1_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB1_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB2_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB3_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB4_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB5_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB6_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB7_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[0]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[1]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[2]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[3]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[4]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[5]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[6]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[7]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[8]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[9]    ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[10]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[11]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[12]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB8_dat[13]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[0]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[1]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[2]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[3]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[4]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[5]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[6]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_FB_clk[7]     ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_clk[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[0]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[1]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[2]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[3]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[4]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[5]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[6]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; dac_dat[7]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[0]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[1]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[2]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[3]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[4]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[5]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[6]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; bias_dac_ncs[7]   ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[0] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[1] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[2] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[3] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[4] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[5] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[6] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; offset_dac_ncs[7] ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txa          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; lvds_txb          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out1          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out2          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_dir3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ttl_out3          ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; red_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; ylw_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; grn_led           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; wdog              ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_clk           ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[0]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[1]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[2]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[3]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[4]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[5]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[6]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[7]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[8]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[9]         ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[10]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[11]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[12]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[13]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[14]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[15]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[16]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[17]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[18]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[19]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[20]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[21]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[22]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[23]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[24]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[25]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[26]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[27]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[28]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[29]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[30]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; mictor[31]        ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; card_id           ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; smb_data          ; Bidir    ; ON            ; ON            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc1_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc2_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc3_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc4_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc5_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc6_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc7_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
; adc8_clk(n)       ; Output   ; --            ; --            ; --                    ; --                      ; --                                     ; --                              ; --                             ; --  ; OFF  ; OFF                        ;
+-------------------+----------+---------------+---------------+-----------------------+-------------------------+----------------------------------------+---------------------------------+--------------------------------+-----+------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; adc1_ovr                                                                                                                                                                   ;                   ;         ;
; adc2_ovr                                                                                                                                                                   ;                   ;         ;
; adc3_ovr                                                                                                                                                                   ;                   ;         ;
; adc4_ovr                                                                                                                                                                   ;                   ;         ;
; adc5_ovr                                                                                                                                                                   ;                   ;         ;
; adc6_ovr                                                                                                                                                                   ;                   ;         ;
; adc7_ovr                                                                                                                                                                   ;                   ;         ;
; adc8_ovr                                                                                                                                                                   ;                   ;         ;
; adc1_rdy                                                                                                                                                                   ;                   ;         ;
; adc2_rdy                                                                                                                                                                   ;                   ;         ;
; adc3_rdy                                                                                                                                                                   ;                   ;         ;
; adc4_rdy                                                                                                                                                                   ;                   ;         ;
; adc5_rdy                                                                                                                                                                   ;                   ;         ;
; adc6_rdy                                                                                                                                                                   ;                   ;         ;
; adc7_rdy                                                                                                                                                                   ;                   ;         ;
; adc8_rdy                                                                                                                                                                   ;                   ;         ;
; lvds_spare                                                                                                                                                                 ;                   ;         ;
; ttl_in2                                                                                                                                                                    ;                   ;         ;
; ttl_in3                                                                                                                                                                    ;                   ;         ;
; dip_sw3                                                                                                                                                                    ;                   ;         ;
; dip_sw4                                                                                                                                                                    ;                   ;         ;
; lvds_sync                                                                                                                                                                  ;                   ;         ;
;      - mictor[8]                                                                                                                                                           ; 0                 ; ON      ;
;      - frame_timing:i_frame_timing|frame_timing_core:ftc|sync_temp                                                                                                         ; 0                 ; ON      ;
; lvds_cmd                                                                                                                                                                   ;                   ;         ;
;      - mictor[9]                                                                                                                                                           ; 1                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_temp                                                                                          ; 1                 ; ON      ;
; ttl_in1                                                                                                                                                                    ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8] ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7] ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]   ; 0                 ; ON      ;
; rst_n                                                                                                                                                                      ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_spi_if:i_sa_bias_spi_if|start_delayed                                 ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8] ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7] ; 0                 ; ON      ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|d_product_reg[22]   ; 0                 ; ON      ;
; inclk                                                                                                                                                                      ;                   ;         ;
; slot_id[1]                                                                                                                                                                 ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                        ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[0]~124                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[2]~125                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[1]~126                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[3]~127                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[26]                                                                                                ; 0                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[1]                                                                                                                                ; 0                 ; ON      ;
; slot_id[2]                                                                                                                                                                 ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                        ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[0]~124                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[2]~125                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[1]~126                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[3]~127                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[26]                                                                                                ; 0                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[2]                                                                                                                                ; 0                 ; ON      ;
; slot_id[3]                                                                                                                                                                 ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[4]                                                                        ; 1                 ; ON      ;
;      - dispatch:i_dispatch|card[0]~124                                                                                                                                     ; 1                 ; ON      ;
;      - dispatch:i_dispatch|card[2]~125                                                                                                                                     ; 1                 ; ON      ;
;      - dispatch:i_dispatch|card[1]~126                                                                                                                                     ; 1                 ; ON      ;
;      - dispatch:i_dispatch|card[3]~127                                                                                                                                     ; 1                 ; ON      ;
;      - flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[19][12]                                                                     ; 1                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[3]                                                                                                                                ; 1                 ; ON      ;
; slot_id[0]                                                                                                                                                                 ;                   ;         ;
;      - dispatch:i_dispatch|card[0]~124                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[2]~125                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[1]~126                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|card[3]~127                                                                                                                                     ; 0                 ; ON      ;
;      - dispatch:i_dispatch|dispatch_cmd_receive:receiver|reg:hdr1|reg_o[26]                                                                                                ; 0                 ; ON      ;
;      - bp_slot_id:i_slot_id|slot_id_data[0]                                                                                                                                ; 0                 ; ON      ;
; adc6_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 1                 ; OFF     ;
; adc7_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 1                 ; OFF     ;
; adc5_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 1                 ; OFF     ;
; adc8_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 1                 ; OFF     ;
; adc3_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 0                 ; OFF     ;
; adc2_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 0                 ; OFF     ;
; adc1_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1243            ; 1                 ; OFF     ;
; adc4_dat[0]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1108            ; 1                 ; OFF     ;
; adc6_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 1                 ; OFF     ;
; adc7_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 0                 ; OFF     ;
; adc5_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 0                 ; OFF     ;
; adc8_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 1                 ; OFF     ;
; adc3_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 1                 ; OFF     ;
; adc2_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 1                 ; OFF     ;
; adc1_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1248            ; 0                 ; OFF     ;
; adc4_dat[1]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1113            ; 0                 ; OFF     ;
; adc6_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 1                 ; OFF     ;
; adc7_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 0                 ; OFF     ;
; adc5_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 0                 ; OFF     ;
; adc8_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 0                 ; OFF     ;
; adc3_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 1                 ; OFF     ;
; adc2_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 1                 ; OFF     ;
; adc1_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1253            ; 0                 ; OFF     ;
; adc4_dat[2]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1118            ; 1                 ; OFF     ;
; adc6_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 0                 ; OFF     ;
; adc7_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 0                 ; OFF     ;
; adc5_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 0                 ; OFF     ;
; adc8_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 1                 ; OFF     ;
; adc3_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 0                 ; OFF     ;
; adc2_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 1                 ; OFF     ;
; adc1_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1258            ; 1                 ; OFF     ;
; adc4_dat[13]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123            ; 1                 ; OFF     ;
; adc6_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 0                 ; OFF     ;
; adc7_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 1                 ; OFF     ;
; adc5_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 0                 ; OFF     ;
; adc8_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 0                 ; OFF     ;
; adc3_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 0                 ; OFF     ;
; adc2_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 0                 ; OFF     ;
; adc1_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1263            ; 0                 ; OFF     ;
; adc4_dat[9]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1128            ; 1                 ; OFF     ;
; adc6_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 1                 ; OFF     ;
; adc7_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 0                 ; OFF     ;
; adc5_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 0                 ; OFF     ;
; adc8_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 0                 ; OFF     ;
; adc3_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 1                 ; OFF     ;
; adc2_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 0                 ; OFF     ;
; adc1_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1268            ; 1                 ; OFF     ;
; adc4_dat[10]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1133            ; 1                 ; OFF     ;
; adc6_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 1                 ; OFF     ;
; adc7_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 0                 ; OFF     ;
; adc5_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 1                 ; OFF     ;
; adc8_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 0                 ; OFF     ;
; adc3_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 1                 ; OFF     ;
; adc2_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 0                 ; OFF     ;
; adc1_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1273            ; 1                 ; OFF     ;
; adc4_dat[4]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1138            ; 1                 ; OFF     ;
; adc6_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 0                 ; OFF     ;
; adc7_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 0                 ; OFF     ;
; adc5_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 1                 ; OFF     ;
; adc8_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 0                 ; OFF     ;
; adc3_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 0                 ; OFF     ;
; adc2_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 1                 ; OFF     ;
; adc1_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1278            ; 1                 ; OFF     ;
; adc4_dat[11]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1143            ; 1                 ; OFF     ;
; adc6_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 1                 ; OFF     ;
; adc7_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 0                 ; OFF     ;
; adc5_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 1                 ; OFF     ;
; adc8_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 0                 ; OFF     ;
; adc3_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 0                 ; OFF     ;
; adc2_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 1                 ; OFF     ;
; adc1_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1283            ; 0                 ; OFF     ;
; adc4_dat[12]                                                                                                                                                               ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1148            ; 0                 ; OFF     ;
; adc6_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc7_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc5_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc8_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc3_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc2_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 1                 ; OFF     ;
; adc1_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1288            ; 0                 ; OFF     ;
; adc4_dat[5]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1153            ; 0                 ; OFF     ;
; adc6_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 1                 ; OFF     ;
; adc7_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 0                 ; OFF     ;
; adc5_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 0                 ; OFF     ;
; adc8_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 0                 ; OFF     ;
; adc3_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 0                 ; OFF     ;
; adc2_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 1                 ; OFF     ;
; adc1_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1293            ; 1                 ; OFF     ;
; adc4_dat[8]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1158            ; 0                 ; OFF     ;
; adc6_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc7_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 0                 ; OFF     ;
; adc5_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc8_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc3_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc2_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc1_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1298            ; 0                 ; OFF     ;
; adc4_dat[3]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1163            ; 1                 ; OFF     ;
; adc6_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 0                 ; OFF     ;
; adc7_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 0                 ; OFF     ;
; adc5_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 1                 ; OFF     ;
; adc8_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 1                 ; OFF     ;
; adc3_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 0                 ; OFF     ;
; adc2_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 0                 ; OFF     ;
; adc1_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1303            ; 0                 ; OFF     ;
; adc4_dat[7]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1168            ; 1                 ; OFF     ;
; adc6_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc7_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc5_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc8_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc3_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc2_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 0                 ; OFF     ;
; adc1_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1308            ; 0                 ; OFF     ;
; adc4_dat[6]                                                                                                                                                                ;                   ;         ;
;      - flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1173            ; 1                 ; OFF     ;
; card_id                                                                                                                                                                    ;                   ;         ;
;      - id_thermo:i_id_thermo|one_wire_master:master|shift_reg:rx_data_reg|reg[7]                                                                                           ; 0                 ; ON      ;
; smb_data                                                                                                                                                                   ;                   ;         ;
;      - fpga_thermo:i_fpga_thermo|smb_master:master|shift_reg:rx_data_reg|reg[0]                                                                                            ; 0                 ; ON      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; Name                                                                                                                                                                       ; Location      ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+
; dispatch:i_dispatch|buf_wren~27                                                                                                                                            ; LC_X66_Y29_N2 ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|header0_ld~184                                                                                                           ; LC_X71_Y15_N2 ; 13      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cs10a[1]                        ; LC_X68_Y16_N1 ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|cs13                            ; LC_X67_Y16_N6 ; 1       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|lvds_receiving~80                                                                                         ; LC_X67_Y15_N2 ; 42      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|next_state.parse_hdr~19                                                                                                  ; LC_X67_Y22_N5 ; 17      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|parallel_crc:crc_calc|crc_reg[2]~2098                                                                                    ; LC_X71_Y15_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.done                                                                                                          ; LC_X67_Y22_N1 ; 41      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|pres_state.idle                                                                                                          ; LC_X66_Y24_N9 ; 46      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|bit_count_ena~0                                                                                   ; LC_X53_Y33_N5 ; 7       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|write_ena~51                                                                     ; LC_X67_Y34_N1 ; 5       ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|pres_state.setup                                                                                  ; LC_X66_Y33_N6 ; 35      ; Sync. load                ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|tx_ena~28                                                                                         ; LC_X56_Y33_N7 ; 34      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|parallel_crc:crc_calc|crc_reg[2]~7019                                                                              ; LC_X82_Y37_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|pres_state.idle                                                                                                    ; LC_X73_Y28_N1 ; 69      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|word_count_clr~21                                                                                                  ; LC_X66_Y32_N2 ; 11      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.idle                                                                                                             ; LC_X61_Y30_N0 ; 14      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|Equal~66                                                                                                       ; LC_X52_Y27_N7 ; 33      ; Sync. clear               ; no     ; --                   ; --               ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|us_timer:wdt|us_count[28]~1400                                                                                              ; LC_X52_Y27_N0 ; 30      ; Clock enable              ; no     ; --                   ; --               ;
; dispatch:i_dispatch|pres_state.fetch                                                                                                                                       ; LC_X73_Y28_N6 ; 85      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o         ; LC_X49_Y29_N5 ; 769     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[2]  ; LC_X42_Y16_N8 ; 377     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13      ; LC_X45_Y1_N1  ; 23      ; Write enable              ; yes    ; Global clock         ; GCLK4            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13      ; LC_X45_Y1_N5  ; 23      ; Write enable              ; yes    ; Global clock         ; GCLK5            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o      ; LC_X45_Y14_N0 ; 1025    ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                               ; LC_X53_Y30_N9 ; 52      ; Write enable              ; yes    ; Global clock         ; GCLK10           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank0_o~11                    ; LC_X47_Y34_N2 ; 4       ; Write enable              ; yes    ; Global clock         ; GCLK3            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank1_o~11                    ; LC_X47_Y34_N8 ; 4       ; Write enable              ; yes    ; Global clock         ; GCLK6            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~35                        ; LC_X49_Y26_N5 ; 17      ; Write enable              ; yes    ; Global clock         ; GCLK7            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~35                        ; LC_X49_Y26_N8 ; 17      ; Write enable              ; yes    ; Global clock         ; GCLK9            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_ext_o                            ; LC_X37_Y46_N4 ; 264     ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X41_Y53_N2 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[0]~44      ; LC_X19_Y13_N5 ; 360     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[0]~44      ; LC_X5_Y14_N5  ; 360     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~15749    ; LC_X5_Y14_N0  ; 232     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_proc_fltr_update_o~22 ; LC_X37_Y29_N0 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X38_Y44_N6 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X41_Y53_N3 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X38_Y44_N4 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X38_Y44_N2 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X38_Y49_N4 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X38_Y44_N5 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|count[5]~444               ; LC_X45_Y3_N4  ; 6       ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]    ; LC_X45_Y1_N5  ; 260     ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[3]                                    ; LC_X50_Y52_N8 ; 266     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat[39]                                        ; LC_X41_Y42_N5 ; 36      ; Invert A, Sync. clear     ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d                                     ; LC_X37_Y46_N2 ; 257     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]       ; LC_X19_Y11_N0 ; 257     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]        ; LC_X23_Y6_N9  ; 786     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]        ; LC_X23_Y6_N1  ; 532     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]        ; LC_X23_Y6_N7  ; 1279    ; Clock enable, Sync. clear ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]        ; LC_X22_Y6_N9  ; 1591    ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]        ; LC_X22_Y6_N0  ; 934     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]        ; LC_X5_Y14_N5  ; 953     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]        ; LC_X5_Y14_N0  ; 945     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]        ; LC_X19_Y40_N4 ; 233     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_ctrl:i_fsfb_ctrl|latch_dac_dat                                                                              ; LC_X50_Y43_N4 ; 113     ; Clock enable, Sync. load  ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow                      ; LC_X76_Y13_N5 ; 134     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|sa_bias_ctrl:i_sa_bias_ctrl|sa_bias_clk_domain_crosser:i_sa_bias_clk_domain_crosser|output_slow                  ; LC_X73_Y9_N3  ; 134     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_ctrl_dat_rdy_o~14                                                                                                         ; LC_X50_Y43_N4 ; 112     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres0~100                                                                                                                    ; LC_X64_Y47_N6 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres1~100                                                                                                                    ; LC_X62_Y47_N6 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres2~100                                                                                                                    ; LC_X63_Y48_N9 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres3~100                                                                                                                    ; LC_X64_Y47_N1 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres4~100                                                                                                                    ; LC_X64_Y48_N5 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres5~100                                                                                                                    ; LC_X72_Y51_N5 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres6~100                                                                                                                    ; LC_X64_Y48_N2 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|m_pres7~100                                                                                                                    ; LC_X66_Y46_N8 ; 8       ; Sync. load                ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~53                                                                                                            ; LC_X50_Y52_N8 ; 392     ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca0                                                                                                           ; LC_X73_Y41_N2 ; 82      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca1                                                                                                           ; LC_X72_Y41_N2 ; 44      ; Clock enable, Sync. clear ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca2                                                                                                           ; LC_X72_Y41_N1 ; 59      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca3                                                                                                           ; LC_X72_Y41_N4 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca4                                                                                                           ; LC_X72_Y41_N9 ; 57      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca5                                                                                                           ; LC_X72_Y41_N5 ; 57      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca6                                                                                                           ; LC_X72_Y41_N3 ; 57      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.calca7                                                                                                           ; LC_X72_Y41_N7 ; 56      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause1                                                                                                           ; LC_X73_Y35_N6 ; 58      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|present_state.pause2                                                                                                           ; LC_X47_Y34_N8 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~0                                                                                                              ; LC_X52_Y47_N3 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~1                                                                                                              ; LC_X49_Y47_N2 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~2                                                                                                              ; LC_X48_Y46_N0 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~3                                                                                                              ; LC_X49_Y47_N9 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~4                                                                                                              ; LC_X48_Y46_N4 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~5                                                                                                              ; LC_X49_Y47_N8 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~6                                                                                                              ; LC_X49_Y47_N6 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|register_result~7                                                                                                              ; LC_X49_Y47_N4 ; 8       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|\i_gen_ack:count[31]~0                                                     ; LC_X71_Y8_N6  ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch0~16                                                ; LC_X58_Y15_N8 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch1~32                                                ; LC_X58_Y15_N6 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch2~13                                                ; LC_X58_Y15_N9 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch3~20                                                ; LC_X58_Y15_N5 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch4~19                                                ; LC_X58_Y15_N1 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch5~25                                                ; LC_X58_Y15_N0 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch6~13                                                ; LC_X58_Y15_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wren_adc_offset_bank_ch7~58                                                ; LC_X58_Y15_N2 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|\i_gen_ack:count[31]~0                                                     ; LC_X58_Y14_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren0~13                                                                   ; LC_X77_Y34_N6 ; 2       ; Write enable              ; yes    ; Global clock         ; GCLK11           ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren1~11                                                                   ; LC_X68_Y17_N8 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren2~16                                                                   ; LC_X77_Y34_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren3~11                                                                   ; LC_X68_Y17_N0 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren4~11                                                                   ; LC_X68_Y17_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren5~11                                                                   ; LC_X68_Y17_N2 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren6~11                                                                   ; LC_X66_Y34_N9 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren7~16                                                                   ; LC_X68_Y17_N5 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[10]~35552                                                                         ; LC_X67_Y19_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[11]~35551                                                                         ; LC_X67_Y19_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[12]~35522                                                                         ; LC_X76_Y24_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[13]~35525                                                                         ; LC_X73_Y22_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[14]~35527                                                                         ; LC_X76_Y24_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[15]~35529                                                                         ; LC_X72_Y18_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[16]~35531                                                                         ; LC_X72_Y18_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[17]~35533                                                                         ; LC_X73_Y20_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[18]~35535                                                                         ; LC_X73_Y22_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[19]~35537                                                                         ; LC_X73_Y18_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[20]~35524                                                                         ; LC_X72_Y18_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[21]~35526                                                                         ; LC_X73_Y22_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[22]~35528                                                                         ; LC_X73_Y22_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[23]~35530                                                                         ; LC_X72_Y18_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[24]~35532                                                                         ; LC_X72_Y18_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[25]~35534                                                                         ; LC_X73_Y22_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[26]~35536                                                                         ; LC_X73_Y22_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[27]~35538                                                                         ; LC_X72_Y18_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[28]~35520                                                                         ; LC_X67_Y19_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[29]~35543                                                                         ; LC_X72_Y18_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[30]~35545                                                                         ; LC_X73_Y22_N1 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[31]~35544                                                                         ; LC_X73_Y22_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[32]~35546                                                                         ; LC_X72_Y18_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[33]~35542                                                                         ; LC_X72_Y18_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[34]~35540                                                                         ; LC_X73_Y22_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[35]~35541                                                                         ; LC_X73_Y22_N3 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[7]~35547                                                                          ; LC_X67_Y19_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[8]~35550                                                                          ; LC_X67_Y19_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|wren[9]~35548                                                                          ; LC_X67_Y19_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|\i_gen_ack:count[31]~0                                                                       ; LC_X67_Y18_N6 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren0~13                                                                                     ; LC_X58_Y15_N7 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren1~12                                                                                     ; LC_X68_Y17_N1 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren2~16                                                                                     ; LC_X58_Y15_N3 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren3~11                                                                                     ; LC_X68_Y17_N4 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren4~11                                                                                     ; LC_X66_Y16_N5 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren5~11                                                                                     ; LC_X66_Y16_N7 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren6~11                                                                                     ; LC_X66_Y34_N3 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|wren7~45                                                                                     ; LC_X66_Y16_N6 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|\i_gen_ack:count[31]~0                                                                       ; LC_X73_Y21_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren0~13                                                                                     ; LC_X62_Y8_N9  ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren1~13                                                                                     ; LC_X62_Y8_N2  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren2~20                                                                                     ; LC_X62_Y8_N6  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren3~13                                                                                     ; LC_X62_Y8_N5  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren4~13                                                                                     ; LC_X62_Y8_N7  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren5~13                                                                                     ; LC_X62_Y8_N4  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren6~13                                                                                     ; LC_X62_Y8_N3  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|wren7~18                                                                                     ; LC_X62_Y8_N8  ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|\i_gen_ack:count[31]~0                                                                       ; LC_X66_Y21_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren0~11                                                                                     ; LC_X67_Y19_N3 ; 2       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren1~11                                                                                     ; LC_X66_Y17_N9 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren2~14                                                                                     ; LC_X67_Y19_N0 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren3~11                                                                                     ; LC_X66_Y17_N8 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren4~11                                                                                     ; LC_X66_Y17_N2 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren5~11                                                                                     ; LC_X66_Y17_N5 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren6~11                                                                                     ; LC_X66_Y17_N0 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|wren7~30                                                                                     ; LC_X66_Y17_N7 ; 1       ; Write enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.read_data                                                                                              ; LC_X66_Y39_N2 ; 46      ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.set_mode                                                                                               ; LC_X66_Y42_N9 ; 33      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|current_state.start_raw                                                                                              ; LC_X66_Y42_N6 ; 4       ; Sync. clear               ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[8]~2295                                                                                                 ; LC_X47_Y29_N3 ; 16      ; Clock enable              ; no     ; --                   ; --               ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|pix_addr_cnt[8]~2297                                                                                                 ; LC_X47_Y29_N4 ; 9       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master|bit_count_clr~46                                                                                                               ; LC_X50_Y27_N6 ; 4       ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master|read_reg_ena~81                                                                                                                ; LC_X52_Y29_N8 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master|timer_clr~81                                                                                                                   ; LC_X51_Y28_N2 ; 13      ; Sync. clear               ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|smb_master:master|write_reg_ena~11                                                                                                               ; LC_X52_Y28_N6 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; fpga_thermo:i_fpga_thermo|thermo_ld~38                                                                                                                                     ; LC_X52_Y32_N3 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|current_state.got_sync                                                                                                   ; LC_X82_Y53_N4 ; 56      ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|enable_counters                                                                                                          ; LC_X82_Y53_N8 ; 65      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o                                                                                                      ; LC_X49_Y44_N7 ; 249     ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|restart_frame_1row_post_o~515                                                                                            ; LC_X72_Y54_N4 ; 41      ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|row_count_new~0                                                                                                          ; LC_X82_Y53_N9 ; 32      ; Sync. clear               ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|address_on_delay_wren~20                                                                                                  ; LC_X80_Y41_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|feedback_delay_wren~26                                                                                                    ; LC_X76_Y44_N0 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|fltr_rst_req_data[31]~2429                                                                                                ; LC_X76_Y42_N8 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|init_window_req_data[31]~2717                                                                                             ; LC_X79_Y43_N2 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|num_rows_wren~25                                                                                                          ; LC_X77_Y46_N4 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|resync_req_wren~26                                                                                                        ; LC_X80_Y41_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|row_length_wren~31                                                                                                        ; LC_X76_Y44_N5 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_delay_wren~18                                                                                                      ; LC_X77_Y46_N9 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|sample_num_wren~17                                                                                                        ; LC_X77_Y46_N7 ; 32      ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|byte_count_ena~97                                                                                                                                    ; LC_X58_Y30_N0 ; 4       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|ctrl_ns.phase1_read_rom~44                                                                                                                           ; LC_X56_Y30_N8 ; 15      ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id0_ld~30                                                                                                                                            ; LC_X60_Y30_N3 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id1_ld~29                                                                                                                                            ; LC_X60_Y30_N6 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id2_ld~52                                                                                                                                            ; LC_X60_Y30_N2 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|id3_ld~37                                                                                                                                            ; LC_X60_Y30_N8 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|pres_state.idle                                                                                                               ; LC_X57_Y30_N8 ; 16      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|read_reg_ena~420                                                                                                              ; LC_X55_Y31_N5 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|timer_clr~151                                                                                                                 ; LC_X57_Y31_N9 ; 18      ; Sync. clear               ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|one_wire_master:master|write_reg_ena~11                                                                                                              ; LC_X56_Y31_N1 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo0_ld~22                                                                                                                                        ; LC_X58_Y31_N9 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; id_thermo:i_id_thermo|thermo1_ld~67                                                                                                                                        ; LC_X58_Y30_N8 ; 8       ; Clock enable              ; no     ; --                   ; --               ;
; inclk                                                                                                                                                                      ; PIN_K17       ; 1       ; Clock                     ; no     ; --                   ; --               ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                              ; PLL_5         ; 12986   ; Clock                     ; yes    ; Global clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2                                                                                                                              ; PLL_5         ; 65      ; Clock                     ; yes    ; Global clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                              ; PLL_5         ; 293     ; Clock                     ; yes    ; Global clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4                                                                                                                              ; PLL_5         ; 1       ; Clock                     ; yes    ; Global clock         ; GCLK13           ;
; rst                                                                                                                                                                        ; LC_X1_Y26_N5  ; 12130   ; Async. clear              ; yes    ; Global clock         ; GCLK2            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+---------------------------+--------+----------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+
; Name                                                                                                                                                                  ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71                                                                                                            ; LC_X1_Y30_N4  ; 340     ; Global clock         ; GCLK1            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72                                                                                                            ; LC_X1_Y30_N9  ; 340     ; Global clock         ; GCLK0            ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73                                                                                                            ; LC_X50_Y26_N2 ; 84      ; Global clock         ; GCLK8            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13 ; LC_X45_Y1_N1  ; 23      ; Global clock         ; GCLK4            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13 ; LC_X45_Y1_N5  ; 23      ; Global clock         ; GCLK5            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9                                          ; LC_X53_Y30_N9 ; 52      ; Global clock         ; GCLK10           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank0_o~11               ; LC_X47_Y34_N2 ; 4       ; Global clock         ; GCLK3            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank1_o~11               ; LC_X47_Y34_N8 ; 4       ; Global clock         ; GCLK6            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~35                   ; LC_X49_Y26_N5 ; 17      ; Global clock         ; GCLK7            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~35                   ; LC_X49_Y26_N8 ; 17      ; Global clock         ; GCLK9            ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren0~13                                                              ; LC_X77_Y34_N6 ; 2       ; Global clock         ; GCLK11           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk0                                                                                                                         ; PLL_5         ; 12986   ; Global clock         ; GCLK12           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk2                                                                                                                         ; PLL_5         ; 65      ; Global clock         ; GCLK14           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk3                                                                                                                         ; PLL_5         ; 293     ; Global clock         ; GCLK15           ;
; rc_pll:i_rc_pll|altpll:altpll_component|_clk4                                                                                                                         ; PLL_5         ; 1       ; Global clock         ; GCLK13           ;
; rst                                                                                                                                                                   ; LC_X1_Y26_N5  ; 12130   ; Global clock         ; GCLK2            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------+----------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                             ; Fan-Out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[4]              ; 1632    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[3]              ; 1281    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fltr_rst~25                                                                                      ; 1161    ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][0]                                                                                    ; 1052    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_for_fsfb_o            ; 1025    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[7]              ; 953     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[8]              ; 945     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[5]              ; 934     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[7][1]                                                                                    ; 796     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[1]              ; 790     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|current_bank               ; 771     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|coadd_done_o               ; 769     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[2]              ; 533     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd_delayed                                         ; 523     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|dynamic_manager_data_path:i_dynamic_manager_data_path|shifted_initialize_window[4] ; 511     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|even_odd                                                 ; 443     ;
; dispatch:i_dispatch|dispatch_wishbone:wishbone|pres_state.wb_cycle                                                                                                               ; 406     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|pid_prev_reg0[0]~53                                                                                                                  ; 392     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|delay_row_switch[2]        ; 377     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b21_product_reg[0]~44            ; 360     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|b22_product_reg[0]~44            ; 360     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[1]                                                                                                              ; 312     ;
; flux_loop:i_flux_loop|wbs_frame_data:i_wbs_frame_data|ch_mux_sel[0]                                                                                                              ; 312     ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|misc_banks_admin:i_misc_banks_admin|reg[11][0]~_DUP_COMB                                                                         ; 298     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a_reg[31]           ; 272     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[6]              ; 271     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|read_shifter[3]                                          ; 266     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|ramp_update_new_o                                        ; 265     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|initialize_window_ext_o                                  ; 264     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|shifted_adc_coadd_en[3]          ; 261     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a[0]~7585           ; 258     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a[2]~7550           ; 258     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_a[1]~7563           ; 257     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[10]             ; 257     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|sys_dat_rdy_1d                                           ; 257     ;
; frame_timing:i_frame_timing|frame_timing_core:ftc|initialize_window_o                                                                                                            ; 249     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_b[0]~37931          ; 236     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|calc_shift_state[9]              ; 233     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_b[28]~37900         ; 232     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_b[27]~37908         ; 232     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fltr1_sum_reg[31]~15749          ; 232     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_b[0]~37932          ; 226     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|multiplicand_b[28]~37933         ; 224     ;
; frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:feedback_delay_reg|reg_o[0]~_DUP_COMB                                                                                       ; 213     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[3]~_DUP_COMB                                                                           ; 199     ;
; dispatch:i_dispatch|reg:hdr0|reg_o[11]                                                                                                                                           ; 197     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|reduce_or~11                                                                                                                         ; 147     ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|reduce_or~10                                                                                                                         ; 147     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_ctrl:i_fsfb_ctrl|dac_dat_o[8]~_DUP_COMB                                                                           ; 137     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|offset_ctrl:i_offset_ctrl|offset_clk_domain_crosser:i_offset_clk_domain_crosser|output_slow                            ; 134     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF  ; Location                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dispatch:i_dispatch|altsyncram:buf|altsyncram_jar2:auto_generated|ALTSYNCRAM                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 0     ; 16   ; 0      ; None ; M4K_X69_Y31, M4K_X69_Y39, M4K_X69_Y30, M4K_X69_Y33, M4K_X69_Y43, M4K_X69_Y41, M4K_X69_Y42, M4K_X69_Y38, M4K_X69_Y45, M4K_X69_Y34, M4K_X69_Y40, M4K_X69_Y36, M4K_X69_Y32, M4K_X69_Y29, M4K_X69_Y44, M4K_X69_Y37                                                    ;
; dispatch:i_dispatch|dispatch_cmd_receive:receiver|lvds_rx:cmd_rx|dcfifo:data_buffer|dcfifo_kkg1:auto_generated|alt_sync_fifo_aem:sync_fifo|dpram_lpr:dpram4|altsyncram_9lc1:altsyncram14|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y20                                                                                                                                                                                                                                                       ;
; dispatch:i_dispatch|dispatch_reply_transmit:transmitter|lvds_tx:reply_tx|fifo:data_buffer|altsyncram:fifo_storage|altsyncram_in41:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y35                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y19, M4K_X39_Y16, M4K_X39_Y11                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y4, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y3, M4K_X69_Y1                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 5    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y17, M512_X44_Y13, M4K_X39_Y10                                                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X69_Y16, M4K_X69_Y10, M4K_X69_Y12, M4K_X39_Y3, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y15                                                                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 8    ; 0      ; None ; M512_X44_Y5, M4K_X39_Y9, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y3, M4K_X69_Y1, M4K_X69_Y18                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y12, M4K_X39_Y3, M4K_X69_Y9, M4K_X39_Y1, M4K_X69_Y2, M4K_X69_Y14, M4K_X69_Y15                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31, M512_X26_Y30                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 15   ; 0      ; None ; M4K_X15_Y17, M4K_X15_Y26, M4K_X15_Y14, M4K_X15_Y23, M4K_X15_Y31, M4K_X15_Y11, M4K_X15_Y12, M4K_X15_Y20, M4K_X15_Y19, M4K_X15_Y22, M4K_X15_Y30, M4K_X15_Y18, M4K_X15_Y24, M4K_X15_Y21, M4K_X15_Y16                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 8    ; 0      ; None ; M4K_X15_Y18, M4K_X15_Y33, M4K_X15_Y17, M4K_X15_Y11, M4K_X15_Y10, M4K_X15_Y12, M4K_X15_Y22, M4K_X15_Y16                                                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 15   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y27, M4K_X15_Y26, M4K_X15_Y28, M4K_X15_Y14, M4K_X15_Y23, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y19, M4K_X15_Y38, M4K_X15_Y24, M4K_X15_Y17, M4K_X15_Y31, M4K_X15_Y16                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 11   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y26, M4K_X15_Y28, M4K_X15_Y20, M4K_X15_Y19, M4K_X15_Y22, M4K_X15_Y13, M4K_X15_Y35, M4K_X15_Y30, M4K_X15_Y17                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49, M512_X20_Y54                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M512_X20_Y49, M4K_X15_Y51                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y39                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y37                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16, M4K_X39_Y11                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 10   ; 0      ; None ; M512_X44_Y5, M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y17, M4K_X69_Y4, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y3                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 6    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y17, M512_X44_Y13, M4K_X39_Y20, M4K_X39_Y12, M4K_X39_Y10                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 8    ; 0      ; None ; M4K_X39_Y5, M4K_X39_Y3, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X39_Y8, M512_X44_Y7, M4K_X69_Y14, M4K_X69_Y15                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y1                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y10, M4K_X69_Y9, M4K_X39_Y1, M4K_X69_Y6, M4K_X39_Y8, M4K_X69_Y2, M4K_X69_Y14, M4K_X69_Y15                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31, M512_X26_Y30                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 15   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y33, M4K_X15_Y14, M4K_X15_Y31, M4K_X15_Y27, M4K_X15_Y22, M4K_X15_Y13, M4K_X15_Y35, M4K_X15_Y30, M4K_X15_Y29, M4K_X15_Y38, M4K_X15_Y18, M4K_X15_Y21, M4K_X15_Y25                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 10   ; 0      ; None ; M4K_X15_Y18, M4K_X15_Y33, M4K_X15_Y30, M4K_X15_Y9, M4K_X15_Y23, M4K_X15_Y35, M4K_X15_Y22, M4K_X15_Y38, M4K_X15_Y29, M4K_X15_Y25                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 20   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y27, M4K_X15_Y33, M4K_X15_Y28, M4K_X15_Y26, M4K_X15_Y31, M4K_X15_Y14, M4K_X15_Y11, M4K_X15_Y10, M4K_X15_Y20, M4K_X15_Y23, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y30, M4K_X15_Y29, M4K_X15_Y24, M4K_X15_Y17, M4K_X15_Y21, M4K_X15_Y22 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 10   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y27, M4K_X15_Y17, M4K_X15_Y26, M4K_X15_Y11, M4K_X15_Y20, M4K_X15_Y21, M4K_X15_Y22, M4K_X15_Y29, M4K_X15_Y16                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M512_X20_Y49, M4K_X15_Y51                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y39, M4K_X39_Y35                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y34                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y16, M4K_X39_Y11                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y9, M4K_X69_Y17, M4K_X39_Y4, M4K_X39_Y2, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y1, M4K_X69_Y18                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y23, M4K_X39_Y17, M4K_X39_Y20, M4K_X39_Y12, M4K_X39_Y10                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y10, M4K_X69_Y12, M4K_X39_Y3, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y1, M4K_X39_Y8, M4K_X69_Y14                                                                                                                                                    ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X69_Y5, M4K_X69_Y17, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X69_Y3, M4K_X69_Y1, M4K_X69_Y18                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y12, M4K_X69_Y19, M4K_X39_Y1, M4K_X39_Y8, M4K_X69_Y14, M4K_X69_Y15                                                                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 15   ; 0      ; None ; M4K_X15_Y27, M4K_X15_Y28, M4K_X15_Y15, M4K_X15_Y14, M4K_X15_Y30, M4K_X15_Y31, M4K_X15_Y20, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y22, M4K_X15_Y29, M4K_X15_Y18, M4K_X15_Y24, M4K_X15_Y21, M4K_X15_Y25                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 9    ; 0      ; None ; M4K_X15_Y27, M4K_X15_Y28, M4K_X15_Y23, M4K_X15_Y31, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y25, M4K_X15_Y22, M4K_X15_Y29                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 16   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y28, M4K_X15_Y30, M4K_X15_Y10, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y23, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y27, M4K_X15_Y38, M4K_X15_Y18, M4K_X15_Y24, M4K_X15_Y33, M4K_X15_Y22                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 10   ; 0      ; None ; M4K_X15_Y27, M4K_X15_Y33, M4K_X15_Y17, M4K_X15_Y30, M4K_X15_Y23, M4K_X15_Y20, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y38, M4K_X15_Y12                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y51                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y39, M4K_X39_Y35                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y37, M4K_X39_Y34                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16, M4K_X39_Y11                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 10   ; 0      ; None ; M512_X44_Y5, M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y4, M4K_X69_Y7, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y3, M4K_X69_Y1, M4K_X69_Y18                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y20, M4K_X39_Y12, M4K_X39_Y10                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 12   ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y10, M4K_X69_Y12, M4K_X39_Y3, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y6, M4K_X69_Y14, M4K_X69_Y15                                                                                                              ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 11   ; 0      ; None ; M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y17, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X39_Y7, M4K_X69_Y1, M4K_X69_Y18                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 9    ; 0      ; None ; M4K_X69_Y16, M4K_X69_Y12, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X69_Y6, M4K_X39_Y8, M512_X44_Y7, M4K_X69_Y14, M4K_X69_Y15                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31, M512_X26_Y30                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 17   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y27, M4K_X15_Y17, M4K_X15_Y26, M4K_X15_Y14, M4K_X15_Y28, M4K_X15_Y9, M4K_X15_Y11, M4K_X15_Y10, M4K_X15_Y12, M4K_X15_Y19, M4K_X15_Y22, M4K_X15_Y38, M4K_X15_Y29, M4K_X15_Y24, M4K_X15_Y21, M4K_X15_Y16                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 11   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y27, M4K_X15_Y17, M4K_X15_Y26, M4K_X15_Y14, M4K_X15_Y11, M4K_X15_Y19, M4K_X15_Y21, M4K_X15_Y22, M4K_X15_Y25, M4K_X15_Y12                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 18   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y18, M4K_X15_Y28, M4K_X15_Y15, M4K_X15_Y23, M4K_X15_Y10, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y21, M4K_X15_Y38, M4K_X15_Y13, M4K_X15_Y24, M4K_X15_Y31, M4K_X15_Y25, M4K_X15_Y12, M4K_X15_Y16                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 8    ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y27, M4K_X15_Y28, M4K_X15_Y10, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y19, M4K_X15_Y13                                                                                                                                                             ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M512_X20_Y49, M4K_X15_Y51                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49                                                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y39, M4K_X39_Y35                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y37, M4K_X39_Y34                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16, M512_X44_Y20                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X69_Y5, M4K_X69_Y17, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y3                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 5    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y20, M4K_X39_Y12                                                                                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 11   ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y10, M4K_X39_Y3, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y6, M4K_X69_Y2, M4K_X69_Y14                                                                                                                            ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X69_Y5, M4K_X69_Y11, M4K_X69_Y17, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y1                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y10, M4K_X69_Y12, M4K_X69_Y9, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y2                                                                                                                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 13   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y17, M4K_X15_Y28, M4K_X15_Y31, M4K_X15_Y12, M4K_X15_Y21, M4K_X15_Y13, M4K_X15_Y38, M4K_X15_Y18, M4K_X15_Y24, M4K_X15_Y25, M4K_X15_Y33, M4K_X15_Y16                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 9    ; 0      ; None ; M4K_X15_Y17, M4K_X15_Y28, M4K_X15_Y31, M4K_X15_Y11, M4K_X15_Y12, M4K_X15_Y21, M4K_X15_Y22, M4K_X15_Y13, M4K_X15_Y24                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 16   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y26, M4K_X15_Y28, M4K_X15_Y23, M4K_X15_Y11, M4K_X15_Y10, M4K_X15_Y20, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y22, M4K_X15_Y13, M4K_X15_Y30, M4K_X15_Y24, M4K_X15_Y21                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 11   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y17, M4K_X15_Y30, M4K_X15_Y11, M4K_X15_Y10, M4K_X15_Y25, M4K_X15_Y24, M4K_X15_Y21, M4K_X15_Y31                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49, M512_X20_Y54                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y51                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y35                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y34                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M512_X44_Y5, M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y17, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4                                                                                                                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y17, M4K_X39_Y20, M4K_X39_Y12                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y16, M4K_X69_Y10, M4K_X69_Y12, M4K_X39_Y3, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y6                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 8    ; 0      ; None ; M512_X44_Y5, M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X69_Y3, M4K_X69_Y1                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y10, M4K_X69_Y12, M4K_X39_Y3, M4K_X39_Y6, M4K_X69_Y6, M4K_X39_Y8                                                                                                                                                                              ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 17   ; 0      ; None ; M4K_X15_Y18, M4K_X15_Y33, M4K_X15_Y17, M4K_X15_Y28, M4K_X15_Y14, M4K_X15_Y26, M4K_X15_Y23, M4K_X15_Y31, M4K_X15_Y20, M4K_X15_Y11, M4K_X15_Y12, M4K_X15_Y25, M4K_X15_Y21, M4K_X15_Y27, M4K_X15_Y35, M4K_X15_Y38, M4K_X15_Y16                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 9    ; 0      ; None ; M4K_X15_Y33, M4K_X15_Y28, M4K_X15_Y14, M4K_X15_Y31, M4K_X15_Y12, M4K_X15_Y21, M4K_X15_Y38, M4K_X15_Y35, M4K_X15_Y22                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 18   ; 0      ; None ; M4K_X15_Y17, M4K_X15_Y28, M4K_X15_Y15, M4K_X15_Y14, M4K_X15_Y26, M4K_X15_Y23, M4K_X15_Y31, M4K_X15_Y9, M4K_X15_Y20, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y38, M4K_X15_Y13, M4K_X15_Y29, M4K_X15_Y10, M4K_X15_Y33, M4K_X15_Y16                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 10   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y33, M4K_X15_Y26, M4K_X15_Y14, M4K_X15_Y28, M4K_X15_Y35, M4K_X15_Y25, M4K_X15_Y13, M4K_X15_Y29, M4K_X15_Y24                                                                                                                                   ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y51                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y36                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y39                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y38                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y37                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y22, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16, M512_X44_Y20                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X69_Y5, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y3, M4K_X69_Y1                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 6    ; 0      ; None ; M4K_X39_Y18, M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y17, M512_X44_Y13, M4K_X39_Y20, M4K_X39_Y12                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X69_Y16, M4K_X69_Y12, M4K_X69_Y19, M4K_X39_Y6, M4K_X69_Y6, M4K_X39_Y8, M512_X44_Y7, M4K_X69_Y2                                                                                                                                                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X69_Y5, M4K_X69_Y4, M4K_X39_Y2, M4K_X69_Y13, M4K_X69_Y8, M4K_X69_Y3, M4K_X69_Y1, M4K_X69_Y18                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y12, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X69_Y2, M4K_X69_Y15                                                                                                                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31, M512_X26_Y30                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 17   ; 0      ; None ; M4K_X15_Y27, M4K_X15_Y33, M4K_X15_Y26, M4K_X15_Y28, M4K_X15_Y15, M4K_X15_Y30, M4K_X15_Y10, M4K_X15_Y11, M4K_X15_Y23, M4K_X15_Y12, M4K_X15_Y21, M4K_X15_Y38, M4K_X15_Y13, M4K_X15_Y18, M4K_X15_Y24, M4K_X15_Y31, M4K_X15_Y16                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 10   ; 0      ; None ; M4K_X15_Y18, M4K_X15_Y33, M4K_X15_Y26, M4K_X15_Y30, M4K_X15_Y31, M4K_X15_Y11, M4K_X15_Y25, M4K_X15_Y38, M4K_X15_Y13, M4K_X15_Y16                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 18   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y33, M4K_X15_Y17, M4K_X15_Y26, M4K_X15_Y30, M4K_X15_Y31, M4K_X15_Y14, M4K_X15_Y11, M4K_X15_Y23, M4K_X15_Y12, M4K_X15_Y20, M4K_X15_Y19, M4K_X15_Y35, M4K_X15_Y24, M4K_X15_Y21, M4K_X15_Y10                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 9    ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y26, M4K_X15_Y30, M4K_X15_Y23, M4K_X15_Y19, M4K_X15_Y29, M4K_X15_Y24                                                                                                                                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49, M512_X20_Y54                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y51                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y39, M4K_X39_Y35                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y37, M4K_X39_Y34                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 6    ; 0      ; None ; M4K_X39_Y14, M4K_X39_Y13, M4K_X39_Y21, M4K_X39_Y19, M4K_X39_Y16, M4K_X39_Y11, M512_X44_Y20                                                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y9, M4K_X69_Y11, M4K_X69_Y17, M4K_X69_Y7, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y3, M4K_X69_Y1, M4K_X69_Y18                                                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 6    ; 0      ; None ; M4K_X39_Y15, M4K_X39_Y23, M4K_X39_Y17, M4K_X39_Y20, M4K_X39_Y12, M4K_X39_Y10                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 8    ; 0      ; None ; M4K_X39_Y5, M4K_X39_Y3, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X39_Y1, M4K_X39_Y8, M4K_X69_Y15                                                                                                                                                                  ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 11   ; 0      ; None ; M4K_X69_Y5, M4K_X39_Y9, M4K_X69_Y17, M4K_X69_Y4, M4K_X69_Y7, M4K_X39_Y4, M4K_X39_Y2, M4K_X39_Y7, M4K_X69_Y8, M4K_X69_Y3, M4K_X69_Y1                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 10   ; 0      ; None ; M4K_X39_Y5, M4K_X69_Y10, M4K_X69_Y12, M4K_X69_Y9, M4K_X69_Y19, M4K_X39_Y6, M4K_X69_Y6, M4K_X39_Y8, M4K_X69_Y2, M4K_X69_Y14                                                                                                                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y36, M4K_X15_Y34, M4K_X39_Y29, M4K_X15_Y32, M4K_X39_Y28, M4K_X39_Y30, M4K_X39_Y31, M512_X26_Y30                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn11_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 20   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y28, M4K_X15_Y26, M4K_X15_Y30, M4K_X15_Y31, M4K_X15_Y9, M4K_X15_Y11, M4K_X15_Y23, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y21, M4K_X15_Y27, M4K_X15_Y13, M4K_X15_Y29, M4K_X15_Y24, M4K_X15_Y10, M4K_X15_Y16, M4K_X15_Y12, M4K_X15_Y22 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn12_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 11   ; 0      ; None ; M4K_X15_Y15, M4K_X15_Y18, M4K_X15_Y26, M4K_X15_Y14, M4K_X15_Y28, M4K_X15_Y10, M4K_X15_Y35, M4K_X15_Y22, M4K_X15_Y13, M4K_X15_Y30, M4K_X15_Y24                                                                                                                     ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn21_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 17   ; 0      ; None ; M4K_X15_Y9, M4K_X15_Y15, M4K_X15_Y27, M4K_X15_Y33, M4K_X15_Y14, M4K_X15_Y26, M4K_X15_Y23, M4K_X15_Y10, M4K_X15_Y12, M4K_X15_Y35, M4K_X15_Y19, M4K_X15_Y25, M4K_X15_Y21, M4K_X15_Y30, M4K_X15_Y29, M4K_X15_Y17, M4K_X15_Y16                                        ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|fsfb_wn_queue:i_fsfb_wn22_Q|altsyncram:altsyncram_component|altsyncram_am41:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port      ; 64           ; 29           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 1856  ; 64                          ; 29                          ; --                          ; --                          ; 1856                ; 0     ; 15   ; 0      ; None ; M4K_X15_Y18, M4K_X15_Y27, M4K_X15_Y33, M4K_X15_Y15, M4K_X15_Y14, M4K_X15_Y30, M4K_X15_Y10, M4K_X15_Y23, M4K_X15_Y20, M4K_X15_Y22, M4K_X15_Y29, M4K_X15_Y21, M4K_X15_Y31, M4K_X15_Y16, M4K_X15_Y12                                                                 ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 1     ; 7    ; 0      ; None ; M4K_X15_Y53, M4K_X15_Y43, M4K_X15_Y46, M4K_X15_Y50, M4K_X15_Y48, M4K_X15_Y55, M4K_X15_Y49, M512_X20_Y54                                                                                                                                                           ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y53, M4K_X39_Y41, M4K_X39_Y45, M4K_X39_Y48, M4K_X39_Y55, M4K_X39_Y50, M4K_X39_Y46, M4K_X39_Y57, M4K_X39_Y43                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 32                          ; 64                          ; 32                          ; 2048                ; 0     ; 7    ; 0      ; None ; M4K_X15_Y47, M4K_X15_Y44, M4K_X15_Y45, M4K_X15_Y52, M4K_X15_Y54, M4K_X15_Y56, M4K_X15_Y51                                                                                                                                                                         ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ALTSYNCRAM                         ; AUTO ; Simple Dual Port ; 64           ; 40           ; 64           ; 40           ; yes                    ; no                      ; yes                    ; yes                     ; 2560  ; 64                          ; 40                          ; 64                          ; 40                          ; 2560                ; 0     ; 9    ; 0      ; None ; M4K_X39_Y42, M4K_X39_Y44, M4K_X39_Y52, M4K_X39_Y40, M4K_X39_Y56, M4K_X39_Y47, M4K_X39_Y54, M4K_X39_Y49, M4K_X39_Y51                                                                                                                                               ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y32, M4K_X39_Y36                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y35                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y33, M4K_X39_Y38                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 0     ; 2    ; 0      ; None ; M4K_X39_Y37, M4K_X39_Y34                                                                                                                                                                                                                                          ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y6                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y5                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y24                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y8                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y26                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y7                                                                                                                                                                                                                                                        ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X39_Y25                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|adc_offset_banks_admin:i_adc_offset_banks_admin|wbs_fb_storage:i_adc_offset_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X15_Y37                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y22                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y53                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y21                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y46                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y27                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y51                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y25                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y47                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y26                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y49                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y24                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y52                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y28                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y50                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y23                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 64           ; 14           ; 64           ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 896   ; 64                          ; 14                          ; 64                          ; 14                          ; 896                 ; 0     ; 1    ; 0      ; None ; M4K_X69_Y48                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y29                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X20_Y10                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y14                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y15                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y13                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y15                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y14                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y30                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_d_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y9                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y8                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X20_Y9                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y5                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y7                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y8                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y6                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y7                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y5                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_i_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y6                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y11                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X20_Y11                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y12                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y11                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y10                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X59_Y9                                                                                                                                                                                                                                                       ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y12                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y10                                                                                                                                                                                                                                                      ;
; flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|pid_ram_admin:i_p_banks_admin|ram_8x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None ; M512_X65_Y13                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 96                ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 48                ;
; Simple Multipliers (36-bit)      ; 11          ; 1                   ; 12                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 24                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 48                ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 24                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 12                ;
; DSP Blocks                       ; 11          ; --                  ; 12                ;
; DSP Block 9-bit Elements         ; 88          ; 8                   ; 96                ;
; Signed Multipliers               ; 11          ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 0           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+
; Name                                                                                                                                                                                                                                               ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+
; frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated|mac_out5                                                                                                                                            ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y50_N0  ;                     ; No                             ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated|mac_mult1                                                                                                                                        ;                            ; DSPMULT_X74_Y56_N0 ; Unsigned            ;                                ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated|mac_mult2                                                                                                                                        ;                            ; DSPMULT_X74_Y54_N0 ; Signed              ;                                ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated|mac_mult3                                                                                                                                        ;                            ; DSPMULT_X74_Y52_N0 ; Mixed               ;                                ;
;    frame_timing:i_frame_timing|frame_timing_core:ftc|lpm_mult:mult_rtl_0|mult_hh01:auto_generated|mac_mult4                                                                                                                                        ;                            ; DSPMULT_X74_Y50_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_out5                                                                                                                ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y31_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult1                                                                                                            ;                            ; DSPMULT_X74_Y37_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X74_Y35_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult3                                                                                                            ;                            ; DSPMULT_X74_Y33_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult2|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult4                                                                                                            ;                            ; DSPMULT_X74_Y31_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_out5                                                                                                                ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y39_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult1                                                                                                            ;                            ; DSPMULT_X74_Y45_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult2                                                                                                            ;                            ; DSPMULT_X74_Y43_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult3                                                                                                            ;                            ; DSPMULT_X74_Y41_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|fsfb_corr:i_fsfb_corr|fsfb_corr_multiplier:mult1|lpm_mult:lpm_mult_component|mult_4nr:auto_generated|mac_mult4                                                                                                            ;                            ; DSPMULT_X74_Y39_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y39_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y45_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y43_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y41_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y39_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y50_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y56_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y54_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y52_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y50_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y1_N0   ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y7_N0  ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y5_N0  ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y3_N0  ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y1_N0  ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y21_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y27_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y25_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y23_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y21_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y21_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X74_Y27_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X74_Y25_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X74_Y23_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X74_Y21_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y31_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y37_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y35_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y33_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y31_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X11_Y13_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X10_Y19_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X10_Y17_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X10_Y15_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X10_Y13_N0 ; Mixed               ;                                ;
; flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X75_Y13_N0  ;                     ; No                             ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult1 ;                            ; DSPMULT_X74_Y19_N0 ; Unsigned            ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult2 ;                            ; DSPMULT_X74_Y17_N0 ; Signed              ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult3 ;                            ; DSPMULT_X74_Y15_N0 ; Mixed               ;                                ;
;    flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|fsfb_calc_multiplier:i_coeff_mult|lpm_mult:lpm_mult_component|mult_5nr:auto_generated|mac_mult4 ;                            ; DSPMULT_X74_Y13_N0 ; Mixed               ;                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+


+---------------------------------------------------------+
; Interconnect Usage Summary                              ;
+-----------------------------+---------------------------+
; Interconnect Resource Type  ; Usage                     ;
+-----------------------------+---------------------------+
; C16 interconnects           ; 3,049 / 5,872 ( 52 % )    ;
; C4 interconnects            ; 32,519 / 89,120 ( 36 % )  ;
; C8 interconnects            ; 9,381 / 19,904 ( 47 % )   ;
; DIFFIOCLKs                  ; 0 / 32 ( 0 % )            ;
; DQS bus muxes               ; 0 / 102 ( 0 % )           ;
; DQS-16 I/O buses            ; 0 / 8 ( 0 % )             ;
; DQS-32 I/O buses            ; 0 / 4 ( 0 % )             ;
; DQS-8 I/O buses             ; 0 / 20 ( 0 % )            ;
; Direct links                ; 2,779 / 131,860 ( 2 % )   ;
; Fast regional clocks        ; 0 / 32 ( 0 % )            ;
; Global clocks               ; 16 / 16 ( 100 % )         ;
; I/O buses                   ; 249 / 364 ( 68 % )        ;
; LUT chains                  ; 1,486 / 29,223 ( 5 % )    ;
; Local routing interconnects ; 0 / 32,470 ( 0 % )        ;
; R24 interconnects           ; 3,617 / 6,156 ( 59 % )    ;
; R4 interconnects            ; 51,696 / 181,920 ( 28 % ) ;
; R8 interconnects            ; 12,216 / 29,904 ( 41 % )  ;
; Regional clocks             ; 0 / 16 ( 0 % )            ;
+-----------------------------+---------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+--------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 7.23) ; Number of LABs  (Total = 2725) ;
+--------------------------------------------+--------------------------------+
; 1                                          ; 26                             ;
; 2                                          ; 58                             ;
; 3                                          ; 68                             ;
; 4                                          ; 134                            ;
; 5                                          ; 311                            ;
; 6                                          ; 424                            ;
; 7                                          ; 425                            ;
; 8                                          ; 412                            ;
; 9                                          ; 209                            ;
; 10                                         ; 658                            ;
+--------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.46) ; Number of LABs  (Total = 2725) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 2180                           ;
; 1 Clock                            ; 2175                           ;
; 1 Clock enable                     ; 1115                           ;
; 1 Invert A                         ; 30                             ;
; 1 Sync. clear                      ; 225                            ;
; 1 Sync. load                       ; 34                             ;
; 2 Clock enables                    ; 864                            ;
; 2 Clocks                           ; 69                             ;
+------------------------------------+--------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+---------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 8.38) ; Number of LABs  (Total = 2725) ;
+---------------------------------------------+--------------------------------+
; 0                                           ; 30                             ;
; 1                                           ; 19                             ;
; 2                                           ; 60                             ;
; 3                                           ; 56                             ;
; 4                                           ; 116                            ;
; 5                                           ; 186                            ;
; 6                                           ; 305                            ;
; 7                                           ; 309                            ;
; 8                                           ; 309                            ;
; 9                                           ; 255                            ;
; 10                                          ; 600                            ;
; 11                                          ; 125                            ;
; 12                                          ; 133                            ;
; 13                                          ; 49                             ;
; 14                                          ; 57                             ;
; 15                                          ; 29                             ;
; 16                                          ; 29                             ;
; 17                                          ; 12                             ;
; 18                                          ; 22                             ;
; 19                                          ; 6                              ;
; 20                                          ; 18                             ;
+---------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 6.96) ; Number of LABs  (Total = 2725) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 30                             ;
; 1                                               ; 126                            ;
; 2                                               ; 164                            ;
; 3                                               ; 213                            ;
; 4                                               ; 304                            ;
; 5                                               ; 233                            ;
; 6                                               ; 219                            ;
; 7                                               ; 197                            ;
; 8                                               ; 264                            ;
; 9                                               ; 172                            ;
; 10                                              ; 497                            ;
; 11                                              ; 90                             ;
; 12                                              ; 60                             ;
; 13                                              ; 29                             ;
; 14                                              ; 35                             ;
; 15                                              ; 15                             ;
; 16                                              ; 29                             ;
; 17                                              ; 7                              ;
; 18                                              ; 17                             ;
; 19                                              ; 6                              ;
; 20                                              ; 18                             ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 16.25) ; Number of LABs  (Total = 2725) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 0                              ;
; 2                                            ; 0                              ;
; 3                                            ; 2                              ;
; 4                                            ; 26                             ;
; 5                                            ; 23                             ;
; 6                                            ; 48                             ;
; 7                                            ; 35                             ;
; 8                                            ; 34                             ;
; 9                                            ; 44                             ;
; 10                                           ; 48                             ;
; 11                                           ; 79                             ;
; 12                                           ; 114                            ;
; 13                                           ; 150                            ;
; 14                                           ; 190                            ;
; 15                                           ; 253                            ;
; 16                                           ; 317                            ;
; 17                                           ; 264                            ;
; 18                                           ; 311                            ;
; 19                                           ; 211                            ;
; 20                                           ; 241                            ;
; 21                                           ; 85                             ;
; 22                                           ; 0                              ;
; 23                                           ; 64                             ;
; 24                                           ; 170                            ;
; 25                                           ; 16                             ;
+----------------------------------------------+--------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Jun 07 13:17:34 2006
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off readout_card -c readout_card
Warning: Ignored MAX_FANOUT assignment to name dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o* because the ACF assignment does not support wildcards
Info: Selected device EP1S30F780C5 for design "readout_card"
Info: Implemented Enhanced for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
Info: Implementing parameter values for PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll"
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk2 port
    Info: Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk3 port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 180 degrees (10000 ps) for rc_pll:i_rc_pll|altpll:altpll_component|_clk4 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP1S10F780C5 is compatible
    Info: Device EP1S10F780C5ES is compatible
    Info: Device EP1S20F780C5 is compatible
    Info: Device EP1S25F780C5 is compatible
    Info: Device EP1S30F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
    Info: Device EP1S40F780C5 is compatible
    Info: Device EP1S40F780C5_HARDCOPY_FPGA_PROTOTYPE is compatible
Info: Completed LVDS Placement Operation Initializations
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch2|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[3]~74"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[4]~75"
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch5|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch6|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch7|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Ignored Global Signal logic option for signal from source cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76" to destination cell "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|ram_14x64:i_bank_ch4|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_6fh1:auto_generated|ram_block1a0~PORTADATAOUT0" because destination cannot use global signals
Warning: Limited to 10 warnings for node "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[5]~76"
Info: Completed User Assigned Global Signals Promotion Operation
Info: Completed Regular LVDS Placement Operation
Info: Promoted PLL clock signals
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk0" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk3" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk2" to use global clock
    Info: Promoted signal "rc_pll:i_rc_pll|altpll:altpll_component|_clk4" to use global clock
Info: Completed PLL Placement Operation
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[0]~71" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[1]~72" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Promoted logic cell "dispatch:i_dispatch|dispatch_wishbone:wishbone|tga_o[2]~73" with Global Signal logic option assignment
    Info: Fan-outs that use the Global signal logic option setting Global clock are assigned to the entire device
Info: Automatically promoted some destinations of signal "rst" to use Global clock
    Info: Destination "mictor[31]" may be non-global or may not use global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_fltr_regs:i_fsfb_fltr_regs|wren_muxed~9" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank0_o~13" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_dynamic_manager_ctrl:i_coadd_dynamic_manager_ctrl|wren_bank1_o~13" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank0_o~35" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|fsfb_queue_wr_en_bank1_o~35" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank0_o~11" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_io_controller:i_fsfb_io_controller|flux_cnt_queue_wr_en_bank1_o~11" to use Global clock
Info: Automatically promoted signal "flux_loop:i_flux_loop|wbs_fb_data:i_wbs_fb_data|flux_quanta_ram_admin:i_flux_quanta_banks_admin|wren0~13" to use Global clock
Info: Completed Auto Global Promotion Operation
Info: Completed Flexible LVDS Placement Operation
Warning: Design has one or more differential I/O pins that do not connect to SERDES receiver or transmitter - later changes to this connectivity will change fitting results
Info: Starting register packing
Info: Started Fast Input/Output/OE register processing
Info: Finished Fast Input/Output/OE register processing
Info: Start inferring scan chains for DSP blocks
Info: Inferring scan chains for DSP blocks is complete
Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density
Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks
Info: Finished register packing
Warning: Output port clk0 of PLL "rc_pll:i_rc_pll|altpll:altpll_component|pll" feeds an output pin via global clocks -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent
Info: Physical synthesis optimizations complete: elapsed time is 00:36:01
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "eeprom_cs" is assigned to location or region, but does not exist in design
    Warning: Node "eeprom_so" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[0]" is assigned to location or region, but does not exist in design
    Warning: Node "mictor_clk[1]" is assigned to location or region, but does not exist in design
    Warning: Node "minus7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n15Vok" is assigned to location or region, but does not exist in design
    Warning: Node "n7Vok" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll5_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_in" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[0]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[1]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[2]" is assigned to location or region, but does not exist in design
    Warning: Node "pll6_out[3]" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_rx" is assigned to location or region, but does not exist in design
    Warning: Node "rs232_tx" is assigned to location or region, but does not exist in design
    Warning: Node "smb_nalert" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[16]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[17]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[18]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[19]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[10]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[11]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[12]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[13]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[14]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[15]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[8]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_data[9]" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nbhe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nble" is assigned to location or region, but does not exist in design
    Warning: Node "sram_ncs" is assigned to location or region, but does not exist in design
    Warning: Node "sram_noe" is assigned to location or region, but does not exist in design
    Warning: Node "sram_nwe" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10224"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10199"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10174"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10149"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10139"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~10122"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 66 logic cells and starting on logic cell "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 28. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[1]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[2]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[3]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[4]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[5]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[6]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[7]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[8]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[9]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[10]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[11]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[12]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[13]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[14]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[15]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[16]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[17]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[18]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[19]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[20]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[21]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[22]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[23]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[24]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[25]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[26]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[27]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[28]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[29]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[30]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[31]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[32]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[33]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[34]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[35]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[36]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[37]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[38]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[39]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[40]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[42]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[47]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[44]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[45]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[46]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~740"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[52]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[49]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[50]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[51]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~715"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[57]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[54]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[55]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[56]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~690"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[62]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[59]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[60]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[61]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~665"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|dz_sum_reg[65]"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~655"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[0]~638"
        Info: Node "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_processor:i_fsfb_processor|fsfb_proc_pidz:i_fsfb_proc_pidz|pidz_sum_reg[65]"
Info: Carry-chain of 32 logic cells and starting on logic cell "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" could not be split into legal LABs.  Carry feedthrough logic cells will be inserted into the chain in order to make it legal
    Info: LAB legality constraint that was not satisfied: LAB requires more input signals requiring LAB lines than are available.  Resources used: 29. Resources available: 24.
    Info: List of logic cells in the chain (ordered from chain start to end)
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[1]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5311"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[2]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5301"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[3]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5286"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[4]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5271"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[5]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5256"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[9]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5241"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[7]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5226"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[8]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5211"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5196"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[10]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5181"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[13]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5166"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[12]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5151"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5136"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[14]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5121"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[15]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5106"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[17]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5091"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5076"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[18]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5061"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[19]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5046"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[20]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5031"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[21]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5016"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[22]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~5001"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[23]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4986"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[24]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4971"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[25]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4956"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[27]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4941"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4926"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[28]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4911"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[29]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4896"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[30]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4881"
        Info: Node "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]" (dual-output)
            Info: Registered output is "frame_timing:i_frame_timing|frame_timing_wbs:wbi|reg:sample_num_reg|reg_o[31]"
            Info: Combinational output is "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4866"
        Info: Node "frame_timing:i_frame_timing|frame_timing_core:ftc|add~4851"
Info: Fitter placement preparation operations ending: elapsed time is 00:04:41
Info: Fitter placement operations beginning
Info: Starting physical synthesis optimizations
Info: Starting physical synthesis algorithm combinational resynthesis 1
Info: Physical synthesis algorithm combinational resynthesis 1 complete: estimated performance improvement of up to 8 percent
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated performance improvement of up to 0 percent
Info: Starting physical synthesis algorithm register unpacking
Info: Physical synthesis algorithm register unpacking complete: estimated performance improvement of up to 0 percent
Info: Physical synthesis optimizations complete: elapsed time is 01:40:24
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 02:12:38
Info: Estimated most critical path is pin to register delay of 7.536 ns
    Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_K26; Fanout = 3; PIN Node = 'adc6_dat[0]'
    Info: 2: + IC(2.772 ns) + CELL(0.344 ns) = 4.203 ns; Loc. = LAB_X27_Y10; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1110'
    Info: 3: + IC(0.000 ns) + CELL(0.214 ns) = 4.417 ns; Loc. = LAB_X27_Y10; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1115'
    Info: 4: + IC(0.000 ns) + CELL(0.098 ns) = 4.515 ns; Loc. = LAB_X27_Y10; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1175'
    Info: 5: + IC(0.000 ns) + CELL(0.098 ns) = 4.613 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1145'
    Info: 6: + IC(0.000 ns) + CELL(0.469 ns) = 5.082 ns; Loc. = LAB_X27_Y9; Fanout = 52; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|add~1123'
    Info: 7: + IC(1.026 ns) + CELL(0.344 ns) = 6.452 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[18]~385'
    Info: 8: + IC(0.000 ns) + CELL(0.058 ns) = 6.510 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[19]~381'
    Info: 9: + IC(0.000 ns) + CELL(0.058 ns) = 6.568 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[20]~317'
    Info: 10: + IC(0.000 ns) + CELL(0.058 ns) = 6.626 ns; Loc. = LAB_X28_Y8; Fanout = 2; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[21]~313'
    Info: 11: + IC(0.000 ns) + CELL(0.214 ns) = 6.840 ns; Loc. = LAB_X28_Y8; Fanout = 6; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[22]~337'
    Info: 12: + IC(0.000 ns) + CELL(0.098 ns) = 6.938 ns; Loc. = LAB_X28_Y8; Fanout = 4; COMB Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[27]~345'
    Info: 13: + IC(0.000 ns) + CELL(0.598 ns) = 7.536 ns; Loc. = LAB_X28_Y7; Fanout = 9; REG Node = 'flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_manager_data_path:i_coadd_manager_data_path|samples_coadd_reg[31]'
    Info: Total cell delay = 3.738 ns ( 49.60 % )
    Info: Total interconnect delay = 3.798 ns ( 50.40 % )
Info: Fitter routing operations beginning
Info: The Fitter is enabling the conservative CRC routing mode
Info: Average interconnect usage is 36% of the available device resources. Peak interconnect usage is 70%
Info: Fitter routing operations ending: elapsed time is 00:39:26
Info: Fitter merged 96 physical RAM blocks that contain multiple logical RAM block slices into a single location
    Info: Following physical RAM blocks contain multiple logical RAM block slices
        Info: Physical RAM block M512_X44_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
        Info: Physical RAM block M512_X20_Y49 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M512_X26_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
        Info: Physical RAM block M512_X20_Y54 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
        Info: Physical RAM block M512_X44_Y20 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
        Info: Physical RAM block M512_X44_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
        Info: Physical RAM block M512_X44_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X15_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X15_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X39_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X39_Y22 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y21 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y23 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X39_Y17 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y33 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y32 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y36 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y38 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X15_Y47 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X15_Y53 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y44 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X15_Y43 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y45 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y46 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y52 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y54 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X39_Y29 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X15_Y32 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y20 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X15_Y50 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
        Info: Physical RAM block M4K_X15_Y48 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X15_Y55 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y28 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X39_Y30 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a8"
        Info: Physical RAM block M4K_X39_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X39_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X39_Y31 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|fsfb_filter_storage:i_fsfb_filter_storage|altsyncram:altsyncram_component|altsyncram_8ea1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y56 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X15_Y49 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X15_Y51 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
        Info: Physical RAM block M4K_X39_Y42 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y53 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
        Info: Physical RAM block M4K_X39_Y44 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y41 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
        Info: Physical RAM block M4K_X39_Y52 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
        Info: Physical RAM block M4K_X39_Y45 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y40 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
        Info: Physical RAM block M4K_X39_Y48 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X39_Y56 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X39_Y55 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
        Info: Physical RAM block M4K_X39_Y47 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X39_Y50 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y46 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X39_Y54 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X39_Y49 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a33"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y51 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y57 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a35"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a32"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y43 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a38"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a36"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a37"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a34"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_40x64:i_fsfb_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_3fh1:auto_generated|ram_block1a39"
        Info: Physical RAM block M4K_X39_Y37 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
        Info: Physical RAM block M4K_X39_Y39 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
        Info: Physical RAM block M4K_X39_Y34 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y35 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|fsfb_calc:i_fsfb_calc|ram_8x64:i_flux_cnt_queue_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_bch1:auto_generated|ram_block1a1"
        Info: Physical RAM block M4K_X39_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X69_Y5 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
        Info: Physical RAM block M4K_X39_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X69_Y16 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
        Info: Physical RAM block M4K_X69_Y11 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
        Info: Physical RAM block M4K_X69_Y10 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
        Info: Physical RAM block M4K_X69_Y12 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
        Info: Physical RAM block M4K_X39_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
        Info: Physical RAM block M4K_X69_Y9 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
        Info: Physical RAM block M4K_X69_Y17 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
        Info: Physical RAM block M4K_X69_Y19 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
        Info: Physical RAM block M4K_X39_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
        Info: Physical RAM block M4K_X69_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X69_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
        Info: Physical RAM block M4K_X39_Y4 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
        Info: Physical RAM block M4K_X39_Y1 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X69_Y6 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
        Info: Physical RAM block M4K_X39_Y2 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
        Info: Physical RAM block M4K_X69_Y13 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X39_Y7 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
        Info: Physical RAM block M4K_X39_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
        Info: Physical RAM block M4K_X69_Y8 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X69_Y3 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
        Info: Physical RAM block M4K_X69_Y2 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
        Info: Physical RAM block M4K_X69_Y1 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch5|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a26"
        Info: Physical RAM block M4K_X69_Y14 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch4|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a27"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
        Info: Physical RAM block M4K_X69_Y18 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a6"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a17"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a18"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a25"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a12"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank0|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a14"
        Info: Physical RAM block M4K_X69_Y15 contains the following RAM block slices
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a9"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch7|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a16"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a30"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a31"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_coadd_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a1"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch6|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a2"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a3"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a4"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a5"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a10"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a11"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a13"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a15"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a20"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a23"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a28"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch2|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a29"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a19"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a21"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a22"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch1|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a24"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a7"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch0|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a8"
            Info: RAM block slice "flux_loop:i_flux_loop|flux_loop_ctrl:i_flux_loop_ctrl_ch3|adc_sample_coadd:i_adc_sample_coadd|coadd_storage:i_intgrl_dat_bank1|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5fh1:auto_generated|ram_block1a0"
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin lvds_txb has GND driving its datain port
    Info: Pin ttl_dir1 has GND driving its datain port
    Info: Pin ttl_out1 has GND driving its datain port
    Info: Pin ttl_dir2 has GND driving its datain port
    Info: Pin ttl_out2 has GND driving its datain port
    Info: Pin ttl_dir3 has GND driving its datain port
    Info: Pin ttl_out3 has GND driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: id_thermo:i_id_thermo|one_wire_master:master|pulldown_ena~934 (inverted)
        Info: Type bidirectional pin card_id uses the LVTTL I/O standard
    Info: Following pins have the same output enable: fpga_thermo:i_fpga_thermo|smb_master:master|Select~287 (inverted)
        Info: Type bidirectional pin smb_data uses the LVTTL I/O standard
Info: Quartus II Fitter was successful. 0 errors, 131 warnings
    Info: Processing ended: Wed Jun 07 17:02:16 2006
    Info: Elapsed time: 03:44:42


