# //  Questa Sim-64
# //  Version 2023.2_2 linux_x86_64 Jun  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:42:10 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(55): (vcom-1136) Unknown identifier "ADDR_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(55): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(55): Type error in range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(56): (vcom-1136) Unknown identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(56): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(56): Type error in range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(58): (vcom-1136) Unknown identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(58): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(58): Type error in range expression.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(264): VHDL Compiler exiting
# End time: 00:42:10 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:42:45 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:42:45 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:46:46 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 00:46:46 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:46:49 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(170): near ";": (vcom-1576) expecting ',' or ')'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(279): VHDL Compiler exiting
# End time: 00:46:49 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:46:57 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(170): near ";": (vcom-1576) expecting ',' or ')'.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(186): Statement cannot be labeled.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(279): VHDL Compiler exiting
# End time: 00:46:58 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:47:16 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:47:16 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:48:19 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1136) Unknown identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): Type error in range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(170): (vcom-1484) Unknown formal identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(170): (vcom-1484) Unknown formal identifier "DATA_WIDTH".
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(281): VHDL Compiler exiting
# End time: 00:48:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:48:28 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1136) Unknown identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): Type error in range expression.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(280): VHDL Compiler exiting
# End time: 00:48:28 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:48:40 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1136) Unknown identifier "DATA_WIDTH".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(63): Type error in range expression.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(278): VHDL Compiler exiting
# End time: 00:48:41 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:49:20 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:49:20 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:50:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:50:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:50:23 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 00:50:23 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic -voptargs=+acc
# vsim work.tb_fetch_logic -voptargs="+acc" 
# Start time: 00:50:36 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(168): (vopt-1130) Port "data" of entity "mem" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 00:50:37 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:52:06 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(168): (vopt-1130) Port "data" of entity "mem" is not in the component being instantiated.
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 00:52:06 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:53:24 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:53:24 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:53:25 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 00:53:26 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:55:26 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:55:26 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:55:27 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([26,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([26,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1550) Port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' and port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([28,30]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=4.
# Error loading design
# End time: 00:55:27 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:55:49 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): near ",": syntax error
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(279): VHDL Compiler exiting
# End time: 00:55:49 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:55:56 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:55:56 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:55:57 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([32,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=5.
# Error loading design
# End time: 00:55:58 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:10 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:56:10 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.shiftleft2n
# vsim work.shiftleft2n 
# Start time: 00:56:11 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.shiftleft2n(behavioral)#1
quit -sim
# End time: 00:56:24 on Mar 06,2024, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:56:25 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 00:56:25 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 4
vlog -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vlog 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:47 on Mar 06,2024
# vlog -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Skipping entity adder1b
# -- Skipping entity andg2
# -- Skipping entity bit16_extender
# -- Skipping entity dffg
# -- Skipping entity fetch_logic
# -- Skipping entity invg
# -- Skipping entity mem
# -- Skipping entity mux2t1
# -- Skipping entity mux2t1n
# -- Skipping entity nbitregister
# -- Skipping entity org2
# -- Skipping entity pcreg
# -- Skipping entity ripplecarryaddern
# -- Skipping entity shiftleft2n
# -- Skipping entity tb_fetch_logic
# -- Skipping entity tb_pcreg
# -- Skipping entity tb_shiftleft2n
# -- Skipping entity xorg2
# End time: 00:56:47 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:47 on Mar 06,2024
# vcom -reportprogress 300 -work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/work -refresh -force_refresh 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# -- Compiling entity bit16_extender
# -- Compiling architecture flow of bit16_extender
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 00:56:47 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:51 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# End time: 00:56:51 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:51 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit16_extender
# -- Compiling architecture flow of bit16_extender
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 00:56:52 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:52 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:56:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 00:56:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:56:54 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 00:56:55 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:57:08 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:57:09 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:57:10 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([70,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([70,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([70,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([70,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=4.
# Error loading design
# End time: 00:57:10 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:57:22 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:57:22 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:57:25 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([27,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([27,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([27,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=4.
# Error loading design
# End time: 00:57:25 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:58:21 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:58:21 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:58:22 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([27,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([27,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([27,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=4.
# Error loading design
# End time: 00:58:22 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 00:58:35 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 00:58:35 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 00:58:35 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1550) Port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' and port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([26,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([26,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([26,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=3.
# Error loading design
# End time: 00:58:36 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 3
vsim work.tb_shiftleft2n
# vsim work.tb_shiftleft2n 
# Start time: 01:01:00 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_shiftleft2n(behavior)#1
quit -sim
# End time: 01:01:10 on Mar 06,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 0
vsim work.tb_shiftleft2n -voptargs=+acc
# vsim work.tb_shiftleft2n -voptargs="+acc" 
# Start time: 01:01:19 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_shiftleft2n(behavior)#1
# Loading work.shiftleft2n(behavioral)#1
add wave -position insertpoint  \
sim:/tb_shiftleft2n/s_In \
sim:/tb_shiftleft2n/s_Out \
sim:/tb_shiftleft2n/s_CLK
run
run
quit -sim
# End time: 01:01:47 on Mar 06,2024, Elapsed time: 0:00:28
# Errors: 0, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:03:00 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:03:00 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:03:02 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=5.
# Error loading design
vsim work.tb_fetch_logic
# End time: 01:03:02 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 5
# vsim work.tb_fetch_logic 
# Start time: 01:03:02 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([27,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=5.
# Error loading design
# End time: 01:03:03 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 4, Warnings: 5
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:03:18 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:03:18 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:03:19 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 01:03:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:42 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# End time: 01:04:42 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:42 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 01:04:42 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:42 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit16_extender
# -- Compiling architecture flow of bit16_extender
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# End time: 01:04:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 01:04:44 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:44 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 01:04:44 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:44 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 01:04:44 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:44 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# End time: 01:04:44 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:44 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 01:04:44 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:04:48 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 01:04:48 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_shiftleft2n
# vsim work.tb_shiftleft2n 
# Start time: 01:04:49 on Mar 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_shiftleft2n(behavior)#1
add wave -position insertpoint sim:/tb_shiftleft2n/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/tb_shiftleft2n/*'.
quit -sim
# End time: 01:04:56 on Mar 06,2024, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
vsim work.tb_shiftleft2n
# vsim work.tb_shiftleft2n 
# Start time: 01:05:01 on Mar 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_shiftleft2n(behavior)#1
quit -sim
# End time: 01:05:07 on Mar 06,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
vsim work.tb_shiftleft2n -voptargs=+acc
# vsim work.tb_shiftleft2n -voptargs="+acc" 
# Start time: 01:05:22 on Mar 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_shiftleft2n(behavior)#1
# Loading work.shiftleft2n(behavioral)#1
add wave -position insertpoint  \
sim:/tb_shiftleft2n/s_In \
sim:/tb_shiftleft2n/s_Out
run 100
quit -sim
# End time: 01:05:47 on Mar 06,2024, Elapsed time: 0:00:25
# Errors: 0, Warnings: 1
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:05:49 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 01:05:50 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 3, Warnings: 4
vsim work.tb_fetch_logic -voptargs=+acc
# vsim work.tb_fetch_logic -voptargs="+acc" 
# Start time: 01:06:03 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=5.
# Error loading design
# End time: 01:06:03 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 5
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:06:41 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:06:41 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:06:42 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([26,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([26,28]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1550) Port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' and port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([28,30]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=4.
# Error loading design
# End time: 01:06:42 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 5, Warnings: 4
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:06:50 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 01:06:50 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:06:53 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:06:53 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:06:53 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([26,27]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([26,27]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,27]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([28,29]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([32,31]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=5, Warnings=5.
# Error loading design
# End time: 01:06:54 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 5, Warnings: 5
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit16_extender
# -- Compiling architecture flow of bit16_extender
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 01:07:14 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:14 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 01:07:15 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:15 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# End time: 01:07:16 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:07:16 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 01:07:16 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:07:16 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([28,29]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
vsim work.tb_fetch_logic
# End time: 01:07:19 on Mar 06,2024, Elapsed time: 0:00:03
# Errors: 3, Warnings: 4
# vsim work.tb_fetch_logic 
# Start time: 01:07:19 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([28,26]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(191): (vopt-1549) At instance g_jShiftLeft the actual expression and the port 'o_Out' of entity 'work.shiftleft2N' have different sizes:  ([28,29]).
#         Region: /tb_fetch_Logic/DUT/g_jShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(201): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(226): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'i_In' of entity 'work.shiftleft2N' have different sizes:  ([30,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vopt-1549) At instance g_bShiftLeft the actual expression and the port 'o_Out' of component 'work.fetch_Logic(mixed).shiftLeft2N' have different sizes:  ([32,29]).
#         Region: /tb_fetch_Logic/DUT/g_bShiftLeft
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=3, Warnings=4.
# Error loading design
# End time: 01:07:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 3, Warnings: 4
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:09:20 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(25): (vcom-1136) Unknown identifier "NOut".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(25): near ":": (vcom-1576) expecting ';' or ')'.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(25): VHDL Compiler exiting
# End time: 01:09:20 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:09:28 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(25): (vcom-1396) Object "N" cannot appear within the same interface list in which it is declared.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(25): Type error resolving infix expression "+" as type std.STANDARD.INTEGER.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd(31): VHDL Compiler exiting
# End time: 01:09:28 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:10:28 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(84): (vcom-1136) Unknown identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(84): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(84): Type error in range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(85): (vcom-1136) Unknown identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(85): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(85): Type error in range expression.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vcom-1484) Unknown formal identifier "N".
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(282): VHDL Compiler exiting
# End time: 01:10:28 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:10:47 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(190): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vcom-1484) Unknown formal identifier "N".
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(227): (vcom-1484) Unknown formal identifier "N".
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(282): VHDL Compiler exiting
# End time: 01:10:47 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:11:43 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:11:43 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:11:45 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 01:11:45 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:11:46 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(189): (vopt-1271) Bad default binding for component instance "g_jShiftLeft: shiftLeft2N".
#  (Component generic "NOut" is not on the entity.)
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(229): (vopt-1271) Bad default binding for component instance "g_bShiftLeft: shiftLeft2N".
#  (Component generic "NOut" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 01:11:46 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:12:17 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 01:12:17 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:12:19 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(207): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(207): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 01:12:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:13:06 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(208): (vcom-1436) Actual expression (infix expression) of formal "i_A" is not globally static.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(289): VHDL Compiler exiting
# End time: 01:13:06 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:13:35 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(203): (vcom-1272) Length of expected is 28; length of actual is 32.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(291): VHDL Compiler exiting
# End time: 01:13:35 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:13:54 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:13:54 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:13:55 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(208): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of component 'work.fetch_Logic(mixed).rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(208): (vopt-1549) At instance g_jAdd the actual expression and the port 'i_A' of entity 'work.rippleCarryAdderN' have different sizes:  ([28,32]).
#         Region: /tb_fetch_Logic/DUT/g_jAdd
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 01:13:56 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:14:54 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(208): (vcom-1436) Actual expression (infix expression) of formal "i_A" is not globally static.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(289): VHDL Compiler exiting
# End time: 01:14:55 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:16:19 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(197): (vcom-1454) Formal "o_Out" of mode OUT cannot be associated with an expression.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(292): VHDL Compiler exiting
# End time: 01:16:19 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /usr/local/mentor/questasim/linux_x86_64/vcom failed.
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:16:46 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:16:46 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:16:48 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(41): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(46): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(48): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 01:16:49 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:19:57 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 01:19:57 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:03 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/adder1b.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Adder1b
# -- Compiling architecture structural of Adder1b
# End time: 01:20:03 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:03 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 01:20:03 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:03 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/bit16_extenders.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bit16_extender
# -- Compiling architecture flow of bit16_extender
# End time: 01:20:03 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:03 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 01:20:03 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:03 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:20:04 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:04 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 01:20:04 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:04 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 01:20:04 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:04 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structure of mux2t1
# End time: 01:20:04 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:04 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/LogicGates/mux2t1N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1N
# -- Compiling architecture structural of mux2t1N
# End time: 01:20:04 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:04 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Gates/NbitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nbitregister
# -- Compiling architecture structural of nbitregister
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/PCReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCReg
# -- Compiling architecture structural of PCReg
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/Adder/rippleCarryAdderN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rippleCarryAdderN
# -- Compiling architecture structural of rippleCarryAdderN
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity shiftleft2N
# -- Compiling architecture Behavioral of shiftleft2N
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/tb_fetch_logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_fetch_Logic
# -- Compiling architecture behavior of tb_fetch_Logic
# End time: 01:20:05 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:05 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_pcreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_PCReg
# -- Compiling architecture behavior of tb_PCReg
# End time: 01:20:06 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work {/home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd}
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:06 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/tb_shiftleft2N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_shiftleft2N
# -- Compiling architecture behavior of tb_shiftleft2N
# End time: 01:20:06 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:20:06 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/BasicGates/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 01:20:06 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:20:08 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(43): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(48): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(50): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 01:20:09 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:20:12 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(43): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Error: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(48): (vopt-1154) No index value can belong to null index range -1 downto 0.
# ** Note: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/Supporting files/mem.vhd(50): Vopt Compiler exiting
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 2.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 01:20:13 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:24:12 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:24:12 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:24:14 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(179): (vopt-1549) At instance mem_mem the actual expression and the port 'addr' of component 'work.fetch_Logic(mixed).mem' have different sizes:  ([32,9]).
#         Region: /tb_fetch_Logic/DUT/mem_mem
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(179): (vopt-1549) At instance mem_mem the actual expression and the port 'addr' of entity 'work.mem' have different sizes:  ([32,9]).
#         Region: /tb_fetch_Logic/DUT/mem_mem
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 01:24:15 on Mar 06,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:27:58 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:27:58 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:28:00 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(179): (vopt-1549) At instance mem_mem the actual expression and the port 'addr' of component 'work.fetch_Logic(mixed).mem' have different sizes:  ([11,9]).
#         Region: /tb_fetch_Logic/DUT/mem_mem
# ** Error (suppressible): /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd(179): (vopt-1549) At instance mem_mem the actual expression and the port 'addr' of entity 'work.mem' have different sizes:  ([11,9]).
#         Region: /tb_fetch_Logic/DUT/mem_mem
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 01:28:02 on Mar 06,2024, Elapsed time: 0:00:02
# Errors: 1, Warnings: 1
vcom -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd
# QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
# Start time: 01:28:17 on Mar 06,2024
# vcom -reportprogress 300 -work work /home/cfergen/cpre381/CPRE381TermProject/Part1/FetchLogic/fetch_Logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch_Logic
# -- Compiling architecture mixed of fetch_logic
# End time: 01:28:17 on Mar 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_fetch_logic
# vsim work.tb_fetch_logic 
# Start time: 01:28:18 on Mar 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_fetch_logic(behavior)#1
# Loading ieee.numeric_std(body)
# Loading work.fetch_logic(mixed)#1
# Loading work.mux2t1n(structural)#1
# Loading work.ripplecarryaddern(structural)#1
# Loading work.mem(rtl)#1
add wave -position insertpoint  \
sim:/tb_fetch_logic/s_CLK \
sim:/tb_fetch_logic/s_RST \
sim:/tb_fetch_logic/s_JReg \
sim:/tb_fetch_logic/s_BranchLogic \
sim:/tb_fetch_logic/s_JumpLogic \
sim:/tb_fetch_logic/s_JRegLogic \
sim:/tb_fetch_logic/s_JalLogic \
sim:/tb_fetch_logic/s_Instruction \
sim:/tb_fetch_logic/s_PCAddress
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb_fetch_logic/DUT/mem_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 35 ns  Iteration: 3  Instance: /tb_fetch_logic/DUT/mem_mem
quit -sim
# End time: 01:28:59 on Mar 06,2024, Elapsed time: 0:00:41
# Errors: 0, Warnings: 2
