#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000017c643bc760 .scope module, "half_adder" "half_adder" 2 74;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "cout";
o0000017c6470f4c8 .functor BUFZ 1, C4<z>; HiZ drive
o0000017c6470f4f8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017c646dd900 .functor XOR 1, o0000017c6470f4c8, o0000017c6470f4f8, C4<0>, C4<0>;
L_0000017c646dd820 .functor AND 1, o0000017c6470f4c8, o0000017c6470f4f8, C4<1>, C4<1>;
v0000017c646b34a0_0 .net "cout", 0 0, L_0000017c646dd820;  1 drivers
v0000017c646b3cc0_0 .net "s", 0 0, L_0000017c646dd900;  1 drivers
v0000017c646b4e40_0 .net "x", 0 0, o0000017c6470f4c8;  0 drivers
v0000017c646b3540_0 .net "y", 0 0, o0000017c6470f4f8;  0 drivers
S_0000017c64361ec0 .scope module, "ripple_carry_B_bit_tb" "ripple_carry_B_bit_tb" 3 2;
 .timescale 0 0;
v0000017c646b6e20_0 .var "a", 3 0;
v0000017c646b70a0_0 .var "b", 3 0;
v0000017c646b57a0_0 .var "cin", 0 0;
v0000017c646b6060_0 .net "cout", 0 0, L_0000017c64801dc0;  1 drivers
v0000017c646b5200_0 .net "p", 0 0, L_0000017c64804200;  1 drivers
v0000017c646b7820_0 .net "sum", 3 0, L_0000017c64801be0;  1 drivers
S_0000017c6435f160 .scope module, "uuo" "ripple_carry_B_bit" 3 10, 2 23 0, S_0000017c64361ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a4130 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c646dd4a0 .functor XOR 1, L_0000017c64801c80, L_0000017c64802540, C4<0>, C4<0>;
L_0000017c646dd970 .functor BUFZ 1, v0000017c646b57a0_0, C4<0>, C4<0>, C4<0>;
v0000017c646b6420_0 .net *"_ivl_48", 0 0, L_0000017c64801c80;  1 drivers
v0000017c646b6560_0 .net *"_ivl_50", 0 0, L_0000017c64802540;  1 drivers
v0000017c646b71e0_0 .net *"_ivl_51", 0 0, L_0000017c646dd4a0;  1 drivers
v0000017c646b6240_0 .net *"_ivl_59", 0 0, L_0000017c646dd970;  1 drivers
v0000017c646b5480_0 .net "a", 3 0, v0000017c646b6e20_0;  1 drivers
v0000017c646b7640_0 .net "b", 3 0, v0000017c646b70a0_0;  1 drivers
v0000017c646b7780_0 .net "c", 4 0, L_0000017c64803620;  1 drivers
v0000017c646b5160_0 .net "cin", 0 0, v0000017c646b57a0_0;  1 drivers
v0000017c646b58e0_0 .net "cout", 0 0, L_0000017c64801dc0;  alias, 1 drivers
v0000017c646b6f60_0 .net "p", 0 0, L_0000017c64804200;  alias, 1 drivers
v0000017c646b55c0_0 .net "sum", 3 0, L_0000017c64801be0;  alias, 1 drivers
v0000017c646b5f20_0 .net "t", 3 0, L_0000017c64801fa0;  1 drivers
L_0000017c64803c60 .part v0000017c646b6e20_0, 1, 1;
L_0000017c64802400 .part v0000017c646b70a0_0, 1, 1;
L_0000017c64803300 .part L_0000017c64801fa0, 0, 1;
L_0000017c648038a0 .part v0000017c646b6e20_0, 2, 1;
L_0000017c64802220 .part v0000017c646b70a0_0, 2, 1;
L_0000017c64802a40 .part L_0000017c64801fa0, 1, 1;
L_0000017c64803940 .part v0000017c646b6e20_0, 3, 1;
L_0000017c648042a0 .part v0000017c646b70a0_0, 3, 1;
L_0000017c64803ee0 .part L_0000017c64801fa0, 2, 1;
L_0000017c64802e00 .part v0000017c646b6e20_0, 0, 1;
L_0000017c64802180 .part v0000017c646b70a0_0, 0, 1;
L_0000017c64802900 .part L_0000017c64803620, 0, 1;
L_0000017c64802360 .part v0000017c646b6e20_0, 1, 1;
L_0000017c64803da0 .part v0000017c646b70a0_0, 1, 1;
L_0000017c64803f80 .part L_0000017c64803620, 1, 1;
L_0000017c64804340 .part v0000017c646b6e20_0, 2, 1;
L_0000017c64802f40 .part v0000017c646b70a0_0, 2, 1;
L_0000017c648029a0 .part L_0000017c64803620, 2, 1;
L_0000017c648024a0 .part v0000017c646b6e20_0, 3, 1;
L_0000017c64803d00 .part v0000017c646b70a0_0, 3, 1;
L_0000017c64804160 .part L_0000017c64803620, 3, 1;
L_0000017c64801be0 .concat8 [ 1 1 1 1], L_0000017c646dd740, L_0000017c646dce10, L_0000017c646dd040, L_0000017c646dd5f0;
L_0000017c64801fa0 .concat8 [ 1 1 1 1], L_0000017c646dd4a0, L_0000017c646de070, L_0000017c646de7e0, L_0000017c646dd200;
L_0000017c64801c80 .part v0000017c646b6e20_0, 0, 1;
L_0000017c64802540 .part v0000017c646b70a0_0, 0, 1;
L_0000017c64804200 .part L_0000017c64801fa0, 3, 1;
LS_0000017c64803620_0_0 .concat8 [ 1 1 1 1], L_0000017c646dd970, L_0000017c646de1c0, L_0000017c646de2a0, L_0000017c646dcda0;
LS_0000017c64803620_0_4 .concat8 [ 1 0 0 0], L_0000017c646dcfd0;
L_0000017c64803620 .concat8 [ 4 1 0 0], LS_0000017c64803620_0_0, LS_0000017c64803620_0_4;
L_0000017c64801dc0 .part L_0000017c64803620, 4, 1;
S_0000017c6435f2f0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a4770 .param/l "i" 0 2 34, +C4<01>;
L_0000017c646de4d0 .functor XOR 1, L_0000017c64803c60, L_0000017c64802400, C4<0>, C4<0>;
L_0000017c646de070 .functor AND 1, L_0000017c646de4d0, L_0000017c64803300, C4<1>, C4<1>;
v0000017c646b30e0_0 .net *"_ivl_0", 0 0, L_0000017c64803c60;  1 drivers
v0000017c646b3680_0 .net *"_ivl_1", 0 0, L_0000017c64802400;  1 drivers
v0000017c646b3720_0 .net *"_ivl_2", 0 0, L_0000017c646de4d0;  1 drivers
v0000017c646b4da0_0 .net *"_ivl_4", 0 0, L_0000017c64803300;  1 drivers
v0000017c646b2e60_0 .net *"_ivl_5", 0 0, L_0000017c646de070;  1 drivers
S_0000017c6435e300 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a43b0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c646dde40 .functor XOR 1, L_0000017c648038a0, L_0000017c64802220, C4<0>, C4<0>;
L_0000017c646de7e0 .functor AND 1, L_0000017c646dde40, L_0000017c64802a40, C4<1>, C4<1>;
v0000017c646b3e00_0 .net *"_ivl_0", 0 0, L_0000017c648038a0;  1 drivers
v0000017c646b37c0_0 .net *"_ivl_1", 0 0, L_0000017c64802220;  1 drivers
v0000017c646b4800_0 .net *"_ivl_2", 0 0, L_0000017c646dde40;  1 drivers
v0000017c646b3f40_0 .net *"_ivl_4", 0 0, L_0000017c64802a40;  1 drivers
v0000017c646b3040_0 .net *"_ivl_5", 0 0, L_0000017c646de7e0;  1 drivers
S_0000017c6435e490 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a4530 .param/l "i" 0 2 34, +C4<011>;
L_0000017c646dd660 .functor XOR 1, L_0000017c64803940, L_0000017c648042a0, C4<0>, C4<0>;
L_0000017c646dd200 .functor AND 1, L_0000017c646dd660, L_0000017c64803ee0, C4<1>, C4<1>;
v0000017c646b4d00_0 .net *"_ivl_0", 0 0, L_0000017c64803940;  1 drivers
v0000017c646b3180_0 .net *"_ivl_1", 0 0, L_0000017c648042a0;  1 drivers
v0000017c646b41c0_0 .net *"_ivl_2", 0 0, L_0000017c646dd660;  1 drivers
v0000017c646b32c0_0 .net *"_ivl_4", 0 0, L_0000017c64803ee0;  1 drivers
v0000017c646b2dc0_0 .net *"_ivl_5", 0 0, L_0000017c646dd200;  1 drivers
S_0000017c6435b820 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a4fb0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6435b9b0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6435b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646ddcf0 .functor XOR 1, L_0000017c64802e00, L_0000017c64802180, C4<0>, C4<0>;
L_0000017c646dd740 .functor XOR 1, L_0000017c646ddcf0, L_0000017c64802900, C4<0>, C4<0>;
L_0000017c646de230 .functor AND 1, L_0000017c64802e00, L_0000017c64802180, C4<1>, C4<1>;
L_0000017c646de540 .functor OR 1, L_0000017c64802e00, L_0000017c64802180, C4<0>, C4<0>;
L_0000017c646de000 .functor AND 1, L_0000017c646de540, L_0000017c64802900, C4<1>, C4<1>;
L_0000017c646de1c0 .functor OR 1, L_0000017c646de230, L_0000017c646de000, C4<0>, C4<0>;
v0000017c646b39a0_0 .net *"_ivl_0", 0 0, L_0000017c646ddcf0;  1 drivers
v0000017c646b2be0_0 .net *"_ivl_4", 0 0, L_0000017c646de230;  1 drivers
v0000017c646b3fe0_0 .net *"_ivl_6", 0 0, L_0000017c646de540;  1 drivers
v0000017c646b46c0_0 .net *"_ivl_8", 0 0, L_0000017c646de000;  1 drivers
v0000017c646b3360_0 .net "a", 0 0, L_0000017c64802e00;  1 drivers
v0000017c646b3860_0 .net "b", 0 0, L_0000017c64802180;  1 drivers
v0000017c646b3900_0 .net "cin", 0 0, L_0000017c64802900;  1 drivers
v0000017c646b3c20_0 .net "cout", 0 0, L_0000017c646de1c0;  1 drivers
v0000017c646b4080_0 .net "sum", 0 0, L_0000017c646dd740;  1 drivers
S_0000017c64306440 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a48f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c643065d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64306440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646dd890 .functor XOR 1, L_0000017c64802360, L_0000017c64803da0, C4<0>, C4<0>;
L_0000017c646dce10 .functor XOR 1, L_0000017c646dd890, L_0000017c64803f80, C4<0>, C4<0>;
L_0000017c646de620 .functor AND 1, L_0000017c64802360, L_0000017c64803da0, C4<1>, C4<1>;
L_0000017c646ddac0 .functor OR 1, L_0000017c64802360, L_0000017c64803da0, C4<0>, C4<0>;
L_0000017c646dd9e0 .functor AND 1, L_0000017c646ddac0, L_0000017c64803f80, C4<1>, C4<1>;
L_0000017c646de2a0 .functor OR 1, L_0000017c646de620, L_0000017c646dd9e0, C4<0>, C4<0>;
v0000017c646b4f80_0 .net *"_ivl_0", 0 0, L_0000017c646dd890;  1 drivers
v0000017c646b3ae0_0 .net *"_ivl_4", 0 0, L_0000017c646de620;  1 drivers
v0000017c646b4760_0 .net *"_ivl_6", 0 0, L_0000017c646ddac0;  1 drivers
v0000017c646b3b80_0 .net *"_ivl_8", 0 0, L_0000017c646dd9e0;  1 drivers
v0000017c646b4120_0 .net "a", 0 0, L_0000017c64802360;  1 drivers
v0000017c646b4300_0 .net "b", 0 0, L_0000017c64803da0;  1 drivers
v0000017c646b43a0_0 .net "cin", 0 0, L_0000017c64803f80;  1 drivers
v0000017c646b4440_0 .net "cout", 0 0, L_0000017c646de2a0;  1 drivers
v0000017c646b4ee0_0 .net "sum", 0 0, L_0000017c646dce10;  1 drivers
S_0000017c6430eb30 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a4ff0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6430ecc0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6430eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646dd0b0 .functor XOR 1, L_0000017c64804340, L_0000017c64802f40, C4<0>, C4<0>;
L_0000017c646dd040 .functor XOR 1, L_0000017c646dd0b0, L_0000017c648029a0, C4<0>, C4<0>;
L_0000017c646dda50 .functor AND 1, L_0000017c64804340, L_0000017c64802f40, C4<1>, C4<1>;
L_0000017c646de150 .functor OR 1, L_0000017c64804340, L_0000017c64802f40, C4<0>, C4<0>;
L_0000017c646dcf60 .functor AND 1, L_0000017c646de150, L_0000017c648029a0, C4<1>, C4<1>;
L_0000017c646dcda0 .functor OR 1, L_0000017c646dda50, L_0000017c646dcf60, C4<0>, C4<0>;
v0000017c646b48a0_0 .net *"_ivl_0", 0 0, L_0000017c646dd0b0;  1 drivers
v0000017c646b44e0_0 .net *"_ivl_4", 0 0, L_0000017c646dda50;  1 drivers
v0000017c646b4a80_0 .net *"_ivl_6", 0 0, L_0000017c646de150;  1 drivers
v0000017c646b4580_0 .net *"_ivl_8", 0 0, L_0000017c646dcf60;  1 drivers
v0000017c646b4620_0 .net "a", 0 0, L_0000017c64804340;  1 drivers
v0000017c646b5020_0 .net "b", 0 0, L_0000017c64802f40;  1 drivers
v0000017c646b28c0_0 .net "cin", 0 0, L_0000017c648029a0;  1 drivers
v0000017c646b2960_0 .net "cout", 0 0, L_0000017c646dcda0;  1 drivers
v0000017c646b2a00_0 .net "sum", 0 0, L_0000017c646dd040;  1 drivers
S_0000017c6475d4e0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6435f160;
 .timescale 0 0;
P_0000017c646a4270 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6475d670 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646dd580 .functor XOR 1, L_0000017c648024a0, L_0000017c64803d00, C4<0>, C4<0>;
L_0000017c646dd5f0 .functor XOR 1, L_0000017c646dd580, L_0000017c64804160, C4<0>, C4<0>;
L_0000017c646ddf20 .functor AND 1, L_0000017c648024a0, L_0000017c64803d00, C4<1>, C4<1>;
L_0000017c646de690 .functor OR 1, L_0000017c648024a0, L_0000017c64803d00, C4<0>, C4<0>;
L_0000017c646dd7b0 .functor AND 1, L_0000017c646de690, L_0000017c64804160, C4<1>, C4<1>;
L_0000017c646dcfd0 .functor OR 1, L_0000017c646ddf20, L_0000017c646dd7b0, C4<0>, C4<0>;
v0000017c646b2b40_0 .net *"_ivl_0", 0 0, L_0000017c646dd580;  1 drivers
v0000017c646b2c80_0 .net *"_ivl_4", 0 0, L_0000017c646ddf20;  1 drivers
v0000017c646b61a0_0 .net *"_ivl_6", 0 0, L_0000017c646de690;  1 drivers
v0000017c646b5d40_0 .net *"_ivl_8", 0 0, L_0000017c646dd7b0;  1 drivers
v0000017c646b53e0_0 .net "a", 0 0, L_0000017c648024a0;  1 drivers
v0000017c646b5de0_0 .net "b", 0 0, L_0000017c64803d00;  1 drivers
v0000017c646b6740_0 .net "cin", 0 0, L_0000017c64804160;  1 drivers
v0000017c646b6a60_0 .net "cout", 0 0, L_0000017c646dcfd0;  1 drivers
v0000017c646b5700_0 .net "sum", 0 0, L_0000017c646dd5f0;  1 drivers
S_0000017c64362050 .scope module, "stormbreaker" "stormbreaker" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "a";
    .port_info 1 /INPUT 128 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 128 "sum";
    .port_info 4 /OUTPUT 1 "cout";
P_0000017c646a4430 .param/l "B" 0 2 3, +C4<00000000000000000000000000000100>;
o0000017c64734d28 .functor BUFZ 1, C4<z>; HiZ drive
L_0000017c6488b750 .functor BUFZ 1, o0000017c64734d28, C4<0>, C4<0>, C4<0>;
v0000017c647ff5c0_0 .net *"_ivl_455", 0 0, L_0000017c6488b750;  1 drivers
o0000017c64734cc8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c647ffd40_0 .net "a", 127 0, o0000017c64734cc8;  0 drivers
o0000017c64734cf8 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000017c647ff660_0 .net "b", 127 0, o0000017c64734cf8;  0 drivers
v0000017c647ff700_0 .net "cin", 0 0, o0000017c64734d28;  0 drivers
v0000017c647ff840_0 .net "cout", 0 0, L_0000017c64877860;  1 drivers
v0000017c647ffde0_0 .net "out", 31 0, L_0000017c64877c20;  1 drivers
v0000017c64800240_0 .net "p", 31 0, L_0000017c64876a00;  1 drivers
v0000017c64803580_0 .net "sum", 127 0, L_0000017c648779a0;  1 drivers
v0000017c64801d20_0 .net "temp", 32 0, L_0000017c648777c0;  1 drivers
L_0000017c64803bc0 .part o0000017c64734cc8, 0, 4;
L_0000017c64802ea0 .part o0000017c64734cf8, 0, 4;
L_0000017c64803080 .part L_0000017c648777c0, 0, 1;
L_0000017c648031c0 .part L_0000017c64877c20, 0, 1;
L_0000017c64803260 .part L_0000017c648777c0, 0, 1;
L_0000017c64806640 .part L_0000017c64876a00, 0, 1;
L_0000017c64806500 .part o0000017c64734cc8, 4, 4;
L_0000017c64805ec0 .part o0000017c64734cf8, 4, 4;
L_0000017c648045c0 .part L_0000017c648777c0, 1, 1;
L_0000017c64804660 .part L_0000017c64877c20, 1, 1;
L_0000017c64805600 .part L_0000017c648777c0, 1, 1;
L_0000017c64806000 .part L_0000017c64876a00, 1, 1;
L_0000017c648081c0 .part o0000017c64734cc8, 8, 4;
L_0000017c64807fe0 .part o0000017c64734cf8, 8, 4;
L_0000017c64809200 .part L_0000017c648777c0, 2, 1;
L_0000017c648083a0 .part L_0000017c64877c20, 2, 1;
L_0000017c64806f00 .part L_0000017c648777c0, 2, 1;
L_0000017c64809160 .part L_0000017c64876a00, 2, 1;
L_0000017c64807cc0 .part o0000017c64734cc8, 12, 4;
L_0000017c64807d60 .part o0000017c64734cf8, 12, 4;
L_0000017c64806dc0 .part L_0000017c648777c0, 3, 1;
L_0000017c64808760 .part L_0000017c64877c20, 3, 1;
L_0000017c64808f80 .part L_0000017c648777c0, 3, 1;
L_0000017c64809020 .part L_0000017c64876a00, 3, 1;
L_0000017c6480a1a0 .part o0000017c64734cc8, 16, 4;
L_0000017c6480ae20 .part o0000017c64734cf8, 16, 4;
L_0000017c6480a880 .part L_0000017c648777c0, 4, 1;
L_0000017c6480ab00 .part L_0000017c64877c20, 4, 1;
L_0000017c6480b000 .part L_0000017c648777c0, 4, 1;
L_0000017c6480a6a0 .part L_0000017c64876a00, 4, 1;
L_0000017c6480a560 .part o0000017c64734cc8, 20, 4;
L_0000017c6480b820 .part o0000017c64734cf8, 20, 4;
L_0000017c6480b1e0 .part L_0000017c648777c0, 5, 1;
L_0000017c6480a240 .part L_0000017c64877c20, 5, 1;
L_0000017c6480b140 .part L_0000017c648777c0, 5, 1;
L_0000017c6480b320 .part L_0000017c64876a00, 5, 1;
L_0000017c6480e0c0 .part o0000017c64734cc8, 24, 4;
L_0000017c6480d6c0 .part o0000017c64734cf8, 24, 4;
L_0000017c6480d120 .part L_0000017c648777c0, 6, 1;
L_0000017c6480d4e0 .part L_0000017c64877c20, 6, 1;
L_0000017c6480c360 .part L_0000017c648777c0, 6, 1;
L_0000017c6480c680 .part L_0000017c64876a00, 6, 1;
L_0000017c6480d8a0 .part o0000017c64734cc8, 28, 4;
L_0000017c6480c400 .part o0000017c64734cf8, 28, 4;
L_0000017c6480c040 .part L_0000017c648777c0, 7, 1;
L_0000017c6480cae0 .part L_0000017c64877c20, 7, 1;
L_0000017c6480c4a0 .part L_0000017c648777c0, 7, 1;
L_0000017c6480c5e0 .part L_0000017c64876a00, 7, 1;
L_0000017c6480fec0 .part o0000017c64734cc8, 32, 4;
L_0000017c6480f920 .part o0000017c64734cf8, 32, 4;
L_0000017c6480ff60 .part L_0000017c648777c0, 8, 1;
L_0000017c64810140 .part L_0000017c64877c20, 8, 1;
L_0000017c6480ed40 .part L_0000017c648777c0, 8, 1;
L_0000017c6480efc0 .part L_0000017c64876a00, 8, 1;
L_0000017c6480e660 .part o0000017c64734cc8, 36, 4;
L_0000017c6480e700 .part o0000017c64734cf8, 36, 4;
L_0000017c6480f880 .part L_0000017c648777c0, 9, 1;
L_0000017c6480eb60 .part L_0000017c64877c20, 9, 1;
L_0000017c6480f740 .part L_0000017c648777c0, 9, 1;
L_0000017c6480ec00 .part L_0000017c64876a00, 9, 1;
L_0000017c64812a80 .part o0000017c64734cc8, 40, 4;
L_0000017c64812b20 .part o0000017c64734cf8, 40, 4;
L_0000017c648123a0 .part L_0000017c648777c0, 10, 1;
L_0000017c64812760 .part L_0000017c64877c20, 10, 1;
L_0000017c64812da0 .part L_0000017c648777c0, 10, 1;
L_0000017c64811d60 .part L_0000017c64876a00, 10, 1;
L_0000017c64810fa0 .part o0000017c64734cc8, 44, 4;
L_0000017c64811040 .part o0000017c64734cf8, 44, 4;
L_0000017c64812580 .part L_0000017c648777c0, 11, 1;
L_0000017c648117c0 .part L_0000017c64877c20, 11, 1;
L_0000017c64813520 .part L_0000017c648777c0, 11, 1;
L_0000017c64814380 .part L_0000017c64876a00, 11, 1;
L_0000017c64814600 .part o0000017c64734cc8, 48, 4;
L_0000017c64814920 .part o0000017c64734cf8, 48, 4;
L_0000017c64815780 .part L_0000017c648777c0, 12, 1;
L_0000017c64815320 .part L_0000017c64877c20, 12, 1;
L_0000017c64814c40 .part L_0000017c648777c0, 12, 1;
L_0000017c648137a0 .part L_0000017c64876a00, 12, 1;
L_0000017c648164a0 .part o0000017c64734cc8, 52, 4;
L_0000017c64817620 .part o0000017c64734cf8, 52, 4;
L_0000017c648176c0 .part L_0000017c648777c0, 13, 1;
L_0000017c64818200 .part L_0000017c64877c20, 13, 1;
L_0000017c64815be0 .part L_0000017c648777c0, 13, 1;
L_0000017c64815f00 .part L_0000017c64876a00, 13, 1;
L_0000017c648182a0 .part o0000017c64734cc8, 56, 4;
L_0000017c64818340 .part o0000017c64734cf8, 56, 4;
L_0000017c64816ae0 .part L_0000017c648777c0, 14, 1;
L_0000017c64816b80 .part L_0000017c64877c20, 14, 1;
L_0000017c64815dc0 .part L_0000017c648777c0, 14, 1;
L_0000017c64816d60 .part L_0000017c64876a00, 14, 1;
L_0000017c648196a0 .part o0000017c64734cc8, 60, 4;
L_0000017c64818ac0 .part o0000017c64734cf8, 60, 4;
L_0000017c64818840 .part L_0000017c648777c0, 15, 1;
L_0000017c64818980 .part L_0000017c64877c20, 15, 1;
L_0000017c648194c0 .part L_0000017c648777c0, 15, 1;
L_0000017c64818b60 .part L_0000017c64876a00, 15, 1;
L_0000017c6481a140 .part o0000017c64734cc8, 64, 4;
L_0000017c6481a280 .part o0000017c64734cf8, 64, 4;
L_0000017c648183e0 .part L_0000017c648777c0, 16, 1;
L_0000017c648185c0 .part L_0000017c64877c20, 16, 1;
L_0000017c64818660 .part L_0000017c648777c0, 16, 1;
L_0000017c64818700 .part L_0000017c64876a00, 16, 1;
L_0000017c648643a0 .part o0000017c64734cc8, 68, 4;
L_0000017c64864440 .part o0000017c64734cf8, 68, 4;
L_0000017c648646c0 .part L_0000017c648777c0, 17, 1;
L_0000017c64864080 .part L_0000017c64877c20, 17, 1;
L_0000017c64864300 .part L_0000017c648777c0, 17, 1;
L_0000017c64863040 .part L_0000017c64876a00, 17, 1;
L_0000017c64863360 .part o0000017c64734cc8, 72, 4;
L_0000017c648634a0 .part o0000017c64734cf8, 72, 4;
L_0000017c64866560 .part L_0000017c648777c0, 18, 1;
L_0000017c64867780 .part L_0000017c64877c20, 18, 1;
L_0000017c64866ce0 .part L_0000017c648777c0, 18, 1;
L_0000017c64865520 .part L_0000017c64876a00, 18, 1;
L_0000017c648671e0 .part o0000017c64734cc8, 76, 4;
L_0000017c64865a20 .part o0000017c64734cf8, 76, 4;
L_0000017c64867960 .part L_0000017c648777c0, 19, 1;
L_0000017c64866a60 .part L_0000017c64877c20, 19, 1;
L_0000017c64866240 .part L_0000017c648777c0, 19, 1;
L_0000017c64865200 .part L_0000017c64876a00, 19, 1;
L_0000017c64868b80 .part o0000017c64734cc8, 80, 4;
L_0000017c64868c20 .part o0000017c64734cf8, 80, 4;
L_0000017c64869e40 .part L_0000017c648777c0, 20, 1;
L_0000017c648693a0 .part L_0000017c64877c20, 20, 1;
L_0000017c6486a020 .part L_0000017c648777c0, 20, 1;
L_0000017c64868720 .part L_0000017c64876a00, 20, 1;
L_0000017c64867e60 .part o0000017c64734cc8, 84, 4;
L_0000017c64867f00 .part o0000017c64734cf8, 84, 4;
L_0000017c648694e0 .part L_0000017c648777c0, 21, 1;
L_0000017c64868ae0 .part L_0000017c64877c20, 21, 1;
L_0000017c648685e0 .part L_0000017c648777c0, 21, 1;
L_0000017c64868040 .part L_0000017c64876a00, 21, 1;
L_0000017c6486a520 .part o0000017c64734cc8, 88, 4;
L_0000017c6486b060 .part o0000017c64734cf8, 88, 4;
L_0000017c6486c460 .part L_0000017c648777c0, 22, 1;
L_0000017c6486b560 .part L_0000017c64877c20, 22, 1;
L_0000017c6486ade0 .part L_0000017c648777c0, 22, 1;
L_0000017c6486a480 .part L_0000017c64876a00, 22, 1;
L_0000017c6486a660 .part o0000017c64734cc8, 92, 4;
L_0000017c6486be20 .part o0000017c64734cf8, 92, 4;
L_0000017c6486afc0 .part L_0000017c648777c0, 23, 1;
L_0000017c6486ac00 .part L_0000017c64877c20, 23, 1;
L_0000017c6486a700 .part L_0000017c648777c0, 23, 1;
L_0000017c6486ad40 .part L_0000017c64876a00, 23, 1;
L_0000017c6486e120 .part o0000017c64734cc8, 96, 4;
L_0000017c6486e3a0 .part o0000017c64734cf8, 96, 4;
L_0000017c6486e620 .part L_0000017c648777c0, 24, 1;
L_0000017c6486dd60 .part L_0000017c64877c20, 24, 1;
L_0000017c6486d360 .part L_0000017c648777c0, 24, 1;
L_0000017c6486e800 .part L_0000017c64876a00, 24, 1;
L_0000017c6486dfe0 .part o0000017c64734cc8, 100, 4;
L_0000017c6486d040 .part o0000017c64734cf8, 100, 4;
L_0000017c6486e080 .part L_0000017c648777c0, 25, 1;
L_0000017c6486e1c0 .part L_0000017c64877c20, 25, 1;
L_0000017c6486d0e0 .part L_0000017c648777c0, 25, 1;
L_0000017c6486ec60 .part L_0000017c64876a00, 25, 1;
L_0000017c6486f7a0 .part o0000017c64734cc8, 104, 4;
L_0000017c6486f200 .part o0000017c64734cf8, 104, 4;
L_0000017c6486ff20 .part L_0000017c648777c0, 26, 1;
L_0000017c648711e0 .part L_0000017c64877c20, 26, 1;
L_0000017c64871280 .part L_0000017c648777c0, 26, 1;
L_0000017c648716e0 .part L_0000017c64876a00, 26, 1;
L_0000017c64870380 .part o0000017c64734cc8, 108, 4;
L_0000017c64870240 .part o0000017c64734cf8, 108, 4;
L_0000017c64871320 .part L_0000017c648777c0, 27, 1;
L_0000017c6486f3e0 .part L_0000017c64877c20, 27, 1;
L_0000017c6486fe80 .part L_0000017c648777c0, 27, 1;
L_0000017c6486f660 .part L_0000017c64876a00, 27, 1;
L_0000017c64872ea0 .part o0000017c64734cc8, 112, 4;
L_0000017c648727c0 .part o0000017c64734cf8, 112, 4;
L_0000017c648734e0 .part L_0000017c648777c0, 28, 1;
L_0000017c64873d00 .part L_0000017c64877c20, 28, 1;
L_0000017c64873580 .part L_0000017c648777c0, 28, 1;
L_0000017c648722c0 .part L_0000017c64876a00, 28, 1;
L_0000017c64871f00 .part o0000017c64734cc8, 116, 4;
L_0000017c64874520 .part o0000017c64734cf8, 116, 4;
L_0000017c64875ec0 .part L_0000017c648777c0, 29, 1;
L_0000017c648761e0 .part L_0000017c64877c20, 29, 1;
L_0000017c648766e0 .part L_0000017c648777c0, 29, 1;
L_0000017c64876780 .part L_0000017c64876a00, 29, 1;
L_0000017c64874c00 .part o0000017c64734cc8, 120, 4;
L_0000017c648756a0 .part o0000017c64734cf8, 120, 4;
L_0000017c64875740 .part L_0000017c648777c0, 30, 1;
L_0000017c64875c40 .part L_0000017c64877c20, 30, 1;
L_0000017c64874200 .part L_0000017c648777c0, 30, 1;
L_0000017c648748e0 .part L_0000017c64876a00, 30, 1;
L_0000017c64878580 .part o0000017c64734cc8, 124, 4;
L_0000017c64878bc0 .part o0000017c64734cf8, 124, 4;
L_0000017c64876f00 .part L_0000017c648777c0, 31, 1;
LS_0000017c648779a0_0_0 .concat8 [ 4 4 4 4], L_0000017c64804020, L_0000017c64804ca0, L_0000017c648066e0, L_0000017c64806be0;
LS_0000017c648779a0_0_4 .concat8 [ 4 4 4 4], L_0000017c64808bc0, L_0000017c64809fc0, L_0000017c6480d940, L_0000017c6480bf00;
LS_0000017c648779a0_0_8 .concat8 [ 4 4 4 4], L_0000017c6480e8e0, L_0000017c648101e0, L_0000017c64812120, L_0000017c648114a0;
LS_0000017c648779a0_0_12 .concat8 [ 4 4 4 4], L_0000017c64813a20, L_0000017c648133e0, L_0000017c64815c80, L_0000017c6481a1e0;
LS_0000017c648779a0_0_16 .concat8 [ 4 4 4 4], L_0000017c64819ec0, L_0000017c64863540, L_0000017c64864940, L_0000017c64865b60;
LS_0000017c648779a0_0_20 .concat8 [ 4 4 4 4], L_0000017c64865840, L_0000017c64867aa0, L_0000017c6486b4c0, L_0000017c6486c640;
LS_0000017c648779a0_0_24 .concat8 [ 4 4 4 4], L_0000017c6486ce60, L_0000017c6486d9a0, L_0000017c64871820, L_0000017c64870100;
LS_0000017c648779a0_0_28 .concat8 [ 4 4 4 4], L_0000017c648740c0, L_0000017c64873080, L_0000017c64876960, L_0000017c64875920;
LS_0000017c648779a0_1_0 .concat8 [ 16 16 16 16], LS_0000017c648779a0_0_0, LS_0000017c648779a0_0_4, LS_0000017c648779a0_0_8, LS_0000017c648779a0_0_12;
LS_0000017c648779a0_1_4 .concat8 [ 16 16 16 16], LS_0000017c648779a0_0_16, LS_0000017c648779a0_0_20, LS_0000017c648779a0_0_24, LS_0000017c648779a0_0_28;
L_0000017c648779a0 .concat8 [ 64 64 0 0], LS_0000017c648779a0_1_0, LS_0000017c648779a0_1_4;
LS_0000017c64877c20_0_0 .concat8 [ 1 1 1 1], L_0000017c648040c0, L_0000017c64804980, L_0000017c64805ce0, L_0000017c64806c80;
LS_0000017c64877c20_0_4 .concat8 [ 1 1 1 1], L_0000017c6480a420, L_0000017c6480b6e0, L_0000017c6480bbe0, L_0000017c6480d800;
LS_0000017c64877c20_0_8 .concat8 [ 1 1 1 1], L_0000017c6480e980, L_0000017c6480f060, L_0000017c64813020, L_0000017c64811540;
LS_0000017c64877c20_0_12 .concat8 [ 1 1 1 1], L_0000017c64815000, L_0000017c64818160, L_0000017c64817bc0, L_0000017c64819420;
LS_0000017c64877c20_0_16 .concat8 [ 1 1 1 1], L_0000017c6481a0a0, L_0000017c64865160, L_0000017c648632c0, L_0000017c648669c0;
LS_0000017c64877c20_0_20 .concat8 [ 1 1 1 1], L_0000017c64869bc0, L_0000017c64867d20, L_0000017c6486b9c0, L_0000017c6486c960;
LS_0000017c64877c20_0_24 .concat8 [ 1 1 1 1], L_0000017c6486d5e0, L_0000017c6486da40, L_0000017c648704c0, L_0000017c6486f340;
LS_0000017c64877c20_0_28 .concat8 [ 1 1 1 1], L_0000017c64872720, L_0000017c64871e60, L_0000017c64874ca0, L_0000017c648774a0;
LS_0000017c64877c20_1_0 .concat8 [ 4 4 4 4], LS_0000017c64877c20_0_0, LS_0000017c64877c20_0_4, LS_0000017c64877c20_0_8, LS_0000017c64877c20_0_12;
LS_0000017c64877c20_1_4 .concat8 [ 4 4 4 4], LS_0000017c64877c20_0_16, LS_0000017c64877c20_0_20, LS_0000017c64877c20_0_24, LS_0000017c64877c20_0_28;
L_0000017c64877c20 .concat8 [ 16 16 0 0], LS_0000017c64877c20_1_0, LS_0000017c64877c20_1_4;
LS_0000017c64876a00_0_0 .concat8 [ 1 1 1 1], L_0000017c64803800, L_0000017c64804480, L_0000017c648059c0, L_0000017c64807040;
LS_0000017c64876a00_0_4 .concat8 [ 1 1 1 1], L_0000017c6480af60, L_0000017c6480a4c0, L_0000017c6480bd20, L_0000017c6480c220;
LS_0000017c64876a00_0_8 .concat8 [ 1 1 1 1], L_0000017c6480f9c0, L_0000017c6480e480, L_0000017c648130c0, L_0000017c64810e60;
LS_0000017c64876a00_0_12 .concat8 [ 1 1 1 1], L_0000017c64813c00, L_0000017c648138e0, L_0000017c64817d00, L_0000017c64819740;
LS_0000017c64876a00_0_16 .concat8 [ 1 1 1 1], L_0000017c648197e0, L_0000017c648637c0, L_0000017c64862e60, L_0000017c64866740;
LS_0000017c64876a00_0_20 .concat8 [ 1 1 1 1], L_0000017c64867dc0, L_0000017c64867be0, L_0000017c6486c8c0, L_0000017c6486aa20;
LS_0000017c64876a00_0_24 .concat8 [ 1 1 1 1], L_0000017c6486f0c0, L_0000017c6486cf00, L_0000017c6486f8e0, L_0000017c64871640;
LS_0000017c64876a00_0_28 .concat8 [ 1 1 1 1], L_0000017c648729a0, L_0000017c64871be0, L_0000017c64874b60, L_0000017c64877220;
LS_0000017c64876a00_1_0 .concat8 [ 4 4 4 4], LS_0000017c64876a00_0_0, LS_0000017c64876a00_0_4, LS_0000017c64876a00_0_8, LS_0000017c64876a00_0_12;
LS_0000017c64876a00_1_4 .concat8 [ 4 4 4 4], LS_0000017c64876a00_0_16, LS_0000017c64876a00_0_20, LS_0000017c64876a00_0_24, LS_0000017c64876a00_0_28;
L_0000017c64876a00 .concat8 [ 16 16 0 0], LS_0000017c64876a00_1_0, LS_0000017c64876a00_1_4;
L_0000017c64877720 .part L_0000017c64877c20, 31, 1;
L_0000017c648790c0 .part L_0000017c648777c0, 31, 1;
L_0000017c64878f80 .part L_0000017c64876a00, 31, 1;
LS_0000017c648777c0_0_0 .concat8 [ 1 1 1 1], L_0000017c6488b750, L_0000017c648020e0, L_0000017c64805100, L_0000017c64808ee0;
LS_0000017c648777c0_0_4 .concat8 [ 1 1 1 1], L_0000017c648086c0, L_0000017c648095c0, L_0000017c6480aa60, L_0000017c6480d3a0;
LS_0000017c648777c0_0_8 .concat8 [ 1 1 1 1], L_0000017c6480c180, L_0000017c6480eca0, L_0000017c6480eac0, L_0000017c64811ae0;
LS_0000017c648777c0_0_12 .concat8 [ 1 1 1 1], L_0000017c648115e0, L_0000017c64815140, L_0000017c64816ea0, L_0000017c64817080;
LS_0000017c648777c0_0_16 .concat8 [ 1 1 1 1], L_0000017c648192e0, L_0000017c64818520, L_0000017c64862aa0, L_0000017c64866ec0;
LS_0000017c648777c0_0_20 .concat8 [ 1 1 1 1], L_0000017c648661a0, L_0000017c64869580, L_0000017c64869260, L_0000017c6486b880;
LS_0000017c648777c0_0_24 .concat8 [ 1 1 1 1], L_0000017c6486b100, L_0000017c6486dcc0, L_0000017c6486e940, L_0000017c64870ec0;
LS_0000017c648777c0_0_28 .concat8 [ 1 1 1 1], L_0000017c64871960, L_0000017c64872040, L_0000017c64874700, L_0000017c64874de0;
LS_0000017c648777c0_0_32 .concat8 [ 1 0 0 0], L_0000017c64878a80;
LS_0000017c648777c0_1_0 .concat8 [ 4 4 4 4], LS_0000017c648777c0_0_0, LS_0000017c648777c0_0_4, LS_0000017c648777c0_0_8, LS_0000017c648777c0_0_12;
LS_0000017c648777c0_1_4 .concat8 [ 4 4 4 4], LS_0000017c648777c0_0_16, LS_0000017c648777c0_0_20, LS_0000017c648777c0_0_24, LS_0000017c648777c0_0_28;
LS_0000017c648777c0_1_8 .concat8 [ 1 0 0 0], LS_0000017c648777c0_0_32;
L_0000017c648777c0 .concat8 [ 16 16 1 0], LS_0000017c648777c0_1_0, LS_0000017c648777c0_1_4, LS_0000017c648777c0_1_8;
L_0000017c64877860 .part L_0000017c648777c0, 32, 1;
S_0000017c6475d800 .scope generate, "generate_stormbreaker[0]" "generate_stormbreaker[0]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a49b0 .param/l "i" 0 2 14, +C4<00>;
S_0000017c6475d9e0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6475d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c646b6c40_0 .net "a", 0 0, L_0000017c648031c0;  1 drivers
v0000017c646b5660_0 .net "b", 0 0, L_0000017c64803260;  1 drivers
v0000017c646b73c0_0 .net "out", 0 0, L_0000017c648020e0;  1 drivers
v0000017c646b6d80_0 .net "sel", 0 0, L_0000017c64806640;  1 drivers
L_0000017c648020e0 .functor MUXZ 1, L_0000017c648031c0, L_0000017c64803260, L_0000017c64806640, C4<>;
S_0000017c6475e660 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6475d800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a41b0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c646de930 .functor XOR 1, L_0000017c64802680, L_0000017c64802040, C4<0>, C4<0>;
L_0000017c646dee00 .functor BUFZ 1, L_0000017c64803080, C4<0>, C4<0>, C4<0>;
v0000017c646b7960_0 .net *"_ivl_48", 0 0, L_0000017c64802680;  1 drivers
v0000017c646b8e00_0 .net *"_ivl_50", 0 0, L_0000017c64802040;  1 drivers
v0000017c646b7e60_0 .net *"_ivl_51", 0 0, L_0000017c646de930;  1 drivers
v0000017c646b9bc0_0 .net *"_ivl_59", 0 0, L_0000017c646dee00;  1 drivers
v0000017c646b9a80_0 .net "a", 3 0, L_0000017c64803bc0;  1 drivers
v0000017c646b9ee0_0 .net "b", 3 0, L_0000017c64802ea0;  1 drivers
v0000017c646ba020_0 .net "c", 4 0, L_0000017c64802c20;  1 drivers
v0000017c646b7a00_0 .net "cin", 0 0, L_0000017c64803080;  1 drivers
v0000017c646b9d00_0 .net "cout", 0 0, L_0000017c648040c0;  1 drivers
v0000017c646b96c0_0 .net "p", 0 0, L_0000017c64803800;  1 drivers
v0000017c646b8680_0 .net "sum", 3 0, L_0000017c64804020;  1 drivers
v0000017c646b9260_0 .net "t", 3 0, L_0000017c64801f00;  1 drivers
L_0000017c648039e0 .part L_0000017c64803bc0, 1, 1;
L_0000017c648022c0 .part L_0000017c64802ea0, 1, 1;
L_0000017c64803120 .part L_0000017c64801f00, 0, 1;
L_0000017c64803a80 .part L_0000017c64803bc0, 2, 1;
L_0000017c64802720 .part L_0000017c64802ea0, 2, 1;
L_0000017c64802cc0 .part L_0000017c64801f00, 1, 1;
L_0000017c648027c0 .part L_0000017c64803bc0, 3, 1;
L_0000017c64802860 .part L_0000017c64802ea0, 3, 1;
L_0000017c648034e0 .part L_0000017c64801f00, 2, 1;
L_0000017c648036c0 .part L_0000017c64803bc0, 0, 1;
L_0000017c648025e0 .part L_0000017c64802ea0, 0, 1;
L_0000017c64801e60 .part L_0000017c64802c20, 0, 1;
L_0000017c64803440 .part L_0000017c64803bc0, 1, 1;
L_0000017c648033a0 .part L_0000017c64802ea0, 1, 1;
L_0000017c64802ae0 .part L_0000017c64802c20, 1, 1;
L_0000017c64803b20 .part L_0000017c64803bc0, 2, 1;
L_0000017c64803760 .part L_0000017c64802ea0, 2, 1;
L_0000017c64803e40 .part L_0000017c64802c20, 2, 1;
L_0000017c64802b80 .part L_0000017c64803bc0, 3, 1;
L_0000017c64802d60 .part L_0000017c64802ea0, 3, 1;
L_0000017c64802fe0 .part L_0000017c64802c20, 3, 1;
L_0000017c64804020 .concat8 [ 1 1 1 1], L_0000017c646ddc10, L_0000017c646ddf90, L_0000017c646dce80, L_0000017c646def50;
L_0000017c64801f00 .concat8 [ 1 1 1 1], L_0000017c646de930, L_0000017c646dd120, L_0000017c646ddba0, L_0000017c646de700;
L_0000017c64802680 .part L_0000017c64803bc0, 0, 1;
L_0000017c64802040 .part L_0000017c64802ea0, 0, 1;
L_0000017c64803800 .part L_0000017c64801f00, 3, 1;
LS_0000017c64802c20_0_0 .concat8 [ 1 1 1 1], L_0000017c646dee00, L_0000017c646dd270, L_0000017c646dcd30, L_0000017c646dd430;
LS_0000017c64802c20_0_4 .concat8 [ 1 0 0 0], L_0000017c646decb0;
L_0000017c64802c20 .concat8 [ 4 1 0 0], LS_0000017c64802c20_0_0, LS_0000017c64802c20_0_4;
L_0000017c648040c0 .part L_0000017c64802c20, 4, 1;
S_0000017c6475e7f0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a50b0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c646dd190 .functor XOR 1, L_0000017c648039e0, L_0000017c648022c0, C4<0>, C4<0>;
L_0000017c646dd120 .functor AND 1, L_0000017c646dd190, L_0000017c64803120, C4<1>, C4<1>;
v0000017c646b5840_0 .net *"_ivl_0", 0 0, L_0000017c648039e0;  1 drivers
v0000017c646b7500_0 .net *"_ivl_1", 0 0, L_0000017c648022c0;  1 drivers
v0000017c646b5980_0 .net *"_ivl_2", 0 0, L_0000017c646dd190;  1 drivers
v0000017c646b75a0_0 .net *"_ivl_4", 0 0, L_0000017c64803120;  1 drivers
v0000017c646b64c0_0 .net *"_ivl_5", 0 0, L_0000017c646dd120;  1 drivers
S_0000017c6475db70 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a4670 .param/l "i" 0 2 34, +C4<010>;
L_0000017c646ddb30 .functor XOR 1, L_0000017c64803a80, L_0000017c64802720, C4<0>, C4<0>;
L_0000017c646ddba0 .functor AND 1, L_0000017c646ddb30, L_0000017c64802cc0, C4<1>, C4<1>;
v0000017c646b52a0_0 .net *"_ivl_0", 0 0, L_0000017c64803a80;  1 drivers
v0000017c646b5a20_0 .net *"_ivl_1", 0 0, L_0000017c64802720;  1 drivers
v0000017c646b6100_0 .net *"_ivl_2", 0 0, L_0000017c646ddb30;  1 drivers
v0000017c646b62e0_0 .net *"_ivl_4", 0 0, L_0000017c64802cc0;  1 drivers
v0000017c646b5c00_0 .net *"_ivl_5", 0 0, L_0000017c646ddba0;  1 drivers
S_0000017c6475dd00 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a4830 .param/l "i" 0 2 34, +C4<011>;
L_0000017c646ddeb0 .functor XOR 1, L_0000017c648027c0, L_0000017c64802860, C4<0>, C4<0>;
L_0000017c646de700 .functor AND 1, L_0000017c646ddeb0, L_0000017c648034e0, C4<1>, C4<1>;
v0000017c646b5ac0_0 .net *"_ivl_0", 0 0, L_0000017c648027c0;  1 drivers
v0000017c646b5b60_0 .net *"_ivl_1", 0 0, L_0000017c64802860;  1 drivers
v0000017c646b6380_0 .net *"_ivl_2", 0 0, L_0000017c646ddeb0;  1 drivers
v0000017c646b5ca0_0 .net *"_ivl_4", 0 0, L_0000017c648034e0;  1 drivers
v0000017c646b6600_0 .net *"_ivl_5", 0 0, L_0000017c646de700;  1 drivers
S_0000017c6475e340 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a4a30 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6475de90 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475e340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646de770 .functor XOR 1, L_0000017c648036c0, L_0000017c648025e0, C4<0>, C4<0>;
L_0000017c646ddc10 .functor XOR 1, L_0000017c646de770, L_0000017c64801e60, C4<0>, C4<0>;
L_0000017c646ddc80 .functor AND 1, L_0000017c648036c0, L_0000017c648025e0, C4<1>, C4<1>;
L_0000017c646de0e0 .functor OR 1, L_0000017c648036c0, L_0000017c648025e0, C4<0>, C4<0>;
L_0000017c646ddd60 .functor AND 1, L_0000017c646de0e0, L_0000017c64801e60, C4<1>, C4<1>;
L_0000017c646dd270 .functor OR 1, L_0000017c646ddc80, L_0000017c646ddd60, C4<0>, C4<0>;
v0000017c646b5520_0 .net *"_ivl_0", 0 0, L_0000017c646de770;  1 drivers
v0000017c646b66a0_0 .net *"_ivl_4", 0 0, L_0000017c646ddc80;  1 drivers
v0000017c646b5340_0 .net *"_ivl_6", 0 0, L_0000017c646de0e0;  1 drivers
v0000017c646b5e80_0 .net *"_ivl_8", 0 0, L_0000017c646ddd60;  1 drivers
v0000017c646b7320_0 .net "a", 0 0, L_0000017c648036c0;  1 drivers
v0000017c646b5fc0_0 .net "b", 0 0, L_0000017c648025e0;  1 drivers
v0000017c646b6ec0_0 .net "cin", 0 0, L_0000017c64801e60;  1 drivers
v0000017c646b69c0_0 .net "cout", 0 0, L_0000017c646dd270;  1 drivers
v0000017c646b67e0_0 .net "sum", 0 0, L_0000017c646ddc10;  1 drivers
S_0000017c6475e020 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a42b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6475e1b0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475e020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646de310 .functor XOR 1, L_0000017c64803440, L_0000017c648033a0, C4<0>, C4<0>;
L_0000017c646ddf90 .functor XOR 1, L_0000017c646de310, L_0000017c64802ae0, C4<0>, C4<0>;
L_0000017c646dccc0 .functor AND 1, L_0000017c64803440, L_0000017c648033a0, C4<1>, C4<1>;
L_0000017c646de380 .functor OR 1, L_0000017c64803440, L_0000017c648033a0, C4<0>, C4<0>;
L_0000017c646de3f0 .functor AND 1, L_0000017c646de380, L_0000017c64802ae0, C4<1>, C4<1>;
L_0000017c646dcd30 .functor OR 1, L_0000017c646dccc0, L_0000017c646de3f0, C4<0>, C4<0>;
v0000017c646b6ce0_0 .net *"_ivl_0", 0 0, L_0000017c646de310;  1 drivers
v0000017c646b6880_0 .net *"_ivl_4", 0 0, L_0000017c646dccc0;  1 drivers
v0000017c646b6ba0_0 .net *"_ivl_6", 0 0, L_0000017c646de380;  1 drivers
v0000017c646b6920_0 .net *"_ivl_8", 0 0, L_0000017c646de3f0;  1 drivers
v0000017c646b6b00_0 .net "a", 0 0, L_0000017c64803440;  1 drivers
v0000017c646b50c0_0 .net "b", 0 0, L_0000017c648033a0;  1 drivers
v0000017c646b7000_0 .net "cin", 0 0, L_0000017c64802ae0;  1 drivers
v0000017c646b76e0_0 .net "cout", 0 0, L_0000017c646dcd30;  1 drivers
v0000017c646b7140_0 .net "sum", 0 0, L_0000017c646ddf90;  1 drivers
S_0000017c6475e4d0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a4b30 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6475f030 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475e4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646de850 .functor XOR 1, L_0000017c64803b20, L_0000017c64803760, C4<0>, C4<0>;
L_0000017c646dce80 .functor XOR 1, L_0000017c646de850, L_0000017c64803e40, C4<0>, C4<0>;
L_0000017c646dd2e0 .functor AND 1, L_0000017c64803b20, L_0000017c64803760, C4<1>, C4<1>;
L_0000017c646dd350 .functor OR 1, L_0000017c64803b20, L_0000017c64803760, C4<0>, C4<0>;
L_0000017c646dd3c0 .functor AND 1, L_0000017c646dd350, L_0000017c64803e40, C4<1>, C4<1>;
L_0000017c646dd430 .functor OR 1, L_0000017c646dd2e0, L_0000017c646dd3c0, C4<0>, C4<0>;
v0000017c646b7280_0 .net *"_ivl_0", 0 0, L_0000017c646de850;  1 drivers
v0000017c646b7460_0 .net *"_ivl_4", 0 0, L_0000017c646dd2e0;  1 drivers
v0000017c646b8cc0_0 .net *"_ivl_6", 0 0, L_0000017c646dd350;  1 drivers
v0000017c646b8ae0_0 .net *"_ivl_8", 0 0, L_0000017c646dd3c0;  1 drivers
v0000017c646b7f00_0 .net "a", 0 0, L_0000017c64803b20;  1 drivers
v0000017c646b8a40_0 .net "b", 0 0, L_0000017c64803760;  1 drivers
v0000017c646b8d60_0 .net "cin", 0 0, L_0000017c64803e40;  1 drivers
v0000017c646b8860_0 .net "cout", 0 0, L_0000017c646dd430;  1 drivers
v0000017c646b9c60_0 .net "sum", 0 0, L_0000017c646dce80;  1 drivers
S_0000017c6475f1c0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6475e660;
 .timescale 0 0;
P_0000017c646a4d70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6475f350 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646dd510 .functor XOR 1, L_0000017c64802b80, L_0000017c64802d60, C4<0>, C4<0>;
L_0000017c646def50 .functor XOR 1, L_0000017c646dd510, L_0000017c64802fe0, C4<0>, C4<0>;
L_0000017c646dee70 .functor AND 1, L_0000017c64802b80, L_0000017c64802d60, C4<1>, C4<1>;
L_0000017c646deee0 .functor OR 1, L_0000017c64802b80, L_0000017c64802d60, C4<0>, C4<0>;
L_0000017c646ded90 .functor AND 1, L_0000017c646deee0, L_0000017c64802fe0, C4<1>, C4<1>;
L_0000017c646decb0 .functor OR 1, L_0000017c646dee70, L_0000017c646ded90, C4<0>, C4<0>;
v0000017c646b78c0_0 .net *"_ivl_0", 0 0, L_0000017c646dd510;  1 drivers
v0000017c646b91c0_0 .net *"_ivl_4", 0 0, L_0000017c646dee70;  1 drivers
v0000017c646b7fa0_0 .net *"_ivl_6", 0 0, L_0000017c646deee0;  1 drivers
v0000017c646b7c80_0 .net *"_ivl_8", 0 0, L_0000017c646ded90;  1 drivers
v0000017c646b9760_0 .net "a", 0 0, L_0000017c64802b80;  1 drivers
v0000017c646b9e40_0 .net "b", 0 0, L_0000017c64802d60;  1 drivers
v0000017c646b9da0_0 .net "cin", 0 0, L_0000017c64802fe0;  1 drivers
v0000017c646b9f80_0 .net "cout", 0 0, L_0000017c646decb0;  1 drivers
v0000017c646b94e0_0 .net "sum", 0 0, L_0000017c646def50;  1 drivers
S_0000017c6475eea0 .scope generate, "generate_stormbreaker[1]" "generate_stormbreaker[1]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a4330 .param/l "i" 0 2 14, +C4<01>;
S_0000017c6475f990 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6475eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c646b8b80_0 .net "a", 0 0, L_0000017c64804660;  1 drivers
v0000017c646b8540_0 .net "b", 0 0, L_0000017c64805600;  1 drivers
v0000017c646b8040_0 .net "out", 0 0, L_0000017c64805100;  1 drivers
v0000017c646b8c20_0 .net "sel", 0 0, L_0000017c64806000;  1 drivers
L_0000017c64805100 .functor MUXZ 1, L_0000017c64804660, L_0000017c64805600, L_0000017c64806000, C4<>;
S_0000017c6475e9f0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6475eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a4870 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648238b0 .functor XOR 1, L_0000017c64804840, L_0000017c648068c0, C4<0>, C4<0>;
L_0000017c64822ff0 .functor BUFZ 1, L_0000017c648045c0, C4<0>, C4<0>, C4<0>;
v0000017c646ba200_0 .net *"_ivl_48", 0 0, L_0000017c64804840;  1 drivers
v0000017c646ba840_0 .net *"_ivl_50", 0 0, L_0000017c648068c0;  1 drivers
v0000017c646ba340_0 .net *"_ivl_51", 0 0, L_0000017c648238b0;  1 drivers
v0000017c646ba700_0 .net *"_ivl_59", 0 0, L_0000017c64822ff0;  1 drivers
v0000017c646ba7a0_0 .net "a", 3 0, L_0000017c64806500;  1 drivers
v0000017c646ab8e0_0 .net "b", 3 0, L_0000017c64805ec0;  1 drivers
v0000017c646ab660_0 .net "c", 4 0, L_0000017c64805420;  1 drivers
v0000017c646ad3c0_0 .net "cin", 0 0, L_0000017c648045c0;  1 drivers
v0000017c646ac420_0 .net "cout", 0 0, L_0000017c64804980;  1 drivers
v0000017c646acd80_0 .net "p", 0 0, L_0000017c64804480;  1 drivers
v0000017c646abd40_0 .net "sum", 3 0, L_0000017c64804ca0;  1 drivers
v0000017c646abfc0_0 .net "t", 3 0, L_0000017c64805b00;  1 drivers
L_0000017c64806780 .part L_0000017c64806500, 1, 1;
L_0000017c648043e0 .part L_0000017c64805ec0, 1, 1;
L_0000017c64805d80 .part L_0000017c64805b00, 0, 1;
L_0000017c64804700 .part L_0000017c64806500, 2, 1;
L_0000017c64805e20 .part L_0000017c64805ec0, 2, 1;
L_0000017c64806460 .part L_0000017c64805b00, 1, 1;
L_0000017c648047a0 .part L_0000017c64806500, 3, 1;
L_0000017c64805060 .part L_0000017c64805ec0, 3, 1;
L_0000017c64806820 .part L_0000017c64805b00, 2, 1;
L_0000017c64804b60 .part L_0000017c64806500, 0, 1;
L_0000017c64804520 .part L_0000017c64805ec0, 0, 1;
L_0000017c64806960 .part L_0000017c64805420, 0, 1;
L_0000017c64806a00 .part L_0000017c64806500, 1, 1;
L_0000017c64806140 .part L_0000017c64805ec0, 1, 1;
L_0000017c64804e80 .part L_0000017c64805420, 1, 1;
L_0000017c648052e0 .part L_0000017c64806500, 2, 1;
L_0000017c64805f60 .part L_0000017c64805ec0, 2, 1;
L_0000017c64805560 .part L_0000017c64805420, 2, 1;
L_0000017c648057e0 .part L_0000017c64806500, 3, 1;
L_0000017c64805380 .part L_0000017c64805ec0, 3, 1;
L_0000017c64804fc0 .part L_0000017c64805420, 3, 1;
L_0000017c64804ca0 .concat8 [ 1 1 1 1], L_0000017c646deaf0, L_0000017c64822e30, L_0000017c64823c30, L_0000017c64823a70;
L_0000017c64805b00 .concat8 [ 1 1 1 1], L_0000017c648238b0, L_0000017c646dea10, L_0000017c646dea80, L_0000017c646defc0;
L_0000017c64804840 .part L_0000017c64806500, 0, 1;
L_0000017c648068c0 .part L_0000017c64805ec0, 0, 1;
L_0000017c64804480 .part L_0000017c64805b00, 3, 1;
LS_0000017c64805420_0_0 .concat8 [ 1 1 1 1], L_0000017c64822ff0, L_0000017c64822730, L_0000017c648236f0, L_0000017c64823450;
LS_0000017c64805420_0_4 .concat8 [ 1 0 0 0], L_0000017c64823bc0;
L_0000017c64805420 .concat8 [ 4 1 0 0], LS_0000017c64805420_0_0, LS_0000017c64805420_0_4;
L_0000017c64804980 .part L_0000017c64805420, 4, 1;
S_0000017c6475f4e0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a4970 .param/l "i" 0 2 34, +C4<01>;
L_0000017c646de9a0 .functor XOR 1, L_0000017c64806780, L_0000017c648043e0, C4<0>, C4<0>;
L_0000017c646dea10 .functor AND 1, L_0000017c646de9a0, L_0000017c64805d80, C4<1>, C4<1>;
v0000017c646b9940_0 .net *"_ivl_0", 0 0, L_0000017c64806780;  1 drivers
v0000017c646b9800_0 .net *"_ivl_1", 0 0, L_0000017c648043e0;  1 drivers
v0000017c646b80e0_0 .net *"_ivl_2", 0 0, L_0000017c646de9a0;  1 drivers
v0000017c646b8180_0 .net *"_ivl_4", 0 0, L_0000017c64805d80;  1 drivers
v0000017c646b7aa0_0 .net *"_ivl_5", 0 0, L_0000017c646dea10;  1 drivers
S_0000017c647607a0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a41f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c646debd0 .functor XOR 1, L_0000017c64804700, L_0000017c64805e20, C4<0>, C4<0>;
L_0000017c646dea80 .functor AND 1, L_0000017c646debd0, L_0000017c64806460, C4<1>, C4<1>;
v0000017c646b8220_0 .net *"_ivl_0", 0 0, L_0000017c64804700;  1 drivers
v0000017c646b7b40_0 .net *"_ivl_1", 0 0, L_0000017c64805e20;  1 drivers
v0000017c646b82c0_0 .net *"_ivl_2", 0 0, L_0000017c646debd0;  1 drivers
v0000017c646b9580_0 .net *"_ivl_4", 0 0, L_0000017c64806460;  1 drivers
v0000017c646b8ea0_0 .net *"_ivl_5", 0 0, L_0000017c646dea80;  1 drivers
S_0000017c6475f670 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a49f0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c646dec40 .functor XOR 1, L_0000017c648047a0, L_0000017c64805060, C4<0>, C4<0>;
L_0000017c646defc0 .functor AND 1, L_0000017c646dec40, L_0000017c64806820, C4<1>, C4<1>;
v0000017c646b99e0_0 .net *"_ivl_0", 0 0, L_0000017c648047a0;  1 drivers
v0000017c646b98a0_0 .net *"_ivl_1", 0 0, L_0000017c64805060;  1 drivers
v0000017c646b9b20_0 .net *"_ivl_2", 0 0, L_0000017c646dec40;  1 drivers
v0000017c646b8360_0 .net *"_ivl_4", 0 0, L_0000017c64806820;  1 drivers
v0000017c646b7be0_0 .net *"_ivl_5", 0 0, L_0000017c646defc0;  1 drivers
S_0000017c6475fb20 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a45b0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6475f800 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475fb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c646de8c0 .functor XOR 1, L_0000017c64804b60, L_0000017c64804520, C4<0>, C4<0>;
L_0000017c646deaf0 .functor XOR 1, L_0000017c646de8c0, L_0000017c64806960, C4<0>, C4<0>;
L_0000017c646deb60 .functor AND 1, L_0000017c64804b60, L_0000017c64804520, C4<1>, C4<1>;
L_0000017c646ded20 .functor OR 1, L_0000017c64804b60, L_0000017c64804520, C4<0>, C4<0>;
L_0000017c64822dc0 .functor AND 1, L_0000017c646ded20, L_0000017c64806960, C4<1>, C4<1>;
L_0000017c64822730 .functor OR 1, L_0000017c646deb60, L_0000017c64822dc0, C4<0>, C4<0>;
v0000017c646b8400_0 .net *"_ivl_0", 0 0, L_0000017c646de8c0;  1 drivers
v0000017c646b7dc0_0 .net *"_ivl_4", 0 0, L_0000017c646deb60;  1 drivers
v0000017c646b7d20_0 .net *"_ivl_6", 0 0, L_0000017c646ded20;  1 drivers
v0000017c646b84a0_0 .net *"_ivl_8", 0 0, L_0000017c64822dc0;  1 drivers
v0000017c646b85e0_0 .net "a", 0 0, L_0000017c64804b60;  1 drivers
v0000017c646b9300_0 .net "b", 0 0, L_0000017c64804520;  1 drivers
v0000017c646b8720_0 .net "cin", 0 0, L_0000017c64806960;  1 drivers
v0000017c646b87c0_0 .net "cout", 0 0, L_0000017c64822730;  1 drivers
v0000017c646b89a0_0 .net "sum", 0 0, L_0000017c646deaf0;  1 drivers
S_0000017c64760480 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a44b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c64760610 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64760480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823a00 .functor XOR 1, L_0000017c64806a00, L_0000017c64806140, C4<0>, C4<0>;
L_0000017c64822e30 .functor XOR 1, L_0000017c64823a00, L_0000017c64804e80, C4<0>, C4<0>;
L_0000017c64823ed0 .functor AND 1, L_0000017c64806a00, L_0000017c64806140, C4<1>, C4<1>;
L_0000017c648237d0 .functor OR 1, L_0000017c64806a00, L_0000017c64806140, C4<0>, C4<0>;
L_0000017c64823920 .functor AND 1, L_0000017c648237d0, L_0000017c64804e80, C4<1>, C4<1>;
L_0000017c648236f0 .functor OR 1, L_0000017c64823ed0, L_0000017c64823920, C4<0>, C4<0>;
v0000017c646b8900_0 .net *"_ivl_0", 0 0, L_0000017c64823a00;  1 drivers
v0000017c646b8f40_0 .net *"_ivl_4", 0 0, L_0000017c64823ed0;  1 drivers
v0000017c646b8fe0_0 .net *"_ivl_6", 0 0, L_0000017c648237d0;  1 drivers
v0000017c646b9080_0 .net *"_ivl_8", 0 0, L_0000017c64823920;  1 drivers
v0000017c646b9120_0 .net "a", 0 0, L_0000017c64806a00;  1 drivers
v0000017c646b93a0_0 .net "b", 0 0, L_0000017c64806140;  1 drivers
v0000017c646b9440_0 .net "cin", 0 0, L_0000017c64804e80;  1 drivers
v0000017c646b9620_0 .net "cout", 0 0, L_0000017c648236f0;  1 drivers
v0000017c646ba2a0_0 .net "sum", 0 0, L_0000017c64822e30;  1 drivers
S_0000017c6475eb80 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a4c70 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6475ed10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475eb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823d80 .functor XOR 1, L_0000017c648052e0, L_0000017c64805f60, C4<0>, C4<0>;
L_0000017c64823c30 .functor XOR 1, L_0000017c64823d80, L_0000017c64805560, C4<0>, C4<0>;
L_0000017c64823ca0 .functor AND 1, L_0000017c648052e0, L_0000017c64805f60, C4<1>, C4<1>;
L_0000017c648228f0 .functor OR 1, L_0000017c648052e0, L_0000017c64805f60, C4<0>, C4<0>;
L_0000017c64822650 .functor AND 1, L_0000017c648228f0, L_0000017c64805560, C4<1>, C4<1>;
L_0000017c64823450 .functor OR 1, L_0000017c64823ca0, L_0000017c64822650, C4<0>, C4<0>;
v0000017c646bac00_0 .net *"_ivl_0", 0 0, L_0000017c64823d80;  1 drivers
v0000017c646ba480_0 .net *"_ivl_4", 0 0, L_0000017c64823ca0;  1 drivers
v0000017c646ba660_0 .net *"_ivl_6", 0 0, L_0000017c648228f0;  1 drivers
v0000017c646ba980_0 .net *"_ivl_8", 0 0, L_0000017c64822650;  1 drivers
v0000017c646bab60_0 .net "a", 0 0, L_0000017c648052e0;  1 drivers
v0000017c646baa20_0 .net "b", 0 0, L_0000017c64805f60;  1 drivers
v0000017c646ba8e0_0 .net "cin", 0 0, L_0000017c64805560;  1 drivers
v0000017c646baac0_0 .net "cout", 0 0, L_0000017c64823450;  1 drivers
v0000017c646baca0_0 .net "sum", 0 0, L_0000017c64823c30;  1 drivers
S_0000017c6475fcb0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6475e9f0;
 .timescale 0 0;
P_0000017c646a4370 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647602f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6475fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823d10 .functor XOR 1, L_0000017c648057e0, L_0000017c64805380, C4<0>, C4<0>;
L_0000017c64823a70 .functor XOR 1, L_0000017c64823d10, L_0000017c64804fc0, C4<0>, C4<0>;
L_0000017c64822420 .functor AND 1, L_0000017c648057e0, L_0000017c64805380, C4<1>, C4<1>;
L_0000017c64822d50 .functor OR 1, L_0000017c648057e0, L_0000017c64805380, C4<0>, C4<0>;
L_0000017c64822500 .functor AND 1, L_0000017c64822d50, L_0000017c64804fc0, C4<1>, C4<1>;
L_0000017c64823bc0 .functor OR 1, L_0000017c64822420, L_0000017c64822500, C4<0>, C4<0>;
v0000017c646bad40_0 .net *"_ivl_0", 0 0, L_0000017c64823d10;  1 drivers
v0000017c646ba3e0_0 .net *"_ivl_4", 0 0, L_0000017c64822420;  1 drivers
v0000017c646bade0_0 .net *"_ivl_6", 0 0, L_0000017c64822d50;  1 drivers
v0000017c646bae80_0 .net *"_ivl_8", 0 0, L_0000017c64822500;  1 drivers
v0000017c646ba5c0_0 .net "a", 0 0, L_0000017c648057e0;  1 drivers
v0000017c646baf20_0 .net "b", 0 0, L_0000017c64805380;  1 drivers
v0000017c646ba520_0 .net "cin", 0 0, L_0000017c64804fc0;  1 drivers
v0000017c646ba0c0_0 .net "cout", 0 0, L_0000017c64823bc0;  1 drivers
v0000017c646ba160_0 .net "sum", 0 0, L_0000017c64823a70;  1 drivers
S_0000017c6475fe40 .scope generate, "generate_stormbreaker[2]" "generate_stormbreaker[2]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a4cb0 .param/l "i" 0 2 14, +C4<010>;
S_0000017c6475ffd0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6475fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c646abc00_0 .net "a", 0 0, L_0000017c648083a0;  1 drivers
v0000017c646ac2e0_0 .net "b", 0 0, L_0000017c64806f00;  1 drivers
v0000017c646ad140_0 .net "out", 0 0, L_0000017c64808ee0;  1 drivers
v0000017c646acf60_0 .net "sel", 0 0, L_0000017c64809160;  1 drivers
L_0000017c64808ee0 .functor MUXZ 1, L_0000017c648083a0, L_0000017c64806f00, L_0000017c64809160, C4<>;
S_0000017c64760160 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6475fe40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a44f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648225e0 .functor XOR 1, L_0000017c64804de0, L_0000017c648054c0, C4<0>, C4<0>;
L_0000017c64822b20 .functor BUFZ 1, L_0000017c64809200, C4<0>, C4<0>, C4<0>;
v0000017c646ab3e0_0 .net *"_ivl_48", 0 0, L_0000017c64804de0;  1 drivers
v0000017c646ab520_0 .net *"_ivl_50", 0 0, L_0000017c648054c0;  1 drivers
v0000017c646aecc0_0 .net *"_ivl_51", 0 0, L_0000017c648225e0;  1 drivers
v0000017c646ae900_0 .net *"_ivl_59", 0 0, L_0000017c64822b20;  1 drivers
v0000017c646aee00_0 .net "a", 3 0, L_0000017c648081c0;  1 drivers
v0000017c646af580_0 .net "b", 3 0, L_0000017c64807fe0;  1 drivers
v0000017c646af8a0_0 .net "c", 4 0, L_0000017c64805a60;  1 drivers
v0000017c646adf00_0 .net "cin", 0 0, L_0000017c64809200;  1 drivers
v0000017c646b1100_0 .net "cout", 0 0, L_0000017c64805ce0;  1 drivers
v0000017c646b1920_0 .net "p", 0 0, L_0000017c648059c0;  1 drivers
v0000017c646b2500_0 .net "sum", 3 0, L_0000017c648066e0;  1 drivers
v0000017c646b0160_0 .net "t", 3 0, L_0000017c64804c00;  1 drivers
L_0000017c64805880 .part L_0000017c648081c0, 1, 1;
L_0000017c648056a0 .part L_0000017c64807fe0, 1, 1;
L_0000017c648060a0 .part L_0000017c64804c00, 0, 1;
L_0000017c64806aa0 .part L_0000017c648081c0, 2, 1;
L_0000017c648048e0 .part L_0000017c64807fe0, 2, 1;
L_0000017c64804a20 .part L_0000017c64804c00, 1, 1;
L_0000017c64805740 .part L_0000017c648081c0, 3, 1;
L_0000017c64804f20 .part L_0000017c64807fe0, 3, 1;
L_0000017c648065a0 .part L_0000017c64804c00, 2, 1;
L_0000017c64805c40 .part L_0000017c648081c0, 0, 1;
L_0000017c64805920 .part L_0000017c64807fe0, 0, 1;
L_0000017c648051a0 .part L_0000017c64805a60, 0, 1;
L_0000017c64806b40 .part L_0000017c648081c0, 1, 1;
L_0000017c648061e0 .part L_0000017c64807fe0, 1, 1;
L_0000017c64804ac0 .part L_0000017c64805a60, 1, 1;
L_0000017c64805240 .part L_0000017c648081c0, 2, 1;
L_0000017c64806320 .part L_0000017c64807fe0, 2, 1;
L_0000017c64805ba0 .part L_0000017c64805a60, 2, 1;
L_0000017c64804d40 .part L_0000017c648081c0, 3, 1;
L_0000017c64806280 .part L_0000017c64807fe0, 3, 1;
L_0000017c648063c0 .part L_0000017c64805a60, 3, 1;
L_0000017c648066e0 .concat8 [ 1 1 1 1], L_0000017c64822810, L_0000017c648227a0, L_0000017c64823680, L_0000017c64822ab0;
L_0000017c64804c00 .concat8 [ 1 1 1 1], L_0000017c648225e0, L_0000017c64823df0, L_0000017c648226c0, L_0000017c64822f80;
L_0000017c64804de0 .part L_0000017c648081c0, 0, 1;
L_0000017c648054c0 .part L_0000017c64807fe0, 0, 1;
L_0000017c648059c0 .part L_0000017c64804c00, 3, 1;
LS_0000017c64805a60_0_0 .concat8 [ 1 1 1 1], L_0000017c64822b20, L_0000017c64823e60, L_0000017c64823220, L_0000017c64822490;
LS_0000017c64805a60_0_4 .concat8 [ 1 0 0 0], L_0000017c64822570;
L_0000017c64805a60 .concat8 [ 4 1 0 0], LS_0000017c64805a60_0_0, LS_0000017c64805a60_0_4;
L_0000017c64805ce0 .part L_0000017c64805a60, 4, 1;
S_0000017c64769e60 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a4db0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64822a40 .functor XOR 1, L_0000017c64805880, L_0000017c648056a0, C4<0>, C4<0>;
L_0000017c64823df0 .functor AND 1, L_0000017c64822a40, L_0000017c648060a0, C4<1>, C4<1>;
v0000017c646ac6a0_0 .net *"_ivl_0", 0 0, L_0000017c64805880;  1 drivers
v0000017c646abde0_0 .net *"_ivl_1", 0 0, L_0000017c648056a0;  1 drivers
v0000017c646ab5c0_0 .net *"_ivl_2", 0 0, L_0000017c64822a40;  1 drivers
v0000017c646ab340_0 .net *"_ivl_4", 0 0, L_0000017c648060a0;  1 drivers
v0000017c646aba20_0 .net *"_ivl_5", 0 0, L_0000017c64823df0;  1 drivers
S_0000017c6476a180 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a42f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64823b50 .functor XOR 1, L_0000017c64806aa0, L_0000017c648048e0, C4<0>, C4<0>;
L_0000017c648226c0 .functor AND 1, L_0000017c64823b50, L_0000017c64804a20, C4<1>, C4<1>;
v0000017c646aca60_0 .net *"_ivl_0", 0 0, L_0000017c64806aa0;  1 drivers
v0000017c646ad780_0 .net *"_ivl_1", 0 0, L_0000017c648048e0;  1 drivers
v0000017c646ad500_0 .net *"_ivl_2", 0 0, L_0000017c64823b50;  1 drivers
v0000017c646ac4c0_0 .net *"_ivl_4", 0 0, L_0000017c64804a20;  1 drivers
v0000017c646abe80_0 .net *"_ivl_5", 0 0, L_0000017c648226c0;  1 drivers
S_0000017c6476a7c0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a46b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64822f10 .functor XOR 1, L_0000017c64805740, L_0000017c64804f20, C4<0>, C4<0>;
L_0000017c64822f80 .functor AND 1, L_0000017c64822f10, L_0000017c648065a0, C4<1>, C4<1>;
v0000017c646ab980_0 .net *"_ivl_0", 0 0, L_0000017c64805740;  1 drivers
v0000017c646abf20_0 .net *"_ivl_1", 0 0, L_0000017c64804f20;  1 drivers
v0000017c646ac060_0 .net *"_ivl_2", 0 0, L_0000017c64822f10;  1 drivers
v0000017c646ac380_0 .net *"_ivl_4", 0 0, L_0000017c648065a0;  1 drivers
v0000017c646ac560_0 .net *"_ivl_5", 0 0, L_0000017c64822f80;  1 drivers
S_0000017c6476a310 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a4a70 .param/l "k" 0 2 44, +C4<00>;
S_0000017c64768ba0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823f40 .functor XOR 1, L_0000017c64805c40, L_0000017c64805920, C4<0>, C4<0>;
L_0000017c64822810 .functor XOR 1, L_0000017c64823f40, L_0000017c648051a0, C4<0>, C4<0>;
L_0000017c64823060 .functor AND 1, L_0000017c64805c40, L_0000017c64805920, C4<1>, C4<1>;
L_0000017c64822880 .functor OR 1, L_0000017c64805c40, L_0000017c64805920, C4<0>, C4<0>;
L_0000017c64823990 .functor AND 1, L_0000017c64822880, L_0000017c648051a0, C4<1>, C4<1>;
L_0000017c64823e60 .functor OR 1, L_0000017c64823060, L_0000017c64823990, C4<0>, C4<0>;
v0000017c646ac100_0 .net *"_ivl_0", 0 0, L_0000017c64823f40;  1 drivers
v0000017c646ad640_0 .net *"_ivl_4", 0 0, L_0000017c64823060;  1 drivers
v0000017c646ace20_0 .net *"_ivl_6", 0 0, L_0000017c64822880;  1 drivers
v0000017c646ab700_0 .net *"_ivl_8", 0 0, L_0000017c64823990;  1 drivers
v0000017c646ac1a0_0 .net "a", 0 0, L_0000017c64805c40;  1 drivers
v0000017c646ac240_0 .net "b", 0 0, L_0000017c64805920;  1 drivers
v0000017c646ac600_0 .net "cin", 0 0, L_0000017c648051a0;  1 drivers
v0000017c646ac920_0 .net "cout", 0 0, L_0000017c64823e60;  1 drivers
v0000017c646ac740_0 .net "sum", 0 0, L_0000017c64822810;  1 drivers
S_0000017c64768ec0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a5030 .param/l "k" 0 2 44, +C4<01>;
S_0000017c64768a10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64768ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823140 .functor XOR 1, L_0000017c64806b40, L_0000017c648061e0, C4<0>, C4<0>;
L_0000017c648227a0 .functor XOR 1, L_0000017c64823140, L_0000017c64804ac0, C4<0>, C4<0>;
L_0000017c64822960 .functor AND 1, L_0000017c64806b40, L_0000017c648061e0, C4<1>, C4<1>;
L_0000017c648231b0 .functor OR 1, L_0000017c64806b40, L_0000017c648061e0, C4<0>, C4<0>;
L_0000017c648235a0 .functor AND 1, L_0000017c648231b0, L_0000017c64804ac0, C4<1>, C4<1>;
L_0000017c64823220 .functor OR 1, L_0000017c64822960, L_0000017c648235a0, C4<0>, C4<0>;
v0000017c646ab7a0_0 .net *"_ivl_0", 0 0, L_0000017c64823140;  1 drivers
v0000017c646ab840_0 .net *"_ivl_4", 0 0, L_0000017c64822960;  1 drivers
v0000017c646ad5a0_0 .net *"_ivl_6", 0 0, L_0000017c648231b0;  1 drivers
v0000017c646ac880_0 .net *"_ivl_8", 0 0, L_0000017c648235a0;  1 drivers
v0000017c646ac7e0_0 .net "a", 0 0, L_0000017c64806b40;  1 drivers
v0000017c646ad460_0 .net "b", 0 0, L_0000017c648061e0;  1 drivers
v0000017c646acec0_0 .net "cin", 0 0, L_0000017c64804ac0;  1 drivers
v0000017c646abac0_0 .net "cout", 0 0, L_0000017c64823220;  1 drivers
v0000017c646ac9c0_0 .net "sum", 0 0, L_0000017c648227a0;  1 drivers
S_0000017c64769370 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a4ab0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647691e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64769370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648223b0 .functor XOR 1, L_0000017c64805240, L_0000017c64806320, C4<0>, C4<0>;
L_0000017c64823680 .functor XOR 1, L_0000017c648223b0, L_0000017c64805ba0, C4<0>, C4<0>;
L_0000017c648233e0 .functor AND 1, L_0000017c64805240, L_0000017c64806320, C4<1>, C4<1>;
L_0000017c648229d0 .functor OR 1, L_0000017c64805240, L_0000017c64806320, C4<0>, C4<0>;
L_0000017c64823300 .functor AND 1, L_0000017c648229d0, L_0000017c64805ba0, C4<1>, C4<1>;
L_0000017c64822490 .functor OR 1, L_0000017c648233e0, L_0000017c64823300, C4<0>, C4<0>;
v0000017c646acb00_0 .net *"_ivl_0", 0 0, L_0000017c648223b0;  1 drivers
v0000017c646acba0_0 .net *"_ivl_4", 0 0, L_0000017c648233e0;  1 drivers
v0000017c646ad6e0_0 .net *"_ivl_6", 0 0, L_0000017c648229d0;  1 drivers
v0000017c646abb60_0 .net *"_ivl_8", 0 0, L_0000017c64823300;  1 drivers
v0000017c646ad000_0 .net "a", 0 0, L_0000017c64805240;  1 drivers
v0000017c646abca0_0 .net "b", 0 0, L_0000017c64806320;  1 drivers
v0000017c646ab0c0_0 .net "cin", 0 0, L_0000017c64805ba0;  1 drivers
v0000017c646ad820_0 .net "cout", 0 0, L_0000017c64822490;  1 drivers
v0000017c646acc40_0 .net "sum", 0 0, L_0000017c64823680;  1 drivers
S_0000017c64768d30 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64760160;
 .timescale 0 0;
P_0000017c646a4b70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6476a630 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64768d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64822ea0 .functor XOR 1, L_0000017c64804d40, L_0000017c64806280, C4<0>, C4<0>;
L_0000017c64822ab0 .functor XOR 1, L_0000017c64822ea0, L_0000017c648063c0, C4<0>, C4<0>;
L_0000017c64822c00 .functor AND 1, L_0000017c64804d40, L_0000017c64806280, C4<1>, C4<1>;
L_0000017c64823290 .functor OR 1, L_0000017c64804d40, L_0000017c64806280, C4<0>, C4<0>;
L_0000017c64823ae0 .functor AND 1, L_0000017c64823290, L_0000017c648063c0, C4<1>, C4<1>;
L_0000017c64822570 .functor OR 1, L_0000017c64822c00, L_0000017c64823ae0, C4<0>, C4<0>;
v0000017c646ad1e0_0 .net *"_ivl_0", 0 0, L_0000017c64822ea0;  1 drivers
v0000017c646acce0_0 .net *"_ivl_4", 0 0, L_0000017c64822c00;  1 drivers
v0000017c646ad0a0_0 .net *"_ivl_6", 0 0, L_0000017c64823290;  1 drivers
v0000017c646ad280_0 .net *"_ivl_8", 0 0, L_0000017c64823ae0;  1 drivers
v0000017c646ad320_0 .net "a", 0 0, L_0000017c64804d40;  1 drivers
v0000017c646ab160_0 .net "b", 0 0, L_0000017c64806280;  1 drivers
v0000017c646ab200_0 .net "cin", 0 0, L_0000017c648063c0;  1 drivers
v0000017c646ab480_0 .net "cout", 0 0, L_0000017c64822570;  1 drivers
v0000017c646ab2a0_0 .net "sum", 0 0, L_0000017c64822ab0;  1 drivers
S_0000017c64769500 .scope generate, "generate_stormbreaker[3]" "generate_stormbreaker[3]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a4cf0 .param/l "i" 0 2 14, +C4<011>;
S_0000017c6476a4a0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64769500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c646b0480_0 .net "a", 0 0, L_0000017c64808760;  1 drivers
v0000017c646b0980_0 .net "b", 0 0, L_0000017c64808f80;  1 drivers
v0000017c646b0b60_0 .net "out", 0 0, L_0000017c648086c0;  1 drivers
v0000017c646b1d80_0 .net "sel", 0 0, L_0000017c64809020;  1 drivers
L_0000017c648086c0 .functor MUXZ 1, L_0000017c64808760, L_0000017c64808f80, L_0000017c64809020, C4<>;
S_0000017c64769690 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64769500;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a4af0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648243a0 .functor XOR 1, L_0000017c64808da0, L_0000017c64807360, C4<0>, C4<0>;
L_0000017c648254b0 .functor BUFZ 1, L_0000017c64806dc0, C4<0>, C4<0>, C4<0>;
v0000017c645b68c0_0 .net *"_ivl_48", 0 0, L_0000017c64808da0;  1 drivers
v0000017c645cb420_0 .net *"_ivl_50", 0 0, L_0000017c64807360;  1 drivers
v0000017c645c98a0_0 .net *"_ivl_51", 0 0, L_0000017c648243a0;  1 drivers
v0000017c645ca7a0_0 .net *"_ivl_59", 0 0, L_0000017c648254b0;  1 drivers
v0000017c645c9e40_0 .net "a", 3 0, L_0000017c64807cc0;  1 drivers
v0000017c645cdf40_0 .net "b", 3 0, L_0000017c64807d60;  1 drivers
v0000017c645cbba0_0 .net "c", 4 0, L_0000017c64807400;  1 drivers
v0000017c645cc0a0_0 .net "cin", 0 0, L_0000017c64806dc0;  1 drivers
v0000017c645cc140_0 .net "cout", 0 0, L_0000017c64806c80;  1 drivers
v0000017c645d0420_0 .net "p", 0 0, L_0000017c64807040;  1 drivers
v0000017c645cf520_0 .net "sum", 3 0, L_0000017c64806be0;  1 drivers
v0000017c645ce300_0 .net "t", 3 0, L_0000017c64807900;  1 drivers
L_0000017c64806fa0 .part L_0000017c64807cc0, 1, 1;
L_0000017c648089e0 .part L_0000017c64807d60, 1, 1;
L_0000017c64809340 .part L_0000017c64807900, 0, 1;
L_0000017c64807180 .part L_0000017c64807cc0, 2, 1;
L_0000017c64807720 .part L_0000017c64807d60, 2, 1;
L_0000017c648079a0 .part L_0000017c64807900, 1, 1;
L_0000017c64808e40 .part L_0000017c64807cc0, 3, 1;
L_0000017c64808800 .part L_0000017c64807d60, 3, 1;
L_0000017c64807f40 .part L_0000017c64807900, 2, 1;
L_0000017c64807220 .part L_0000017c64807cc0, 0, 1;
L_0000017c64806d20 .part L_0000017c64807d60, 0, 1;
L_0000017c648072c0 .part L_0000017c64807400, 0, 1;
L_0000017c64807b80 .part L_0000017c64807cc0, 1, 1;
L_0000017c648077c0 .part L_0000017c64807d60, 1, 1;
L_0000017c648074a0 .part L_0000017c64807400, 1, 1;
L_0000017c64808d00 .part L_0000017c64807cc0, 2, 1;
L_0000017c64808c60 .part L_0000017c64807d60, 2, 1;
L_0000017c64808580 .part L_0000017c64807400, 2, 1;
L_0000017c648092a0 .part L_0000017c64807cc0, 3, 1;
L_0000017c64808620 .part L_0000017c64807d60, 3, 1;
L_0000017c64807ea0 .part L_0000017c64807400, 3, 1;
L_0000017c64806be0 .concat8 [ 1 1 1 1], L_0000017c64823530, L_0000017c64824b80, L_0000017c64825600, L_0000017c64824e90;
L_0000017c64807900 .concat8 [ 1 1 1 1], L_0000017c648243a0, L_0000017c64823370, L_0000017c64822c70, L_0000017c64822ce0;
L_0000017c64808da0 .part L_0000017c64807cc0, 0, 1;
L_0000017c64807360 .part L_0000017c64807d60, 0, 1;
L_0000017c64807040 .part L_0000017c64807900, 3, 1;
LS_0000017c64807400_0_0 .concat8 [ 1 1 1 1], L_0000017c648254b0, L_0000017c64825440, L_0000017c64824640, L_0000017c64825750;
LS_0000017c64807400_0_4 .concat8 [ 1 0 0 0], L_0000017c648257c0;
L_0000017c64807400 .concat8 [ 4 1 0 0], LS_0000017c64807400_0_0, LS_0000017c64807400_0_4;
L_0000017c64806c80 .part L_0000017c64807400, 4, 1;
S_0000017c64769050 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a4e30 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648230d0 .functor XOR 1, L_0000017c64806fa0, L_0000017c648089e0, C4<0>, C4<0>;
L_0000017c64823370 .functor AND 1, L_0000017c648230d0, L_0000017c64809340, C4<1>, C4<1>;
v0000017c646b1f60_0 .net *"_ivl_0", 0 0, L_0000017c64806fa0;  1 drivers
v0000017c64651a10_0 .net *"_ivl_1", 0 0, L_0000017c648089e0;  1 drivers
v0000017c64650a70_0 .net *"_ivl_2", 0 0, L_0000017c648230d0;  1 drivers
v0000017c64651b50_0 .net *"_ivl_4", 0 0, L_0000017c64809340;  1 drivers
v0000017c646525f0_0 .net *"_ivl_5", 0 0, L_0000017c64823370;  1 drivers
S_0000017c64769820 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a4e70 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64822b90 .functor XOR 1, L_0000017c64807180, L_0000017c64807720, C4<0>, C4<0>;
L_0000017c64822c70 .functor AND 1, L_0000017c64822b90, L_0000017c648079a0, C4<1>, C4<1>;
v0000017c646536d0_0 .net *"_ivl_0", 0 0, L_0000017c64807180;  1 drivers
v0000017c646531d0_0 .net *"_ivl_1", 0 0, L_0000017c64807720;  1 drivers
v0000017c64653270_0 .net *"_ivl_2", 0 0, L_0000017c64822b90;  1 drivers
v0000017c646450d0_0 .net *"_ivl_4", 0 0, L_0000017c648079a0;  1 drivers
v0000017c646457b0_0 .net *"_ivl_5", 0 0, L_0000017c64822c70;  1 drivers
S_0000017c647699b0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a4eb0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c648234c0 .functor XOR 1, L_0000017c64808e40, L_0000017c64808800, C4<0>, C4<0>;
L_0000017c64822ce0 .functor AND 1, L_0000017c648234c0, L_0000017c64807f40, C4<1>, C4<1>;
v0000017c64646750_0 .net *"_ivl_0", 0 0, L_0000017c64808e40;  1 drivers
v0000017c64645b70_0 .net *"_ivl_1", 0 0, L_0000017c64808800;  1 drivers
v0000017c64647ab0_0 .net *"_ivl_2", 0 0, L_0000017c648234c0;  1 drivers
v0000017c64648c30_0 .net *"_ivl_4", 0 0, L_0000017c64807f40;  1 drivers
v0000017c64646cf0_0 .net *"_ivl_5", 0 0, L_0000017c64822ce0;  1 drivers
S_0000017c64769ff0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a4ef0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c64769b40 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64769ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64823610 .functor XOR 1, L_0000017c64807220, L_0000017c64806d20, C4<0>, C4<0>;
L_0000017c64823530 .functor XOR 1, L_0000017c64823610, L_0000017c648072c0, C4<0>, C4<0>;
L_0000017c64823760 .functor AND 1, L_0000017c64807220, L_0000017c64806d20, C4<1>, C4<1>;
L_0000017c64823840 .functor OR 1, L_0000017c64807220, L_0000017c64806d20, C4<0>, C4<0>;
L_0000017c64824d40 .functor AND 1, L_0000017c64823840, L_0000017c648072c0, C4<1>, C4<1>;
L_0000017c64825440 .functor OR 1, L_0000017c64823760, L_0000017c64824d40, C4<0>, C4<0>;
v0000017c64646d90_0 .net *"_ivl_0", 0 0, L_0000017c64823610;  1 drivers
v0000017c64649450_0 .net *"_ivl_4", 0 0, L_0000017c64823760;  1 drivers
v0000017c6464a210_0 .net *"_ivl_6", 0 0, L_0000017c64823840;  1 drivers
v0000017c64649630_0 .net *"_ivl_8", 0 0, L_0000017c64824d40;  1 drivers
v0000017c6464af30_0 .net "a", 0 0, L_0000017c64807220;  1 drivers
v0000017c6464bcf0_0 .net "b", 0 0, L_0000017c64806d20;  1 drivers
v0000017c6464ce70_0 .net "cin", 0 0, L_0000017c648072c0;  1 drivers
v0000017c6464c510_0 .net "cout", 0 0, L_0000017c64825440;  1 drivers
v0000017c6464d9b0_0 .net "sum", 0 0, L_0000017c64823530;  1 drivers
S_0000017c64769cd0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a4f30 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6476d790 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64769cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825670 .functor XOR 1, L_0000017c64807b80, L_0000017c648077c0, C4<0>, C4<0>;
L_0000017c64824b80 .functor XOR 1, L_0000017c64825670, L_0000017c648074a0, C4<0>, C4<0>;
L_0000017c648251a0 .functor AND 1, L_0000017c64807b80, L_0000017c648077c0, C4<1>, C4<1>;
L_0000017c64825360 .functor OR 1, L_0000017c64807b80, L_0000017c648077c0, C4<0>, C4<0>;
L_0000017c64824db0 .functor AND 1, L_0000017c64825360, L_0000017c648074a0, C4<1>, C4<1>;
L_0000017c64824640 .functor OR 1, L_0000017c648251a0, L_0000017c64824db0, C4<0>, C4<0>;
v0000017c6464ef90_0 .net *"_ivl_0", 0 0, L_0000017c64825670;  1 drivers
v0000017c646507f0_0 .net *"_ivl_4", 0 0, L_0000017c648251a0;  1 drivers
v0000017c6464e090_0 .net *"_ivl_6", 0 0, L_0000017c64825360;  1 drivers
v0000017c6464e270_0 .net *"_ivl_8", 0 0, L_0000017c64824db0;  1 drivers
v0000017c6455fb80_0 .net "a", 0 0, L_0000017c64807b80;  1 drivers
v0000017c6455f5e0_0 .net "b", 0 0, L_0000017c648077c0;  1 drivers
v0000017c6455f7c0_0 .net "cin", 0 0, L_0000017c648074a0;  1 drivers
v0000017c645606c0_0 .net "cout", 0 0, L_0000017c64824640;  1 drivers
v0000017c645622e0_0 .net "sum", 0 0, L_0000017c64824b80;  1 drivers
S_0000017c6476ce30 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a5070 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6476e5a0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825a60 .functor XOR 1, L_0000017c64808d00, L_0000017c64808c60, C4<0>, C4<0>;
L_0000017c64825600 .functor XOR 1, L_0000017c64825a60, L_0000017c64808580, C4<0>, C4<0>;
L_0000017c64824e20 .functor AND 1, L_0000017c64808d00, L_0000017c64808c60, C4<1>, C4<1>;
L_0000017c648258a0 .functor OR 1, L_0000017c64808d00, L_0000017c64808c60, C4<0>, C4<0>;
L_0000017c64825830 .functor AND 1, L_0000017c648258a0, L_0000017c64808580, C4<1>, C4<1>;
L_0000017c64825750 .functor OR 1, L_0000017c64824e20, L_0000017c64825830, C4<0>, C4<0>;
v0000017c645635a0_0 .net *"_ivl_0", 0 0, L_0000017c64825a60;  1 drivers
v0000017c645629c0_0 .net *"_ivl_4", 0 0, L_0000017c64824e20;  1 drivers
v0000017c645612a0_0 .net *"_ivl_6", 0 0, L_0000017c648258a0;  1 drivers
v0000017c64564f40_0 .net *"_ivl_8", 0 0, L_0000017c64825830;  1 drivers
v0000017c64564fe0_0 .net "a", 0 0, L_0000017c64808d00;  1 drivers
v0000017c645659e0_0 .net "b", 0 0, L_0000017c64808c60;  1 drivers
v0000017c64565b20_0 .net "cin", 0 0, L_0000017c64808580;  1 drivers
v0000017c645b1320_0 .net "cout", 0 0, L_0000017c64825750;  1 drivers
v0000017c645b0880_0 .net "sum", 0 0, L_0000017c64825600;  1 drivers
S_0000017c6476d920 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64769690;
 .timescale 0 0;
P_0000017c646a5230 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6476e0f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825ad0 .functor XOR 1, L_0000017c648092a0, L_0000017c64808620, C4<0>, C4<0>;
L_0000017c64824e90 .functor XOR 1, L_0000017c64825ad0, L_0000017c64807ea0, C4<0>, C4<0>;
L_0000017c64824790 .functor AND 1, L_0000017c648092a0, L_0000017c64808620, C4<1>, C4<1>;
L_0000017c64824fe0 .functor OR 1, L_0000017c648092a0, L_0000017c64808620, C4<0>, C4<0>;
L_0000017c64824cd0 .functor AND 1, L_0000017c64824fe0, L_0000017c64807ea0, C4<1>, C4<1>;
L_0000017c648257c0 .functor OR 1, L_0000017c64824790, L_0000017c64824cd0, C4<0>, C4<0>;
v0000017c645b0b00_0 .net *"_ivl_0", 0 0, L_0000017c64825ad0;  1 drivers
v0000017c645b18c0_0 .net *"_ivl_4", 0 0, L_0000017c64824790;  1 drivers
v0000017c645b4480_0 .net *"_ivl_6", 0 0, L_0000017c64824fe0;  1 drivers
v0000017c645b4520_0 .net *"_ivl_8", 0 0, L_0000017c64824cd0;  1 drivers
v0000017c645b47a0_0 .net "a", 0 0, L_0000017c648092a0;  1 drivers
v0000017c645b2cc0_0 .net "b", 0 0, L_0000017c64808620;  1 drivers
v0000017c645b59c0_0 .net "cin", 0 0, L_0000017c64807ea0;  1 drivers
v0000017c645b5380_0 .net "cout", 0 0, L_0000017c648257c0;  1 drivers
v0000017c645b5e20_0 .net "sum", 0 0, L_0000017c64824e90;  1 drivers
S_0000017c6476cfc0 .scope generate, "generate_stormbreaker[4]" "generate_stormbreaker[4]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a4df0 .param/l "i" 0 2 14, +C4<0100>;
S_0000017c6476e730 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6476cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c645d04c0_0 .net "a", 0 0, L_0000017c6480ab00;  1 drivers
v0000017c64634410_0 .net "b", 0 0, L_0000017c6480b000;  1 drivers
v0000017c64633010_0 .net "out", 0 0, L_0000017c648095c0;  1 drivers
v0000017c64632570_0 .net "sel", 0 0, L_0000017c6480a6a0;  1 drivers
L_0000017c648095c0 .functor MUXZ 1, L_0000017c6480ab00, L_0000017c6480b000, L_0000017c6480a6a0, C4<>;
S_0000017c6476e8c0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6476cfc0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a5730 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64825980 .functor XOR 1, L_0000017c648093e0, L_0000017c64809e80, C4<0>, C4<0>;
L_0000017c64824020 .functor BUFZ 1, L_0000017c6480a880, C4<0>, C4<0>, C4<0>;
v0000017c644de6b0_0 .net *"_ivl_48", 0 0, L_0000017c648093e0;  1 drivers
v0000017c644b1ac0_0 .net *"_ivl_50", 0 0, L_0000017c64809e80;  1 drivers
v0000017c64771c10_0 .net *"_ivl_51", 0 0, L_0000017c64825980;  1 drivers
v0000017c647735b0_0 .net *"_ivl_59", 0 0, L_0000017c64824020;  1 drivers
v0000017c64773150_0 .net "a", 3 0, L_0000017c6480a1a0;  1 drivers
v0000017c647727f0_0 .net "b", 3 0, L_0000017c6480ae20;  1 drivers
v0000017c64772750_0 .net "c", 4 0, L_0000017c64809980;  1 drivers
v0000017c64773d30_0 .net "cin", 0 0, L_0000017c6480a880;  1 drivers
v0000017c64772610_0 .net "cout", 0 0, L_0000017c6480a420;  1 drivers
v0000017c64773dd0_0 .net "p", 0 0, L_0000017c6480af60;  1 drivers
v0000017c64771670_0 .net "sum", 3 0, L_0000017c64808bc0;  1 drivers
v0000017c64771e90_0 .net "t", 3 0, L_0000017c6480a2e0;  1 drivers
L_0000017c64807860 .part L_0000017c6480a1a0, 1, 1;
L_0000017c64807e00 .part L_0000017c6480ae20, 1, 1;
L_0000017c648070e0 .part L_0000017c6480a2e0, 0, 1;
L_0000017c64808120 .part L_0000017c6480a1a0, 2, 1;
L_0000017c648088a0 .part L_0000017c6480ae20, 2, 1;
L_0000017c64807540 .part L_0000017c6480a2e0, 1, 1;
L_0000017c64808940 .part L_0000017c6480a1a0, 3, 1;
L_0000017c648090c0 .part L_0000017c6480ae20, 3, 1;
L_0000017c64806e60 .part L_0000017c6480a2e0, 2, 1;
L_0000017c648075e0 .part L_0000017c6480a1a0, 0, 1;
L_0000017c64808080 .part L_0000017c6480ae20, 0, 1;
L_0000017c64807a40 .part L_0000017c64809980, 0, 1;
L_0000017c64807680 .part L_0000017c6480a1a0, 1, 1;
L_0000017c64808260 .part L_0000017c6480ae20, 1, 1;
L_0000017c64807ae0 .part L_0000017c64809980, 1, 1;
L_0000017c64807c20 .part L_0000017c6480a1a0, 2, 1;
L_0000017c64808a80 .part L_0000017c6480ae20, 2, 1;
L_0000017c64808b20 .part L_0000017c64809980, 2, 1;
L_0000017c64808440 .part L_0000017c6480a1a0, 3, 1;
L_0000017c64808300 .part L_0000017c6480ae20, 3, 1;
L_0000017c648084e0 .part L_0000017c64809980, 3, 1;
L_0000017c64808bc0 .concat8 [ 1 1 1 1], L_0000017c64825280, L_0000017c64824f00, L_0000017c64825050, L_0000017c648244f0;
L_0000017c6480a2e0 .concat8 [ 1 1 1 1], L_0000017c64825980, L_0000017c64825520, L_0000017c64824090, L_0000017c648253d0;
L_0000017c648093e0 .part L_0000017c6480a1a0, 0, 1;
L_0000017c64809e80 .part L_0000017c6480ae20, 0, 1;
L_0000017c6480af60 .part L_0000017c6480a2e0, 3, 1;
LS_0000017c64809980_0_0 .concat8 [ 1 1 1 1], L_0000017c64824020, L_0000017c64824100, L_0000017c64824410, L_0000017c648245d0;
LS_0000017c64809980_0_4 .concat8 [ 1 0 0 0], L_0000017c64823fb0;
L_0000017c64809980 .concat8 [ 4 1 0 0], LS_0000017c64809980_0_0, LS_0000017c64809980_0_4;
L_0000017c6480a420 .part L_0000017c64809980, 4, 1;
S_0000017c6476ea50 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5d70 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648249c0 .functor XOR 1, L_0000017c64807860, L_0000017c64807e00, C4<0>, C4<0>;
L_0000017c64825520 .functor AND 1, L_0000017c648249c0, L_0000017c648070e0, C4<1>, C4<1>;
v0000017c64633e70_0 .net *"_ivl_0", 0 0, L_0000017c64807860;  1 drivers
v0000017c646367b0_0 .net *"_ivl_1", 0 0, L_0000017c64807e00;  1 drivers
v0000017c64635090_0 .net *"_ivl_2", 0 0, L_0000017c648249c0;  1 drivers
v0000017c646353b0_0 .net *"_ivl_4", 0 0, L_0000017c648070e0;  1 drivers
v0000017c64636ad0_0 .net *"_ivl_5", 0 0, L_0000017c64825520;  1 drivers
S_0000017c6476ebe0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5270 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64824330 .functor XOR 1, L_0000017c64808120, L_0000017c648088a0, C4<0>, C4<0>;
L_0000017c64824090 .functor AND 1, L_0000017c64824330, L_0000017c64807540, C4<1>, C4<1>;
v0000017c64638dd0_0 .net *"_ivl_0", 0 0, L_0000017c64808120;  1 drivers
v0000017c646392d0_0 .net *"_ivl_1", 0 0, L_0000017c648088a0;  1 drivers
v0000017c64639730_0 .net *"_ivl_2", 0 0, L_0000017c64824330;  1 drivers
v0000017c646394b0_0 .net *"_ivl_4", 0 0, L_0000017c64807540;  1 drivers
v0000017c644f53d0_0 .net *"_ivl_5", 0 0, L_0000017c64824090;  1 drivers
S_0000017c6476d150 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a55f0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64824c60 .functor XOR 1, L_0000017c64808940, L_0000017c648090c0, C4<0>, C4<0>;
L_0000017c648253d0 .functor AND 1, L_0000017c64824c60, L_0000017c64806e60, C4<1>, C4<1>;
v0000017c644f4750_0 .net *"_ivl_0", 0 0, L_0000017c64808940;  1 drivers
v0000017c644f3f30_0 .net *"_ivl_1", 0 0, L_0000017c648090c0;  1 drivers
v0000017c644f41b0_0 .net *"_ivl_2", 0 0, L_0000017c64824c60;  1 drivers
v0000017c644f7770_0 .net *"_ivl_4", 0 0, L_0000017c64806e60;  1 drivers
v0000017c644f79f0_0 .net *"_ivl_5", 0 0, L_0000017c648253d0;  1 drivers
S_0000017c6476d2e0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5530 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6476d600 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476d2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825b40 .functor XOR 1, L_0000017c648075e0, L_0000017c64808080, C4<0>, C4<0>;
L_0000017c64825280 .functor XOR 1, L_0000017c64825b40, L_0000017c64807a40, C4<0>, C4<0>;
L_0000017c64824bf0 .functor AND 1, L_0000017c648075e0, L_0000017c64808080, C4<1>, C4<1>;
L_0000017c64825590 .functor OR 1, L_0000017c648075e0, L_0000017c64808080, C4<0>, C4<0>;
L_0000017c64824250 .functor AND 1, L_0000017c64825590, L_0000017c64807a40, C4<1>, C4<1>;
L_0000017c64824100 .functor OR 1, L_0000017c64824bf0, L_0000017c64824250, C4<0>, C4<0>;
v0000017c644f7270_0 .net *"_ivl_0", 0 0, L_0000017c64825b40;  1 drivers
v0000017c644f6af0_0 .net *"_ivl_4", 0 0, L_0000017c64824bf0;  1 drivers
v0000017c6452fc30_0 .net *"_ivl_6", 0 0, L_0000017c64825590;  1 drivers
v0000017c645308b0_0 .net *"_ivl_8", 0 0, L_0000017c64824250;  1 drivers
v0000017c645309f0_0 .net "a", 0 0, L_0000017c648075e0;  1 drivers
v0000017c6452fd70_0 .net "b", 0 0, L_0000017c64808080;  1 drivers
v0000017c6452e830_0 .net "cin", 0 0, L_0000017c64807a40;  1 drivers
v0000017c6452ea10_0 .net "cout", 0 0, L_0000017c64824100;  1 drivers
v0000017c6452d930_0 .net "sum", 0 0, L_0000017c64825280;  1 drivers
S_0000017c6476dab0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5ff0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6476d470 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648241e0 .functor XOR 1, L_0000017c64807680, L_0000017c64808260, C4<0>, C4<0>;
L_0000017c64824f00 .functor XOR 1, L_0000017c648241e0, L_0000017c64807ae0, C4<0>, C4<0>;
L_0000017c64825910 .functor AND 1, L_0000017c64807680, L_0000017c64808260, C4<1>, C4<1>;
L_0000017c64824800 .functor OR 1, L_0000017c64807680, L_0000017c64808260, C4<0>, C4<0>;
L_0000017c64824f70 .functor AND 1, L_0000017c64824800, L_0000017c64807ae0, C4<1>, C4<1>;
L_0000017c64824410 .functor OR 1, L_0000017c64825910, L_0000017c64824f70, C4<0>, C4<0>;
v0000017c6452dbb0_0 .net *"_ivl_0", 0 0, L_0000017c648241e0;  1 drivers
v0000017c64497d50_0 .net *"_ivl_4", 0 0, L_0000017c64825910;  1 drivers
v0000017c644977b0_0 .net *"_ivl_6", 0 0, L_0000017c64824800;  1 drivers
v0000017c64498390_0 .net *"_ivl_8", 0 0, L_0000017c64824f70;  1 drivers
v0000017c64498750_0 .net "a", 0 0, L_0000017c64807680;  1 drivers
v0000017c64498c50_0 .net "b", 0 0, L_0000017c64808260;  1 drivers
v0000017c64498cf0_0 .net "cin", 0 0, L_0000017c64807ae0;  1 drivers
v0000017c644d4c40_0 .net "cout", 0 0, L_0000017c64824410;  1 drivers
v0000017c644d5000_0 .net "sum", 0 0, L_0000017c64824f00;  1 drivers
S_0000017c6476dc40 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5cf0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6476ddd0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476dc40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64824950 .functor XOR 1, L_0000017c64807c20, L_0000017c64808a80, C4<0>, C4<0>;
L_0000017c64825050 .functor XOR 1, L_0000017c64824950, L_0000017c64808b20, C4<0>, C4<0>;
L_0000017c64824a30 .functor AND 1, L_0000017c64807c20, L_0000017c64808a80, C4<1>, C4<1>;
L_0000017c64825130 .functor OR 1, L_0000017c64807c20, L_0000017c64808a80, C4<0>, C4<0>;
L_0000017c64824480 .functor AND 1, L_0000017c64825130, L_0000017c64808b20, C4<1>, C4<1>;
L_0000017c648245d0 .functor OR 1, L_0000017c64824a30, L_0000017c64824480, C4<0>, C4<0>;
v0000017c644d5320_0 .net *"_ivl_0", 0 0, L_0000017c64824950;  1 drivers
v0000017c644d44c0_0 .net *"_ivl_4", 0 0, L_0000017c64824a30;  1 drivers
v0000017c644d5460_0 .net *"_ivl_6", 0 0, L_0000017c64825130;  1 drivers
v0000017c644d47e0_0 .net *"_ivl_8", 0 0, L_0000017c64824480;  1 drivers
v0000017c644c1460_0 .net "a", 0 0, L_0000017c64807c20;  1 drivers
v0000017c644c1500_0 .net "b", 0 0, L_0000017c64808a80;  1 drivers
v0000017c644c1a00_0 .net "cin", 0 0, L_0000017c64808b20;  1 drivers
v0000017c644c1aa0_0 .net "cout", 0 0, L_0000017c648245d0;  1 drivers
v0000017c64516520_0 .net "sum", 0 0, L_0000017c64825050;  1 drivers
S_0000017c6476df60 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6476e8c0;
 .timescale 0 0;
P_0000017c646a5630 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6476e280 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6476df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648256e0 .functor XOR 1, L_0000017c64808440, L_0000017c64808300, C4<0>, C4<0>;
L_0000017c648244f0 .functor XOR 1, L_0000017c648256e0, L_0000017c648084e0, C4<0>, C4<0>;
L_0000017c648246b0 .functor AND 1, L_0000017c64808440, L_0000017c64808300, C4<1>, C4<1>;
L_0000017c648250c0 .functor OR 1, L_0000017c64808440, L_0000017c64808300, C4<0>, C4<0>;
L_0000017c64824720 .functor AND 1, L_0000017c648250c0, L_0000017c648084e0, C4<1>, C4<1>;
L_0000017c64823fb0 .functor OR 1, L_0000017c648246b0, L_0000017c64824720, C4<0>, C4<0>;
v0000017c645158a0_0 .net *"_ivl_0", 0 0, L_0000017c648256e0;  1 drivers
v0000017c64516f20_0 .net *"_ivl_4", 0 0, L_0000017c648246b0;  1 drivers
v0000017c64517060_0 .net *"_ivl_6", 0 0, L_0000017c648250c0;  1 drivers
v0000017c64546080_0 .net *"_ivl_8", 0 0, L_0000017c64824720;  1 drivers
v0000017c64545900_0 .net "a", 0 0, L_0000017c64808440;  1 drivers
v0000017c645461c0_0 .net "b", 0 0, L_0000017c64808300;  1 drivers
v0000017c644ea7b0_0 .net "cin", 0 0, L_0000017c648084e0;  1 drivers
v0000017c6455d660_0 .net "cout", 0 0, L_0000017c64823fb0;  1 drivers
v0000017c6447e090_0 .net "sum", 0 0, L_0000017c648244f0;  1 drivers
S_0000017c6476e410 .scope generate, "generate_stormbreaker[5]" "generate_stormbreaker[5]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a5430 .param/l "i" 0 2 14, +C4<0101>;
S_0000017c647808e0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6476e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64772390_0 .net "a", 0 0, L_0000017c6480a240;  1 drivers
v0000017c64772a70_0 .net "b", 0 0, L_0000017c6480b140;  1 drivers
v0000017c647736f0_0 .net "out", 0 0, L_0000017c6480aa60;  1 drivers
v0000017c64773790_0 .net "sel", 0 0, L_0000017c6480b320;  1 drivers
L_0000017c6480aa60 .functor MUXZ 1, L_0000017c6480a240, L_0000017c6480b140, L_0000017c6480b320, C4<>;
S_0000017c6477efe0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6476e410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a5f30 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648297f0 .functor XOR 1, L_0000017c6480b3c0, L_0000017c648097a0, C4<0>, C4<0>;
L_0000017c64828830 .functor BUFZ 1, L_0000017c6480b1e0, C4<0>, C4<0>, C4<0>;
v0000017c64775130_0 .net *"_ivl_48", 0 0, L_0000017c6480b3c0;  1 drivers
v0000017c64774f50_0 .net *"_ivl_50", 0 0, L_0000017c648097a0;  1 drivers
v0000017c64774550_0 .net *"_ivl_51", 0 0, L_0000017c648297f0;  1 drivers
v0000017c647751d0_0 .net *"_ivl_59", 0 0, L_0000017c64828830;  1 drivers
v0000017c647744b0_0 .net "a", 3 0, L_0000017c6480a560;  1 drivers
v0000017c647749b0_0 .net "b", 3 0, L_0000017c6480b820;  1 drivers
v0000017c64775270_0 .net "c", 4 0, L_0000017c6480b280;  1 drivers
v0000017c64775f90_0 .net "cin", 0 0, L_0000017c6480b1e0;  1 drivers
v0000017c64774190_0 .net "cout", 0 0, L_0000017c6480b6e0;  1 drivers
v0000017c64776210_0 .net "p", 0 0, L_0000017c6480a4c0;  1 drivers
v0000017c64774b90_0 .net "sum", 3 0, L_0000017c64809fc0;  1 drivers
v0000017c64774050_0 .net "t", 3 0, L_0000017c6480a060;  1 drivers
L_0000017c6480b5a0 .part L_0000017c6480a560, 1, 1;
L_0000017c6480b640 .part L_0000017c6480b820, 1, 1;
L_0000017c6480aec0 .part L_0000017c6480a060, 0, 1;
L_0000017c64809a20 .part L_0000017c6480a560, 2, 1;
L_0000017c6480b0a0 .part L_0000017c6480b820, 2, 1;
L_0000017c6480a600 .part L_0000017c6480a060, 1, 1;
L_0000017c6480a920 .part L_0000017c6480a560, 3, 1;
L_0000017c6480a9c0 .part L_0000017c6480b820, 3, 1;
L_0000017c6480aba0 .part L_0000017c6480a060, 2, 1;
L_0000017c64809ac0 .part L_0000017c6480a560, 0, 1;
L_0000017c6480b460 .part L_0000017c6480b820, 0, 1;
L_0000017c64809700 .part L_0000017c6480b280, 0, 1;
L_0000017c64809f20 .part L_0000017c6480a560, 1, 1;
L_0000017c6480a7e0 .part L_0000017c6480b820, 1, 1;
L_0000017c6480a380 .part L_0000017c6480b280, 1, 1;
L_0000017c64809b60 .part L_0000017c6480a560, 2, 1;
L_0000017c6480b780 .part L_0000017c6480b820, 2, 1;
L_0000017c6480a740 .part L_0000017c6480b280, 2, 1;
L_0000017c6480ac40 .part L_0000017c6480a560, 3, 1;
L_0000017c64809480 .part L_0000017c6480b820, 3, 1;
L_0000017c64809c00 .part L_0000017c6480b280, 3, 1;
L_0000017c64809fc0 .concat8 [ 1 1 1 1], L_0000017c648248e0, L_0000017c64825c20, L_0000017c64825f30, L_0000017c648262b0;
L_0000017c6480a060 .concat8 [ 1 1 1 1], L_0000017c648297f0, L_0000017c64824170, L_0000017c648242c0, L_0000017c64824560;
L_0000017c6480b3c0 .part L_0000017c6480a560, 0, 1;
L_0000017c648097a0 .part L_0000017c6480b820, 0, 1;
L_0000017c6480a4c0 .part L_0000017c6480a060, 3, 1;
LS_0000017c6480b280_0_0 .concat8 [ 1 1 1 1], L_0000017c64828830, L_0000017c64826240, L_0000017c64825de0, L_0000017c64826080;
LS_0000017c6480b280_0_4 .concat8 [ 1 0 0 0], L_0000017c64829080;
L_0000017c6480b280 .concat8 [ 4 1 0 0], LS_0000017c6480b280_0_0, LS_0000017c6480b280_0_4;
L_0000017c6480b6e0 .part L_0000017c6480b280, 4, 1;
S_0000017c64780a70 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a5cb0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648259f0 .functor XOR 1, L_0000017c6480b5a0, L_0000017c6480b640, C4<0>, C4<0>;
L_0000017c64824170 .functor AND 1, L_0000017c648259f0, L_0000017c6480aec0, C4<1>, C4<1>;
v0000017c64771b70_0 .net *"_ivl_0", 0 0, L_0000017c6480b5a0;  1 drivers
v0000017c647726b0_0 .net *"_ivl_1", 0 0, L_0000017c6480b640;  1 drivers
v0000017c64772430_0 .net *"_ivl_2", 0 0, L_0000017c648259f0;  1 drivers
v0000017c64772930_0 .net *"_ivl_4", 0 0, L_0000017c6480aec0;  1 drivers
v0000017c64771cb0_0 .net *"_ivl_5", 0 0, L_0000017c64824170;  1 drivers
S_0000017c6477f170 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a52b0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64825210 .functor XOR 1, L_0000017c64809a20, L_0000017c6480b0a0, C4<0>, C4<0>;
L_0000017c648242c0 .functor AND 1, L_0000017c64825210, L_0000017c6480a600, C4<1>, C4<1>;
v0000017c64773b50_0 .net *"_ivl_0", 0 0, L_0000017c64809a20;  1 drivers
v0000017c64773290_0 .net *"_ivl_1", 0 0, L_0000017c6480b0a0;  1 drivers
v0000017c64773330_0 .net *"_ivl_2", 0 0, L_0000017c64825210;  1 drivers
v0000017c64773510_0 .net *"_ivl_4", 0 0, L_0000017c6480a600;  1 drivers
v0000017c64773bf0_0 .net *"_ivl_5", 0 0, L_0000017c648242c0;  1 drivers
S_0000017c64780110 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a58b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64824870 .functor XOR 1, L_0000017c6480a920, L_0000017c6480a9c0, C4<0>, C4<0>;
L_0000017c64824560 .functor AND 1, L_0000017c64824870, L_0000017c6480aba0, C4<1>, C4<1>;
v0000017c647733d0_0 .net *"_ivl_0", 0 0, L_0000017c6480a920;  1 drivers
v0000017c647724d0_0 .net *"_ivl_1", 0 0, L_0000017c6480a9c0;  1 drivers
v0000017c64771fd0_0 .net *"_ivl_2", 0 0, L_0000017c64824870;  1 drivers
v0000017c647731f0_0 .net *"_ivl_4", 0 0, L_0000017c6480aba0;  1 drivers
v0000017c64772890_0 .net *"_ivl_5", 0 0, L_0000017c64824560;  1 drivers
S_0000017c6477f490 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a5d30 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6477f940 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6477f490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648252f0 .functor XOR 1, L_0000017c64809ac0, L_0000017c6480b460, C4<0>, C4<0>;
L_0000017c648248e0 .functor XOR 1, L_0000017c648252f0, L_0000017c64809700, C4<0>, C4<0>;
L_0000017c64824aa0 .functor AND 1, L_0000017c64809ac0, L_0000017c6480b460, C4<1>, C4<1>;
L_0000017c64824b10 .functor OR 1, L_0000017c64809ac0, L_0000017c6480b460, C4<0>, C4<0>;
L_0000017c64825bb0 .functor AND 1, L_0000017c64824b10, L_0000017c64809700, C4<1>, C4<1>;
L_0000017c64826240 .functor OR 1, L_0000017c64824aa0, L_0000017c64825bb0, C4<0>, C4<0>;
v0000017c64771d50_0 .net *"_ivl_0", 0 0, L_0000017c648252f0;  1 drivers
v0000017c64771df0_0 .net *"_ivl_4", 0 0, L_0000017c64824aa0;  1 drivers
v0000017c64772b10_0 .net *"_ivl_6", 0 0, L_0000017c64824b10;  1 drivers
v0000017c64773470_0 .net *"_ivl_8", 0 0, L_0000017c64825bb0;  1 drivers
v0000017c647718f0_0 .net "a", 0 0, L_0000017c64809ac0;  1 drivers
v0000017c647729d0_0 .net "b", 0 0, L_0000017c6480b460;  1 drivers
v0000017c647717b0_0 .net "cin", 0 0, L_0000017c64809700;  1 drivers
v0000017c64772bb0_0 .net "cout", 0 0, L_0000017c64826240;  1 drivers
v0000017c64771f30_0 .net "sum", 0 0, L_0000017c648248e0;  1 drivers
S_0000017c6477fad0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a5930 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6477f620 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6477fad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825d00 .functor XOR 1, L_0000017c64809f20, L_0000017c6480a7e0, C4<0>, C4<0>;
L_0000017c64825c20 .functor XOR 1, L_0000017c64825d00, L_0000017c6480a380, C4<0>, C4<0>;
L_0000017c64825c90 .functor AND 1, L_0000017c64809f20, L_0000017c6480a7e0, C4<1>, C4<1>;
L_0000017c64825fa0 .functor OR 1, L_0000017c64809f20, L_0000017c6480a7e0, C4<0>, C4<0>;
L_0000017c64825d70 .functor AND 1, L_0000017c64825fa0, L_0000017c6480a380, C4<1>, C4<1>;
L_0000017c64825de0 .functor OR 1, L_0000017c64825c90, L_0000017c64825d70, C4<0>, C4<0>;
v0000017c64773830_0 .net *"_ivl_0", 0 0, L_0000017c64825d00;  1 drivers
v0000017c64773650_0 .net *"_ivl_4", 0 0, L_0000017c64825c90;  1 drivers
v0000017c647738d0_0 .net *"_ivl_6", 0 0, L_0000017c64825fa0;  1 drivers
v0000017c64772070_0 .net *"_ivl_8", 0 0, L_0000017c64825d70;  1 drivers
v0000017c64773970_0 .net "a", 0 0, L_0000017c64809f20;  1 drivers
v0000017c64772110_0 .net "b", 0 0, L_0000017c6480a7e0;  1 drivers
v0000017c647730b0_0 .net "cin", 0 0, L_0000017c6480a380;  1 drivers
v0000017c64772c50_0 .net "cout", 0 0, L_0000017c64825de0;  1 drivers
v0000017c64773a10_0 .net "sum", 0 0, L_0000017c64825c20;  1 drivers
S_0000017c6477fdf0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a5570 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6477f7b0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6477fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64826160 .functor XOR 1, L_0000017c64809b60, L_0000017c6480b780, C4<0>, C4<0>;
L_0000017c64825f30 .functor XOR 1, L_0000017c64826160, L_0000017c6480a740, C4<0>, C4<0>;
L_0000017c64825e50 .functor AND 1, L_0000017c64809b60, L_0000017c6480b780, C4<1>, C4<1>;
L_0000017c64826010 .functor OR 1, L_0000017c64809b60, L_0000017c6480b780, C4<0>, C4<0>;
L_0000017c648261d0 .functor AND 1, L_0000017c64826010, L_0000017c6480a740, C4<1>, C4<1>;
L_0000017c64826080 .functor OR 1, L_0000017c64825e50, L_0000017c648261d0, C4<0>, C4<0>;
v0000017c64773ab0_0 .net *"_ivl_0", 0 0, L_0000017c64826160;  1 drivers
v0000017c647722f0_0 .net *"_ivl_4", 0 0, L_0000017c64825e50;  1 drivers
v0000017c64772cf0_0 .net *"_ivl_6", 0 0, L_0000017c64826010;  1 drivers
v0000017c64773c90_0 .net *"_ivl_8", 0 0, L_0000017c648261d0;  1 drivers
v0000017c647721b0_0 .net "a", 0 0, L_0000017c64809b60;  1 drivers
v0000017c64772250_0 .net "b", 0 0, L_0000017c6480b780;  1 drivers
v0000017c64771710_0 .net "cin", 0 0, L_0000017c6480a740;  1 drivers
v0000017c64771850_0 .net "cout", 0 0, L_0000017c64826080;  1 drivers
v0000017c64771990_0 .net "sum", 0 0, L_0000017c64825f30;  1 drivers
S_0000017c6477f300 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6477efe0;
 .timescale 0 0;
P_0000017c646a5df0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64780c00 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6477f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64825ec0 .functor XOR 1, L_0000017c6480ac40, L_0000017c64809480, C4<0>, C4<0>;
L_0000017c648262b0 .functor XOR 1, L_0000017c64825ec0, L_0000017c64809c00, C4<0>, C4<0>;
L_0000017c648260f0 .functor AND 1, L_0000017c6480ac40, L_0000017c64809480, C4<1>, C4<1>;
L_0000017c64828fa0 .functor OR 1, L_0000017c6480ac40, L_0000017c64809480, C4<0>, C4<0>;
L_0000017c64829860 .functor AND 1, L_0000017c64828fa0, L_0000017c64809c00, C4<1>, C4<1>;
L_0000017c64829080 .functor OR 1, L_0000017c648260f0, L_0000017c64829860, C4<0>, C4<0>;
v0000017c64771a30_0 .net *"_ivl_0", 0 0, L_0000017c64825ec0;  1 drivers
v0000017c64771ad0_0 .net *"_ivl_4", 0 0, L_0000017c648260f0;  1 drivers
v0000017c64772d90_0 .net *"_ivl_6", 0 0, L_0000017c64828fa0;  1 drivers
v0000017c64772570_0 .net *"_ivl_8", 0 0, L_0000017c64829860;  1 drivers
v0000017c64772e30_0 .net "a", 0 0, L_0000017c6480ac40;  1 drivers
v0000017c64772ed0_0 .net "b", 0 0, L_0000017c64809480;  1 drivers
v0000017c64772f70_0 .net "cin", 0 0, L_0000017c64809c00;  1 drivers
v0000017c64773010_0 .net "cout", 0 0, L_0000017c64829080;  1 drivers
v0000017c64774af0_0 .net "sum", 0 0, L_0000017c648262b0;  1 drivers
S_0000017c6477fc60 .scope generate, "generate_stormbreaker[6]" "generate_stormbreaker[6]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a5770 .param/l "i" 0 2 14, +C4<0110>;
S_0000017c6477ff80 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6477fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64775bd0_0 .net "a", 0 0, L_0000017c6480d4e0;  1 drivers
v0000017c64775810_0 .net "b", 0 0, L_0000017c6480c360;  1 drivers
v0000017c64774230_0 .net "out", 0 0, L_0000017c6480d3a0;  1 drivers
v0000017c64775d10_0 .net "sel", 0 0, L_0000017c6480c680;  1 drivers
L_0000017c6480d3a0 .functor MUXZ 1, L_0000017c6480d4e0, L_0000017c6480c360, L_0000017c6480c680, C4<>;
S_0000017c6477ee50 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6477fc60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a5330 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64828440 .functor XOR 1, L_0000017c6480e160, L_0000017c6480dbc0, C4<0>, C4<0>;
L_0000017c64829400 .functor BUFZ 1, L_0000017c6480d120, C4<0>, C4<0>, C4<0>;
v0000017c64778bf0_0 .net *"_ivl_48", 0 0, L_0000017c6480e160;  1 drivers
v0000017c647768f0_0 .net *"_ivl_50", 0 0, L_0000017c6480dbc0;  1 drivers
v0000017c64776df0_0 .net *"_ivl_51", 0 0, L_0000017c64828440;  1 drivers
v0000017c64776670_0 .net *"_ivl_59", 0 0, L_0000017c64829400;  1 drivers
v0000017c64777e30_0 .net "a", 3 0, L_0000017c6480e0c0;  1 drivers
v0000017c64777390_0 .net "b", 3 0, L_0000017c6480d6c0;  1 drivers
v0000017c647776b0_0 .net "c", 4 0, L_0000017c6480c540;  1 drivers
v0000017c647780b0_0 .net "cin", 0 0, L_0000017c6480d120;  1 drivers
v0000017c64776c10_0 .net "cout", 0 0, L_0000017c6480bbe0;  1 drivers
v0000017c647771b0_0 .net "p", 0 0, L_0000017c6480bd20;  1 drivers
v0000017c64777890_0 .net "sum", 3 0, L_0000017c6480d940;  1 drivers
v0000017c647786f0_0 .net "t", 3 0, L_0000017c6480d620;  1 drivers
L_0000017c648098e0 .part L_0000017c6480e0c0, 1, 1;
L_0000017c6480baa0 .part L_0000017c6480d6c0, 1, 1;
L_0000017c6480b960 .part L_0000017c6480d620, 0, 1;
L_0000017c64809de0 .part L_0000017c6480e0c0, 2, 1;
L_0000017c64809d40 .part L_0000017c6480d6c0, 2, 1;
L_0000017c64809ca0 .part L_0000017c6480d620, 1, 1;
L_0000017c6480a100 .part L_0000017c6480e0c0, 3, 1;
L_0000017c6480ba00 .part L_0000017c6480d6c0, 3, 1;
L_0000017c6480b8c0 .part L_0000017c6480d620, 2, 1;
L_0000017c6480b500 .part L_0000017c6480e0c0, 0, 1;
L_0000017c6480ace0 .part L_0000017c6480d6c0, 0, 1;
L_0000017c6480ad80 .part L_0000017c6480c540, 0, 1;
L_0000017c6480bb40 .part L_0000017c6480e0c0, 1, 1;
L_0000017c64809520 .part L_0000017c6480d6c0, 1, 1;
L_0000017c64809660 .part L_0000017c6480c540, 1, 1;
L_0000017c64809840 .part L_0000017c6480e0c0, 2, 1;
L_0000017c6480df80 .part L_0000017c6480d6c0, 2, 1;
L_0000017c6480e2a0 .part L_0000017c6480c540, 2, 1;
L_0000017c6480de40 .part L_0000017c6480e0c0, 3, 1;
L_0000017c6480e340 .part L_0000017c6480d6c0, 3, 1;
L_0000017c6480d440 .part L_0000017c6480c540, 3, 1;
L_0000017c6480d940 .concat8 [ 1 1 1 1], L_0000017c64828de0, L_0000017c64828750, L_0000017c648286e0, L_0000017c64829940;
L_0000017c6480d620 .concat8 [ 1 1 1 1], L_0000017c64828440, L_0000017c64828d00, L_0000017c64829780, L_0000017c648298d0;
L_0000017c6480e160 .part L_0000017c6480e0c0, 0, 1;
L_0000017c6480dbc0 .part L_0000017c6480d6c0, 0, 1;
L_0000017c6480bd20 .part L_0000017c6480d620, 3, 1;
LS_0000017c6480c540_0_0 .concat8 [ 1 1 1 1], L_0000017c64829400, L_0000017c64829160, L_0000017c64828b40, L_0000017c648281a0;
LS_0000017c6480c540_0_4 .concat8 [ 1 0 0 0], L_0000017c64829390;
L_0000017c6480c540 .concat8 [ 4 1 0 0], LS_0000017c6480c540_0_0, LS_0000017c6480c540_0_4;
L_0000017c6480bbe0 .part L_0000017c6480c540, 4, 1;
S_0000017c64780750 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a5fb0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64828590 .functor XOR 1, L_0000017c648098e0, L_0000017c6480baa0, C4<0>, C4<0>;
L_0000017c64828d00 .functor AND 1, L_0000017c64828590, L_0000017c6480b960, C4<1>, C4<1>;
v0000017c64775630_0 .net *"_ivl_0", 0 0, L_0000017c648098e0;  1 drivers
v0000017c64775310_0 .net *"_ivl_1", 0 0, L_0000017c6480baa0;  1 drivers
v0000017c64775b30_0 .net *"_ivl_2", 0 0, L_0000017c64828590;  1 drivers
v0000017c64774cd0_0 .net *"_ivl_4", 0 0, L_0000017c6480b960;  1 drivers
v0000017c64774370_0 .net *"_ivl_5", 0 0, L_0000017c64828d00;  1 drivers
S_0000017c647802a0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a57b0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c648290f0 .functor XOR 1, L_0000017c64809de0, L_0000017c64809d40, C4<0>, C4<0>;
L_0000017c64829780 .functor AND 1, L_0000017c648290f0, L_0000017c64809ca0, C4<1>, C4<1>;
v0000017c64774690_0 .net *"_ivl_0", 0 0, L_0000017c64809de0;  1 drivers
v0000017c647745f0_0 .net *"_ivl_1", 0 0, L_0000017c64809d40;  1 drivers
v0000017c647753b0_0 .net *"_ivl_2", 0 0, L_0000017c648290f0;  1 drivers
v0000017c64774730_0 .net *"_ivl_4", 0 0, L_0000017c64809ca0;  1 drivers
v0000017c64776030_0 .net *"_ivl_5", 0 0, L_0000017c64829780;  1 drivers
S_0000017c64780430 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a6030 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64829240 .functor XOR 1, L_0000017c6480a100, L_0000017c6480ba00, C4<0>, C4<0>;
L_0000017c648298d0 .functor AND 1, L_0000017c64829240, L_0000017c6480b8c0, C4<1>, C4<1>;
v0000017c647740f0_0 .net *"_ivl_0", 0 0, L_0000017c6480a100;  1 drivers
v0000017c647747d0_0 .net *"_ivl_1", 0 0, L_0000017c6480ba00;  1 drivers
v0000017c64773e70_0 .net *"_ivl_2", 0 0, L_0000017c64829240;  1 drivers
v0000017c64774870_0 .net *"_ivl_4", 0 0, L_0000017c6480b8c0;  1 drivers
v0000017c64775c70_0 .net *"_ivl_5", 0 0, L_0000017c648298d0;  1 drivers
S_0000017c647805c0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a5db0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c64781950 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647805c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64828670 .functor XOR 1, L_0000017c6480b500, L_0000017c6480ace0, C4<0>, C4<0>;
L_0000017c64828de0 .functor XOR 1, L_0000017c64828670, L_0000017c6480ad80, C4<0>, C4<0>;
L_0000017c648288a0 .functor AND 1, L_0000017c6480b500, L_0000017c6480ace0, C4<1>, C4<1>;
L_0000017c64829320 .functor OR 1, L_0000017c6480b500, L_0000017c6480ace0, C4<0>, C4<0>;
L_0000017c64827e90 .functor AND 1, L_0000017c64829320, L_0000017c6480ad80, C4<1>, C4<1>;
L_0000017c64829160 .functor OR 1, L_0000017c648288a0, L_0000017c64827e90, C4<0>, C4<0>;
v0000017c647742d0_0 .net *"_ivl_0", 0 0, L_0000017c64828670;  1 drivers
v0000017c647758b0_0 .net *"_ivl_4", 0 0, L_0000017c648288a0;  1 drivers
v0000017c64776530_0 .net *"_ivl_6", 0 0, L_0000017c64829320;  1 drivers
v0000017c647762b0_0 .net *"_ivl_8", 0 0, L_0000017c64827e90;  1 drivers
v0000017c647765d0_0 .net "a", 0 0, L_0000017c6480b500;  1 drivers
v0000017c64774910_0 .net "b", 0 0, L_0000017c6480ace0;  1 drivers
v0000017c64774ff0_0 .net "cin", 0 0, L_0000017c6480ad80;  1 drivers
v0000017c647760d0_0 .net "cout", 0 0, L_0000017c64829160;  1 drivers
v0000017c64774410_0 .net "sum", 0 0, L_0000017c64828de0;  1 drivers
S_0000017c647822b0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a58f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647817c0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647822b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64827e20 .functor XOR 1, L_0000017c6480bb40, L_0000017c64809520, C4<0>, C4<0>;
L_0000017c64828750 .functor XOR 1, L_0000017c64827e20, L_0000017c64809660, C4<0>, C4<0>;
L_0000017c64828600 .functor AND 1, L_0000017c6480bb40, L_0000017c64809520, C4<1>, C4<1>;
L_0000017c64829010 .functor OR 1, L_0000017c6480bb40, L_0000017c64809520, C4<0>, C4<0>;
L_0000017c64828bb0 .functor AND 1, L_0000017c64829010, L_0000017c64809660, C4<1>, C4<1>;
L_0000017c64828b40 .functor OR 1, L_0000017c64828600, L_0000017c64828bb0, C4<0>, C4<0>;
v0000017c647756d0_0 .net *"_ivl_0", 0 0, L_0000017c64827e20;  1 drivers
v0000017c64776170_0 .net *"_ivl_4", 0 0, L_0000017c64828600;  1 drivers
v0000017c64776350_0 .net *"_ivl_6", 0 0, L_0000017c64829010;  1 drivers
v0000017c64775450_0 .net *"_ivl_8", 0 0, L_0000017c64828bb0;  1 drivers
v0000017c64774c30_0 .net "a", 0 0, L_0000017c6480bb40;  1 drivers
v0000017c64774a50_0 .net "b", 0 0, L_0000017c64809520;  1 drivers
v0000017c64773f10_0 .net "cin", 0 0, L_0000017c64809660;  1 drivers
v0000017c64774d70_0 .net "cout", 0 0, L_0000017c64828b40;  1 drivers
v0000017c64774e10_0 .net "sum", 0 0, L_0000017c64828750;  1 drivers
S_0000017c64781ae0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a5370 .param/l "k" 0 2 44, +C4<010>;
S_0000017c64782440 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64781ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64827f70 .functor XOR 1, L_0000017c64809840, L_0000017c6480df80, C4<0>, C4<0>;
L_0000017c648286e0 .functor XOR 1, L_0000017c64827f70, L_0000017c6480e2a0, C4<0>, C4<0>;
L_0000017c64828c20 .functor AND 1, L_0000017c64809840, L_0000017c6480df80, C4<1>, C4<1>;
L_0000017c648291d0 .functor OR 1, L_0000017c64809840, L_0000017c6480df80, C4<0>, C4<0>;
L_0000017c648292b0 .functor AND 1, L_0000017c648291d0, L_0000017c6480e2a0, C4<1>, C4<1>;
L_0000017c648281a0 .functor OR 1, L_0000017c64828c20, L_0000017c648292b0, C4<0>, C4<0>;
v0000017c647754f0_0 .net *"_ivl_0", 0 0, L_0000017c64827f70;  1 drivers
v0000017c64775db0_0 .net *"_ivl_4", 0 0, L_0000017c64828c20;  1 drivers
v0000017c64773fb0_0 .net *"_ivl_6", 0 0, L_0000017c648291d0;  1 drivers
v0000017c64775e50_0 .net *"_ivl_8", 0 0, L_0000017c648292b0;  1 drivers
v0000017c64775ef0_0 .net "a", 0 0, L_0000017c64809840;  1 drivers
v0000017c64774eb0_0 .net "b", 0 0, L_0000017c6480df80;  1 drivers
v0000017c64775090_0 .net "cin", 0 0, L_0000017c6480e2a0;  1 drivers
v0000017c64775590_0 .net "cout", 0 0, L_0000017c648281a0;  1 drivers
v0000017c647763f0_0 .net "sum", 0 0, L_0000017c648286e0;  1 drivers
S_0000017c647828f0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6477ee50;
 .timescale 0 0;
P_0000017c646a5e30 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64781c70 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647828f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64828980 .functor XOR 1, L_0000017c6480de40, L_0000017c6480e340, C4<0>, C4<0>;
L_0000017c64829940 .functor XOR 1, L_0000017c64828980, L_0000017c6480d440, C4<0>, C4<0>;
L_0000017c64828210 .functor AND 1, L_0000017c6480de40, L_0000017c6480e340, C4<1>, C4<1>;
L_0000017c64828910 .functor OR 1, L_0000017c6480de40, L_0000017c6480e340, C4<0>, C4<0>;
L_0000017c648295c0 .functor AND 1, L_0000017c64828910, L_0000017c6480d440, C4<1>, C4<1>;
L_0000017c64829390 .functor OR 1, L_0000017c64828210, L_0000017c648295c0, C4<0>, C4<0>;
v0000017c64776490_0 .net *"_ivl_0", 0 0, L_0000017c64828980;  1 drivers
v0000017c64775770_0 .net *"_ivl_4", 0 0, L_0000017c64828210;  1 drivers
v0000017c64775950_0 .net *"_ivl_6", 0 0, L_0000017c64828910;  1 drivers
v0000017c647759f0_0 .net *"_ivl_8", 0 0, L_0000017c648295c0;  1 drivers
v0000017c64775a90_0 .net "a", 0 0, L_0000017c6480de40;  1 drivers
v0000017c64777930_0 .net "b", 0 0, L_0000017c6480e340;  1 drivers
v0000017c64777d90_0 .net "cin", 0 0, L_0000017c6480d440;  1 drivers
v0000017c64776cb0_0 .net "cout", 0 0, L_0000017c64829390;  1 drivers
v0000017c64776a30_0 .net "sum", 0 0, L_0000017c64829940;  1 drivers
S_0000017c64782a80 .scope generate, "generate_stormbreaker[7]" "generate_stormbreaker[7]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a54b0 .param/l "i" 0 2 14, +C4<0111>;
S_0000017c64781e00 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64782a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647779d0_0 .net "a", 0 0, L_0000017c6480cae0;  1 drivers
v0000017c64778470_0 .net "b", 0 0, L_0000017c6480c4a0;  1 drivers
v0000017c64777c50_0 .net "out", 0 0, L_0000017c6480c180;  1 drivers
v0000017c64776d50_0 .net "sel", 0 0, L_0000017c6480c5e0;  1 drivers
L_0000017c6480c180 .functor MUXZ 1, L_0000017c6480cae0, L_0000017c6480c4a0, L_0000017c6480c5e0, C4<>;
S_0000017c64781180 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64782a80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a55b0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482a660 .functor XOR 1, L_0000017c6480d260, L_0000017c6480c7c0, C4<0>, C4<0>;
L_0000017c64829e80 .functor BUFZ 1, L_0000017c6480c040, C4<0>, C4<0>, C4<0>;
v0000017c6477b530_0 .net *"_ivl_48", 0 0, L_0000017c6480d260;  1 drivers
v0000017c647795f0_0 .net *"_ivl_50", 0 0, L_0000017c6480c7c0;  1 drivers
v0000017c647790f0_0 .net *"_ivl_51", 0 0, L_0000017c6482a660;  1 drivers
v0000017c64779f50_0 .net *"_ivl_59", 0 0, L_0000017c64829e80;  1 drivers
v0000017c6477a8b0_0 .net "a", 3 0, L_0000017c6480d8a0;  1 drivers
v0000017c647799b0_0 .net "b", 3 0, L_0000017c6480c400;  1 drivers
v0000017c6477a090_0 .net "c", 4 0, L_0000017c6480d580;  1 drivers
v0000017c6477aef0_0 .net "cin", 0 0, L_0000017c6480c040;  1 drivers
v0000017c6477b350_0 .net "cout", 0 0, L_0000017c6480d800;  1 drivers
v0000017c64779410_0 .net "p", 0 0, L_0000017c6480c220;  1 drivers
v0000017c64779af0_0 .net "sum", 3 0, L_0000017c6480bf00;  1 drivers
v0000017c6477b0d0_0 .net "t", 3 0, L_0000017c6480c900;  1 drivers
L_0000017c6480d1c0 .part L_0000017c6480d8a0, 1, 1;
L_0000017c6480e200 .part L_0000017c6480c400, 1, 1;
L_0000017c6480dc60 .part L_0000017c6480c900, 0, 1;
L_0000017c6480cfe0 .part L_0000017c6480d8a0, 2, 1;
L_0000017c6480da80 .part L_0000017c6480c400, 2, 1;
L_0000017c6480d760 .part L_0000017c6480c900, 1, 1;
L_0000017c6480c9a0 .part L_0000017c6480d8a0, 3, 1;
L_0000017c6480c720 .part L_0000017c6480c400, 3, 1;
L_0000017c6480d080 .part L_0000017c6480c900, 2, 1;
L_0000017c6480bc80 .part L_0000017c6480d8a0, 0, 1;
L_0000017c6480c2c0 .part L_0000017c6480c400, 0, 1;
L_0000017c6480dd00 .part L_0000017c6480d580, 0, 1;
L_0000017c6480bdc0 .part L_0000017c6480d8a0, 1, 1;
L_0000017c6480d300 .part L_0000017c6480c400, 1, 1;
L_0000017c6480be60 .part L_0000017c6480d580, 1, 1;
L_0000017c6480ca40 .part L_0000017c6480d8a0, 2, 1;
L_0000017c6480bfa0 .part L_0000017c6480c400, 2, 1;
L_0000017c6480c0e0 .part L_0000017c6480d580, 2, 1;
L_0000017c6480dda0 .part L_0000017c6480d8a0, 3, 1;
L_0000017c6480e020 .part L_0000017c6480c400, 3, 1;
L_0000017c6480dee0 .part L_0000017c6480d580, 3, 1;
L_0000017c6480bf00 .concat8 [ 1 1 1 1], L_0000017c64828280, L_0000017c64829630, L_0000017c64828f30, L_0000017c648284b0;
L_0000017c6480c900 .concat8 [ 1 1 1 1], L_0000017c6482a660, L_0000017c64829470, L_0000017c648289f0, L_0000017c64828c90;
L_0000017c6480d260 .part L_0000017c6480d8a0, 0, 1;
L_0000017c6480c7c0 .part L_0000017c6480c400, 0, 1;
L_0000017c6480c220 .part L_0000017c6480c900, 3, 1;
LS_0000017c6480d580_0_0 .concat8 [ 1 1 1 1], L_0000017c64829e80, L_0000017c64827fe0, L_0000017c64828e50, L_0000017c64829710;
LS_0000017c6480d580_0_4 .concat8 [ 1 0 0 0], L_0000017c6482b230;
L_0000017c6480d580 .concat8 [ 4 1 0 0], LS_0000017c6480d580_0_0, LS_0000017c6480d580_0_4;
L_0000017c6480d800 .part L_0000017c6480d580, 4, 1;
S_0000017c64781310 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a53b0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648287c0 .functor XOR 1, L_0000017c6480d1c0, L_0000017c6480e200, C4<0>, C4<0>;
L_0000017c64829470 .functor AND 1, L_0000017c648287c0, L_0000017c6480dc60, C4<1>, C4<1>;
v0000017c64777a70_0 .net *"_ivl_0", 0 0, L_0000017c6480d1c0;  1 drivers
v0000017c64776fd0_0 .net *"_ivl_1", 0 0, L_0000017c6480e200;  1 drivers
v0000017c64777b10_0 .net *"_ivl_2", 0 0, L_0000017c648287c0;  1 drivers
v0000017c64776e90_0 .net *"_ivl_4", 0 0, L_0000017c6480dc60;  1 drivers
v0000017c647785b0_0 .net *"_ivl_5", 0 0, L_0000017c64829470;  1 drivers
S_0000017c64781f90 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a56f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64827f00 .functor XOR 1, L_0000017c6480cfe0, L_0000017c6480da80, C4<0>, C4<0>;
L_0000017c648289f0 .functor AND 1, L_0000017c64827f00, L_0000017c6480d760, C4<1>, C4<1>;
v0000017c64776b70_0 .net *"_ivl_0", 0 0, L_0000017c6480cfe0;  1 drivers
v0000017c64778dd0_0 .net *"_ivl_1", 0 0, L_0000017c6480da80;  1 drivers
v0000017c64777070_0 .net *"_ivl_2", 0 0, L_0000017c64827f00;  1 drivers
v0000017c647783d0_0 .net *"_ivl_4", 0 0, L_0000017c6480d760;  1 drivers
v0000017c64776990_0 .net *"_ivl_5", 0 0, L_0000017c648289f0;  1 drivers
S_0000017c64782120 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a6070 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64827db0 .functor XOR 1, L_0000017c6480c9a0, L_0000017c6480c720, C4<0>, C4<0>;
L_0000017c64828c90 .functor AND 1, L_0000017c64827db0, L_0000017c6480d080, C4<1>, C4<1>;
v0000017c64778ab0_0 .net *"_ivl_0", 0 0, L_0000017c6480c9a0;  1 drivers
v0000017c64777bb0_0 .net *"_ivl_1", 0 0, L_0000017c6480c720;  1 drivers
v0000017c64777750_0 .net *"_ivl_2", 0 0, L_0000017c64827db0;  1 drivers
v0000017c64776ad0_0 .net *"_ivl_4", 0 0, L_0000017c6480d080;  1 drivers
v0000017c647772f0_0 .net *"_ivl_5", 0 0, L_0000017c64828c90;  1 drivers
S_0000017c64782c10 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a57f0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647814a0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64782c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64828a60 .functor XOR 1, L_0000017c6480bc80, L_0000017c6480c2c0, C4<0>, C4<0>;
L_0000017c64828280 .functor XOR 1, L_0000017c64828a60, L_0000017c6480dd00, C4<0>, C4<0>;
L_0000017c64828ad0 .functor AND 1, L_0000017c6480bc80, L_0000017c6480c2c0, C4<1>, C4<1>;
L_0000017c648294e0 .functor OR 1, L_0000017c6480bc80, L_0000017c6480c2c0, C4<0>, C4<0>;
L_0000017c64829550 .functor AND 1, L_0000017c648294e0, L_0000017c6480dd00, C4<1>, C4<1>;
L_0000017c64827fe0 .functor OR 1, L_0000017c64828ad0, L_0000017c64829550, C4<0>, C4<0>;
v0000017c64777cf0_0 .net *"_ivl_0", 0 0, L_0000017c64828a60;  1 drivers
v0000017c64777ed0_0 .net *"_ivl_4", 0 0, L_0000017c64828ad0;  1 drivers
v0000017c647788d0_0 .net *"_ivl_6", 0 0, L_0000017c648294e0;  1 drivers
v0000017c64778790_0 .net *"_ivl_8", 0 0, L_0000017c64829550;  1 drivers
v0000017c64777610_0 .net "a", 0 0, L_0000017c6480bc80;  1 drivers
v0000017c64778c90_0 .net "b", 0 0, L_0000017c6480c2c0;  1 drivers
v0000017c64778330_0 .net "cin", 0 0, L_0000017c6480dd00;  1 drivers
v0000017c64776850_0 .net "cout", 0 0, L_0000017c64827fe0;  1 drivers
v0000017c64776710_0 .net "sum", 0 0, L_0000017c64828280;  1 drivers
S_0000017c64781630 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a5830 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647825d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64781630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64828d70 .functor XOR 1, L_0000017c6480bdc0, L_0000017c6480d300, C4<0>, C4<0>;
L_0000017c64829630 .functor XOR 1, L_0000017c64828d70, L_0000017c6480be60, C4<0>, C4<0>;
L_0000017c64828360 .functor AND 1, L_0000017c6480bdc0, L_0000017c6480d300, C4<1>, C4<1>;
L_0000017c64828050 .functor OR 1, L_0000017c6480bdc0, L_0000017c6480d300, C4<0>, C4<0>;
L_0000017c648280c0 .functor AND 1, L_0000017c64828050, L_0000017c6480be60, C4<1>, C4<1>;
L_0000017c64828e50 .functor OR 1, L_0000017c64828360, L_0000017c648280c0, C4<0>, C4<0>;
v0000017c64776f30_0 .net *"_ivl_0", 0 0, L_0000017c64828d70;  1 drivers
v0000017c64777110_0 .net *"_ivl_4", 0 0, L_0000017c64828360;  1 drivers
v0000017c64777250_0 .net *"_ivl_6", 0 0, L_0000017c64828050;  1 drivers
v0000017c64778b50_0 .net *"_ivl_8", 0 0, L_0000017c648280c0;  1 drivers
v0000017c64778510_0 .net "a", 0 0, L_0000017c6480bdc0;  1 drivers
v0000017c64778650_0 .net "b", 0 0, L_0000017c6480d300;  1 drivers
v0000017c64778830_0 .net "cin", 0 0, L_0000017c6480be60;  1 drivers
v0000017c64778d30_0 .net "cout", 0 0, L_0000017c64828e50;  1 drivers
v0000017c64778970_0 .net "sum", 0 0, L_0000017c64829630;  1 drivers
S_0000017c64782760 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a5ef0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c64780e60 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64782760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64828ec0 .functor XOR 1, L_0000017c6480ca40, L_0000017c6480bfa0, C4<0>, C4<0>;
L_0000017c64828f30 .functor XOR 1, L_0000017c64828ec0, L_0000017c6480c0e0, C4<0>, C4<0>;
L_0000017c648296a0 .functor AND 1, L_0000017c6480ca40, L_0000017c6480bfa0, C4<1>, C4<1>;
L_0000017c64828130 .functor OR 1, L_0000017c6480ca40, L_0000017c6480bfa0, C4<0>, C4<0>;
L_0000017c648282f0 .functor AND 1, L_0000017c64828130, L_0000017c6480c0e0, C4<1>, C4<1>;
L_0000017c64829710 .functor OR 1, L_0000017c648296a0, L_0000017c648282f0, C4<0>, C4<0>;
v0000017c64778290_0 .net *"_ivl_0", 0 0, L_0000017c64828ec0;  1 drivers
v0000017c64777430_0 .net *"_ivl_4", 0 0, L_0000017c648296a0;  1 drivers
v0000017c647774d0_0 .net *"_ivl_6", 0 0, L_0000017c64828130;  1 drivers
v0000017c64777570_0 .net *"_ivl_8", 0 0, L_0000017c648282f0;  1 drivers
v0000017c64778010_0 .net "a", 0 0, L_0000017c6480ca40;  1 drivers
v0000017c647777f0_0 .net "b", 0 0, L_0000017c6480bfa0;  1 drivers
v0000017c64777f70_0 .net "cin", 0 0, L_0000017c6480c0e0;  1 drivers
v0000017c647767b0_0 .net "cout", 0 0, L_0000017c64829710;  1 drivers
v0000017c64778150_0 .net "sum", 0 0, L_0000017c64828f30;  1 drivers
S_0000017c64780ff0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64781180;
 .timescale 0 0;
P_0000017c646a60b0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64785c30 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64780ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648283d0 .functor XOR 1, L_0000017c6480dda0, L_0000017c6480e020, C4<0>, C4<0>;
L_0000017c648284b0 .functor XOR 1, L_0000017c648283d0, L_0000017c6480dee0, C4<0>, C4<0>;
L_0000017c64828520 .functor AND 1, L_0000017c6480dda0, L_0000017c6480e020, C4<1>, C4<1>;
L_0000017c6482a7b0 .functor OR 1, L_0000017c6480dda0, L_0000017c6480e020, C4<0>, C4<0>;
L_0000017c6482af20 .functor AND 1, L_0000017c6482a7b0, L_0000017c6480dee0, C4<1>, C4<1>;
L_0000017c6482b230 .functor OR 1, L_0000017c64828520, L_0000017c6482af20, C4<0>, C4<0>;
v0000017c647781f0_0 .net *"_ivl_0", 0 0, L_0000017c648283d0;  1 drivers
v0000017c64778a10_0 .net *"_ivl_4", 0 0, L_0000017c64828520;  1 drivers
v0000017c64778fb0_0 .net *"_ivl_6", 0 0, L_0000017c6482a7b0;  1 drivers
v0000017c64779eb0_0 .net *"_ivl_8", 0 0, L_0000017c6482af20;  1 drivers
v0000017c6477af90_0 .net "a", 0 0, L_0000017c6480dda0;  1 drivers
v0000017c6477b5d0_0 .net "b", 0 0, L_0000017c6480e020;  1 drivers
v0000017c6477a270_0 .net "cin", 0 0, L_0000017c6480dee0;  1 drivers
v0000017c64779050_0 .net "cout", 0 0, L_0000017c6482b230;  1 drivers
v0000017c6477ab30_0 .net "sum", 0 0, L_0000017c648284b0;  1 drivers
S_0000017c647852d0 .scope generate, "generate_stormbreaker[8]" "generate_stormbreaker[8]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a5eb0 .param/l "i" 0 2 14, +C4<01000>;
S_0000017c64784e20 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64779190_0 .net "a", 0 0, L_0000017c64810140;  1 drivers
v0000017c64779370_0 .net "b", 0 0, L_0000017c6480ed40;  1 drivers
v0000017c6477b030_0 .net "out", 0 0, L_0000017c6480eca0;  1 drivers
v0000017c64779ff0_0 .net "sel", 0 0, L_0000017c6480efc0;  1 drivers
L_0000017c6480eca0 .functor MUXZ 1, L_0000017c64810140, L_0000017c6480ed40, L_0000017c6480efc0, C4<>;
S_0000017c64785460 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a52f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482a040 .functor XOR 1, L_0000017c64810960, L_0000017c6480f560, C4<0>, C4<0>;
L_0000017c648299b0 .functor BUFZ 1, L_0000017c6480ff60, C4<0>, C4<0>, C4<0>;
v0000017c6477d6f0_0 .net *"_ivl_48", 0 0, L_0000017c64810960;  1 drivers
v0000017c6477be90_0 .net *"_ivl_50", 0 0, L_0000017c6480f560;  1 drivers
v0000017c6477d8d0_0 .net *"_ivl_51", 0 0, L_0000017c6482a040;  1 drivers
v0000017c6477d010_0 .net *"_ivl_59", 0 0, L_0000017c648299b0;  1 drivers
v0000017c6477bcb0_0 .net "a", 3 0, L_0000017c6480fec0;  1 drivers
v0000017c6477d0b0_0 .net "b", 3 0, L_0000017c6480f920;  1 drivers
v0000017c6477da10_0 .net "c", 4 0, L_0000017c6480ef20;  1 drivers
v0000017c6477c430_0 .net "cin", 0 0, L_0000017c6480ff60;  1 drivers
v0000017c6477c570_0 .net "cout", 0 0, L_0000017c6480e980;  1 drivers
v0000017c6477ca70_0 .net "p", 0 0, L_0000017c6480f9c0;  1 drivers
v0000017c6477c7f0_0 .net "sum", 3 0, L_0000017c6480e8e0;  1 drivers
v0000017c6477b990_0 .net "t", 3 0, L_0000017c6480fe20;  1 drivers
L_0000017c6480d9e0 .part L_0000017c6480fec0, 1, 1;
L_0000017c6480db20 .part L_0000017c6480f920, 1, 1;
L_0000017c6480c860 .part L_0000017c6480fe20, 0, 1;
L_0000017c6480cb80 .part L_0000017c6480fec0, 2, 1;
L_0000017c6480ccc0 .part L_0000017c6480f920, 2, 1;
L_0000017c6480cc20 .part L_0000017c6480fe20, 1, 1;
L_0000017c6480cd60 .part L_0000017c6480fec0, 3, 1;
L_0000017c6480ce00 .part L_0000017c6480f920, 3, 1;
L_0000017c6480cea0 .part L_0000017c6480fe20, 2, 1;
L_0000017c6480cf40 .part L_0000017c6480fec0, 0, 1;
L_0000017c6480f600 .part L_0000017c6480f920, 0, 1;
L_0000017c6480e520 .part L_0000017c6480ef20, 0, 1;
L_0000017c64810a00 .part L_0000017c6480fec0, 1, 1;
L_0000017c648100a0 .part L_0000017c6480f920, 1, 1;
L_0000017c648105a0 .part L_0000017c6480ef20, 1, 1;
L_0000017c64810aa0 .part L_0000017c6480fec0, 2, 1;
L_0000017c6480fd80 .part L_0000017c6480f920, 2, 1;
L_0000017c6480ea20 .part L_0000017c6480ef20, 2, 1;
L_0000017c6480f1a0 .part L_0000017c6480fec0, 3, 1;
L_0000017c6480f2e0 .part L_0000017c6480f920, 3, 1;
L_0000017c6480e7a0 .part L_0000017c6480ef20, 3, 1;
L_0000017c6480e8e0 .concat8 [ 1 1 1 1], L_0000017c64829b70, L_0000017c6482aeb0, L_0000017c64829e10, L_0000017c6482a2e0;
L_0000017c6480fe20 .concat8 [ 1 1 1 1], L_0000017c6482a040, L_0000017c64829a90, L_0000017c6482b460, L_0000017c64829d30;
L_0000017c64810960 .part L_0000017c6480fec0, 0, 1;
L_0000017c6480f560 .part L_0000017c6480f920, 0, 1;
L_0000017c6480f9c0 .part L_0000017c6480fe20, 3, 1;
LS_0000017c6480ef20_0_0 .concat8 [ 1 1 1 1], L_0000017c648299b0, L_0000017c6482a6d0, L_0000017c6482a120, L_0000017c6482a580;
LS_0000017c6480ef20_0_4 .concat8 [ 1 0 0 0], L_0000017c6482af90;
L_0000017c6480ef20 .concat8 [ 4 1 0 0], LS_0000017c6480ef20_0_0, LS_0000017c6480ef20_0_4;
L_0000017c6480e980 .part L_0000017c6480ef20, 4, 1;
S_0000017c64784330 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a5170 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482ae40 .functor XOR 1, L_0000017c6480d9e0, L_0000017c6480db20, C4<0>, C4<0>;
L_0000017c64829a90 .functor AND 1, L_0000017c6482ae40, L_0000017c6480c860, C4<1>, C4<1>;
v0000017c64778e70_0 .net *"_ivl_0", 0 0, L_0000017c6480d9e0;  1 drivers
v0000017c64779b90_0 .net *"_ivl_1", 0 0, L_0000017c6480db20;  1 drivers
v0000017c64778f10_0 .net *"_ivl_2", 0 0, L_0000017c6482ae40;  1 drivers
v0000017c64779c30_0 .net *"_ivl_4", 0 0, L_0000017c6480c860;  1 drivers
v0000017c6477a130_0 .net *"_ivl_5", 0 0, L_0000017c64829a90;  1 drivers
S_0000017c64784b00 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a53f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482a270 .functor XOR 1, L_0000017c6480cb80, L_0000017c6480ccc0, C4<0>, C4<0>;
L_0000017c6482b460 .functor AND 1, L_0000017c6482a270, L_0000017c6480cc20, C4<1>, C4<1>;
v0000017c6477a1d0_0 .net *"_ivl_0", 0 0, L_0000017c6480cb80;  1 drivers
v0000017c6477a310_0 .net *"_ivl_1", 0 0, L_0000017c6480ccc0;  1 drivers
v0000017c64779cd0_0 .net *"_ivl_2", 0 0, L_0000017c6482a270;  1 drivers
v0000017c6477a3b0_0 .net *"_ivl_4", 0 0, L_0000017c6480cc20;  1 drivers
v0000017c64779230_0 .net *"_ivl_5", 0 0, L_0000017c6482b460;  1 drivers
S_0000017c64785aa0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a51b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482a4a0 .functor XOR 1, L_0000017c6480cd60, L_0000017c6480ce00, C4<0>, C4<0>;
L_0000017c64829d30 .functor AND 1, L_0000017c6482a4a0, L_0000017c6480cea0, C4<1>, C4<1>;
v0000017c64779690_0 .net *"_ivl_0", 0 0, L_0000017c6480cd60;  1 drivers
v0000017c6477a450_0 .net *"_ivl_1", 0 0, L_0000017c6480ce00;  1 drivers
v0000017c64779d70_0 .net *"_ivl_2", 0 0, L_0000017c6482a4a0;  1 drivers
v0000017c647792d0_0 .net *"_ivl_4", 0 0, L_0000017c6480cea0;  1 drivers
v0000017c6477a6d0_0 .net *"_ivl_5", 0 0, L_0000017c64829d30;  1 drivers
S_0000017c64783e80 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a5f70 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647844c0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64783e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b070 .functor XOR 1, L_0000017c6480cf40, L_0000017c6480f600, C4<0>, C4<0>;
L_0000017c64829b70 .functor XOR 1, L_0000017c6482b070, L_0000017c6480e520, C4<0>, C4<0>;
L_0000017c6482add0 .functor AND 1, L_0000017c6480cf40, L_0000017c6480f600, C4<1>, C4<1>;
L_0000017c6482a190 .functor OR 1, L_0000017c6480cf40, L_0000017c6480f600, C4<0>, C4<0>;
L_0000017c64829ef0 .functor AND 1, L_0000017c6482a190, L_0000017c6480e520, C4<1>, C4<1>;
L_0000017c6482a6d0 .functor OR 1, L_0000017c6482add0, L_0000017c64829ef0, C4<0>, C4<0>;
v0000017c647794b0_0 .net *"_ivl_0", 0 0, L_0000017c6482b070;  1 drivers
v0000017c6477abd0_0 .net *"_ivl_4", 0 0, L_0000017c6482add0;  1 drivers
v0000017c64779550_0 .net *"_ivl_6", 0 0, L_0000017c6482a190;  1 drivers
v0000017c64779730_0 .net *"_ivl_8", 0 0, L_0000017c64829ef0;  1 drivers
v0000017c647797d0_0 .net "a", 0 0, L_0000017c6480cf40;  1 drivers
v0000017c6477a4f0_0 .net "b", 0 0, L_0000017c6480f600;  1 drivers
v0000017c6477a630_0 .net "cin", 0 0, L_0000017c6480e520;  1 drivers
v0000017c64779870_0 .net "cout", 0 0, L_0000017c6482a6d0;  1 drivers
v0000017c6477a590_0 .net "sum", 0 0, L_0000017c64829b70;  1 drivers
S_0000017c64784010 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a50f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647841a0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64784010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482a200 .functor XOR 1, L_0000017c64810a00, L_0000017c648100a0, C4<0>, C4<0>;
L_0000017c6482aeb0 .functor XOR 1, L_0000017c6482a200, L_0000017c648105a0, C4<0>, C4<0>;
L_0000017c64829da0 .functor AND 1, L_0000017c64810a00, L_0000017c648100a0, C4<1>, C4<1>;
L_0000017c64829fd0 .functor OR 1, L_0000017c64810a00, L_0000017c648100a0, C4<0>, C4<0>;
L_0000017c6482b3f0 .functor AND 1, L_0000017c64829fd0, L_0000017c648105a0, C4<1>, C4<1>;
L_0000017c6482a120 .functor OR 1, L_0000017c64829da0, L_0000017c6482b3f0, C4<0>, C4<0>;
v0000017c64779e10_0 .net *"_ivl_0", 0 0, L_0000017c6482a200;  1 drivers
v0000017c6477ad10_0 .net *"_ivl_4", 0 0, L_0000017c64829da0;  1 drivers
v0000017c6477a770_0 .net *"_ivl_6", 0 0, L_0000017c64829fd0;  1 drivers
v0000017c6477a950_0 .net *"_ivl_8", 0 0, L_0000017c6482b3f0;  1 drivers
v0000017c6477b170_0 .net "a", 0 0, L_0000017c64810a00;  1 drivers
v0000017c64779910_0 .net "b", 0 0, L_0000017c648100a0;  1 drivers
v0000017c6477a810_0 .net "cin", 0 0, L_0000017c648105a0;  1 drivers
v0000017c64779a50_0 .net "cout", 0 0, L_0000017c6482a120;  1 drivers
v0000017c6477ac70_0 .net "sum", 0 0, L_0000017c6482aeb0;  1 drivers
S_0000017c64784650 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a5470 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647855f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64784650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482a900 .functor XOR 1, L_0000017c64810aa0, L_0000017c6480fd80, C4<0>, C4<0>;
L_0000017c64829e10 .functor XOR 1, L_0000017c6482a900, L_0000017c6480ea20, C4<0>, C4<0>;
L_0000017c64829c50 .functor AND 1, L_0000017c64810aa0, L_0000017c6480fd80, C4<1>, C4<1>;
L_0000017c64829b00 .functor OR 1, L_0000017c64810aa0, L_0000017c6480fd80, C4<0>, C4<0>;
L_0000017c64829f60 .functor AND 1, L_0000017c64829b00, L_0000017c6480ea20, C4<1>, C4<1>;
L_0000017c6482a580 .functor OR 1, L_0000017c64829c50, L_0000017c64829f60, C4<0>, C4<0>;
v0000017c6477a9f0_0 .net *"_ivl_0", 0 0, L_0000017c6482a900;  1 drivers
v0000017c6477aa90_0 .net *"_ivl_4", 0 0, L_0000017c64829c50;  1 drivers
v0000017c6477adb0_0 .net *"_ivl_6", 0 0, L_0000017c64829b00;  1 drivers
v0000017c6477b210_0 .net *"_ivl_8", 0 0, L_0000017c64829f60;  1 drivers
v0000017c6477b3f0_0 .net "a", 0 0, L_0000017c64810aa0;  1 drivers
v0000017c6477ae50_0 .net "b", 0 0, L_0000017c6480fd80;  1 drivers
v0000017c6477b2b0_0 .net "cin", 0 0, L_0000017c6480ea20;  1 drivers
v0000017c6477b490_0 .net "cout", 0 0, L_0000017c6482a580;  1 drivers
v0000017c6477c9d0_0 .net "sum", 0 0, L_0000017c64829e10;  1 drivers
S_0000017c647847e0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64785460;
 .timescale 0 0;
P_0000017c646a5130 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64784970 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647847e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b4d0 .functor XOR 1, L_0000017c6480f1a0, L_0000017c6480f2e0, C4<0>, C4<0>;
L_0000017c6482a2e0 .functor XOR 1, L_0000017c6482b4d0, L_0000017c6480e7a0, C4<0>, C4<0>;
L_0000017c6482a510 .functor AND 1, L_0000017c6480f1a0, L_0000017c6480f2e0, C4<1>, C4<1>;
L_0000017c64829be0 .functor OR 1, L_0000017c6480f1a0, L_0000017c6480f2e0, C4<0>, C4<0>;
L_0000017c6482aa50 .functor AND 1, L_0000017c64829be0, L_0000017c6480e7a0, C4<1>, C4<1>;
L_0000017c6482af90 .functor OR 1, L_0000017c6482a510, L_0000017c6482aa50, C4<0>, C4<0>;
v0000017c6477c390_0 .net *"_ivl_0", 0 0, L_0000017c6482b4d0;  1 drivers
v0000017c6477bb70_0 .net *"_ivl_4", 0 0, L_0000017c6482a510;  1 drivers
v0000017c6477ddd0_0 .net *"_ivl_6", 0 0, L_0000017c64829be0;  1 drivers
v0000017c6477c070_0 .net *"_ivl_8", 0 0, L_0000017c6482aa50;  1 drivers
v0000017c6477c4d0_0 .net "a", 0 0, L_0000017c6480f1a0;  1 drivers
v0000017c6477cf70_0 .net "b", 0 0, L_0000017c6480f2e0;  1 drivers
v0000017c6477ba30_0 .net "cin", 0 0, L_0000017c6480e7a0;  1 drivers
v0000017c6477bc10_0 .net "cout", 0 0, L_0000017c6482af90;  1 drivers
v0000017c6477c750_0 .net "sum", 0 0, L_0000017c6482a2e0;  1 drivers
S_0000017c64784c90 .scope generate, "generate_stormbreaker[9]" "generate_stormbreaker[9]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a5870 .param/l "i" 0 2 14, +C4<01001>;
S_0000017c64784fb0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64784c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c6477bad0_0 .net "a", 0 0, L_0000017c6480eb60;  1 drivers
v0000017c6477bd50_0 .net "b", 0 0, L_0000017c6480f740;  1 drivers
v0000017c6477c610_0 .net "out", 0 0, L_0000017c6480eac0;  1 drivers
v0000017c6477c6b0_0 .net "sel", 0 0, L_0000017c6480ec00;  1 drivers
L_0000017c6480eac0 .functor MUXZ 1, L_0000017c6480eb60, L_0000017c6480f740, L_0000017c6480ec00, C4<>;
S_0000017c64785140 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64784c90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a5b30 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482b700 .functor XOR 1, L_0000017c6480f420, L_0000017c648103c0, C4<0>, C4<0>;
L_0000017c6482cce0 .functor BUFZ 1, L_0000017c6480f880, C4<0>, C4<0>, C4<0>;
v0000017c6477e050_0 .net *"_ivl_48", 0 0, L_0000017c6480f420;  1 drivers
v0000017c6477e410_0 .net *"_ivl_50", 0 0, L_0000017c648103c0;  1 drivers
v0000017c6477e4b0_0 .net *"_ivl_51", 0 0, L_0000017c6482b700;  1 drivers
v0000017c6477e910_0 .net *"_ivl_59", 0 0, L_0000017c6482cce0;  1 drivers
v0000017c6477e9b0_0 .net "a", 3 0, L_0000017c6480e660;  1 drivers
v0000017c6477e550_0 .net "b", 3 0, L_0000017c6480e700;  1 drivers
v0000017c6477e5f0_0 .net "c", 4 0, L_0000017c64810500;  1 drivers
v0000017c6477e870_0 .net "cin", 0 0, L_0000017c6480f880;  1 drivers
v0000017c6477ea50_0 .net "cout", 0 0, L_0000017c6480f060;  1 drivers
v0000017c6477eaf0_0 .net "p", 0 0, L_0000017c6480e480;  1 drivers
v0000017c6477eb90_0 .net "sum", 3 0, L_0000017c648101e0;  1 drivers
v0000017c64770db0_0 .net "t", 3 0, L_0000017c64810320;  1 drivers
L_0000017c648108c0 .part L_0000017c6480e660, 1, 1;
L_0000017c648106e0 .part L_0000017c6480e700, 1, 1;
L_0000017c64810b40 .part L_0000017c64810320, 0, 1;
L_0000017c64810820 .part L_0000017c6480e660, 2, 1;
L_0000017c6480fba0 .part L_0000017c6480e700, 2, 1;
L_0000017c64810640 .part L_0000017c64810320, 1, 1;
L_0000017c64810460 .part L_0000017c6480e660, 3, 1;
L_0000017c64810000 .part L_0000017c6480e700, 3, 1;
L_0000017c6480f240 .part L_0000017c64810320, 2, 1;
L_0000017c64810780 .part L_0000017c6480e660, 0, 1;
L_0000017c6480f380 .part L_0000017c6480e700, 0, 1;
L_0000017c6480fc40 .part L_0000017c64810500, 0, 1;
L_0000017c6480e5c0 .part L_0000017c6480e660, 1, 1;
L_0000017c6480e840 .part L_0000017c6480e700, 1, 1;
L_0000017c64810280 .part L_0000017c64810500, 1, 1;
L_0000017c6480fce0 .part L_0000017c6480e660, 2, 1;
L_0000017c6480ede0 .part L_0000017c6480e700, 2, 1;
L_0000017c6480fa60 .part L_0000017c64810500, 2, 1;
L_0000017c6480ee80 .part L_0000017c6480e660, 3, 1;
L_0000017c6480e3e0 .part L_0000017c6480e700, 3, 1;
L_0000017c6480f6a0 .part L_0000017c64810500, 3, 1;
L_0000017c648101e0 .concat8 [ 1 1 1 1], L_0000017c6482a740, L_0000017c6482a890, L_0000017c6482a5f0, L_0000017c6482b150;
L_0000017c64810320 .concat8 [ 1 1 1 1], L_0000017c6482b700, L_0000017c6482a0b0, L_0000017c6482b310, L_0000017c6482a350;
L_0000017c6480f420 .part L_0000017c6480e660, 0, 1;
L_0000017c648103c0 .part L_0000017c6480e700, 0, 1;
L_0000017c6480e480 .part L_0000017c64810320, 3, 1;
LS_0000017c64810500_0_0 .concat8 [ 1 1 1 1], L_0000017c6482cce0, L_0000017c6482a430, L_0000017c6482aac0, L_0000017c6482ad60;
LS_0000017c64810500_0_4 .concat8 [ 1 0 0 0], L_0000017c6482cea0;
L_0000017c64810500 .concat8 [ 4 1 0 0], LS_0000017c64810500_0_0, LS_0000017c64810500_0_4;
L_0000017c6480f060 .part L_0000017c64810500, 4, 1;
S_0000017c64785780 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a51f0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482aba0 .functor XOR 1, L_0000017c648108c0, L_0000017c648106e0, C4<0>, C4<0>;
L_0000017c6482a0b0 .functor AND 1, L_0000017c6482aba0, L_0000017c64810b40, C4<1>, C4<1>;
v0000017c6477d330_0 .net *"_ivl_0", 0 0, L_0000017c648108c0;  1 drivers
v0000017c6477bdf0_0 .net *"_ivl_1", 0 0, L_0000017c648106e0;  1 drivers
v0000017c6477bf30_0 .net *"_ivl_2", 0 0, L_0000017c6482aba0;  1 drivers
v0000017c6477db50_0 .net *"_ivl_4", 0 0, L_0000017c64810b40;  1 drivers
v0000017c6477d1f0_0 .net *"_ivl_5", 0 0, L_0000017c6482a0b0;  1 drivers
S_0000017c64785910 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a59f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64829a20 .functor XOR 1, L_0000017c64810820, L_0000017c6480fba0, C4<0>, C4<0>;
L_0000017c6482b310 .functor AND 1, L_0000017c64829a20, L_0000017c64810640, C4<1>, C4<1>;
v0000017c6477c890_0 .net *"_ivl_0", 0 0, L_0000017c64810820;  1 drivers
v0000017c6477bfd0_0 .net *"_ivl_1", 0 0, L_0000017c6480fba0;  1 drivers
v0000017c6477d790_0 .net *"_ivl_2", 0 0, L_0000017c64829a20;  1 drivers
v0000017c6477c930_0 .net *"_ivl_4", 0 0, L_0000017c64810640;  1 drivers
v0000017c6477cb10_0 .net *"_ivl_5", 0 0, L_0000017c6482b310;  1 drivers
S_0000017c64787600 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a5a30 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64829cc0 .functor XOR 1, L_0000017c64810460, L_0000017c64810000, C4<0>, C4<0>;
L_0000017c6482a350 .functor AND 1, L_0000017c64829cc0, L_0000017c6480f240, C4<1>, C4<1>;
v0000017c6477c110_0 .net *"_ivl_0", 0 0, L_0000017c64810460;  1 drivers
v0000017c6477c1b0_0 .net *"_ivl_1", 0 0, L_0000017c64810000;  1 drivers
v0000017c6477c250_0 .net *"_ivl_2", 0 0, L_0000017c64829cc0;  1 drivers
v0000017c6477d830_0 .net *"_ivl_4", 0 0, L_0000017c6480f240;  1 drivers
v0000017c6477b670_0 .net *"_ivl_5", 0 0, L_0000017c6482a350;  1 drivers
S_0000017c64786660 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a5a70 .param/l "k" 0 2 44, +C4<00>;
S_0000017c64786020 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64786660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482a3c0 .functor XOR 1, L_0000017c64810780, L_0000017c6480f380, C4<0>, C4<0>;
L_0000017c6482a740 .functor XOR 1, L_0000017c6482a3c0, L_0000017c6480fc40, C4<0>, C4<0>;
L_0000017c6482b1c0 .functor AND 1, L_0000017c64810780, L_0000017c6480f380, C4<1>, C4<1>;
L_0000017c6482b540 .functor OR 1, L_0000017c64810780, L_0000017c6480f380, C4<0>, C4<0>;
L_0000017c6482ac10 .functor AND 1, L_0000017c6482b540, L_0000017c6480fc40, C4<1>, C4<1>;
L_0000017c6482a430 .functor OR 1, L_0000017c6482b1c0, L_0000017c6482ac10, C4<0>, C4<0>;
v0000017c6477cbb0_0 .net *"_ivl_0", 0 0, L_0000017c6482a3c0;  1 drivers
v0000017c6477dab0_0 .net *"_ivl_4", 0 0, L_0000017c6482b1c0;  1 drivers
v0000017c6477b710_0 .net *"_ivl_6", 0 0, L_0000017c6482b540;  1 drivers
v0000017c6477cc50_0 .net *"_ivl_8", 0 0, L_0000017c6482ac10;  1 drivers
v0000017c6477ccf0_0 .net "a", 0 0, L_0000017c64810780;  1 drivers
v0000017c6477dd30_0 .net "b", 0 0, L_0000017c6480f380;  1 drivers
v0000017c6477dbf0_0 .net "cin", 0 0, L_0000017c6480fc40;  1 drivers
v0000017c6477c2f0_0 .net "cout", 0 0, L_0000017c6482a430;  1 drivers
v0000017c6477cd90_0 .net "sum", 0 0, L_0000017c6482a740;  1 drivers
S_0000017c64786340 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a5ab0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c64786b10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64786340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482a820 .functor XOR 1, L_0000017c6480e5c0, L_0000017c6480e840, C4<0>, C4<0>;
L_0000017c6482a890 .functor XOR 1, L_0000017c6482a820, L_0000017c64810280, C4<0>, C4<0>;
L_0000017c6482a970 .functor AND 1, L_0000017c6480e5c0, L_0000017c6480e840, C4<1>, C4<1>;
L_0000017c6482a9e0 .functor OR 1, L_0000017c6480e5c0, L_0000017c6480e840, C4<0>, C4<0>;
L_0000017c6482b000 .functor AND 1, L_0000017c6482a9e0, L_0000017c64810280, C4<1>, C4<1>;
L_0000017c6482aac0 .functor OR 1, L_0000017c6482a970, L_0000017c6482b000, C4<0>, C4<0>;
v0000017c6477d970_0 .net *"_ivl_0", 0 0, L_0000017c6482a820;  1 drivers
v0000017c6477dc90_0 .net *"_ivl_4", 0 0, L_0000017c6482a970;  1 drivers
v0000017c6477ce30_0 .net *"_ivl_6", 0 0, L_0000017c6482a9e0;  1 drivers
v0000017c6477d3d0_0 .net *"_ivl_8", 0 0, L_0000017c6482b000;  1 drivers
v0000017c6477b7b0_0 .net "a", 0 0, L_0000017c6480e5c0;  1 drivers
v0000017c6477ced0_0 .net "b", 0 0, L_0000017c6480e840;  1 drivers
v0000017c6477d150_0 .net "cin", 0 0, L_0000017c64810280;  1 drivers
v0000017c6477d290_0 .net "cout", 0 0, L_0000017c6482aac0;  1 drivers
v0000017c6477d470_0 .net "sum", 0 0, L_0000017c6482a890;  1 drivers
S_0000017c64787150 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a5af0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c64787790 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64787150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b2a0 .functor XOR 1, L_0000017c6480fce0, L_0000017c6480ede0, C4<0>, C4<0>;
L_0000017c6482a5f0 .functor XOR 1, L_0000017c6482b2a0, L_0000017c6480fa60, C4<0>, C4<0>;
L_0000017c6482ab30 .functor AND 1, L_0000017c6480fce0, L_0000017c6480ede0, C4<1>, C4<1>;
L_0000017c6482ac80 .functor OR 1, L_0000017c6480fce0, L_0000017c6480ede0, C4<0>, C4<0>;
L_0000017c6482acf0 .functor AND 1, L_0000017c6482ac80, L_0000017c6480fa60, C4<1>, C4<1>;
L_0000017c6482ad60 .functor OR 1, L_0000017c6482ab30, L_0000017c6482acf0, C4<0>, C4<0>;
v0000017c6477d510_0 .net *"_ivl_0", 0 0, L_0000017c6482b2a0;  1 drivers
v0000017c6477b850_0 .net *"_ivl_4", 0 0, L_0000017c6482ab30;  1 drivers
v0000017c6477d5b0_0 .net *"_ivl_6", 0 0, L_0000017c6482ac80;  1 drivers
v0000017c6477d650_0 .net *"_ivl_8", 0 0, L_0000017c6482acf0;  1 drivers
v0000017c6477b8f0_0 .net "a", 0 0, L_0000017c6480fce0;  1 drivers
v0000017c6477de70_0 .net "b", 0 0, L_0000017c6480ede0;  1 drivers
v0000017c6477ecd0_0 .net "cin", 0 0, L_0000017c6480fa60;  1 drivers
v0000017c6477e690_0 .net "cout", 0 0, L_0000017c6482ad60;  1 drivers
v0000017c6477e7d0_0 .net "sum", 0 0, L_0000017c6482a5f0;  1 drivers
S_0000017c64787920 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64785140;
 .timescale 0 0;
P_0000017c646a5b70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647864d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64787920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b0e0 .functor XOR 1, L_0000017c6480ee80, L_0000017c6480e3e0, C4<0>, C4<0>;
L_0000017c6482b150 .functor XOR 1, L_0000017c6482b0e0, L_0000017c6480f6a0, C4<0>, C4<0>;
L_0000017c6482b380 .functor AND 1, L_0000017c6480ee80, L_0000017c6480e3e0, C4<1>, C4<1>;
L_0000017c6482cff0 .functor OR 1, L_0000017c6480ee80, L_0000017c6480e3e0, C4<0>, C4<0>;
L_0000017c6482c3b0 .functor AND 1, L_0000017c6482cff0, L_0000017c6480f6a0, C4<1>, C4<1>;
L_0000017c6482cea0 .functor OR 1, L_0000017c6482b380, L_0000017c6482c3b0, C4<0>, C4<0>;
v0000017c6477ec30_0 .net *"_ivl_0", 0 0, L_0000017c6482b0e0;  1 drivers
v0000017c6477e2d0_0 .net *"_ivl_4", 0 0, L_0000017c6482b380;  1 drivers
v0000017c6477e730_0 .net *"_ivl_6", 0 0, L_0000017c6482cff0;  1 drivers
v0000017c6477df10_0 .net *"_ivl_8", 0 0, L_0000017c6482c3b0;  1 drivers
v0000017c6477e0f0_0 .net "a", 0 0, L_0000017c6480ee80;  1 drivers
v0000017c6477e190_0 .net "b", 0 0, L_0000017c6480e3e0;  1 drivers
v0000017c6477e230_0 .net "cin", 0 0, L_0000017c6480f6a0;  1 drivers
v0000017c6477e370_0 .net "cout", 0 0, L_0000017c6482cea0;  1 drivers
v0000017c6477dfb0_0 .net "sum", 0 0, L_0000017c6482b150;  1 drivers
S_0000017c64787ab0 .scope generate, "generate_stormbreaker[10]" "generate_stormbreaker[10]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a59b0 .param/l "i" 0 2 14, +C4<01010>;
S_0000017c647867f0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64787ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c6476f370_0 .net "a", 0 0, L_0000017c64812760;  1 drivers
v0000017c647708b0_0 .net "b", 0 0, L_0000017c64812da0;  1 drivers
v0000017c647710d0_0 .net "out", 0 0, L_0000017c64811ae0;  1 drivers
v0000017c6476f410_0 .net "sel", 0 0, L_0000017c64811d60;  1 drivers
L_0000017c64811ae0 .functor MUXZ 1, L_0000017c64812760, L_0000017c64812da0, L_0000017c64811d60, C4<>;
S_0000017c647861b0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64787ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a5bf0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482b620 .functor XOR 1, L_0000017c64811720, L_0000017c64812080, C4<0>, C4<0>;
L_0000017c6482b690 .functor BUFZ 1, L_0000017c648123a0, C4<0>, C4<0>, C4<0>;
v0000017c64770c70_0 .net *"_ivl_48", 0 0, L_0000017c64811720;  1 drivers
v0000017c64770e50_0 .net *"_ivl_50", 0 0, L_0000017c64812080;  1 drivers
v0000017c64770f90_0 .net *"_ivl_51", 0 0, L_0000017c6482b620;  1 drivers
v0000017c64771030_0 .net *"_ivl_59", 0 0, L_0000017c6482b690;  1 drivers
v0000017c64771170_0 .net "a", 3 0, L_0000017c64812a80;  1 drivers
v0000017c64771210_0 .net "b", 3 0, L_0000017c64812b20;  1 drivers
v0000017c647712b0_0 .net "c", 4 0, L_0000017c64811360;  1 drivers
v0000017c64771350_0 .net "cin", 0 0, L_0000017c648123a0;  1 drivers
v0000017c6478c5a0_0 .net "cout", 0 0, L_0000017c64813020;  1 drivers
v0000017c6478b740_0 .net "p", 0 0, L_0000017c648130c0;  1 drivers
v0000017c6478bc40_0 .net "sum", 3 0, L_0000017c64812120;  1 drivers
v0000017c6478ab60_0 .net "t", 3 0, L_0000017c64813200;  1 drivers
L_0000017c6480f100 .part L_0000017c64812a80, 1, 1;
L_0000017c6480f4c0 .part L_0000017c64812b20, 1, 1;
L_0000017c6480f7e0 .part L_0000017c64813200, 0, 1;
L_0000017c6480fb00 .part L_0000017c64812a80, 2, 1;
L_0000017c64813160 .part L_0000017c64812b20, 2, 1;
L_0000017c64811900 .part L_0000017c64813200, 1, 1;
L_0000017c64811220 .part L_0000017c64812a80, 3, 1;
L_0000017c64812800 .part L_0000017c64812b20, 3, 1;
L_0000017c64811c20 .part L_0000017c64813200, 2, 1;
L_0000017c64811180 .part L_0000017c64812a80, 0, 1;
L_0000017c648128a0 .part L_0000017c64812b20, 0, 1;
L_0000017c64811f40 .part L_0000017c64811360, 0, 1;
L_0000017c64810f00 .part L_0000017c64812a80, 1, 1;
L_0000017c64811860 .part L_0000017c64812b20, 1, 1;
L_0000017c64811ea0 .part L_0000017c64811360, 1, 1;
L_0000017c648119a0 .part L_0000017c64812a80, 2, 1;
L_0000017c64812940 .part L_0000017c64812b20, 2, 1;
L_0000017c64811fe0 .part L_0000017c64811360, 2, 1;
L_0000017c648129e0 .part L_0000017c64812a80, 3, 1;
L_0000017c648112c0 .part L_0000017c64812b20, 3, 1;
L_0000017c648110e0 .part L_0000017c64811360, 3, 1;
L_0000017c64812120 .concat8 [ 1 1 1 1], L_0000017c6482c960, L_0000017c6482cc70, L_0000017c6482ce30, L_0000017c6482c8f0;
L_0000017c64813200 .concat8 [ 1 1 1 1], L_0000017c6482b620, L_0000017c6482c730, L_0000017c6482d0d0, L_0000017c6482c810;
L_0000017c64811720 .part L_0000017c64812a80, 0, 1;
L_0000017c64812080 .part L_0000017c64812b20, 0, 1;
L_0000017c648130c0 .part L_0000017c64813200, 3, 1;
LS_0000017c64811360_0_0 .concat8 [ 1 1 1 1], L_0000017c6482b690, L_0000017c6482cdc0, L_0000017c6482bb60, L_0000017c6482c2d0;
LS_0000017c64811360_0_4 .concat8 [ 1 0 0 0], L_0000017c6482bd90;
L_0000017c64811360 .concat8 [ 4 1 0 0], LS_0000017c64811360_0_0, LS_0000017c64811360_0_4;
L_0000017c64813020 .part L_0000017c64811360, 4, 1;
S_0000017c64786ca0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a66b0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482c500 .functor XOR 1, L_0000017c6480f100, L_0000017c6480f4c0, C4<0>, C4<0>;
L_0000017c6482c730 .functor AND 1, L_0000017c6482c500, L_0000017c6480f7e0, C4<1>, C4<1>;
v0000017c64770770_0 .net *"_ivl_0", 0 0, L_0000017c6480f100;  1 drivers
v0000017c6476f4b0_0 .net *"_ivl_1", 0 0, L_0000017c6480f4c0;  1 drivers
v0000017c6476f550_0 .net *"_ivl_2", 0 0, L_0000017c6482c500;  1 drivers
v0000017c6476efb0_0 .net *"_ivl_4", 0 0, L_0000017c6480f7e0;  1 drivers
v0000017c64770ef0_0 .net *"_ivl_5", 0 0, L_0000017c6482c730;  1 drivers
S_0000017c64786980 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a6eb0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482d140 .functor XOR 1, L_0000017c6480fb00, L_0000017c64813160, C4<0>, C4<0>;
L_0000017c6482d0d0 .functor AND 1, L_0000017c6482d140, L_0000017c64811900, C4<1>, C4<1>;
v0000017c64770810_0 .net *"_ivl_0", 0 0, L_0000017c6480fb00;  1 drivers
v0000017c64770130_0 .net *"_ivl_1", 0 0, L_0000017c64813160;  1 drivers
v0000017c6476ff50_0 .net *"_ivl_2", 0 0, L_0000017c6482d140;  1 drivers
v0000017c6476f5f0_0 .net *"_ivl_4", 0 0, L_0000017c64811900;  1 drivers
v0000017c6476fb90_0 .net *"_ivl_5", 0 0, L_0000017c6482d0d0;  1 drivers
S_0000017c64787c40 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a6230 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482c110 .functor XOR 1, L_0000017c64811220, L_0000017c64812800, C4<0>, C4<0>;
L_0000017c6482c810 .functor AND 1, L_0000017c6482c110, L_0000017c64811c20, C4<1>, C4<1>;
v0000017c6476f910_0 .net *"_ivl_0", 0 0, L_0000017c64811220;  1 drivers
v0000017c6476f190_0 .net *"_ivl_1", 0 0, L_0000017c64812800;  1 drivers
v0000017c647713f0_0 .net *"_ivl_2", 0 0, L_0000017c6482c110;  1 drivers
v0000017c6476f050_0 .net *"_ivl_4", 0 0, L_0000017c64811c20;  1 drivers
v0000017c6476fc30_0 .net *"_ivl_5", 0 0, L_0000017c6482c810;  1 drivers
S_0000017c64785e90 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a64b0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647872e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64785e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482c490 .functor XOR 1, L_0000017c64811180, L_0000017c648128a0, C4<0>, C4<0>;
L_0000017c6482c960 .functor XOR 1, L_0000017c6482c490, L_0000017c64811f40, C4<0>, C4<0>;
L_0000017c6482cd50 .functor AND 1, L_0000017c64811180, L_0000017c648128a0, C4<1>, C4<1>;
L_0000017c6482cf80 .functor OR 1, L_0000017c64811180, L_0000017c648128a0, C4<0>, C4<0>;
L_0000017c6482bbd0 .functor AND 1, L_0000017c6482cf80, L_0000017c64811f40, C4<1>, C4<1>;
L_0000017c6482cdc0 .functor OR 1, L_0000017c6482cd50, L_0000017c6482bbd0, C4<0>, C4<0>;
v0000017c647706d0_0 .net *"_ivl_0", 0 0, L_0000017c6482c490;  1 drivers
v0000017c64771490_0 .net *"_ivl_4", 0 0, L_0000017c6482cd50;  1 drivers
v0000017c64770450_0 .net *"_ivl_6", 0 0, L_0000017c6482cf80;  1 drivers
v0000017c64770d10_0 .net *"_ivl_8", 0 0, L_0000017c6482bbd0;  1 drivers
v0000017c64771530_0 .net "a", 0 0, L_0000017c64811180;  1 drivers
v0000017c647715d0_0 .net "b", 0 0, L_0000017c648128a0;  1 drivers
v0000017c64770b30_0 .net "cin", 0 0, L_0000017c64811f40;  1 drivers
v0000017c6476f690_0 .net "cout", 0 0, L_0000017c6482cdc0;  1 drivers
v0000017c6476f730_0 .net "sum", 0 0, L_0000017c6482c960;  1 drivers
S_0000017c64786e30 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a6470 .param/l "k" 0 2 44, +C4<01>;
S_0000017c64786fc0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64786e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b9a0 .functor XOR 1, L_0000017c64810f00, L_0000017c64811860, C4<0>, C4<0>;
L_0000017c6482cc70 .functor XOR 1, L_0000017c6482b9a0, L_0000017c64811ea0, C4<0>, C4<0>;
L_0000017c6482c1f0 .functor AND 1, L_0000017c64810f00, L_0000017c64811860, C4<1>, C4<1>;
L_0000017c6482c180 .functor OR 1, L_0000017c64810f00, L_0000017c64811860, C4<0>, C4<0>;
L_0000017c6482cf10 .functor AND 1, L_0000017c6482c180, L_0000017c64811ea0, C4<1>, C4<1>;
L_0000017c6482bb60 .functor OR 1, L_0000017c6482c1f0, L_0000017c6482cf10, C4<0>, C4<0>;
v0000017c6476f870_0 .net *"_ivl_0", 0 0, L_0000017c6482b9a0;  1 drivers
v0000017c64770a90_0 .net *"_ivl_4", 0 0, L_0000017c6482c1f0;  1 drivers
v0000017c6476f7d0_0 .net *"_ivl_6", 0 0, L_0000017c6482c180;  1 drivers
v0000017c6476f9b0_0 .net *"_ivl_8", 0 0, L_0000017c6482cf10;  1 drivers
v0000017c6476fa50_0 .net "a", 0 0, L_0000017c64810f00;  1 drivers
v0000017c6476ee70_0 .net "b", 0 0, L_0000017c64811860;  1 drivers
v0000017c6476f230_0 .net "cin", 0 0, L_0000017c64811ea0;  1 drivers
v0000017c6476faf0_0 .net "cout", 0 0, L_0000017c6482bb60;  1 drivers
v0000017c6476ef10_0 .net "sum", 0 0, L_0000017c6482cc70;  1 drivers
S_0000017c64787470 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a6ef0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647892f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64787470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482c880 .functor XOR 1, L_0000017c648119a0, L_0000017c64812940, C4<0>, C4<0>;
L_0000017c6482ce30 .functor XOR 1, L_0000017c6482c880, L_0000017c64811fe0, C4<0>, C4<0>;
L_0000017c6482cb90 .functor AND 1, L_0000017c648119a0, L_0000017c64812940, C4<1>, C4<1>;
L_0000017c6482d060 .functor OR 1, L_0000017c648119a0, L_0000017c64812940, C4<0>, C4<0>;
L_0000017c6482bc40 .functor AND 1, L_0000017c6482d060, L_0000017c64811fe0, C4<1>, C4<1>;
L_0000017c6482c2d0 .functor OR 1, L_0000017c6482cb90, L_0000017c6482bc40, C4<0>, C4<0>;
v0000017c6476f2d0_0 .net *"_ivl_0", 0 0, L_0000017c6482c880;  1 drivers
v0000017c6476f0f0_0 .net *"_ivl_4", 0 0, L_0000017c6482cb90;  1 drivers
v0000017c6476fcd0_0 .net *"_ivl_6", 0 0, L_0000017c6482d060;  1 drivers
v0000017c6476fd70_0 .net *"_ivl_8", 0 0, L_0000017c6482bc40;  1 drivers
v0000017c6476fe10_0 .net "a", 0 0, L_0000017c648119a0;  1 drivers
v0000017c6476feb0_0 .net "b", 0 0, L_0000017c64812940;  1 drivers
v0000017c64770310_0 .net "cin", 0 0, L_0000017c64811fe0;  1 drivers
v0000017c6476fff0_0 .net "cout", 0 0, L_0000017c6482c2d0;  1 drivers
v0000017c64770090_0 .net "sum", 0 0, L_0000017c6482ce30;  1 drivers
S_0000017c64789610 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647861b0;
 .timescale 0 0;
P_0000017c646a65f0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64788cb0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64789610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482bcb0 .functor XOR 1, L_0000017c648129e0, L_0000017c648112c0, C4<0>, C4<0>;
L_0000017c6482c8f0 .functor XOR 1, L_0000017c6482bcb0, L_0000017c648110e0, C4<0>, C4<0>;
L_0000017c6482b8c0 .functor AND 1, L_0000017c648129e0, L_0000017c648112c0, C4<1>, C4<1>;
L_0000017c6482b5b0 .functor OR 1, L_0000017c648129e0, L_0000017c648112c0, C4<0>, C4<0>;
L_0000017c6482c030 .functor AND 1, L_0000017c6482b5b0, L_0000017c648110e0, C4<1>, C4<1>;
L_0000017c6482bd90 .functor OR 1, L_0000017c6482b8c0, L_0000017c6482c030, C4<0>, C4<0>;
v0000017c647701d0_0 .net *"_ivl_0", 0 0, L_0000017c6482bcb0;  1 drivers
v0000017c64770bd0_0 .net *"_ivl_4", 0 0, L_0000017c6482b8c0;  1 drivers
v0000017c64770270_0 .net *"_ivl_6", 0 0, L_0000017c6482b5b0;  1 drivers
v0000017c647703b0_0 .net *"_ivl_8", 0 0, L_0000017c6482c030;  1 drivers
v0000017c647704f0_0 .net "a", 0 0, L_0000017c648129e0;  1 drivers
v0000017c64770590_0 .net "b", 0 0, L_0000017c648112c0;  1 drivers
v0000017c64770630_0 .net "cin", 0 0, L_0000017c648110e0;  1 drivers
v0000017c64770950_0 .net "cout", 0 0, L_0000017c6482bd90;  1 drivers
v0000017c647709f0_0 .net "sum", 0 0, L_0000017c6482c8f0;  1 drivers
S_0000017c647897a0 .scope generate, "generate_stormbreaker[11]" "generate_stormbreaker[11]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a5c30 .param/l "i" 0 2 14, +C4<01011>;
S_0000017c64788350 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647897a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c6478b7e0_0 .net "a", 0 0, L_0000017c648117c0;  1 drivers
v0000017c6478bce0_0 .net "b", 0 0, L_0000017c64813520;  1 drivers
v0000017c6478b880_0 .net "out", 0 0, L_0000017c648115e0;  1 drivers
v0000017c6478a2a0_0 .net "sel", 0 0, L_0000017c64814380;  1 drivers
L_0000017c648115e0 .functor MUXZ 1, L_0000017c648117c0, L_0000017c64813520, L_0000017c64814380, C4<>;
S_0000017c64787ea0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647897a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7070 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482e4f0 .functor XOR 1, L_0000017c64810d20, L_0000017c64810dc0, C4<0>, C4<0>;
L_0000017c6482d370 .functor BUFZ 1, L_0000017c64812580, C4<0>, C4<0>, C4<0>;
v0000017c6478b6a0_0 .net *"_ivl_48", 0 0, L_0000017c64810d20;  1 drivers
v0000017c6478c500_0 .net *"_ivl_50", 0 0, L_0000017c64810dc0;  1 drivers
v0000017c6478a0c0_0 .net *"_ivl_51", 0 0, L_0000017c6482e4f0;  1 drivers
v0000017c6478a160_0 .net *"_ivl_59", 0 0, L_0000017c6482d370;  1 drivers
v0000017c6478a3e0_0 .net "a", 3 0, L_0000017c64810fa0;  1 drivers
v0000017c6478d360_0 .net "b", 3 0, L_0000017c64811040;  1 drivers
v0000017c6478c8c0_0 .net "c", 4 0, L_0000017c648124e0;  1 drivers
v0000017c6478d4a0_0 .net "cin", 0 0, L_0000017c64812580;  1 drivers
v0000017c6478e3a0_0 .net "cout", 0 0, L_0000017c64811540;  1 drivers
v0000017c6478dae0_0 .net "p", 0 0, L_0000017c64810e60;  1 drivers
v0000017c6478d040_0 .net "sum", 3 0, L_0000017c648114a0;  1 drivers
v0000017c6478d680_0 .net "t", 3 0, L_0000017c648126c0;  1 drivers
L_0000017c64812bc0 .part L_0000017c64810fa0, 1, 1;
L_0000017c64811a40 .part L_0000017c64811040, 1, 1;
L_0000017c64812440 .part L_0000017c648126c0, 0, 1;
L_0000017c648132a0 .part L_0000017c64810fa0, 2, 1;
L_0000017c64811b80 .part L_0000017c64811040, 2, 1;
L_0000017c64812c60 .part L_0000017c648126c0, 1, 1;
L_0000017c64812d00 .part L_0000017c64810fa0, 3, 1;
L_0000017c64811cc0 .part L_0000017c64811040, 3, 1;
L_0000017c64812e40 .part L_0000017c648126c0, 2, 1;
L_0000017c648121c0 .part L_0000017c64810fa0, 0, 1;
L_0000017c64812ee0 .part L_0000017c64811040, 0, 1;
L_0000017c64812620 .part L_0000017c648124e0, 0, 1;
L_0000017c64811680 .part L_0000017c64810fa0, 1, 1;
L_0000017c64811e00 .part L_0000017c64811040, 1, 1;
L_0000017c64811400 .part L_0000017c648124e0, 1, 1;
L_0000017c64812300 .part L_0000017c64810fa0, 2, 1;
L_0000017c64812f80 .part L_0000017c64811040, 2, 1;
L_0000017c64813340 .part L_0000017c648124e0, 2, 1;
L_0000017c64810be0 .part L_0000017c64810fa0, 3, 1;
L_0000017c64810c80 .part L_0000017c64811040, 3, 1;
L_0000017c64812260 .part L_0000017c648124e0, 3, 1;
L_0000017c648114a0 .concat8 [ 1 1 1 1], L_0000017c6482b930, L_0000017c6482c570, L_0000017c6482c260, L_0000017c6482c650;
L_0000017c648126c0 .concat8 [ 1 1 1 1], L_0000017c6482e4f0, L_0000017c6482bd20, L_0000017c6482c0a0, L_0000017c6482b7e0;
L_0000017c64810d20 .part L_0000017c64810fa0, 0, 1;
L_0000017c64810dc0 .part L_0000017c64811040, 0, 1;
L_0000017c64810e60 .part L_0000017c648126c0, 3, 1;
LS_0000017c648124e0_0_0 .concat8 [ 1 1 1 1], L_0000017c6482d370, L_0000017c6482c420, L_0000017c6482cb20, L_0000017c6482bee0;
LS_0000017c648124e0_0_4 .concat8 [ 1 0 0 0], L_0000017c6482d290;
L_0000017c648124e0 .concat8 [ 4 1 0 0], LS_0000017c648124e0_0_0, LS_0000017c648124e0_0_4;
L_0000017c64811540 .part L_0000017c648124e0, 4, 1;
S_0000017c64789930 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6d70 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482c7a0 .functor XOR 1, L_0000017c64812bc0, L_0000017c64811a40, C4<0>, C4<0>;
L_0000017c6482bd20 .functor AND 1, L_0000017c6482c7a0, L_0000017c64812440, C4<1>, C4<1>;
v0000017c6478b9c0_0 .net *"_ivl_0", 0 0, L_0000017c64812bc0;  1 drivers
v0000017c6478a7a0_0 .net *"_ivl_1", 0 0, L_0000017c64811a40;  1 drivers
v0000017c6478c1e0_0 .net *"_ivl_2", 0 0, L_0000017c6482c7a0;  1 drivers
v0000017c6478c0a0_0 .net *"_ivl_4", 0 0, L_0000017c64812440;  1 drivers
v0000017c6478ad40_0 .net *"_ivl_5", 0 0, L_0000017c6482bd20;  1 drivers
S_0000017c64788670 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6bb0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482c9d0 .functor XOR 1, L_0000017c648132a0, L_0000017c64811b80, C4<0>, C4<0>;
L_0000017c6482c0a0 .functor AND 1, L_0000017c6482c9d0, L_0000017c64812c60, C4<1>, C4<1>;
v0000017c6478bd80_0 .net *"_ivl_0", 0 0, L_0000017c648132a0;  1 drivers
v0000017c6478c640_0 .net *"_ivl_1", 0 0, L_0000017c64811b80;  1 drivers
v0000017c6478a660_0 .net *"_ivl_2", 0 0, L_0000017c6482c9d0;  1 drivers
v0000017c6478a340_0 .net *"_ivl_4", 0 0, L_0000017c64812c60;  1 drivers
v0000017c6478a520_0 .net *"_ivl_5", 0 0, L_0000017c6482c0a0;  1 drivers
S_0000017c647884e0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6f30 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482b770 .functor XOR 1, L_0000017c64812d00, L_0000017c64811cc0, C4<0>, C4<0>;
L_0000017c6482b7e0 .functor AND 1, L_0000017c6482b770, L_0000017c64812e40, C4<1>, C4<1>;
v0000017c6478ba60_0 .net *"_ivl_0", 0 0, L_0000017c64812d00;  1 drivers
v0000017c64789ee0_0 .net *"_ivl_1", 0 0, L_0000017c64811cc0;  1 drivers
v0000017c6478ae80_0 .net *"_ivl_2", 0 0, L_0000017c6482b770;  1 drivers
v0000017c6478a700_0 .net *"_ivl_4", 0 0, L_0000017c64812e40;  1 drivers
v0000017c6478a8e0_0 .net *"_ivl_5", 0 0, L_0000017c6482b7e0;  1 drivers
S_0000017c64788e40 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6930 .param/l "k" 0 2 44, +C4<00>;
S_0000017c64788800 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64788e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482b850 .functor XOR 1, L_0000017c648121c0, L_0000017c64812ee0, C4<0>, C4<0>;
L_0000017c6482b930 .functor XOR 1, L_0000017c6482b850, L_0000017c64812620, C4<0>, C4<0>;
L_0000017c6482bf50 .functor AND 1, L_0000017c648121c0, L_0000017c64812ee0, C4<1>, C4<1>;
L_0000017c6482be00 .functor OR 1, L_0000017c648121c0, L_0000017c64812ee0, C4<0>, C4<0>;
L_0000017c6482ba10 .functor AND 1, L_0000017c6482be00, L_0000017c64812620, C4<1>, C4<1>;
L_0000017c6482c420 .functor OR 1, L_0000017c6482bf50, L_0000017c6482ba10, C4<0>, C4<0>;
v0000017c6478b100_0 .net *"_ivl_0", 0 0, L_0000017c6482b850;  1 drivers
v0000017c6478a5c0_0 .net *"_ivl_4", 0 0, L_0000017c6482bf50;  1 drivers
v0000017c6478a480_0 .net *"_ivl_6", 0 0, L_0000017c6482be00;  1 drivers
v0000017c6478b1a0_0 .net *"_ivl_8", 0 0, L_0000017c6482ba10;  1 drivers
v0000017c6478a840_0 .net "a", 0 0, L_0000017c648121c0;  1 drivers
v0000017c6478be20_0 .net "b", 0 0, L_0000017c64812ee0;  1 drivers
v0000017c6478b380_0 .net "cin", 0 0, L_0000017c64812620;  1 drivers
v0000017c6478b920_0 .net "cout", 0 0, L_0000017c6482c420;  1 drivers
v0000017c6478a980_0 .net "sum", 0 0, L_0000017c6482b930;  1 drivers
S_0000017c64788030 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6c70 .param/l "k" 0 2 44, +C4<01>;
S_0000017c64788fd0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64788030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482c340 .functor XOR 1, L_0000017c64811680, L_0000017c64811e00, C4<0>, C4<0>;
L_0000017c6482c570 .functor XOR 1, L_0000017c6482c340, L_0000017c64811400, C4<0>, C4<0>;
L_0000017c6482ca40 .functor AND 1, L_0000017c64811680, L_0000017c64811e00, C4<1>, C4<1>;
L_0000017c6482c5e0 .functor OR 1, L_0000017c64811680, L_0000017c64811e00, C4<0>, C4<0>;
L_0000017c6482cab0 .functor AND 1, L_0000017c6482c5e0, L_0000017c64811400, C4<1>, C4<1>;
L_0000017c6482cb20 .functor OR 1, L_0000017c6482ca40, L_0000017c6482cab0, C4<0>, C4<0>;
v0000017c6478aa20_0 .net *"_ivl_0", 0 0, L_0000017c6482c340;  1 drivers
v0000017c6478af20_0 .net *"_ivl_4", 0 0, L_0000017c6482ca40;  1 drivers
v0000017c6478aac0_0 .net *"_ivl_6", 0 0, L_0000017c6482c5e0;  1 drivers
v0000017c6478afc0_0 .net *"_ivl_8", 0 0, L_0000017c6482cab0;  1 drivers
v0000017c6478b060_0 .net "a", 0 0, L_0000017c64811680;  1 drivers
v0000017c6478b420_0 .net "b", 0 0, L_0000017c64811e00;  1 drivers
v0000017c6478bb00_0 .net "cin", 0 0, L_0000017c64811400;  1 drivers
v0000017c6478ac00_0 .net "cout", 0 0, L_0000017c6482cb20;  1 drivers
v0000017c6478aca0_0 .net "sum", 0 0, L_0000017c6482c570;  1 drivers
S_0000017c64789ac0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6a30 .param/l "k" 0 2 44, +C4<010>;
S_0000017c64789c50 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c64789ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482ba80 .functor XOR 1, L_0000017c64812300, L_0000017c64812f80, C4<0>, C4<0>;
L_0000017c6482c260 .functor XOR 1, L_0000017c6482ba80, L_0000017c64813340, C4<0>, C4<0>;
L_0000017c6482cc00 .functor AND 1, L_0000017c64812300, L_0000017c64812f80, C4<1>, C4<1>;
L_0000017c6482baf0 .functor OR 1, L_0000017c64812300, L_0000017c64812f80, C4<0>, C4<0>;
L_0000017c6482be70 .functor AND 1, L_0000017c6482baf0, L_0000017c64813340, C4<1>, C4<1>;
L_0000017c6482bee0 .functor OR 1, L_0000017c6482cc00, L_0000017c6482be70, C4<0>, C4<0>;
v0000017c6478bec0_0 .net *"_ivl_0", 0 0, L_0000017c6482ba80;  1 drivers
v0000017c6478bba0_0 .net *"_ivl_4", 0 0, L_0000017c6482cc00;  1 drivers
v0000017c6478c140_0 .net *"_ivl_6", 0 0, L_0000017c6482baf0;  1 drivers
v0000017c64789f80_0 .net *"_ivl_8", 0 0, L_0000017c6482be70;  1 drivers
v0000017c6478a020_0 .net "a", 0 0, L_0000017c64812300;  1 drivers
v0000017c6478a200_0 .net "b", 0 0, L_0000017c64812f80;  1 drivers
v0000017c6478ade0_0 .net "cin", 0 0, L_0000017c64813340;  1 drivers
v0000017c6478c280_0 .net "cout", 0 0, L_0000017c6482bee0;  1 drivers
v0000017c6478bf60_0 .net "sum", 0 0, L_0000017c6482c260;  1 drivers
S_0000017c647881c0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64787ea0;
 .timescale 0 0;
P_0000017c646a6270 .param/l "k" 0 2 44, +C4<011>;
S_0000017c64788990 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647881c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482bfc0 .functor XOR 1, L_0000017c64810be0, L_0000017c64810c80, C4<0>, C4<0>;
L_0000017c6482c650 .functor XOR 1, L_0000017c6482bfc0, L_0000017c64812260, C4<0>, C4<0>;
L_0000017c6482c6c0 .functor AND 1, L_0000017c64810be0, L_0000017c64810c80, C4<1>, C4<1>;
L_0000017c6482d530 .functor OR 1, L_0000017c64810be0, L_0000017c64810c80, C4<0>, C4<0>;
L_0000017c6482ecd0 .functor AND 1, L_0000017c6482d530, L_0000017c64812260, C4<1>, C4<1>;
L_0000017c6482d290 .functor OR 1, L_0000017c6482c6c0, L_0000017c6482ecd0, C4<0>, C4<0>;
v0000017c6478b240_0 .net *"_ivl_0", 0 0, L_0000017c6482bfc0;  1 drivers
v0000017c6478c000_0 .net *"_ivl_4", 0 0, L_0000017c6482c6c0;  1 drivers
v0000017c6478b2e0_0 .net *"_ivl_6", 0 0, L_0000017c6482d530;  1 drivers
v0000017c6478c320_0 .net *"_ivl_8", 0 0, L_0000017c6482ecd0;  1 drivers
v0000017c6478c460_0 .net "a", 0 0, L_0000017c64810be0;  1 drivers
v0000017c6478b600_0 .net "b", 0 0, L_0000017c64810c80;  1 drivers
v0000017c6478b4c0_0 .net "cin", 0 0, L_0000017c64812260;  1 drivers
v0000017c6478c3c0_0 .net "cout", 0 0, L_0000017c6482d290;  1 drivers
v0000017c6478b560_0 .net "sum", 0 0, L_0000017c6482c650;  1 drivers
S_0000017c64788b20 .scope generate, "generate_stormbreaker[12]" "generate_stormbreaker[12]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a6db0 .param/l "i" 0 2 14, +C4<01100>;
S_0000017c64789160 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64788b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c6478c780_0 .net "a", 0 0, L_0000017c64815320;  1 drivers
v0000017c6478eda0_0 .net "b", 0 0, L_0000017c64814c40;  1 drivers
v0000017c6478cc80_0 .net "out", 0 0, L_0000017c64815140;  1 drivers
v0000017c6478e440_0 .net "sel", 0 0, L_0000017c648137a0;  1 drivers
L_0000017c64815140 .functor MUXZ 1, L_0000017c64815320, L_0000017c64814c40, L_0000017c648137a0, C4<>;
S_0000017c64789480 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64788b20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a6bf0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482ec60 .functor XOR 1, L_0000017c64815960, L_0000017c64815a00, C4<0>, C4<0>;
L_0000017c6482dae0 .functor BUFZ 1, L_0000017c64815780, C4<0>, C4<0>, C4<0>;
v0000017c6478e9e0_0 .net *"_ivl_48", 0 0, L_0000017c64815960;  1 drivers
v0000017c6478ea80_0 .net *"_ivl_50", 0 0, L_0000017c64815a00;  1 drivers
v0000017c64791000_0 .net *"_ivl_51", 0 0, L_0000017c6482ec60;  1 drivers
v0000017c6478fe80_0 .net *"_ivl_59", 0 0, L_0000017c6482dae0;  1 drivers
v0000017c6478fca0_0 .net "a", 3 0, L_0000017c64814600;  1 drivers
v0000017c6478f200_0 .net "b", 3 0, L_0000017c64814920;  1 drivers
v0000017c64791460_0 .net "c", 4 0, L_0000017c648144c0;  1 drivers
v0000017c6478f2a0_0 .net "cin", 0 0, L_0000017c64815780;  1 drivers
v0000017c647909c0_0 .net "cout", 0 0, L_0000017c64815000;  1 drivers
v0000017c6478f340_0 .net "p", 0 0, L_0000017c64813c00;  1 drivers
v0000017c6478f480_0 .net "sum", 3 0, L_0000017c64813a20;  1 drivers
v0000017c6478eee0_0 .net "t", 3 0, L_0000017c64814ce0;  1 drivers
L_0000017c64814b00 .part L_0000017c64814600, 1, 1;
L_0000017c64814560 .part L_0000017c64814920, 1, 1;
L_0000017c64813d40 .part L_0000017c64814ce0, 0, 1;
L_0000017c64813ac0 .part L_0000017c64814600, 2, 1;
L_0000017c648158c0 .part L_0000017c64814920, 2, 1;
L_0000017c64813480 .part L_0000017c64814ce0, 1, 1;
L_0000017c64815460 .part L_0000017c64814600, 3, 1;
L_0000017c648147e0 .part L_0000017c64814920, 3, 1;
L_0000017c64814ba0 .part L_0000017c64814ce0, 2, 1;
L_0000017c64814420 .part L_0000017c64814600, 0, 1;
L_0000017c64814880 .part L_0000017c64814920, 0, 1;
L_0000017c64813f20 .part L_0000017c648144c0, 0, 1;
L_0000017c64814100 .part L_0000017c64814600, 1, 1;
L_0000017c64813b60 .part L_0000017c64814920, 1, 1;
L_0000017c64814740 .part L_0000017c648144c0, 1, 1;
L_0000017c64813700 .part L_0000017c64814600, 2, 1;
L_0000017c64814060 .part L_0000017c64814920, 2, 1;
L_0000017c648146a0 .part L_0000017c648144c0, 2, 1;
L_0000017c648150a0 .part L_0000017c64814600, 3, 1;
L_0000017c648155a0 .part L_0000017c64814920, 3, 1;
L_0000017c648149c0 .part L_0000017c648144c0, 3, 1;
L_0000017c64813a20 .concat8 [ 1 1 1 1], L_0000017c6482dc30, L_0000017c6482df40, L_0000017c6482e870, L_0000017c6482e5d0;
L_0000017c64814ce0 .concat8 [ 1 1 1 1], L_0000017c6482ec60, L_0000017c6482e480, L_0000017c6482d840, L_0000017c6482d6f0;
L_0000017c64815960 .part L_0000017c64814600, 0, 1;
L_0000017c64815a00 .part L_0000017c64814920, 0, 1;
L_0000017c64813c00 .part L_0000017c64814ce0, 3, 1;
LS_0000017c648144c0_0_0 .concat8 [ 1 1 1 1], L_0000017c6482dae0, L_0000017c6482d610, L_0000017c6482d3e0, L_0000017c6482d760;
LS_0000017c648144c0_0_4 .concat8 [ 1 0 0 0], L_0000017c6482ded0;
L_0000017c648144c0 .concat8 [ 4 1 0 0], LS_0000017c648144c0_0_0, LS_0000017c648144c0_0_4;
L_0000017c64815000 .part L_0000017c648144c0, 4, 1;
S_0000017c647a3fa0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6670 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482de60 .functor XOR 1, L_0000017c64814b00, L_0000017c64814560, C4<0>, C4<0>;
L_0000017c6482e480 .functor AND 1, L_0000017c6482de60, L_0000017c64813d40, C4<1>, C4<1>;
v0000017c6478e300_0 .net *"_ivl_0", 0 0, L_0000017c64814b00;  1 drivers
v0000017c6478cdc0_0 .net *"_ivl_1", 0 0, L_0000017c64814560;  1 drivers
v0000017c6478d0e0_0 .net *"_ivl_2", 0 0, L_0000017c6482de60;  1 drivers
v0000017c6478d540_0 .net *"_ivl_4", 0 0, L_0000017c64813d40;  1 drivers
v0000017c6478de00_0 .net *"_ivl_5", 0 0, L_0000017c6482e480;  1 drivers
S_0000017c647a58a0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6ab0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482e250 .functor XOR 1, L_0000017c64813ac0, L_0000017c648158c0, C4<0>, C4<0>;
L_0000017c6482d840 .functor AND 1, L_0000017c6482e250, L_0000017c64813480, C4<1>, C4<1>;
v0000017c6478caa0_0 .net *"_ivl_0", 0 0, L_0000017c64813ac0;  1 drivers
v0000017c6478c820_0 .net *"_ivl_1", 0 0, L_0000017c648158c0;  1 drivers
v0000017c6478d180_0 .net *"_ivl_2", 0 0, L_0000017c6482e250;  1 drivers
v0000017c6478e8a0_0 .net *"_ivl_4", 0 0, L_0000017c64813480;  1 drivers
v0000017c6478cb40_0 .net *"_ivl_5", 0 0, L_0000017c6482d840;  1 drivers
S_0000017c647a3640 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6430 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482da70 .functor XOR 1, L_0000017c64815460, L_0000017c648147e0, C4<0>, C4<0>;
L_0000017c6482d6f0 .functor AND 1, L_0000017c6482da70, L_0000017c64814ba0, C4<1>, C4<1>;
v0000017c6478d720_0 .net *"_ivl_0", 0 0, L_0000017c64815460;  1 drivers
v0000017c6478d400_0 .net *"_ivl_1", 0 0, L_0000017c648147e0;  1 drivers
v0000017c6478e120_0 .net *"_ivl_2", 0 0, L_0000017c6482da70;  1 drivers
v0000017c6478d220_0 .net *"_ivl_4", 0 0, L_0000017c64814ba0;  1 drivers
v0000017c6478d900_0 .net *"_ivl_5", 0 0, L_0000017c6482d6f0;  1 drivers
S_0000017c647a2830 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6df0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647a5260 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a2830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482eb10 .functor XOR 1, L_0000017c64814420, L_0000017c64814880, C4<0>, C4<0>;
L_0000017c6482dc30 .functor XOR 1, L_0000017c6482eb10, L_0000017c64813f20, C4<0>, C4<0>;
L_0000017c6482ed40 .functor AND 1, L_0000017c64814420, L_0000017c64814880, C4<1>, C4<1>;
L_0000017c6482eb80 .functor OR 1, L_0000017c64814420, L_0000017c64814880, C4<0>, C4<0>;
L_0000017c6482d5a0 .functor AND 1, L_0000017c6482eb80, L_0000017c64813f20, C4<1>, C4<1>;
L_0000017c6482d610 .functor OR 1, L_0000017c6482ed40, L_0000017c6482d5a0, C4<0>, C4<0>;
v0000017c6478d2c0_0 .net *"_ivl_0", 0 0, L_0000017c6482eb10;  1 drivers
v0000017c6478db80_0 .net *"_ivl_4", 0 0, L_0000017c6482ed40;  1 drivers
v0000017c6478ce60_0 .net *"_ivl_6", 0 0, L_0000017c6482eb80;  1 drivers
v0000017c6478e4e0_0 .net *"_ivl_8", 0 0, L_0000017c6482d5a0;  1 drivers
v0000017c6478dcc0_0 .net "a", 0 0, L_0000017c64814420;  1 drivers
v0000017c6478cd20_0 .net "b", 0 0, L_0000017c64814880;  1 drivers
v0000017c6478ca00_0 .net "cin", 0 0, L_0000017c64813f20;  1 drivers
v0000017c6478cf00_0 .net "cout", 0 0, L_0000017c6482d610;  1 drivers
v0000017c6478e940_0 .net "sum", 0 0, L_0000017c6482dc30;  1 drivers
S_0000017c647a26a0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6af0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647a29c0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482da00 .functor XOR 1, L_0000017c64814100, L_0000017c64813b60, C4<0>, C4<0>;
L_0000017c6482df40 .functor XOR 1, L_0000017c6482da00, L_0000017c64814740, C4<0>, C4<0>;
L_0000017c6482e9c0 .functor AND 1, L_0000017c64814100, L_0000017c64813b60, C4<1>, C4<1>;
L_0000017c6482ebf0 .functor OR 1, L_0000017c64814100, L_0000017c64813b60, C4<0>, C4<0>;
L_0000017c6482e410 .functor AND 1, L_0000017c6482ebf0, L_0000017c64814740, C4<1>, C4<1>;
L_0000017c6482d3e0 .functor OR 1, L_0000017c6482e9c0, L_0000017c6482e410, C4<0>, C4<0>;
v0000017c6478ee40_0 .net *"_ivl_0", 0 0, L_0000017c6482da00;  1 drivers
v0000017c6478eb20_0 .net *"_ivl_4", 0 0, L_0000017c6482e9c0;  1 drivers
v0000017c6478da40_0 .net *"_ivl_6", 0 0, L_0000017c6482ebf0;  1 drivers
v0000017c6478d7c0_0 .net *"_ivl_8", 0 0, L_0000017c6482e410;  1 drivers
v0000017c6478c6e0_0 .net "a", 0 0, L_0000017c64814100;  1 drivers
v0000017c6478e080_0 .net "b", 0 0, L_0000017c64813b60;  1 drivers
v0000017c6478dea0_0 .net "cin", 0 0, L_0000017c64814740;  1 drivers
v0000017c6478d9a0_0 .net "cout", 0 0, L_0000017c6482d3e0;  1 drivers
v0000017c6478e580_0 .net "sum", 0 0, L_0000017c6482df40;  1 drivers
S_0000017c647a3320 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a68f0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647a42c0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a3320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482d680 .functor XOR 1, L_0000017c64813700, L_0000017c64814060, C4<0>, C4<0>;
L_0000017c6482e870 .functor XOR 1, L_0000017c6482d680, L_0000017c648146a0, C4<0>, C4<0>;
L_0000017c6482ddf0 .functor AND 1, L_0000017c64813700, L_0000017c64814060, C4<1>, C4<1>;
L_0000017c6482dd10 .functor OR 1, L_0000017c64813700, L_0000017c64814060, C4<0>, C4<0>;
L_0000017c6482eaa0 .functor AND 1, L_0000017c6482dd10, L_0000017c648146a0, C4<1>, C4<1>;
L_0000017c6482d760 .functor OR 1, L_0000017c6482ddf0, L_0000017c6482eaa0, C4<0>, C4<0>;
v0000017c6478df40_0 .net *"_ivl_0", 0 0, L_0000017c6482d680;  1 drivers
v0000017c6478dfe0_0 .net *"_ivl_4", 0 0, L_0000017c6482ddf0;  1 drivers
v0000017c6478ec60_0 .net *"_ivl_6", 0 0, L_0000017c6482dd10;  1 drivers
v0000017c6478c960_0 .net *"_ivl_8", 0 0, L_0000017c6482eaa0;  1 drivers
v0000017c6478d5e0_0 .net "a", 0 0, L_0000017c64813700;  1 drivers
v0000017c6478cbe0_0 .net "b", 0 0, L_0000017c64814060;  1 drivers
v0000017c6478dc20_0 .net "cin", 0 0, L_0000017c648146a0;  1 drivers
v0000017c6478d860_0 .net "cout", 0 0, L_0000017c6482d760;  1 drivers
v0000017c6478dd60_0 .net "sum", 0 0, L_0000017c6482e870;  1 drivers
S_0000017c647a3c80 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c64789480;
 .timescale 0 0;
P_0000017c646a6370 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647a2380 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a3c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482e560 .functor XOR 1, L_0000017c648150a0, L_0000017c648155a0, C4<0>, C4<0>;
L_0000017c6482e5d0 .functor XOR 1, L_0000017c6482e560, L_0000017c648149c0, C4<0>, C4<0>;
L_0000017c6482e2c0 .functor AND 1, L_0000017c648150a0, L_0000017c648155a0, C4<1>, C4<1>;
L_0000017c6482dbc0 .functor OR 1, L_0000017c648150a0, L_0000017c648155a0, C4<0>, C4<0>;
L_0000017c6482d1b0 .functor AND 1, L_0000017c6482dbc0, L_0000017c648149c0, C4<1>, C4<1>;
L_0000017c6482ded0 .functor OR 1, L_0000017c6482e2c0, L_0000017c6482d1b0, C4<0>, C4<0>;
v0000017c6478e1c0_0 .net *"_ivl_0", 0 0, L_0000017c6482e560;  1 drivers
v0000017c6478ed00_0 .net *"_ivl_4", 0 0, L_0000017c6482e2c0;  1 drivers
v0000017c6478cfa0_0 .net *"_ivl_6", 0 0, L_0000017c6482dbc0;  1 drivers
v0000017c6478e260_0 .net *"_ivl_8", 0 0, L_0000017c6482d1b0;  1 drivers
v0000017c6478e620_0 .net "a", 0 0, L_0000017c648150a0;  1 drivers
v0000017c6478ebc0_0 .net "b", 0 0, L_0000017c648155a0;  1 drivers
v0000017c6478e6c0_0 .net "cin", 0 0, L_0000017c648149c0;  1 drivers
v0000017c6478e760_0 .net "cout", 0 0, L_0000017c6482ded0;  1 drivers
v0000017c6478e800_0 .net "sum", 0 0, L_0000017c6482e5d0;  1 drivers
S_0000017c647a2510 .scope generate, "generate_stormbreaker[13]" "generate_stormbreaker[13]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a70b0 .param/l "i" 0 2 14, +C4<01101>;
S_0000017c647a3960 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647a2510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64791140_0 .net "a", 0 0, L_0000017c64818200;  1 drivers
v0000017c64791500_0 .net "b", 0 0, L_0000017c64815be0;  1 drivers
v0000017c64790600_0 .net "out", 0 0, L_0000017c64816ea0;  1 drivers
v0000017c647915a0_0 .net "sel", 0 0, L_0000017c64815f00;  1 drivers
L_0000017c64816ea0 .functor MUXZ 1, L_0000017c64818200, L_0000017c64815be0, L_0000017c64815f00, C4<>;
S_0000017c647a2b50 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647a2510;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a6630 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6482f600 .functor XOR 1, L_0000017c64813660, L_0000017c64813840, C4<0>, C4<0>;
L_0000017c6482f520 .functor BUFZ 1, L_0000017c648176c0, C4<0>, C4<0>, C4<0>;
v0000017c64792720_0 .net *"_ivl_48", 0 0, L_0000017c64813660;  1 drivers
v0000017c647924a0_0 .net *"_ivl_50", 0 0, L_0000017c64813840;  1 drivers
v0000017c64792900_0 .net *"_ivl_51", 0 0, L_0000017c6482f600;  1 drivers
v0000017c64792ea0_0 .net *"_ivl_59", 0 0, L_0000017c6482f520;  1 drivers
v0000017c64792540_0 .net "a", 3 0, L_0000017c648164a0;  1 drivers
v0000017c64793da0_0 .net "b", 3 0, L_0000017c64817620;  1 drivers
v0000017c64792f40_0 .net "c", 4 0, L_0000017c64813980;  1 drivers
v0000017c64793440_0 .net "cin", 0 0, L_0000017c648176c0;  1 drivers
v0000017c64792360_0 .net "cout", 0 0, L_0000017c64818160;  1 drivers
v0000017c647918c0_0 .net "p", 0 0, L_0000017c648138e0;  1 drivers
v0000017c64791780_0 .net "sum", 3 0, L_0000017c648133e0;  1 drivers
v0000017c647933a0_0 .net "t", 3 0, L_0000017c648135c0;  1 drivers
L_0000017c64815640 .part L_0000017c648164a0, 1, 1;
L_0000017c64813ca0 .part L_0000017c64817620, 1, 1;
L_0000017c648141a0 .part L_0000017c648135c0, 0, 1;
L_0000017c64813de0 .part L_0000017c648164a0, 2, 1;
L_0000017c648142e0 .part L_0000017c64817620, 2, 1;
L_0000017c64814240 .part L_0000017c648135c0, 1, 1;
L_0000017c64813e80 .part L_0000017c648164a0, 3, 1;
L_0000017c64813fc0 .part L_0000017c64817620, 3, 1;
L_0000017c64815aa0 .part L_0000017c648135c0, 2, 1;
L_0000017c64815b40 .part L_0000017c648164a0, 0, 1;
L_0000017c64815820 .part L_0000017c64817620, 0, 1;
L_0000017c64814d80 .part L_0000017c64813980, 0, 1;
L_0000017c64814a60 .part L_0000017c648164a0, 1, 1;
L_0000017c64814e20 .part L_0000017c64817620, 1, 1;
L_0000017c64814ec0 .part L_0000017c64813980, 1, 1;
L_0000017c64814f60 .part L_0000017c648164a0, 2, 1;
L_0000017c648151e0 .part L_0000017c64817620, 2, 1;
L_0000017c64815280 .part L_0000017c64813980, 2, 1;
L_0000017c648156e0 .part L_0000017c648164a0, 3, 1;
L_0000017c64815500 .part L_0000017c64817620, 3, 1;
L_0000017c648153c0 .part L_0000017c64813980, 3, 1;
L_0000017c648133e0 .concat8 [ 1 1 1 1], L_0000017c6482d4c0, L_0000017c6482e6b0, L_0000017c6482e090, L_0000017c6482e8e0;
L_0000017c648135c0 .concat8 [ 1 1 1 1], L_0000017c6482f600, L_0000017c6482d7d0, L_0000017c6482ea30, L_0000017c6482d450;
L_0000017c64813660 .part L_0000017c648164a0, 0, 1;
L_0000017c64813840 .part L_0000017c64817620, 0, 1;
L_0000017c648138e0 .part L_0000017c648135c0, 3, 1;
LS_0000017c64813980_0_0 .concat8 [ 1 1 1 1], L_0000017c6482f520, L_0000017c6482d8b0, L_0000017c6482e020, L_0000017c6482e170;
LS_0000017c64813980_0_4 .concat8 [ 1 0 0 0], L_0000017c6482edb0;
L_0000017c64813980 .concat8 [ 4 1 0 0], LS_0000017c64813980_0_0, LS_0000017c64813980_0_4;
L_0000017c64818160 .part L_0000017c64813980, 4, 1;
S_0000017c647a4450 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a6f70 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482e640 .functor XOR 1, L_0000017c64815640, L_0000017c64813ca0, C4<0>, C4<0>;
L_0000017c6482d7d0 .functor AND 1, L_0000017c6482e640, L_0000017c648141a0, C4<1>, C4<1>;
v0000017c6478f7a0_0 .net *"_ivl_0", 0 0, L_0000017c64815640;  1 drivers
v0000017c64790c40_0 .net *"_ivl_1", 0 0, L_0000017c64813ca0;  1 drivers
v0000017c64790ba0_0 .net *"_ivl_2", 0 0, L_0000017c6482e640;  1 drivers
v0000017c6478ef80_0 .net *"_ivl_4", 0 0, L_0000017c648141a0;  1 drivers
v0000017c64790ce0_0 .net *"_ivl_5", 0 0, L_0000017c6482d7d0;  1 drivers
S_0000017c647a2ce0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a6730 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482d220 .functor XOR 1, L_0000017c64813de0, L_0000017c648142e0, C4<0>, C4<0>;
L_0000017c6482ea30 .functor AND 1, L_0000017c6482d220, L_0000017c64814240, C4<1>, C4<1>;
v0000017c6478fc00_0 .net *"_ivl_0", 0 0, L_0000017c64813de0;  1 drivers
v0000017c647901a0_0 .net *"_ivl_1", 0 0, L_0000017c648142e0;  1 drivers
v0000017c64790880_0 .net *"_ivl_2", 0 0, L_0000017c6482d220;  1 drivers
v0000017c647904c0_0 .net *"_ivl_4", 0 0, L_0000017c64814240;  1 drivers
v0000017c6478f3e0_0 .net *"_ivl_5", 0 0, L_0000017c6482ea30;  1 drivers
S_0000017c647a5710 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a6c30 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482d300 .functor XOR 1, L_0000017c64813e80, L_0000017c64813fc0, C4<0>, C4<0>;
L_0000017c6482d450 .functor AND 1, L_0000017c6482d300, L_0000017c64815aa0, C4<1>, C4<1>;
v0000017c64790d80_0 .net *"_ivl_0", 0 0, L_0000017c64813e80;  1 drivers
v0000017c64790e20_0 .net *"_ivl_1", 0 0, L_0000017c64813fc0;  1 drivers
v0000017c64790a60_0 .net *"_ivl_2", 0 0, L_0000017c6482d300;  1 drivers
v0000017c6478f840_0 .net *"_ivl_4", 0 0, L_0000017c64815aa0;  1 drivers
v0000017c64790240_0 .net *"_ivl_5", 0 0, L_0000017c6482d450;  1 drivers
S_0000017c647a5a30 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a6970 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647a2e70 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a5a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482e330 .functor XOR 1, L_0000017c64815b40, L_0000017c64815820, C4<0>, C4<0>;
L_0000017c6482d4c0 .functor XOR 1, L_0000017c6482e330, L_0000017c64814d80, C4<0>, C4<0>;
L_0000017c6482d990 .functor AND 1, L_0000017c64815b40, L_0000017c64815820, C4<1>, C4<1>;
L_0000017c6482e1e0 .functor OR 1, L_0000017c64815b40, L_0000017c64815820, C4<0>, C4<0>;
L_0000017c6482e3a0 .functor AND 1, L_0000017c6482e1e0, L_0000017c64814d80, C4<1>, C4<1>;
L_0000017c6482d8b0 .functor OR 1, L_0000017c6482d990, L_0000017c6482e3a0, C4<0>, C4<0>;
v0000017c64790b00_0 .net *"_ivl_0", 0 0, L_0000017c6482e330;  1 drivers
v0000017c64790ec0_0 .net *"_ivl_4", 0 0, L_0000017c6482d990;  1 drivers
v0000017c64791640_0 .net *"_ivl_6", 0 0, L_0000017c6482e1e0;  1 drivers
v0000017c6478f660_0 .net *"_ivl_8", 0 0, L_0000017c6482e3a0;  1 drivers
v0000017c6478fde0_0 .net "a", 0 0, L_0000017c64815b40;  1 drivers
v0000017c64790f60_0 .net "b", 0 0, L_0000017c64815820;  1 drivers
v0000017c6478f700_0 .net "cin", 0 0, L_0000017c64814d80;  1 drivers
v0000017c647910a0_0 .net "cout", 0 0, L_0000017c6482d8b0;  1 drivers
v0000017c647913c0_0 .net "sum", 0 0, L_0000017c6482d4c0;  1 drivers
S_0000017c647a53f0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a6130 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647a3e10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a53f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482d920 .functor XOR 1, L_0000017c64814a60, L_0000017c64814e20, C4<0>, C4<0>;
L_0000017c6482e6b0 .functor XOR 1, L_0000017c6482d920, L_0000017c64814ec0, C4<0>, C4<0>;
L_0000017c6482e720 .functor AND 1, L_0000017c64814a60, L_0000017c64814e20, C4<1>, C4<1>;
L_0000017c6482dfb0 .functor OR 1, L_0000017c64814a60, L_0000017c64814e20, C4<0>, C4<0>;
L_0000017c6482db50 .functor AND 1, L_0000017c6482dfb0, L_0000017c64814ec0, C4<1>, C4<1>;
L_0000017c6482e020 .functor OR 1, L_0000017c6482e720, L_0000017c6482db50, C4<0>, C4<0>;
v0000017c6478f8e0_0 .net *"_ivl_0", 0 0, L_0000017c6482d920;  1 drivers
v0000017c6478ffc0_0 .net *"_ivl_4", 0 0, L_0000017c6482e720;  1 drivers
v0000017c6478fd40_0 .net *"_ivl_6", 0 0, L_0000017c6482dfb0;  1 drivers
v0000017c6478f0c0_0 .net *"_ivl_8", 0 0, L_0000017c6482db50;  1 drivers
v0000017c64790420_0 .net "a", 0 0, L_0000017c64814a60;  1 drivers
v0000017c647911e0_0 .net "b", 0 0, L_0000017c64814e20;  1 drivers
v0000017c6478f520_0 .net "cin", 0 0, L_0000017c64814ec0;  1 drivers
v0000017c64791280_0 .net "cout", 0 0, L_0000017c6482e020;  1 drivers
v0000017c6478f5c0_0 .net "sum", 0 0, L_0000017c6482e6b0;  1 drivers
S_0000017c647a4db0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a64f0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647a4130 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482dca0 .functor XOR 1, L_0000017c64814f60, L_0000017c648151e0, C4<0>, C4<0>;
L_0000017c6482e090 .functor XOR 1, L_0000017c6482dca0, L_0000017c64815280, C4<0>, C4<0>;
L_0000017c6482e790 .functor AND 1, L_0000017c64814f60, L_0000017c648151e0, C4<1>, C4<1>;
L_0000017c6482dd80 .functor OR 1, L_0000017c64814f60, L_0000017c648151e0, C4<0>, C4<0>;
L_0000017c6482e100 .functor AND 1, L_0000017c6482dd80, L_0000017c64815280, C4<1>, C4<1>;
L_0000017c6482e170 .functor OR 1, L_0000017c6482e790, L_0000017c6482e100, C4<0>, C4<0>;
v0000017c6478f020_0 .net *"_ivl_0", 0 0, L_0000017c6482dca0;  1 drivers
v0000017c6478f980_0 .net *"_ivl_4", 0 0, L_0000017c6482e790;  1 drivers
v0000017c6478fa20_0 .net *"_ivl_6", 0 0, L_0000017c6482dd80;  1 drivers
v0000017c64791320_0 .net *"_ivl_8", 0 0, L_0000017c6482e100;  1 drivers
v0000017c647902e0_0 .net "a", 0 0, L_0000017c64814f60;  1 drivers
v0000017c6478fac0_0 .net "b", 0 0, L_0000017c648151e0;  1 drivers
v0000017c6478fb60_0 .net "cin", 0 0, L_0000017c64815280;  1 drivers
v0000017c6478f160_0 .net "cout", 0 0, L_0000017c6482e170;  1 drivers
v0000017c6478ff20_0 .net "sum", 0 0, L_0000017c6482e090;  1 drivers
S_0000017c647a5bc0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647a2b50;
 .timescale 0 0;
P_0000017c646a63b0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647a4c20 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482e800 .functor XOR 1, L_0000017c648156e0, L_0000017c64815500, C4<0>, C4<0>;
L_0000017c6482e8e0 .functor XOR 1, L_0000017c6482e800, L_0000017c648153c0, C4<0>, C4<0>;
L_0000017c6482e950 .functor AND 1, L_0000017c648156e0, L_0000017c64815500, C4<1>, C4<1>;
L_0000017c6482ef00 .functor OR 1, L_0000017c648156e0, L_0000017c64815500, C4<0>, C4<0>;
L_0000017c6482f910 .functor AND 1, L_0000017c6482ef00, L_0000017c648153c0, C4<1>, C4<1>;
L_0000017c6482edb0 .functor OR 1, L_0000017c6482e950, L_0000017c6482f910, C4<0>, C4<0>;
v0000017c64790060_0 .net *"_ivl_0", 0 0, L_0000017c6482e800;  1 drivers
v0000017c64790100_0 .net *"_ivl_4", 0 0, L_0000017c6482e950;  1 drivers
v0000017c64790380_0 .net *"_ivl_6", 0 0, L_0000017c6482ef00;  1 drivers
v0000017c64790560_0 .net *"_ivl_8", 0 0, L_0000017c6482f910;  1 drivers
v0000017c647906a0_0 .net "a", 0 0, L_0000017c648156e0;  1 drivers
v0000017c64790740_0 .net "b", 0 0, L_0000017c64815500;  1 drivers
v0000017c647907e0_0 .net "cin", 0 0, L_0000017c648153c0;  1 drivers
v0000017c64790920_0 .net "cout", 0 0, L_0000017c6482edb0;  1 drivers
v0000017c64793080_0 .net "sum", 0 0, L_0000017c6482e8e0;  1 drivers
S_0000017c647a37d0 .scope generate, "generate_stormbreaker[14]" "generate_stormbreaker[14]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a6330 .param/l "i" 0 2 14, +C4<01110>;
S_0000017c647a4f40 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647a37d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64792cc0_0 .net "a", 0 0, L_0000017c64816b80;  1 drivers
v0000017c64791dc0_0 .net "b", 0 0, L_0000017c64815dc0;  1 drivers
v0000017c64792680_0 .net "out", 0 0, L_0000017c64817080;  1 drivers
v0000017c64793bc0_0 .net "sel", 0 0, L_0000017c64816d60;  1 drivers
L_0000017c64817080 .functor MUXZ 1, L_0000017c64816b80, L_0000017c64815dc0, L_0000017c64816d60, C4<>;
S_0000017c647a3000 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647a37d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7030 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648577a0 .functor XOR 1, L_0000017c64816fe0, L_0000017c648173a0, C4<0>, C4<0>;
L_0000017c64857650 .functor BUFZ 1, L_0000017c64816ae0, C4<0>, C4<0>, C4<0>;
v0000017c647951a0_0 .net *"_ivl_48", 0 0, L_0000017c64816fe0;  1 drivers
v0000017c64794840_0 .net *"_ivl_50", 0 0, L_0000017c648173a0;  1 drivers
v0000017c64795380_0 .net *"_ivl_51", 0 0, L_0000017c648577a0;  1 drivers
v0000017c64794660_0 .net *"_ivl_59", 0 0, L_0000017c64857650;  1 drivers
v0000017c64795e20_0 .net "a", 3 0, L_0000017c648182a0;  1 drivers
v0000017c647954c0_0 .net "b", 3 0, L_0000017c64818340;  1 drivers
v0000017c64794520_0 .net "c", 4 0, L_0000017c64815d20;  1 drivers
v0000017c64795ba0_0 .net "cin", 0 0, L_0000017c64816ae0;  1 drivers
v0000017c647943e0_0 .net "cout", 0 0, L_0000017c64817bc0;  1 drivers
v0000017c64795f60_0 .net "p", 0 0, L_0000017c64817d00;  1 drivers
v0000017c64795880_0 .net "sum", 3 0, L_0000017c64815c80;  1 drivers
v0000017c647945c0_0 .net "t", 3 0, L_0000017c648178a0;  1 drivers
L_0000017c648162c0 .part L_0000017c648182a0, 1, 1;
L_0000017c64817c60 .part L_0000017c64818340, 1, 1;
L_0000017c64817760 .part L_0000017c648178a0, 0, 1;
L_0000017c64816c20 .part L_0000017c648182a0, 2, 1;
L_0000017c64817f80 .part L_0000017c64818340, 2, 1;
L_0000017c64817e40 .part L_0000017c648178a0, 1, 1;
L_0000017c64817800 .part L_0000017c648182a0, 3, 1;
L_0000017c64816cc0 .part L_0000017c64818340, 3, 1;
L_0000017c64817440 .part L_0000017c648178a0, 2, 1;
L_0000017c64816040 .part L_0000017c648182a0, 0, 1;
L_0000017c648169a0 .part L_0000017c64818340, 0, 1;
L_0000017c64816540 .part L_0000017c64815d20, 0, 1;
L_0000017c64816f40 .part L_0000017c648182a0, 1, 1;
L_0000017c64816900 .part L_0000017c64818340, 1, 1;
L_0000017c64817ee0 .part L_0000017c64815d20, 1, 1;
L_0000017c64817940 .part L_0000017c648182a0, 2, 1;
L_0000017c648167c0 .part L_0000017c64818340, 2, 1;
L_0000017c64816a40 .part L_0000017c64815d20, 2, 1;
L_0000017c648171c0 .part L_0000017c648182a0, 3, 1;
L_0000017c648174e0 .part L_0000017c64818340, 3, 1;
L_0000017c64817580 .part L_0000017c64815d20, 3, 1;
L_0000017c64815c80 .concat8 [ 1 1 1 1], L_0000017c6482f9f0, L_0000017c6482f8a0, L_0000017c6482efe0, L_0000017c6482f130;
L_0000017c648178a0 .concat8 [ 1 1 1 1], L_0000017c648577a0, L_0000017c6482f4b0, L_0000017c6482f7c0, L_0000017c6482f750;
L_0000017c64816fe0 .part L_0000017c648182a0, 0, 1;
L_0000017c648173a0 .part L_0000017c64818340, 0, 1;
L_0000017c64817d00 .part L_0000017c648178a0, 3, 1;
LS_0000017c64815d20_0_0 .concat8 [ 1 1 1 1], L_0000017c64857650, L_0000017c6482f830, L_0000017c6482fad0, L_0000017c6482fc20;
LS_0000017c64815d20_0_4 .concat8 [ 1 0 0 0], L_0000017c6482f440;
L_0000017c64815d20 .concat8 [ 4 1 0 0], LS_0000017c64815d20_0_0, LS_0000017c64815d20_0_4;
L_0000017c64817bc0 .part L_0000017c64815d20, 4, 1;
S_0000017c647a4900 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a6570 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6482f050 .functor XOR 1, L_0000017c648162c0, L_0000017c64817c60, C4<0>, C4<0>;
L_0000017c6482f4b0 .functor AND 1, L_0000017c6482f050, L_0000017c64817760, C4<1>, C4<1>;
v0000017c64791be0_0 .net *"_ivl_0", 0 0, L_0000017c648162c0;  1 drivers
v0000017c64793800_0 .net *"_ivl_1", 0 0, L_0000017c64817c60;  1 drivers
v0000017c64791820_0 .net *"_ivl_2", 0 0, L_0000017c6482f050;  1 drivers
v0000017c64793940_0 .net *"_ivl_4", 0 0, L_0000017c64817760;  1 drivers
v0000017c647931c0_0 .net *"_ivl_5", 0 0, L_0000017c6482f4b0;  1 drivers
S_0000017c647a50d0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a6170 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6482f590 .functor XOR 1, L_0000017c64816c20, L_0000017c64817f80, C4<0>, C4<0>;
L_0000017c6482f7c0 .functor AND 1, L_0000017c6482f590, L_0000017c64817e40, C4<1>, C4<1>;
v0000017c64791e60_0 .net *"_ivl_0", 0 0, L_0000017c64816c20;  1 drivers
v0000017c64791aa0_0 .net *"_ivl_1", 0 0, L_0000017c64817f80;  1 drivers
v0000017c64791f00_0 .net *"_ivl_2", 0 0, L_0000017c6482f590;  1 drivers
v0000017c64793c60_0 .net *"_ivl_4", 0 0, L_0000017c64817e40;  1 drivers
v0000017c647939e0_0 .net *"_ivl_5", 0 0, L_0000017c6482f7c0;  1 drivers
S_0000017c647a4a90 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a61f0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6482f980 .functor XOR 1, L_0000017c64817800, L_0000017c64816cc0, C4<0>, C4<0>;
L_0000017c6482f750 .functor AND 1, L_0000017c6482f980, L_0000017c64817440, C4<1>, C4<1>;
v0000017c647927c0_0 .net *"_ivl_0", 0 0, L_0000017c64817800;  1 drivers
v0000017c64791fa0_0 .net *"_ivl_1", 0 0, L_0000017c64816cc0;  1 drivers
v0000017c64792860_0 .net *"_ivl_2", 0 0, L_0000017c6482f980;  1 drivers
v0000017c64792400_0 .net *"_ivl_4", 0 0, L_0000017c64817440;  1 drivers
v0000017c647925e0_0 .net *"_ivl_5", 0 0, L_0000017c6482f750;  1 drivers
S_0000017c647a21f0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a69f0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647a5580 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a21f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482f6e0 .functor XOR 1, L_0000017c64816040, L_0000017c648169a0, C4<0>, C4<0>;
L_0000017c6482f9f0 .functor XOR 1, L_0000017c6482f6e0, L_0000017c64816540, C4<0>, C4<0>;
L_0000017c6482f360 .functor AND 1, L_0000017c64816040, L_0000017c648169a0, C4<1>, C4<1>;
L_0000017c6482ef70 .functor OR 1, L_0000017c64816040, L_0000017c648169a0, C4<0>, C4<0>;
L_0000017c6482f1a0 .functor AND 1, L_0000017c6482ef70, L_0000017c64816540, C4<1>, C4<1>;
L_0000017c6482f830 .functor OR 1, L_0000017c6482f360, L_0000017c6482f1a0, C4<0>, C4<0>;
v0000017c64791b40_0 .net *"_ivl_0", 0 0, L_0000017c6482f6e0;  1 drivers
v0000017c647929a0_0 .net *"_ivl_4", 0 0, L_0000017c6482f360;  1 drivers
v0000017c64792040_0 .net *"_ivl_6", 0 0, L_0000017c6482ef70;  1 drivers
v0000017c64792b80_0 .net *"_ivl_8", 0 0, L_0000017c6482f1a0;  1 drivers
v0000017c64793120_0 .net "a", 0 0, L_0000017c64816040;  1 drivers
v0000017c64793a80_0 .net "b", 0 0, L_0000017c648169a0;  1 drivers
v0000017c647934e0_0 .net "cin", 0 0, L_0000017c64816540;  1 drivers
v0000017c647916e0_0 .net "cout", 0 0, L_0000017c6482f830;  1 drivers
v0000017c64791c80_0 .net "sum", 0 0, L_0000017c6482f9f0;  1 drivers
S_0000017c647a45e0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a68b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647a4770 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a45e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482f210 .functor XOR 1, L_0000017c64816f40, L_0000017c64816900, C4<0>, C4<0>;
L_0000017c6482f8a0 .functor XOR 1, L_0000017c6482f210, L_0000017c64817ee0, C4<0>, C4<0>;
L_0000017c6482ee20 .functor AND 1, L_0000017c64816f40, L_0000017c64816900, C4<1>, C4<1>;
L_0000017c6482fc90 .functor OR 1, L_0000017c64816f40, L_0000017c64816900, C4<0>, C4<0>;
L_0000017c6482fa60 .functor AND 1, L_0000017c6482fc90, L_0000017c64817ee0, C4<1>, C4<1>;
L_0000017c6482fad0 .functor OR 1, L_0000017c6482ee20, L_0000017c6482fa60, C4<0>, C4<0>;
v0000017c647936c0_0 .net *"_ivl_0", 0 0, L_0000017c6482f210;  1 drivers
v0000017c647920e0_0 .net *"_ivl_4", 0 0, L_0000017c6482ee20;  1 drivers
v0000017c64793d00_0 .net *"_ivl_6", 0 0, L_0000017c6482fc90;  1 drivers
v0000017c64793e40_0 .net *"_ivl_8", 0 0, L_0000017c6482fa60;  1 drivers
v0000017c64791d20_0 .net "a", 0 0, L_0000017c64816f40;  1 drivers
v0000017c64793580_0 .net "b", 0 0, L_0000017c64816900;  1 drivers
v0000017c64791960_0 .net "cin", 0 0, L_0000017c64817ee0;  1 drivers
v0000017c64793620_0 .net "cout", 0 0, L_0000017c6482fad0;  1 drivers
v0000017c64792180_0 .net "sum", 0 0, L_0000017c6482f8a0;  1 drivers
S_0000017c647a1ed0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a65b0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647a2060 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a1ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482ee90 .functor XOR 1, L_0000017c64817940, L_0000017c648167c0, C4<0>, C4<0>;
L_0000017c6482efe0 .functor XOR 1, L_0000017c6482ee90, L_0000017c64816a40, C4<0>, C4<0>;
L_0000017c6482f670 .functor AND 1, L_0000017c64817940, L_0000017c648167c0, C4<1>, C4<1>;
L_0000017c6482fb40 .functor OR 1, L_0000017c64817940, L_0000017c648167c0, C4<0>, C4<0>;
L_0000017c6482fbb0 .functor AND 1, L_0000017c6482fb40, L_0000017c64816a40, C4<1>, C4<1>;
L_0000017c6482fc20 .functor OR 1, L_0000017c6482f670, L_0000017c6482fbb0, C4<0>, C4<0>;
v0000017c64792220_0 .net *"_ivl_0", 0 0, L_0000017c6482ee90;  1 drivers
v0000017c64793260_0 .net *"_ivl_4", 0 0, L_0000017c6482f670;  1 drivers
v0000017c64793760_0 .net *"_ivl_6", 0 0, L_0000017c6482fb40;  1 drivers
v0000017c64791a00_0 .net *"_ivl_8", 0 0, L_0000017c6482fbb0;  1 drivers
v0000017c647938a0_0 .net "a", 0 0, L_0000017c64817940;  1 drivers
v0000017c647922c0_0 .net "b", 0 0, L_0000017c648167c0;  1 drivers
v0000017c64792a40_0 .net "cin", 0 0, L_0000017c64816a40;  1 drivers
v0000017c64793300_0 .net "cout", 0 0, L_0000017c6482fc20;  1 drivers
v0000017c64792ae0_0 .net "sum", 0 0, L_0000017c6482efe0;  1 drivers
S_0000017c647a3190 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647a3000;
 .timescale 0 0;
P_0000017c646a6e70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647a3af0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a3190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6482f0c0 .functor XOR 1, L_0000017c648171c0, L_0000017c648174e0, C4<0>, C4<0>;
L_0000017c6482f130 .functor XOR 1, L_0000017c6482f0c0, L_0000017c64817580, C4<0>, C4<0>;
L_0000017c6482f280 .functor AND 1, L_0000017c648171c0, L_0000017c648174e0, C4<1>, C4<1>;
L_0000017c6482f2f0 .functor OR 1, L_0000017c648171c0, L_0000017c648174e0, C4<0>, C4<0>;
L_0000017c6482f3d0 .functor AND 1, L_0000017c6482f2f0, L_0000017c64817580, C4<1>, C4<1>;
L_0000017c6482f440 .functor OR 1, L_0000017c6482f280, L_0000017c6482f3d0, C4<0>, C4<0>;
v0000017c64792c20_0 .net *"_ivl_0", 0 0, L_0000017c6482f0c0;  1 drivers
v0000017c64792fe0_0 .net *"_ivl_4", 0 0, L_0000017c6482f280;  1 drivers
v0000017c64792d60_0 .net *"_ivl_6", 0 0, L_0000017c6482f2f0;  1 drivers
v0000017c64792e00_0 .net *"_ivl_8", 0 0, L_0000017c6482f3d0;  1 drivers
v0000017c64793b20_0 .net "a", 0 0, L_0000017c648171c0;  1 drivers
v0000017c64794a20_0 .net "b", 0 0, L_0000017c648174e0;  1 drivers
v0000017c64795420_0 .net "cin", 0 0, L_0000017c64817580;  1 drivers
v0000017c64794ac0_0 .net "cout", 0 0, L_0000017c6482f440;  1 drivers
v0000017c64795d80_0 .net "sum", 0 0, L_0000017c6482f130;  1 drivers
S_0000017c647a34b0 .scope generate, "generate_stormbreaker[15]" "generate_stormbreaker[15]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a62f0 .param/l "i" 0 2 14, +C4<01111>;
S_0000017c647a89e0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647a34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64795240_0 .net "a", 0 0, L_0000017c64818980;  1 drivers
v0000017c64794c00_0 .net "b", 0 0, L_0000017c648194c0;  1 drivers
v0000017c64796140_0 .net "out", 0 0, L_0000017c648192e0;  1 drivers
v0000017c64796460_0 .net "sel", 0 0, L_0000017c64818b60;  1 drivers
L_0000017c648192e0 .functor MUXZ 1, L_0000017c64818980, L_0000017c648194c0, L_0000017c64818b60, C4<>;
S_0000017c647aaab0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647a34b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a6770 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64857960 .functor XOR 1, L_0000017c648191a0, L_0000017c64818a20, C4<0>, C4<0>;
L_0000017c648588b0 .functor BUFZ 1, L_0000017c64818840, C4<0>, C4<0>, C4<0>;
v0000017c647970e0_0 .net *"_ivl_48", 0 0, L_0000017c648191a0;  1 drivers
v0000017c647981c0_0 .net *"_ivl_50", 0 0, L_0000017c64818a20;  1 drivers
v0000017c647984e0_0 .net *"_ivl_51", 0 0, L_0000017c64857960;  1 drivers
v0000017c64798e40_0 .net *"_ivl_59", 0 0, L_0000017c648588b0;  1 drivers
v0000017c647986c0_0 .net "a", 3 0, L_0000017c648196a0;  1 drivers
v0000017c647975e0_0 .net "b", 3 0, L_0000017c64818ac0;  1 drivers
v0000017c64798260_0 .net "c", 4 0, L_0000017c64819880;  1 drivers
v0000017c64796aa0_0 .net "cin", 0 0, L_0000017c64818840;  1 drivers
v0000017c64796d20_0 .net "cout", 0 0, L_0000017c64819420;  1 drivers
v0000017c647966e0_0 .net "p", 0 0, L_0000017c64819740;  1 drivers
v0000017c64797680_0 .net "sum", 3 0, L_0000017c6481a1e0;  1 drivers
v0000017c64798300_0 .net "t", 3 0, L_0000017c6481a000;  1 drivers
L_0000017c64815e60 .part L_0000017c648196a0, 1, 1;
L_0000017c64816e00 .part L_0000017c64818ac0, 1, 1;
L_0000017c64816720 .part L_0000017c6481a000, 0, 1;
L_0000017c64817120 .part L_0000017c648196a0, 2, 1;
L_0000017c64815fa0 .part L_0000017c64818ac0, 2, 1;
L_0000017c64816220 .part L_0000017c6481a000, 1, 1;
L_0000017c648165e0 .part L_0000017c648196a0, 3, 1;
L_0000017c648160e0 .part L_0000017c64818ac0, 3, 1;
L_0000017c64816180 .part L_0000017c6481a000, 2, 1;
L_0000017c648179e0 .part L_0000017c648196a0, 0, 1;
L_0000017c64816860 .part L_0000017c64818ac0, 0, 1;
L_0000017c64817260 .part L_0000017c64819880, 0, 1;
L_0000017c64816360 .part L_0000017c648196a0, 1, 1;
L_0000017c64817300 .part L_0000017c64818ac0, 1, 1;
L_0000017c64816400 .part L_0000017c64819880, 1, 1;
L_0000017c64817a80 .part L_0000017c648196a0, 2, 1;
L_0000017c64817b20 .part L_0000017c64818ac0, 2, 1;
L_0000017c64817da0 .part L_0000017c64819880, 2, 1;
L_0000017c64816680 .part L_0000017c648196a0, 3, 1;
L_0000017c64818020 .part L_0000017c64818ac0, 3, 1;
L_0000017c648180c0 .part L_0000017c64819880, 3, 1;
L_0000017c6481a1e0 .concat8 [ 1 1 1 1], L_0000017c648581b0, L_0000017c64858530, L_0000017c64858760, L_0000017c64857810;
L_0000017c6481a000 .concat8 [ 1 1 1 1], L_0000017c64857960, L_0000017c648572d0, L_0000017c648583e0, L_0000017c64857f80;
L_0000017c648191a0 .part L_0000017c648196a0, 0, 1;
L_0000017c64818a20 .part L_0000017c64818ac0, 0, 1;
L_0000017c64819740 .part L_0000017c6481a000, 3, 1;
LS_0000017c64819880_0_0 .concat8 [ 1 1 1 1], L_0000017c648588b0, L_0000017c64857b90, L_0000017c64858d10, L_0000017c64857b20;
LS_0000017c64819880_0_4 .concat8 [ 1 0 0 0], L_0000017c64858840;
L_0000017c64819880 .concat8 [ 4 1 0 0], LS_0000017c64819880_0_0, LS_0000017c64819880_0_4;
L_0000017c64819420 .part L_0000017c64819880, 4, 1;
S_0000017c647a9340 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a6e30 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648585a0 .functor XOR 1, L_0000017c64815e60, L_0000017c64816e00, C4<0>, C4<0>;
L_0000017c648572d0 .functor AND 1, L_0000017c648585a0, L_0000017c64816720, C4<1>, C4<1>;
v0000017c64794200_0 .net *"_ivl_0", 0 0, L_0000017c64815e60;  1 drivers
v0000017c647956a0_0 .net *"_ivl_1", 0 0, L_0000017c64816e00;  1 drivers
v0000017c64795740_0 .net *"_ivl_2", 0 0, L_0000017c648585a0;  1 drivers
v0000017c64796500_0 .net *"_ivl_4", 0 0, L_0000017c64816720;  1 drivers
v0000017c647965a0_0 .net *"_ivl_5", 0 0, L_0000017c648572d0;  1 drivers
S_0000017c647a94d0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a6d30 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64857f10 .functor XOR 1, L_0000017c64817120, L_0000017c64815fa0, C4<0>, C4<0>;
L_0000017c648583e0 .functor AND 1, L_0000017c64857f10, L_0000017c64816220, C4<1>, C4<1>;
v0000017c64794b60_0 .net *"_ivl_0", 0 0, L_0000017c64817120;  1 drivers
v0000017c64794f20_0 .net *"_ivl_1", 0 0, L_0000017c64815fa0;  1 drivers
v0000017c647960a0_0 .net *"_ivl_2", 0 0, L_0000017c64857f10;  1 drivers
v0000017c64793f80_0 .net *"_ivl_4", 0 0, L_0000017c64816220;  1 drivers
v0000017c64796640_0 .net *"_ivl_5", 0 0, L_0000017c648583e0;  1 drivers
S_0000017c647a8b70 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a63f0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c648584c0 .functor XOR 1, L_0000017c648165e0, L_0000017c648160e0, C4<0>, C4<0>;
L_0000017c64857f80 .functor AND 1, L_0000017c648584c0, L_0000017c64816180, C4<1>, C4<1>;
v0000017c64794fc0_0 .net *"_ivl_0", 0 0, L_0000017c648165e0;  1 drivers
v0000017c64795560_0 .net *"_ivl_1", 0 0, L_0000017c648160e0;  1 drivers
v0000017c64794ca0_0 .net *"_ivl_2", 0 0, L_0000017c648584c0;  1 drivers
v0000017c647961e0_0 .net *"_ivl_4", 0 0, L_0000017c64816180;  1 drivers
v0000017c64795100_0 .net *"_ivl_5", 0 0, L_0000017c64857f80;  1 drivers
S_0000017c647aaf60 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a6870 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647a8d00 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647aaf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64858680 .functor XOR 1, L_0000017c648179e0, L_0000017c64816860, C4<0>, C4<0>;
L_0000017c648581b0 .functor XOR 1, L_0000017c64858680, L_0000017c64817260, C4<0>, C4<0>;
L_0000017c648576c0 .functor AND 1, L_0000017c648179e0, L_0000017c64816860, C4<1>, C4<1>;
L_0000017c64858990 .functor OR 1, L_0000017c648179e0, L_0000017c64816860, C4<0>, C4<0>;
L_0000017c64857ff0 .functor AND 1, L_0000017c64858990, L_0000017c64817260, C4<1>, C4<1>;
L_0000017c64857b90 .functor OR 1, L_0000017c648576c0, L_0000017c64857ff0, C4<0>, C4<0>;
v0000017c647947a0_0 .net *"_ivl_0", 0 0, L_0000017c64858680;  1 drivers
v0000017c647952e0_0 .net *"_ivl_4", 0 0, L_0000017c648576c0;  1 drivers
v0000017c64794480_0 .net *"_ivl_6", 0 0, L_0000017c64858990;  1 drivers
v0000017c64793ee0_0 .net *"_ivl_8", 0 0, L_0000017c64857ff0;  1 drivers
v0000017c647942a0_0 .net "a", 0 0, L_0000017c648179e0;  1 drivers
v0000017c64794700_0 .net "b", 0 0, L_0000017c64816860;  1 drivers
v0000017c64795600_0 .net "cin", 0 0, L_0000017c64817260;  1 drivers
v0000017c64795920_0 .net "cout", 0 0, L_0000017c64857b90;  1 drivers
v0000017c647957e0_0 .net "sum", 0 0, L_0000017c648581b0;  1 drivers
S_0000017c647a83a0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a6b30 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647a97f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a83a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64858450 .functor XOR 1, L_0000017c64816360, L_0000017c64817300, C4<0>, C4<0>;
L_0000017c64858530 .functor XOR 1, L_0000017c64858450, L_0000017c64816400, C4<0>, C4<0>;
L_0000017c648578f0 .functor AND 1, L_0000017c64816360, L_0000017c64817300, C4<1>, C4<1>;
L_0000017c64858610 .functor OR 1, L_0000017c64816360, L_0000017c64817300, C4<0>, C4<0>;
L_0000017c64858a70 .functor AND 1, L_0000017c64858610, L_0000017c64816400, C4<1>, C4<1>;
L_0000017c64858d10 .functor OR 1, L_0000017c648578f0, L_0000017c64858a70, C4<0>, C4<0>;
v0000017c64794020_0 .net *"_ivl_0", 0 0, L_0000017c64858450;  1 drivers
v0000017c64795060_0 .net *"_ivl_4", 0 0, L_0000017c648578f0;  1 drivers
v0000017c64794d40_0 .net *"_ivl_6", 0 0, L_0000017c64858610;  1 drivers
v0000017c647940c0_0 .net *"_ivl_8", 0 0, L_0000017c64858a70;  1 drivers
v0000017c647959c0_0 .net "a", 0 0, L_0000017c64816360;  1 drivers
v0000017c64794160_0 .net "b", 0 0, L_0000017c64817300;  1 drivers
v0000017c64795a60_0 .net "cin", 0 0, L_0000017c64816400;  1 drivers
v0000017c64795b00_0 .net "cout", 0 0, L_0000017c64858d10;  1 drivers
v0000017c64795c40_0 .net "sum", 0 0, L_0000017c64858530;  1 drivers
S_0000017c647a9980 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a67b0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647aa2e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a9980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648586f0 .functor XOR 1, L_0000017c64817a80, L_0000017c64817b20, C4<0>, C4<0>;
L_0000017c64858760 .functor XOR 1, L_0000017c648586f0, L_0000017c64817da0, C4<0>, C4<0>;
L_0000017c648579d0 .functor AND 1, L_0000017c64817a80, L_0000017c64817b20, C4<1>, C4<1>;
L_0000017c64857730 .functor OR 1, L_0000017c64817a80, L_0000017c64817b20, C4<0>, C4<0>;
L_0000017c64858d80 .functor AND 1, L_0000017c64857730, L_0000017c64817da0, C4<1>, C4<1>;
L_0000017c64857b20 .functor OR 1, L_0000017c648579d0, L_0000017c64858d80, C4<0>, C4<0>;
v0000017c64796000_0 .net *"_ivl_0", 0 0, L_0000017c648586f0;  1 drivers
v0000017c64794de0_0 .net *"_ivl_4", 0 0, L_0000017c648579d0;  1 drivers
v0000017c64794340_0 .net *"_ivl_6", 0 0, L_0000017c64857730;  1 drivers
v0000017c64795ce0_0 .net *"_ivl_8", 0 0, L_0000017c64858d80;  1 drivers
v0000017c64795ec0_0 .net "a", 0 0, L_0000017c64817a80;  1 drivers
v0000017c64794e80_0 .net "b", 0 0, L_0000017c64817b20;  1 drivers
v0000017c64796280_0 .net "cin", 0 0, L_0000017c64817da0;  1 drivers
v0000017c64796320_0 .net "cout", 0 0, L_0000017c64857b20;  1 drivers
v0000017c647963c0_0 .net "sum", 0 0, L_0000017c64858760;  1 drivers
S_0000017c647ab0f0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647aaab0;
 .timescale 0 0;
P_0000017c646a6a70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647a9660 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647ab0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64857dc0 .functor XOR 1, L_0000017c64816680, L_0000017c64818020, C4<0>, C4<0>;
L_0000017c64857810 .functor XOR 1, L_0000017c64857dc0, L_0000017c648180c0, C4<0>, C4<0>;
L_0000017c64858300 .functor AND 1, L_0000017c64816680, L_0000017c64818020, C4<1>, C4<1>;
L_0000017c64858370 .functor OR 1, L_0000017c64816680, L_0000017c64818020, C4<0>, C4<0>;
L_0000017c648587d0 .functor AND 1, L_0000017c64858370, L_0000017c648180c0, C4<1>, C4<1>;
L_0000017c64858840 .functor OR 1, L_0000017c64858300, L_0000017c648587d0, C4<0>, C4<0>;
v0000017c647948e0_0 .net *"_ivl_0", 0 0, L_0000017c64857dc0;  1 drivers
v0000017c64794980_0 .net *"_ivl_4", 0 0, L_0000017c64858300;  1 drivers
v0000017c64798d00_0 .net *"_ivl_6", 0 0, L_0000017c64858370;  1 drivers
v0000017c64796be0_0 .net *"_ivl_8", 0 0, L_0000017c648587d0;  1 drivers
v0000017c64797c20_0 .net "a", 0 0, L_0000017c64816680;  1 drivers
v0000017c64796fa0_0 .net "b", 0 0, L_0000017c64818020;  1 drivers
v0000017c64797e00_0 .net "cin", 0 0, L_0000017c648180c0;  1 drivers
v0000017c64796c80_0 .net "cout", 0 0, L_0000017c64858840;  1 drivers
v0000017c64797040_0 .net "sum", 0 0, L_0000017c64857810;  1 drivers
S_0000017c647a86c0 .scope generate, "generate_stormbreaker[16]" "generate_stormbreaker[16]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a66f0 .param/l "i" 0 2 14, +C4<010000>;
S_0000017c647abbe0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647a86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c64796780_0 .net "a", 0 0, L_0000017c648185c0;  1 drivers
v0000017c64798580_0 .net "b", 0 0, L_0000017c64818660;  1 drivers
v0000017c64797a40_0 .net "out", 0 0, L_0000017c64818520;  1 drivers
v0000017c64796e60_0 .net "sel", 0 0, L_0000017c64818700;  1 drivers
L_0000017c64818520 .functor MUXZ 1, L_0000017c648185c0, L_0000017c64818660, L_0000017c64818700, C4<>;
S_0000017c647a9b10 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647a86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a6830 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64859250 .functor XOR 1, L_0000017c64819060, L_0000017c64819600, C4<0>, C4<0>;
L_0000017c64859fe0 .functor BUFZ 1, L_0000017c648183e0, C4<0>, C4<0>, C4<0>;
v0000017c64798f80_0 .net *"_ivl_48", 0 0, L_0000017c64819060;  1 drivers
v0000017c64799700_0 .net *"_ivl_50", 0 0, L_0000017c64819600;  1 drivers
v0000017c647997a0_0 .net *"_ivl_51", 0 0, L_0000017c64859250;  1 drivers
v0000017c64799840_0 .net *"_ivl_59", 0 0, L_0000017c64859fe0;  1 drivers
v0000017c64799a20_0 .net "a", 3 0, L_0000017c6481a140;  1 drivers
v0000017c64799ac0_0 .net "b", 3 0, L_0000017c6481a280;  1 drivers
v0000017c64799b60_0 .net "c", 4 0, L_0000017c648199c0;  1 drivers
v0000017c647992a0_0 .net "cin", 0 0, L_0000017c648183e0;  1 drivers
v0000017c64799020_0 .net "cout", 0 0, L_0000017c6481a0a0;  1 drivers
v0000017c647990c0_0 .net "p", 0 0, L_0000017c648197e0;  1 drivers
v0000017c64799160_0 .net "sum", 3 0, L_0000017c64819ec0;  1 drivers
v0000017c64799340_0 .net "t", 3 0, L_0000017c64818de0;  1 drivers
L_0000017c64819d80 .part L_0000017c6481a140, 1, 1;
L_0000017c64818d40 .part L_0000017c6481a280, 1, 1;
L_0000017c64819c40 .part L_0000017c64818de0, 0, 1;
L_0000017c64819ba0 .part L_0000017c6481a140, 2, 1;
L_0000017c64818480 .part L_0000017c6481a280, 2, 1;
L_0000017c64819100 .part L_0000017c64818de0, 1, 1;
L_0000017c64819a60 .part L_0000017c6481a140, 3, 1;
L_0000017c64819e20 .part L_0000017c6481a280, 3, 1;
L_0000017c648188e0 .part L_0000017c64818de0, 2, 1;
L_0000017c64819b00 .part L_0000017c6481a140, 0, 1;
L_0000017c64818ca0 .part L_0000017c6481a280, 0, 1;
L_0000017c64819240 .part L_0000017c648199c0, 0, 1;
L_0000017c64819f60 .part L_0000017c6481a140, 1, 1;
L_0000017c64818fc0 .part L_0000017c6481a280, 1, 1;
L_0000017c64818e80 .part L_0000017c648199c0, 1, 1;
L_0000017c64819ce0 .part L_0000017c6481a140, 2, 1;
L_0000017c64818c00 .part L_0000017c6481a280, 2, 1;
L_0000017c64819380 .part L_0000017c648199c0, 2, 1;
L_0000017c64818f20 .part L_0000017c6481a140, 3, 1;
L_0000017c64819920 .part L_0000017c6481a280, 3, 1;
L_0000017c64819560 .part L_0000017c648199c0, 3, 1;
L_0000017c64819ec0 .concat8 [ 1 1 1 1], L_0000017c64858b50, L_0000017c64857880, L_0000017c64857ab0, L_0000017c64858290;
L_0000017c64818de0 .concat8 [ 1 1 1 1], L_0000017c64859250, L_0000017c64857ce0, L_0000017c64858060, L_0000017c64858a00;
L_0000017c64819060 .part L_0000017c6481a140, 0, 1;
L_0000017c64819600 .part L_0000017c6481a280, 0, 1;
L_0000017c648197e0 .part L_0000017c64818de0, 3, 1;
LS_0000017c648199c0_0_0 .concat8 [ 1 1 1 1], L_0000017c64859fe0, L_0000017c64858ca0, L_0000017c64858df0, L_0000017c64857420;
LS_0000017c648199c0_0_4 .concat8 [ 1 0 0 0], L_0000017c64857e30;
L_0000017c648199c0 .concat8 [ 4 1 0 0], LS_0000017c648199c0_0_0, LS_0000017c648199c0_0_4;
L_0000017c6481a0a0 .part L_0000017c648199c0, 4, 1;
S_0000017c647a9020 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a6fb0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64858920 .functor XOR 1, L_0000017c64819d80, L_0000017c64818d40, C4<0>, C4<0>;
L_0000017c64857ce0 .functor AND 1, L_0000017c64858920, L_0000017c64819c40, C4<1>, C4<1>;
v0000017c64796820_0 .net *"_ivl_0", 0 0, L_0000017c64819d80;  1 drivers
v0000017c64798760_0 .net *"_ivl_1", 0 0, L_0000017c64818d40;  1 drivers
v0000017c64797ae0_0 .net *"_ivl_2", 0 0, L_0000017c64858920;  1 drivers
v0000017c64798620_0 .net *"_ivl_4", 0 0, L_0000017c64819c40;  1 drivers
v0000017c64797180_0 .net *"_ivl_5", 0 0, L_0000017c64857ce0;  1 drivers
S_0000017c647a9ca0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a6cb0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64857a40 .functor XOR 1, L_0000017c64819ba0, L_0000017c64818480, C4<0>, C4<0>;
L_0000017c64858060 .functor AND 1, L_0000017c64857a40, L_0000017c64819100, C4<1>, C4<1>;
v0000017c64798da0_0 .net *"_ivl_0", 0 0, L_0000017c64819ba0;  1 drivers
v0000017c647983a0_0 .net *"_ivl_1", 0 0, L_0000017c64818480;  1 drivers
v0000017c64797b80_0 .net *"_ivl_2", 0 0, L_0000017c64857a40;  1 drivers
v0000017c64797cc0_0 .net *"_ivl_4", 0 0, L_0000017c64819100;  1 drivers
v0000017c64796dc0_0 .net *"_ivl_5", 0 0, L_0000017c64858060;  1 drivers
S_0000017c647aa790 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a6cf0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64858220 .functor XOR 1, L_0000017c64819a60, L_0000017c64819e20, C4<0>, C4<0>;
L_0000017c64858a00 .functor AND 1, L_0000017c64858220, L_0000017c648188e0, C4<1>, C4<1>;
v0000017c64798bc0_0 .net *"_ivl_0", 0 0, L_0000017c64819a60;  1 drivers
v0000017c64798440_0 .net *"_ivl_1", 0 0, L_0000017c64819e20;  1 drivers
v0000017c64798800_0 .net *"_ivl_2", 0 0, L_0000017c64858220;  1 drivers
v0000017c64796f00_0 .net *"_ivl_4", 0 0, L_0000017c648188e0;  1 drivers
v0000017c64797360_0 .net *"_ivl_5", 0 0, L_0000017c64858a00;  1 drivers
S_0000017c647ab8c0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a6ff0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647aac40 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647ab8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64858ae0 .functor XOR 1, L_0000017c64819b00, L_0000017c64818ca0, C4<0>, C4<0>;
L_0000017c64858b50 .functor XOR 1, L_0000017c64858ae0, L_0000017c64819240, C4<0>, C4<0>;
L_0000017c648580d0 .functor AND 1, L_0000017c64819b00, L_0000017c64818ca0, C4<1>, C4<1>;
L_0000017c64858bc0 .functor OR 1, L_0000017c64819b00, L_0000017c64818ca0, C4<0>, C4<0>;
L_0000017c64858c30 .functor AND 1, L_0000017c64858bc0, L_0000017c64819240, C4<1>, C4<1>;
L_0000017c64858ca0 .functor OR 1, L_0000017c648580d0, L_0000017c64858c30, C4<0>, C4<0>;
v0000017c64797d60_0 .net *"_ivl_0", 0 0, L_0000017c64858ae0;  1 drivers
v0000017c64797400_0 .net *"_ivl_4", 0 0, L_0000017c648580d0;  1 drivers
v0000017c647988a0_0 .net *"_ivl_6", 0 0, L_0000017c64858bc0;  1 drivers
v0000017c64796a00_0 .net *"_ivl_8", 0 0, L_0000017c64858c30;  1 drivers
v0000017c64797220_0 .net "a", 0 0, L_0000017c64819b00;  1 drivers
v0000017c647972c0_0 .net "b", 0 0, L_0000017c64818ca0;  1 drivers
v0000017c64797f40_0 .net "cin", 0 0, L_0000017c64819240;  1 drivers
v0000017c64798940_0 .net "cout", 0 0, L_0000017c64858ca0;  1 drivers
v0000017c64798c60_0 .net "sum", 0 0, L_0000017c64858b50;  1 drivers
S_0000017c647aadd0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a72f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647a9e30 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647aadd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64857490 .functor XOR 1, L_0000017c64819f60, L_0000017c64818fc0, C4<0>, C4<0>;
L_0000017c64857880 .functor XOR 1, L_0000017c64857490, L_0000017c64818e80, C4<0>, C4<0>;
L_0000017c64858140 .functor AND 1, L_0000017c64819f60, L_0000017c64818fc0, C4<1>, C4<1>;
L_0000017c64857c00 .functor OR 1, L_0000017c64819f60, L_0000017c64818fc0, C4<0>, C4<0>;
L_0000017c64857500 .functor AND 1, L_0000017c64857c00, L_0000017c64818e80, C4<1>, C4<1>;
L_0000017c64858df0 .functor OR 1, L_0000017c64858140, L_0000017c64857500, C4<0>, C4<0>;
v0000017c647974a0_0 .net *"_ivl_0", 0 0, L_0000017c64857490;  1 drivers
v0000017c647989e0_0 .net *"_ivl_4", 0 0, L_0000017c64858140;  1 drivers
v0000017c64798a80_0 .net *"_ivl_6", 0 0, L_0000017c64857c00;  1 drivers
v0000017c64797540_0 .net *"_ivl_8", 0 0, L_0000017c64857500;  1 drivers
v0000017c64797720_0 .net "a", 0 0, L_0000017c64819f60;  1 drivers
v0000017c647968c0_0 .net "b", 0 0, L_0000017c64818fc0;  1 drivers
v0000017c64796960_0 .net "cin", 0 0, L_0000017c64818e80;  1 drivers
v0000017c64798b20_0 .net "cout", 0 0, L_0000017c64858df0;  1 drivers
v0000017c64796b40_0 .net "sum", 0 0, L_0000017c64857880;  1 drivers
S_0000017c647aba50 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a7bf0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647aa470 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647aba50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64857ea0 .functor XOR 1, L_0000017c64819ce0, L_0000017c64818c00, C4<0>, C4<0>;
L_0000017c64857ab0 .functor XOR 1, L_0000017c64857ea0, L_0000017c64819380, C4<0>, C4<0>;
L_0000017c64857260 .functor AND 1, L_0000017c64819ce0, L_0000017c64818c00, C4<1>, C4<1>;
L_0000017c64857340 .functor OR 1, L_0000017c64819ce0, L_0000017c64818c00, C4<0>, C4<0>;
L_0000017c648573b0 .functor AND 1, L_0000017c64857340, L_0000017c64819380, C4<1>, C4<1>;
L_0000017c64857420 .functor OR 1, L_0000017c64857260, L_0000017c648573b0, C4<0>, C4<0>;
v0000017c647977c0_0 .net *"_ivl_0", 0 0, L_0000017c64857ea0;  1 drivers
v0000017c64797860_0 .net *"_ivl_4", 0 0, L_0000017c64857260;  1 drivers
v0000017c64797900_0 .net *"_ivl_6", 0 0, L_0000017c64857340;  1 drivers
v0000017c647979a0_0 .net *"_ivl_8", 0 0, L_0000017c648573b0;  1 drivers
v0000017c64797ea0_0 .net "a", 0 0, L_0000017c64819ce0;  1 drivers
v0000017c64797fe0_0 .net "b", 0 0, L_0000017c64818c00;  1 drivers
v0000017c64798080_0 .net "cin", 0 0, L_0000017c64819380;  1 drivers
v0000017c64798120_0 .net "cout", 0 0, L_0000017c64857420;  1 drivers
v0000017c64799ca0_0 .net "sum", 0 0, L_0000017c64857ab0;  1 drivers
S_0000017c647ab280 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647a9b10;
 .timescale 0 0;
P_0000017c646a7b30 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647a8e90 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647ab280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64857570 .functor XOR 1, L_0000017c64818f20, L_0000017c64819920, C4<0>, C4<0>;
L_0000017c64858290 .functor XOR 1, L_0000017c64857570, L_0000017c64819560, C4<0>, C4<0>;
L_0000017c64857c70 .functor AND 1, L_0000017c64818f20, L_0000017c64819920, C4<1>, C4<1>;
L_0000017c64857d50 .functor OR 1, L_0000017c64818f20, L_0000017c64819920, C4<0>, C4<0>;
L_0000017c648575e0 .functor AND 1, L_0000017c64857d50, L_0000017c64819560, C4<1>, C4<1>;
L_0000017c64857e30 .functor OR 1, L_0000017c64857c70, L_0000017c648575e0, C4<0>, C4<0>;
v0000017c647998e0_0 .net *"_ivl_0", 0 0, L_0000017c64857570;  1 drivers
v0000017c64799520_0 .net *"_ivl_4", 0 0, L_0000017c64857c70;  1 drivers
v0000017c64799d40_0 .net *"_ivl_6", 0 0, L_0000017c64857d50;  1 drivers
v0000017c64799980_0 .net *"_ivl_8", 0 0, L_0000017c648575e0;  1 drivers
v0000017c64798ee0_0 .net "a", 0 0, L_0000017c64818f20;  1 drivers
v0000017c64799660_0 .net "b", 0 0, L_0000017c64819920;  1 drivers
v0000017c64799200_0 .net "cin", 0 0, L_0000017c64819560;  1 drivers
v0000017c647995c0_0 .net "cout", 0 0, L_0000017c64857e30;  1 drivers
v0000017c64799c00_0 .net "sum", 0 0, L_0000017c64858290;  1 drivers
S_0000017c647a91b0 .scope generate, "generate_stormbreaker[17]" "generate_stormbreaker[17]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a6b70 .param/l "i" 0 2 14, +C4<010001>;
S_0000017c647a8850 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647a91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647993e0_0 .net "a", 0 0, L_0000017c64864080;  1 drivers
v0000017c64799480_0 .net "b", 0 0, L_0000017c64864300;  1 drivers
v0000017c647b1430_0 .net "out", 0 0, L_0000017c64862aa0;  1 drivers
v0000017c647b1570_0 .net "sel", 0 0, L_0000017c64863040;  1 drivers
L_0000017c64862aa0 .functor MUXZ 1, L_0000017c64864080, L_0000017c64864300, L_0000017c64863040, C4<>;
S_0000017c647ab410 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647a91b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7330 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485a980 .functor XOR 1, L_0000017c648639a0, L_0000017c648635e0, C4<0>, C4<0>;
L_0000017c64858f40 .functor BUFZ 1, L_0000017c648646c0, C4<0>, C4<0>, C4<0>;
v0000017c647b1750_0 .net *"_ivl_48", 0 0, L_0000017c648639a0;  1 drivers
v0000017c647b1930_0 .net *"_ivl_50", 0 0, L_0000017c648635e0;  1 drivers
v0000017c647b1a70_0 .net *"_ivl_51", 0 0, L_0000017c6485a980;  1 drivers
v0000017c647b2970_0 .net *"_ivl_59", 0 0, L_0000017c64858f40;  1 drivers
v0000017c647b26f0_0 .net "a", 3 0, L_0000017c648643a0;  1 drivers
v0000017c647b1b10_0 .net "b", 3 0, L_0000017c64864440;  1 drivers
v0000017c647b21f0_0 .net "c", 4 0, L_0000017c64864d00;  1 drivers
v0000017c647b2470_0 .net "cin", 0 0, L_0000017c648646c0;  1 drivers
v0000017c647b2830_0 .net "cout", 0 0, L_0000017c64865160;  1 drivers
v0000017c647b2a10_0 .net "p", 0 0, L_0000017c648637c0;  1 drivers
v0000017c647b2fb0_0 .net "sum", 3 0, L_0000017c64863540;  1 drivers
v0000017c647b3370_0 .net "t", 3 0, L_0000017c64864260;  1 drivers
L_0000017c648187a0 .part L_0000017c648643a0, 1, 1;
L_0000017c64863900 .part L_0000017c64864440, 1, 1;
L_0000017c64862c80 .part L_0000017c64864260, 0, 1;
L_0000017c64862f00 .part L_0000017c648643a0, 2, 1;
L_0000017c648650c0 .part L_0000017c64864440, 2, 1;
L_0000017c64864120 .part L_0000017c64864260, 1, 1;
L_0000017c64863400 .part L_0000017c648643a0, 3, 1;
L_0000017c64863fe0 .part L_0000017c64864440, 3, 1;
L_0000017c64862a00 .part L_0000017c64864260, 2, 1;
L_0000017c64864f80 .part L_0000017c648643a0, 0, 1;
L_0000017c64863e00 .part L_0000017c64864440, 0, 1;
L_0000017c648648a0 .part L_0000017c64864d00, 0, 1;
L_0000017c64862be0 .part L_0000017c648643a0, 1, 1;
L_0000017c64863f40 .part L_0000017c64864440, 1, 1;
L_0000017c64864c60 .part L_0000017c64864d00, 1, 1;
L_0000017c64862fa0 .part L_0000017c648643a0, 2, 1;
L_0000017c64864a80 .part L_0000017c64864440, 2, 1;
L_0000017c648649e0 .part L_0000017c64864d00, 2, 1;
L_0000017c648641c0 .part L_0000017c648643a0, 3, 1;
L_0000017c64865020 .part L_0000017c64864440, 3, 1;
L_0000017c64863ae0 .part L_0000017c64864d00, 3, 1;
L_0000017c64863540 .concat8 [ 1 1 1 1], L_0000017c64859a30, L_0000017c6485a9f0, L_0000017c6485a600, L_0000017c64859090;
L_0000017c64864260 .concat8 [ 1 1 1 1], L_0000017c6485a980, L_0000017c64859870, L_0000017c64859aa0, L_0000017c6485a3d0;
L_0000017c648639a0 .part L_0000017c648643a0, 0, 1;
L_0000017c648635e0 .part L_0000017c64864440, 0, 1;
L_0000017c648637c0 .part L_0000017c64864260, 3, 1;
LS_0000017c64864d00_0_0 .concat8 [ 1 1 1 1], L_0000017c64858f40, L_0000017c6485a4b0, L_0000017c648599c0, L_0000017c64859330;
LS_0000017c64864d00_0_4 .concat8 [ 1 0 0 0], L_0000017c6485a6e0;
L_0000017c64864d00 .concat8 [ 4 1 0 0], LS_0000017c64864d00_0_0, LS_0000017c64864d00_0_4;
L_0000017c64865160 .part L_0000017c64864d00, 4, 1;
S_0000017c647a7ef0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a7970 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64859f70 .functor XOR 1, L_0000017c648187a0, L_0000017c64863900, C4<0>, C4<0>;
L_0000017c64859870 .functor AND 1, L_0000017c64859f70, L_0000017c64862c80, C4<1>, C4<1>;
v0000017c647b1110_0 .net *"_ivl_0", 0 0, L_0000017c648187a0;  1 drivers
v0000017c647b0c10_0 .net *"_ivl_1", 0 0, L_0000017c64863900;  1 drivers
v0000017c647b14d0_0 .net *"_ivl_2", 0 0, L_0000017c64859f70;  1 drivers
v0000017c647b2790_0 .net *"_ivl_4", 0 0, L_0000017c64862c80;  1 drivers
v0000017c647b2dd0_0 .net *"_ivl_5", 0 0, L_0000017c64859870;  1 drivers
S_0000017c647ab730 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a74f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64859640 .functor XOR 1, L_0000017c64862f00, L_0000017c648650c0, C4<0>, C4<0>;
L_0000017c64859aa0 .functor AND 1, L_0000017c64859640, L_0000017c64864120, C4<1>, C4<1>;
v0000017c647b2290_0 .net *"_ivl_0", 0 0, L_0000017c64862f00;  1 drivers
v0000017c647b30f0_0 .net *"_ivl_1", 0 0, L_0000017c648650c0;  1 drivers
v0000017c647b2330_0 .net *"_ivl_2", 0 0, L_0000017c64859640;  1 drivers
v0000017c647b0f30_0 .net *"_ivl_4", 0 0, L_0000017c64864120;  1 drivers
v0000017c647b3050_0 .net *"_ivl_5", 0 0, L_0000017c64859aa0;  1 drivers
S_0000017c647a9fc0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a7e70 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485a050 .functor XOR 1, L_0000017c64863400, L_0000017c64863fe0, C4<0>, C4<0>;
L_0000017c6485a3d0 .functor AND 1, L_0000017c6485a050, L_0000017c64862a00, C4<1>, C4<1>;
v0000017c647b0fd0_0 .net *"_ivl_0", 0 0, L_0000017c64863400;  1 drivers
v0000017c647b3230_0 .net *"_ivl_1", 0 0, L_0000017c64863fe0;  1 drivers
v0000017c647b12f0_0 .net *"_ivl_2", 0 0, L_0000017c6485a050;  1 drivers
v0000017c647b0cb0_0 .net *"_ivl_4", 0 0, L_0000017c64862a00;  1 drivers
v0000017c647b1890_0 .net *"_ivl_5", 0 0, L_0000017c6485a3d0;  1 drivers
S_0000017c647aa920 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a71b0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647aa150 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647aa920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485a1a0 .functor XOR 1, L_0000017c64864f80, L_0000017c64863e00, C4<0>, C4<0>;
L_0000017c64859a30 .functor XOR 1, L_0000017c6485a1a0, L_0000017c648648a0, C4<0>, C4<0>;
L_0000017c648593a0 .functor AND 1, L_0000017c64864f80, L_0000017c64863e00, C4<1>, C4<1>;
L_0000017c6485a520 .functor OR 1, L_0000017c64864f80, L_0000017c64863e00, C4<0>, C4<0>;
L_0000017c64859720 .functor AND 1, L_0000017c6485a520, L_0000017c648648a0, C4<1>, C4<1>;
L_0000017c6485a4b0 .functor OR 1, L_0000017c648593a0, L_0000017c64859720, C4<0>, C4<0>;
v0000017c647b1d90_0 .net *"_ivl_0", 0 0, L_0000017c6485a1a0;  1 drivers
v0000017c647b2ab0_0 .net *"_ivl_4", 0 0, L_0000017c648593a0;  1 drivers
v0000017c647b2e70_0 .net *"_ivl_6", 0 0, L_0000017c6485a520;  1 drivers
v0000017c647b3190_0 .net *"_ivl_8", 0 0, L_0000017c64859720;  1 drivers
v0000017c647b2010_0 .net "a", 0 0, L_0000017c64864f80;  1 drivers
v0000017c647b25b0_0 .net "b", 0 0, L_0000017c64863e00;  1 drivers
v0000017c647b1e30_0 .net "cin", 0 0, L_0000017c648648a0;  1 drivers
v0000017c647b2b50_0 .net "cout", 0 0, L_0000017c6485a4b0;  1 drivers
v0000017c647b1070_0 .net "sum", 0 0, L_0000017c64859a30;  1 drivers
S_0000017c647aa600 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a71f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647ab5a0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647aa600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648598e0 .functor XOR 1, L_0000017c64862be0, L_0000017c64863f40, C4<0>, C4<0>;
L_0000017c6485a9f0 .functor XOR 1, L_0000017c648598e0, L_0000017c64864c60, C4<0>, C4<0>;
L_0000017c6485a7c0 .functor AND 1, L_0000017c64862be0, L_0000017c64863f40, C4<1>, C4<1>;
L_0000017c6485a590 .functor OR 1, L_0000017c64862be0, L_0000017c64863f40, C4<0>, C4<0>;
L_0000017c648592c0 .functor AND 1, L_0000017c6485a590, L_0000017c64864c60, C4<1>, C4<1>;
L_0000017c648599c0 .functor OR 1, L_0000017c6485a7c0, L_0000017c648592c0, C4<0>, C4<0>;
v0000017c647b1ed0_0 .net *"_ivl_0", 0 0, L_0000017c648598e0;  1 drivers
v0000017c647b2bf0_0 .net *"_ivl_4", 0 0, L_0000017c6485a7c0;  1 drivers
v0000017c647b2f10_0 .net *"_ivl_6", 0 0, L_0000017c6485a590;  1 drivers
v0000017c647b32d0_0 .net *"_ivl_8", 0 0, L_0000017c648592c0;  1 drivers
v0000017c647b20b0_0 .net "a", 0 0, L_0000017c64862be0;  1 drivers
v0000017c647b2650_0 .net "b", 0 0, L_0000017c64863f40;  1 drivers
v0000017c647b1f70_0 .net "cin", 0 0, L_0000017c64864c60;  1 drivers
v0000017c647b2c90_0 .net "cout", 0 0, L_0000017c648599c0;  1 drivers
v0000017c647b11b0_0 .net "sum", 0 0, L_0000017c6485a9f0;  1 drivers
S_0000017c647a8080 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a78b0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647a8210 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a8080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485a210 .functor XOR 1, L_0000017c64862fa0, L_0000017c64864a80, C4<0>, C4<0>;
L_0000017c6485a600 .functor XOR 1, L_0000017c6485a210, L_0000017c648649e0, C4<0>, C4<0>;
L_0000017c6485a830 .functor AND 1, L_0000017c64862fa0, L_0000017c64864a80, C4<1>, C4<1>;
L_0000017c6485a0c0 .functor OR 1, L_0000017c64862fa0, L_0000017c64864a80, C4<0>, C4<0>;
L_0000017c6485a670 .functor AND 1, L_0000017c6485a0c0, L_0000017c648649e0, C4<1>, C4<1>;
L_0000017c64859330 .functor OR 1, L_0000017c6485a830, L_0000017c6485a670, C4<0>, C4<0>;
v0000017c647b1250_0 .net *"_ivl_0", 0 0, L_0000017c6485a210;  1 drivers
v0000017c647b0e90_0 .net *"_ivl_4", 0 0, L_0000017c6485a830;  1 drivers
v0000017c647b2510_0 .net *"_ivl_6", 0 0, L_0000017c6485a0c0;  1 drivers
v0000017c647b1bb0_0 .net *"_ivl_8", 0 0, L_0000017c6485a670;  1 drivers
v0000017c647b1390_0 .net "a", 0 0, L_0000017c64862fa0;  1 drivers
v0000017c647b2d30_0 .net "b", 0 0, L_0000017c64864a80;  1 drivers
v0000017c647b2150_0 .net "cin", 0 0, L_0000017c648649e0;  1 drivers
v0000017c647b1610_0 .net "cout", 0 0, L_0000017c64859330;  1 drivers
v0000017c647b1c50_0 .net "sum", 0 0, L_0000017c6485a600;  1 drivers
S_0000017c647a8530 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647ab410;
 .timescale 0 0;
P_0000017c646a7c30 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647cf450 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647a8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485a8a0 .functor XOR 1, L_0000017c648641c0, L_0000017c64865020, C4<0>, C4<0>;
L_0000017c64859090 .functor XOR 1, L_0000017c6485a8a0, L_0000017c64863ae0, C4<0>, C4<0>;
L_0000017c6485a910 .functor AND 1, L_0000017c648641c0, L_0000017c64865020, C4<1>, C4<1>;
L_0000017c6485a750 .functor OR 1, L_0000017c648641c0, L_0000017c64865020, C4<0>, C4<0>;
L_0000017c64859bf0 .functor AND 1, L_0000017c6485a750, L_0000017c64863ae0, C4<1>, C4<1>;
L_0000017c6485a6e0 .functor OR 1, L_0000017c6485a910, L_0000017c64859bf0, C4<0>, C4<0>;
v0000017c647b16b0_0 .net *"_ivl_0", 0 0, L_0000017c6485a8a0;  1 drivers
v0000017c647b1cf0_0 .net *"_ivl_4", 0 0, L_0000017c6485a910;  1 drivers
v0000017c647b19d0_0 .net *"_ivl_6", 0 0, L_0000017c6485a750;  1 drivers
v0000017c647b0b70_0 .net *"_ivl_8", 0 0, L_0000017c64859bf0;  1 drivers
v0000017c647b23d0_0 .net "a", 0 0, L_0000017c648641c0;  1 drivers
v0000017c647b28d0_0 .net "b", 0 0, L_0000017c64865020;  1 drivers
v0000017c647b17f0_0 .net "cin", 0 0, L_0000017c64863ae0;  1 drivers
v0000017c647b0d50_0 .net "cout", 0 0, L_0000017c6485a6e0;  1 drivers
v0000017c647b0df0_0 .net "sum", 0 0, L_0000017c64859090;  1 drivers
S_0000017c647d08a0 .scope generate, "generate_stormbreaker[18]" "generate_stormbreaker[18]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a7a30 .param/l "i" 0 2 14, +C4<010010>;
S_0000017c647d0a30 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647b3eb0_0 .net "a", 0 0, L_0000017c64867780;  1 drivers
v0000017c647b3870_0 .net "b", 0 0, L_0000017c64866ce0;  1 drivers
v0000017c647b3a50_0 .net "out", 0 0, L_0000017c64866ec0;  1 drivers
v0000017c647b5670_0 .net "sel", 0 0, L_0000017c64865520;  1 drivers
L_0000017c64866ec0 .functor MUXZ 1, L_0000017c64867780, L_0000017c64866ce0, L_0000017c64865520, C4<>;
S_0000017c647d2010 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d08a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7db0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485c430 .functor XOR 1, L_0000017c64862b40, L_0000017c64862dc0, C4<0>, C4<0>;
L_0000017c6485c510 .functor BUFZ 1, L_0000017c64866560, C4<0>, C4<0>, C4<0>;
v0000017c647b48b0_0 .net *"_ivl_48", 0 0, L_0000017c64862b40;  1 drivers
v0000017c647b4a90_0 .net *"_ivl_50", 0 0, L_0000017c64862dc0;  1 drivers
v0000017c647b4db0_0 .net *"_ivl_51", 0 0, L_0000017c6485c430;  1 drivers
v0000017c647b5490_0 .net *"_ivl_59", 0 0, L_0000017c6485c510;  1 drivers
v0000017c647b5030_0 .net "a", 3 0, L_0000017c64863360;  1 drivers
v0000017c647b50d0_0 .net "b", 3 0, L_0000017c648634a0;  1 drivers
v0000017c647b5210_0 .net "c", 4 0, L_0000017c64863220;  1 drivers
v0000017c647b5350_0 .net "cin", 0 0, L_0000017c64866560;  1 drivers
v0000017c647b80f0_0 .net "cout", 0 0, L_0000017c648632c0;  1 drivers
v0000017c647b5f30_0 .net "p", 0 0, L_0000017c64862e60;  1 drivers
v0000017c647b7650_0 .net "sum", 3 0, L_0000017c64864940;  1 drivers
v0000017c647b5fd0_0 .net "t", 3 0, L_0000017c64864e40;  1 drivers
L_0000017c64863d60 .part L_0000017c64863360, 1, 1;
L_0000017c64864b20 .part L_0000017c648634a0, 1, 1;
L_0000017c648644e0 .part L_0000017c64864e40, 0, 1;
L_0000017c64864ee0 .part L_0000017c64863360, 2, 1;
L_0000017c64863180 .part L_0000017c648634a0, 2, 1;
L_0000017c64864580 .part L_0000017c64864e40, 1, 1;
L_0000017c64864bc0 .part L_0000017c64863360, 3, 1;
L_0000017c64863b80 .part L_0000017c648634a0, 3, 1;
L_0000017c64863680 .part L_0000017c64864e40, 2, 1;
L_0000017c64863cc0 .part L_0000017c64863360, 0, 1;
L_0000017c64862d20 .part L_0000017c648634a0, 0, 1;
L_0000017c648630e0 .part L_0000017c64863220, 0, 1;
L_0000017c64863ea0 .part L_0000017c64863360, 1, 1;
L_0000017c64863720 .part L_0000017c648634a0, 1, 1;
L_0000017c64864da0 .part L_0000017c64863220, 1, 1;
L_0000017c64864620 .part L_0000017c64863360, 2, 1;
L_0000017c64863860 .part L_0000017c648634a0, 2, 1;
L_0000017c64863a40 .part L_0000017c64863220, 2, 1;
L_0000017c64863c20 .part L_0000017c64863360, 3, 1;
L_0000017c64864760 .part L_0000017c648634a0, 3, 1;
L_0000017c64864800 .part L_0000017c64863220, 3, 1;
L_0000017c64864940 .concat8 [ 1 1 1 1], L_0000017c648596b0, L_0000017c64859410, L_0000017c648595d0, L_0000017c64859c60;
L_0000017c64864e40 .concat8 [ 1 1 1 1], L_0000017c6485c430, L_0000017c6485a130, L_0000017c64858e60, L_0000017c64858ed0;
L_0000017c64862b40 .part L_0000017c64863360, 0, 1;
L_0000017c64862dc0 .part L_0000017c648634a0, 0, 1;
L_0000017c64862e60 .part L_0000017c64864e40, 3, 1;
LS_0000017c64863220_0_0 .concat8 [ 1 1 1 1], L_0000017c6485c510, L_0000017c64859170, L_0000017c6485a360, L_0000017c64859e20;
LS_0000017c64863220_0_4 .concat8 [ 1 0 0 0], L_0000017c64859db0;
L_0000017c64863220 .concat8 [ 4 1 0 0], LS_0000017c64863220_0_0, LS_0000017c64863220_0_4;
L_0000017c648632c0 .part L_0000017c64863220, 4, 1;
S_0000017c647d0710 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7270 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64859cd0 .functor XOR 1, L_0000017c64863d60, L_0000017c64864b20, C4<0>, C4<0>;
L_0000017c6485a130 .functor AND 1, L_0000017c64859cd0, L_0000017c648644e0, C4<1>, C4<1>;
v0000017c647b34b0_0 .net *"_ivl_0", 0 0, L_0000017c64863d60;  1 drivers
v0000017c647b3e10_0 .net *"_ivl_1", 0 0, L_0000017c64864b20;  1 drivers
v0000017c647b5530_0 .net *"_ivl_2", 0 0, L_0000017c64859cd0;  1 drivers
v0000017c647b3410_0 .net *"_ivl_4", 0 0, L_0000017c648644e0;  1 drivers
v0000017c647b5a30_0 .net *"_ivl_5", 0 0, L_0000017c6485a130;  1 drivers
S_0000017c647cee10 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7b70 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64859100 .functor XOR 1, L_0000017c64864ee0, L_0000017c64863180, C4<0>, C4<0>;
L_0000017c64858e60 .functor AND 1, L_0000017c64859100, L_0000017c64864580, C4<1>, C4<1>;
v0000017c647b52b0_0 .net *"_ivl_0", 0 0, L_0000017c64864ee0;  1 drivers
v0000017c647b4950_0 .net *"_ivl_1", 0 0, L_0000017c64863180;  1 drivers
v0000017c647b4090_0 .net *"_ivl_2", 0 0, L_0000017c64859100;  1 drivers
v0000017c647b3910_0 .net *"_ivl_4", 0 0, L_0000017c64864580;  1 drivers
v0000017c647b53f0_0 .net *"_ivl_5", 0 0, L_0000017c64858e60;  1 drivers
S_0000017c647ce4b0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a72b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485a280 .functor XOR 1, L_0000017c64864bc0, L_0000017c64863b80, C4<0>, C4<0>;
L_0000017c64858ed0 .functor AND 1, L_0000017c6485a280, L_0000017c64863680, C4<1>, C4<1>;
v0000017c647b3690_0 .net *"_ivl_0", 0 0, L_0000017c64864bc0;  1 drivers
v0000017c647b4d10_0 .net *"_ivl_1", 0 0, L_0000017c64863b80;  1 drivers
v0000017c647b43b0_0 .net *"_ivl_2", 0 0, L_0000017c6485a280;  1 drivers
v0000017c647b5710_0 .net *"_ivl_4", 0 0, L_0000017c64863680;  1 drivers
v0000017c647b5ad0_0 .net *"_ivl_5", 0 0, L_0000017c64858ed0;  1 drivers
S_0000017c647cf770 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7eb0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d0bc0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647cf770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64859d40 .functor XOR 1, L_0000017c64863cc0, L_0000017c64862d20, C4<0>, C4<0>;
L_0000017c648596b0 .functor XOR 1, L_0000017c64859d40, L_0000017c648630e0, C4<0>, C4<0>;
L_0000017c64859e90 .functor AND 1, L_0000017c64863cc0, L_0000017c64862d20, C4<1>, C4<1>;
L_0000017c64858fb0 .functor OR 1, L_0000017c64863cc0, L_0000017c64862d20, C4<0>, C4<0>;
L_0000017c64859020 .functor AND 1, L_0000017c64858fb0, L_0000017c648630e0, C4<1>, C4<1>;
L_0000017c64859170 .functor OR 1, L_0000017c64859e90, L_0000017c64859020, C4<0>, C4<0>;
v0000017c647b5990_0 .net *"_ivl_0", 0 0, L_0000017c64859d40;  1 drivers
v0000017c647b4450_0 .net *"_ivl_4", 0 0, L_0000017c64859e90;  1 drivers
v0000017c647b55d0_0 .net *"_ivl_6", 0 0, L_0000017c64858fb0;  1 drivers
v0000017c647b4310_0 .net *"_ivl_8", 0 0, L_0000017c64859020;  1 drivers
v0000017c647b44f0_0 .net "a", 0 0, L_0000017c64863cc0;  1 drivers
v0000017c647b3730_0 .net "b", 0 0, L_0000017c64862d20;  1 drivers
v0000017c647b57b0_0 .net "cin", 0 0, L_0000017c648630e0;  1 drivers
v0000017c647b4b30_0 .net "cout", 0 0, L_0000017c64859170;  1 drivers
v0000017c647b3c30_0 .net "sum", 0 0, L_0000017c648596b0;  1 drivers
S_0000017c647d1e80 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7670 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647d1200 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d1e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648591e0 .functor XOR 1, L_0000017c64863ea0, L_0000017c64863720, C4<0>, C4<0>;
L_0000017c64859410 .functor XOR 1, L_0000017c648591e0, L_0000017c64864da0, C4<0>, C4<0>;
L_0000017c64859480 .functor AND 1, L_0000017c64863ea0, L_0000017c64863720, C4<1>, C4<1>;
L_0000017c648594f0 .functor OR 1, L_0000017c64863ea0, L_0000017c64863720, C4<0>, C4<0>;
L_0000017c6485a2f0 .functor AND 1, L_0000017c648594f0, L_0000017c64864da0, C4<1>, C4<1>;
L_0000017c6485a360 .functor OR 1, L_0000017c64859480, L_0000017c6485a2f0, C4<0>, C4<0>;
v0000017c647b41d0_0 .net *"_ivl_0", 0 0, L_0000017c648591e0;  1 drivers
v0000017c647b3550_0 .net *"_ivl_4", 0 0, L_0000017c64859480;  1 drivers
v0000017c647b4c70_0 .net *"_ivl_6", 0 0, L_0000017c648594f0;  1 drivers
v0000017c647b39b0_0 .net *"_ivl_8", 0 0, L_0000017c6485a2f0;  1 drivers
v0000017c647b49f0_0 .net "a", 0 0, L_0000017c64863ea0;  1 drivers
v0000017c647b3cd0_0 .net "b", 0 0, L_0000017c64863720;  1 drivers
v0000017c647b4270_0 .net "cin", 0 0, L_0000017c64864da0;  1 drivers
v0000017c647b3af0_0 .net "cout", 0 0, L_0000017c6485a360;  1 drivers
v0000017c647b5850_0 .net "sum", 0 0, L_0000017c64859410;  1 drivers
S_0000017c647ce320 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7d70 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647d1070 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647ce320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64859560 .functor XOR 1, L_0000017c64864620, L_0000017c64863860, C4<0>, C4<0>;
L_0000017c648595d0 .functor XOR 1, L_0000017c64859560, L_0000017c64863a40, C4<0>, C4<0>;
L_0000017c64859790 .functor AND 1, L_0000017c64864620, L_0000017c64863860, C4<1>, C4<1>;
L_0000017c64859950 .functor OR 1, L_0000017c64864620, L_0000017c64863860, C4<0>, C4<0>;
L_0000017c64859f00 .functor AND 1, L_0000017c64859950, L_0000017c64863a40, C4<1>, C4<1>;
L_0000017c64859e20 .functor OR 1, L_0000017c64859790, L_0000017c64859f00, C4<0>, C4<0>;
v0000017c647b3b90_0 .net *"_ivl_0", 0 0, L_0000017c64859560;  1 drivers
v0000017c647b35f0_0 .net *"_ivl_4", 0 0, L_0000017c64859790;  1 drivers
v0000017c647b3d70_0 .net *"_ivl_6", 0 0, L_0000017c64859950;  1 drivers
v0000017c647b4f90_0 .net *"_ivl_8", 0 0, L_0000017c64859f00;  1 drivers
v0000017c647b58f0_0 .net "a", 0 0, L_0000017c64864620;  1 drivers
v0000017c647b4e50_0 .net "b", 0 0, L_0000017c64863860;  1 drivers
v0000017c647b3f50_0 .net "cin", 0 0, L_0000017c64863a40;  1 drivers
v0000017c647b5170_0 .net "cout", 0 0, L_0000017c64859e20;  1 drivers
v0000017c647b4130_0 .net "sum", 0 0, L_0000017c648595d0;  1 drivers
S_0000017c647cfdb0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647d2010;
 .timescale 0 0;
P_0000017c646a7bb0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647d19d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647cfdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64859800 .functor XOR 1, L_0000017c64863c20, L_0000017c64864760, C4<0>, C4<0>;
L_0000017c64859c60 .functor XOR 1, L_0000017c64859800, L_0000017c64864800, C4<0>, C4<0>;
L_0000017c64859b10 .functor AND 1, L_0000017c64863c20, L_0000017c64864760, C4<1>, C4<1>;
L_0000017c64859b80 .functor OR 1, L_0000017c64863c20, L_0000017c64864760, C4<0>, C4<0>;
L_0000017c6485a440 .functor AND 1, L_0000017c64859b80, L_0000017c64864800, C4<1>, C4<1>;
L_0000017c64859db0 .functor OR 1, L_0000017c64859b10, L_0000017c6485a440, C4<0>, C4<0>;
v0000017c647b37d0_0 .net *"_ivl_0", 0 0, L_0000017c64859800;  1 drivers
v0000017c647b4ef0_0 .net *"_ivl_4", 0 0, L_0000017c64859b10;  1 drivers
v0000017c647b3ff0_0 .net *"_ivl_6", 0 0, L_0000017c64859b80;  1 drivers
v0000017c647b4590_0 .net *"_ivl_8", 0 0, L_0000017c6485a440;  1 drivers
v0000017c647b4630_0 .net "a", 0 0, L_0000017c64863c20;  1 drivers
v0000017c647b4bd0_0 .net "b", 0 0, L_0000017c64864760;  1 drivers
v0000017c647b46d0_0 .net "cin", 0 0, L_0000017c64864800;  1 drivers
v0000017c647b4770_0 .net "cout", 0 0, L_0000017c64859db0;  1 drivers
v0000017c647b4810_0 .net "sum", 0 0, L_0000017c64859c60;  1 drivers
S_0000017c647d1390 .scope generate, "generate_stormbreaker[19]" "generate_stormbreaker[19]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a7f70 .param/l "i" 0 2 14, +C4<010011>;
S_0000017c647d1520 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d1390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647b6390_0 .net "a", 0 0, L_0000017c64866a60;  1 drivers
v0000017c647b6570_0 .net "b", 0 0, L_0000017c64866240;  1 drivers
v0000017c647b6890_0 .net "out", 0 0, L_0000017c648661a0;  1 drivers
v0000017c647b6bb0_0 .net "sel", 0 0, L_0000017c64865200;  1 drivers
L_0000017c648661a0 .functor MUXZ 1, L_0000017c64866a60, L_0000017c64866240, L_0000017c64865200, C4<>;
S_0000017c647cf900 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d1390;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7830 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485b010 .functor XOR 1, L_0000017c64866d80, L_0000017c64866920, C4<0>, C4<0>;
L_0000017c6485ab40 .functor BUFZ 1, L_0000017c64867960, C4<0>, C4<0>, C4<0>;
v0000017c647b8050_0 .net *"_ivl_48", 0 0, L_0000017c64866d80;  1 drivers
v0000017c647b6e30_0 .net *"_ivl_50", 0 0, L_0000017c64866920;  1 drivers
v0000017c647b7150_0 .net *"_ivl_51", 0 0, L_0000017c6485b010;  1 drivers
v0000017c647b71f0_0 .net *"_ivl_59", 0 0, L_0000017c6485ab40;  1 drivers
v0000017c647b7290_0 .net "a", 3 0, L_0000017c648671e0;  1 drivers
v0000017c647baad0_0 .net "b", 3 0, L_0000017c64865a20;  1 drivers
v0000017c647ba530_0 .net "c", 4 0, L_0000017c64865ac0;  1 drivers
v0000017c647b8730_0 .net "cin", 0 0, L_0000017c64867960;  1 drivers
v0000017c647ba170_0 .net "cout", 0 0, L_0000017c648669c0;  1 drivers
v0000017c647b96d0_0 .net "p", 0 0, L_0000017c64866740;  1 drivers
v0000017c647b8b90_0 .net "sum", 3 0, L_0000017c64865b60;  1 drivers
v0000017c647b8d70_0 .net "t", 3 0, L_0000017c64865c00;  1 drivers
L_0000017c64866380 .part L_0000017c648671e0, 1, 1;
L_0000017c648676e0 .part L_0000017c64865a20, 1, 1;
L_0000017c64866600 .part L_0000017c64865c00, 0, 1;
L_0000017c64866ba0 .part L_0000017c648671e0, 2, 1;
L_0000017c648664c0 .part L_0000017c64865a20, 2, 1;
L_0000017c648666a0 .part L_0000017c64865c00, 1, 1;
L_0000017c64866060 .part L_0000017c648671e0, 3, 1;
L_0000017c64866880 .part L_0000017c64865a20, 3, 1;
L_0000017c64865de0 .part L_0000017c64865c00, 2, 1;
L_0000017c64867820 .part L_0000017c648671e0, 0, 1;
L_0000017c64866f60 .part L_0000017c64865a20, 0, 1;
L_0000017c648670a0 .part L_0000017c64865ac0, 0, 1;
L_0000017c648655c0 .part L_0000017c648671e0, 1, 1;
L_0000017c648678c0 .part L_0000017c64865a20, 1, 1;
L_0000017c64865660 .part L_0000017c64865ac0, 1, 1;
L_0000017c64867460 .part L_0000017c648671e0, 2, 1;
L_0000017c64866100 .part L_0000017c64865a20, 2, 1;
L_0000017c64865f20 .part L_0000017c64865ac0, 2, 1;
L_0000017c64867500 .part L_0000017c648671e0, 3, 1;
L_0000017c64866420 .part L_0000017c64865a20, 3, 1;
L_0000017c64865980 .part L_0000017c64865ac0, 3, 1;
L_0000017c64865b60 .concat8 [ 1 1 1 1], L_0000017c6485c580, L_0000017c6485ae50, L_0000017c6485aa60, L_0000017c6485b550;
L_0000017c64865c00 .concat8 [ 1 1 1 1], L_0000017c6485b010, L_0000017c6485b630, L_0000017c6485bb70, L_0000017c6485b400;
L_0000017c64866d80 .part L_0000017c648671e0, 0, 1;
L_0000017c64866920 .part L_0000017c64865a20, 0, 1;
L_0000017c64866740 .part L_0000017c64865c00, 3, 1;
LS_0000017c64865ac0_0_0 .concat8 [ 1 1 1 1], L_0000017c6485ab40, L_0000017c6485afa0, L_0000017c6485c5f0, L_0000017c6485c040;
LS_0000017c64865ac0_0_4 .concat8 [ 1 0 0 0], L_0000017c6485af30;
L_0000017c64865ac0 .concat8 [ 4 1 0 0], LS_0000017c64865ac0_0_0, LS_0000017c64865ac0_0_4;
L_0000017c648669c0 .part L_0000017c64865ac0, 4, 1;
S_0000017c647ce640 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7df0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485bef0 .functor XOR 1, L_0000017c64866380, L_0000017c648676e0, C4<0>, C4<0>;
L_0000017c6485b630 .functor AND 1, L_0000017c6485bef0, L_0000017c64866600, C4<1>, C4<1>;
v0000017c647b6ed0_0 .net *"_ivl_0", 0 0, L_0000017c64866380;  1 drivers
v0000017c647b7970_0 .net *"_ivl_1", 0 0, L_0000017c648676e0;  1 drivers
v0000017c647b75b0_0 .net *"_ivl_2", 0 0, L_0000017c6485bef0;  1 drivers
v0000017c647b7dd0_0 .net *"_ivl_4", 0 0, L_0000017c64866600;  1 drivers
v0000017c647b6070_0 .net *"_ivl_5", 0 0, L_0000017c6485b630;  1 drivers
S_0000017c647ce7d0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7c70 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6485b6a0 .functor XOR 1, L_0000017c64866ba0, L_0000017c648664c0, C4<0>, C4<0>;
L_0000017c6485bb70 .functor AND 1, L_0000017c6485b6a0, L_0000017c648666a0, C4<1>, C4<1>;
v0000017c647b6f70_0 .net *"_ivl_0", 0 0, L_0000017c64866ba0;  1 drivers
v0000017c647b7010_0 .net *"_ivl_1", 0 0, L_0000017c648664c0;  1 drivers
v0000017c647b6110_0 .net *"_ivl_2", 0 0, L_0000017c6485b6a0;  1 drivers
v0000017c647b7470_0 .net *"_ivl_4", 0 0, L_0000017c648666a0;  1 drivers
v0000017c647b6cf0_0 .net *"_ivl_5", 0 0, L_0000017c6485bb70;  1 drivers
S_0000017c647ce960 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7cb0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485b8d0 .functor XOR 1, L_0000017c64866060, L_0000017c64866880, C4<0>, C4<0>;
L_0000017c6485b400 .functor AND 1, L_0000017c6485b8d0, L_0000017c64865de0, C4<1>, C4<1>;
v0000017c647b7bf0_0 .net *"_ivl_0", 0 0, L_0000017c64866060;  1 drivers
v0000017c647b6430_0 .net *"_ivl_1", 0 0, L_0000017c64866880;  1 drivers
v0000017c647b7e70_0 .net *"_ivl_2", 0 0, L_0000017c6485b8d0;  1 drivers
v0000017c647b7510_0 .net *"_ivl_4", 0 0, L_0000017c64865de0;  1 drivers
v0000017c647b61b0_0 .net *"_ivl_5", 0 0, L_0000017c6485b400;  1 drivers
S_0000017c647d16b0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7f30 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d0d50 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d16b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485ad00 .functor XOR 1, L_0000017c64867820, L_0000017c64866f60, C4<0>, C4<0>;
L_0000017c6485c580 .functor XOR 1, L_0000017c6485ad00, L_0000017c648670a0, C4<0>, C4<0>;
L_0000017c6485c350 .functor AND 1, L_0000017c64867820, L_0000017c64866f60, C4<1>, C4<1>;
L_0000017c6485b470 .functor OR 1, L_0000017c64867820, L_0000017c64866f60, C4<0>, C4<0>;
L_0000017c6485c270 .functor AND 1, L_0000017c6485b470, L_0000017c648670a0, C4<1>, C4<1>;
L_0000017c6485afa0 .functor OR 1, L_0000017c6485c350, L_0000017c6485c270, C4<0>, C4<0>;
v0000017c647b7ab0_0 .net *"_ivl_0", 0 0, L_0000017c6485ad00;  1 drivers
v0000017c647b5e90_0 .net *"_ivl_4", 0 0, L_0000017c6485c350;  1 drivers
v0000017c647b7330_0 .net *"_ivl_6", 0 0, L_0000017c6485b470;  1 drivers
v0000017c647b73d0_0 .net *"_ivl_8", 0 0, L_0000017c6485c270;  1 drivers
v0000017c647b78d0_0 .net "a", 0 0, L_0000017c64867820;  1 drivers
v0000017c647b7830_0 .net "b", 0 0, L_0000017c64866f60;  1 drivers
v0000017c647b5d50_0 .net "cin", 0 0, L_0000017c648670a0;  1 drivers
v0000017c647b5c10_0 .net "cout", 0 0, L_0000017c6485afa0;  1 drivers
v0000017c647b64d0_0 .net "sum", 0 0, L_0000017c6485c580;  1 drivers
S_0000017c647d0260 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7630 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647d0ee0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d0260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485c4a0 .functor XOR 1, L_0000017c648655c0, L_0000017c648678c0, C4<0>, C4<0>;
L_0000017c6485ae50 .functor XOR 1, L_0000017c6485c4a0, L_0000017c64865660, C4<0>, C4<0>;
L_0000017c6485c0b0 .functor AND 1, L_0000017c648655c0, L_0000017c648678c0, C4<1>, C4<1>;
L_0000017c6485ad70 .functor OR 1, L_0000017c648655c0, L_0000017c648678c0, C4<0>, C4<0>;
L_0000017c6485ba90 .functor AND 1, L_0000017c6485ad70, L_0000017c64865660, C4<1>, C4<1>;
L_0000017c6485c5f0 .functor OR 1, L_0000017c6485c0b0, L_0000017c6485ba90, C4<0>, C4<0>;
v0000017c647b7b50_0 .net *"_ivl_0", 0 0, L_0000017c6485c4a0;  1 drivers
v0000017c647b6610_0 .net *"_ivl_4", 0 0, L_0000017c6485c0b0;  1 drivers
v0000017c647b62f0_0 .net *"_ivl_6", 0 0, L_0000017c6485ad70;  1 drivers
v0000017c647b8230_0 .net *"_ivl_8", 0 0, L_0000017c6485ba90;  1 drivers
v0000017c647b6250_0 .net "a", 0 0, L_0000017c648655c0;  1 drivers
v0000017c647b7a10_0 .net "b", 0 0, L_0000017c648678c0;  1 drivers
v0000017c647b8190_0 .net "cin", 0 0, L_0000017c64865660;  1 drivers
v0000017c647b7c90_0 .net "cout", 0 0, L_0000017c6485c5f0;  1 drivers
v0000017c647b66b0_0 .net "sum", 0 0, L_0000017c6485ae50;  1 drivers
S_0000017c647d1840 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7a70 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647cfa90 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d1840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485b4e0 .functor XOR 1, L_0000017c64867460, L_0000017c64866100, C4<0>, C4<0>;
L_0000017c6485aa60 .functor XOR 1, L_0000017c6485b4e0, L_0000017c64865f20, C4<0>, C4<0>;
L_0000017c6485aec0 .functor AND 1, L_0000017c64867460, L_0000017c64866100, C4<1>, C4<1>;
L_0000017c6485b5c0 .functor OR 1, L_0000017c64867460, L_0000017c64866100, C4<0>, C4<0>;
L_0000017c6485c2e0 .functor AND 1, L_0000017c6485b5c0, L_0000017c64865f20, C4<1>, C4<1>;
L_0000017c6485c040 .functor OR 1, L_0000017c6485aec0, L_0000017c6485c2e0, C4<0>, C4<0>;
v0000017c647b6750_0 .net *"_ivl_0", 0 0, L_0000017c6485b4e0;  1 drivers
v0000017c647b76f0_0 .net *"_ivl_4", 0 0, L_0000017c6485aec0;  1 drivers
v0000017c647b7d30_0 .net *"_ivl_6", 0 0, L_0000017c6485b5c0;  1 drivers
v0000017c647b82d0_0 .net *"_ivl_8", 0 0, L_0000017c6485c2e0;  1 drivers
v0000017c647b5b70_0 .net "a", 0 0, L_0000017c64867460;  1 drivers
v0000017c647b7f10_0 .net "b", 0 0, L_0000017c64866100;  1 drivers
v0000017c647b7fb0_0 .net "cin", 0 0, L_0000017c64865f20;  1 drivers
v0000017c647b67f0_0 .net "cout", 0 0, L_0000017c6485c040;  1 drivers
v0000017c647b6a70_0 .net "sum", 0 0, L_0000017c6485aa60;  1 drivers
S_0000017c647cf2c0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647cf900;
 .timescale 0 0;
P_0000017c646a7cf0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647d1b60 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647cf2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485bda0 .functor XOR 1, L_0000017c64867500, L_0000017c64866420, C4<0>, C4<0>;
L_0000017c6485b550 .functor XOR 1, L_0000017c6485bda0, L_0000017c64865980, C4<0>, C4<0>;
L_0000017c6485ade0 .functor AND 1, L_0000017c64867500, L_0000017c64866420, C4<1>, C4<1>;
L_0000017c6485aad0 .functor OR 1, L_0000017c64867500, L_0000017c64866420, C4<0>, C4<0>;
L_0000017c6485bcc0 .functor AND 1, L_0000017c6485aad0, L_0000017c64865980, C4<1>, C4<1>;
L_0000017c6485af30 .functor OR 1, L_0000017c6485ade0, L_0000017c6485bcc0, C4<0>, C4<0>;
v0000017c647b70b0_0 .net *"_ivl_0", 0 0, L_0000017c6485bda0;  1 drivers
v0000017c647b6930_0 .net *"_ivl_4", 0 0, L_0000017c6485ade0;  1 drivers
v0000017c647b5cb0_0 .net *"_ivl_6", 0 0, L_0000017c6485aad0;  1 drivers
v0000017c647b69d0_0 .net *"_ivl_8", 0 0, L_0000017c6485bcc0;  1 drivers
v0000017c647b5df0_0 .net "a", 0 0, L_0000017c64867500;  1 drivers
v0000017c647b6b10_0 .net "b", 0 0, L_0000017c64866420;  1 drivers
v0000017c647b6c50_0 .net "cin", 0 0, L_0000017c64865980;  1 drivers
v0000017c647b7790_0 .net "cout", 0 0, L_0000017c6485af30;  1 drivers
v0000017c647b6d90_0 .net "sum", 0 0, L_0000017c6485b550;  1 drivers
S_0000017c647d1cf0 .scope generate, "generate_stormbreaker[20]" "generate_stormbreaker[20]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a7570 .param/l "i" 0 2 14, +C4<010100>;
S_0000017c647cfc20 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647b8370_0 .net "a", 0 0, L_0000017c648693a0;  1 drivers
v0000017c647ba2b0_0 .net "b", 0 0, L_0000017c6486a020;  1 drivers
v0000017c647b9630_0 .net "out", 0 0, L_0000017c64869580;  1 drivers
v0000017c647b8a50_0 .net "sel", 0 0, L_0000017c64868720;  1 drivers
L_0000017c64869580 .functor MUXZ 1, L_0000017c648693a0, L_0000017c6486a020, L_0000017c64868720, C4<>;
S_0000017c647ceaf0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d1cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7870 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485c890 .functor XOR 1, L_0000017c64865e80, L_0000017c64867fa0, C4<0>, C4<0>;
L_0000017c6485dee0 .functor BUFZ 1, L_0000017c64869e40, C4<0>, C4<0>, C4<0>;
v0000017c647ba990_0 .net *"_ivl_48", 0 0, L_0000017c64865e80;  1 drivers
v0000017c647b85f0_0 .net *"_ivl_50", 0 0, L_0000017c64867fa0;  1 drivers
v0000017c647bc330_0 .net *"_ivl_51", 0 0, L_0000017c6485c890;  1 drivers
v0000017c647bcdd0_0 .net *"_ivl_59", 0 0, L_0000017c6485dee0;  1 drivers
v0000017c647bd230_0 .net "a", 3 0, L_0000017c64868b80;  1 drivers
v0000017c647bcbf0_0 .net "b", 3 0, L_0000017c64868c20;  1 drivers
v0000017c647bd0f0_0 .net "c", 4 0, L_0000017c64868900;  1 drivers
v0000017c647bd2d0_0 .net "cin", 0 0, L_0000017c64869e40;  1 drivers
v0000017c647bd190_0 .net "cout", 0 0, L_0000017c64869bc0;  1 drivers
v0000017c647bb390_0 .net "p", 0 0, L_0000017c64867dc0;  1 drivers
v0000017c647baf30_0 .net "sum", 3 0, L_0000017c64865840;  1 drivers
v0000017c647bb070_0 .net "t", 3 0, L_0000017c648658e0;  1 drivers
L_0000017c648662e0 .part L_0000017c64868b80, 1, 1;
L_0000017c648673c0 .part L_0000017c64868c20, 1, 1;
L_0000017c64867280 .part L_0000017c648658e0, 0, 1;
L_0000017c648667e0 .part L_0000017c64868b80, 2, 1;
L_0000017c64866b00 .part L_0000017c64868c20, 2, 1;
L_0000017c64866c40 .part L_0000017c648658e0, 1, 1;
L_0000017c64866e20 .part L_0000017c64868b80, 3, 1;
L_0000017c648652a0 .part L_0000017c64868c20, 3, 1;
L_0000017c648675a0 .part L_0000017c648658e0, 2, 1;
L_0000017c64865340 .part L_0000017c64868b80, 0, 1;
L_0000017c64865fc0 .part L_0000017c64868c20, 0, 1;
L_0000017c64865ca0 .part L_0000017c64868900, 0, 1;
L_0000017c64867000 .part L_0000017c64868b80, 1, 1;
L_0000017c64867140 .part L_0000017c64868c20, 1, 1;
L_0000017c64867320 .part L_0000017c64868900, 1, 1;
L_0000017c64865d40 .part L_0000017c64868b80, 2, 1;
L_0000017c648653e0 .part L_0000017c64868c20, 2, 1;
L_0000017c64867640 .part L_0000017c64868900, 2, 1;
L_0000017c64865480 .part L_0000017c64868b80, 3, 1;
L_0000017c648657a0 .part L_0000017c64868c20, 3, 1;
L_0000017c64865700 .part L_0000017c64868900, 3, 1;
L_0000017c64865840 .concat8 [ 1 1 1 1], L_0000017c6485b7f0, L_0000017c6485bc50, L_0000017c6485bb00, L_0000017c6485b780;
L_0000017c648658e0 .concat8 [ 1 1 1 1], L_0000017c6485c890, L_0000017c6485b080, L_0000017c6485b860, L_0000017c6485ac20;
L_0000017c64865e80 .part L_0000017c64868b80, 0, 1;
L_0000017c64867fa0 .part L_0000017c64868c20, 0, 1;
L_0000017c64867dc0 .part L_0000017c648658e0, 3, 1;
LS_0000017c64868900_0_0 .concat8 [ 1 1 1 1], L_0000017c6485dee0, L_0000017c6485abb0, L_0000017c6485be10, L_0000017c6485b2b0;
LS_0000017c64868900_0_4 .concat8 [ 1 0 0 0], L_0000017c6485c200;
L_0000017c64868900 .concat8 [ 4 1 0 0], LS_0000017c64868900_0_0, LS_0000017c64868900_0_4;
L_0000017c64869bc0 .part L_0000017c64868900, 4, 1;
S_0000017c647cec80 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a76f0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485c3c0 .functor XOR 1, L_0000017c648662e0, L_0000017c648673c0, C4<0>, C4<0>;
L_0000017c6485b080 .functor AND 1, L_0000017c6485c3c0, L_0000017c64867280, C4<1>, C4<1>;
v0000017c647b8870_0 .net *"_ivl_0", 0 0, L_0000017c648662e0;  1 drivers
v0000017c647b9d10_0 .net *"_ivl_1", 0 0, L_0000017c648673c0;  1 drivers
v0000017c647b8af0_0 .net *"_ivl_2", 0 0, L_0000017c6485c3c0;  1 drivers
v0000017c647ba0d0_0 .net *"_ivl_4", 0 0, L_0000017c64867280;  1 drivers
v0000017c647b8690_0 .net *"_ivl_5", 0 0, L_0000017c6485b080;  1 drivers
S_0000017c647cefa0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a7770 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6485b240 .functor XOR 1, L_0000017c648667e0, L_0000017c64866b00, C4<0>, C4<0>;
L_0000017c6485b860 .functor AND 1, L_0000017c6485b240, L_0000017c64866c40, C4<1>, C4<1>;
v0000017c647ba710_0 .net *"_ivl_0", 0 0, L_0000017c648667e0;  1 drivers
v0000017c647b9770_0 .net *"_ivl_1", 0 0, L_0000017c64866b00;  1 drivers
v0000017c647b9450_0 .net *"_ivl_2", 0 0, L_0000017c6485b240;  1 drivers
v0000017c647b87d0_0 .net *"_ivl_4", 0 0, L_0000017c64866c40;  1 drivers
v0000017c647b8ff0_0 .net *"_ivl_5", 0 0, L_0000017c6485b860;  1 drivers
S_0000017c647cf130 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a77b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485b940 .functor XOR 1, L_0000017c64866e20, L_0000017c648652a0, C4<0>, C4<0>;
L_0000017c6485ac20 .functor AND 1, L_0000017c6485b940, L_0000017c648675a0, C4<1>, C4<1>;
v0000017c647ba5d0_0 .net *"_ivl_0", 0 0, L_0000017c64866e20;  1 drivers
v0000017c647b9310_0 .net *"_ivl_1", 0 0, L_0000017c648652a0;  1 drivers
v0000017c647b9b30_0 .net *"_ivl_2", 0 0, L_0000017c6485b940;  1 drivers
v0000017c647ba670_0 .net *"_ivl_4", 0 0, L_0000017c648675a0;  1 drivers
v0000017c647baa30_0 .net *"_ivl_5", 0 0, L_0000017c6485ac20;  1 drivers
S_0000017c647cf5e0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a7ff0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d00d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647cf5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485b390 .functor XOR 1, L_0000017c64865340, L_0000017c64865fc0, C4<0>, C4<0>;
L_0000017c6485b7f0 .functor XOR 1, L_0000017c6485b390, L_0000017c64865ca0, C4<0>, C4<0>;
L_0000017c6485b0f0 .functor AND 1, L_0000017c64865340, L_0000017c64865fc0, C4<1>, C4<1>;
L_0000017c6485bbe0 .functor OR 1, L_0000017c64865340, L_0000017c64865fc0, C4<0>, C4<0>;
L_0000017c6485b160 .functor AND 1, L_0000017c6485bbe0, L_0000017c64865ca0, C4<1>, C4<1>;
L_0000017c6485abb0 .functor OR 1, L_0000017c6485b0f0, L_0000017c6485b160, C4<0>, C4<0>;
v0000017c647ba030_0 .net *"_ivl_0", 0 0, L_0000017c6485b390;  1 drivers
v0000017c647b8910_0 .net *"_ivl_4", 0 0, L_0000017c6485b0f0;  1 drivers
v0000017c647b93b0_0 .net *"_ivl_6", 0 0, L_0000017c6485bbe0;  1 drivers
v0000017c647b9090_0 .net *"_ivl_8", 0 0, L_0000017c6485b160;  1 drivers
v0000017c647b9c70_0 .net "a", 0 0, L_0000017c64865340;  1 drivers
v0000017c647b94f0_0 .net "b", 0 0, L_0000017c64865fc0;  1 drivers
v0000017c647b8e10_0 .net "cin", 0 0, L_0000017c64865ca0;  1 drivers
v0000017c647b8c30_0 .net "cout", 0 0, L_0000017c6485abb0;  1 drivers
v0000017c647b9a90_0 .net "sum", 0 0, L_0000017c6485b7f0;  1 drivers
S_0000017c647cff40 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a7e30 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647d03f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647cff40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485bd30 .functor XOR 1, L_0000017c64867000, L_0000017c64867140, C4<0>, C4<0>;
L_0000017c6485bc50 .functor XOR 1, L_0000017c6485bd30, L_0000017c64867320, C4<0>, C4<0>;
L_0000017c6485bfd0 .functor AND 1, L_0000017c64867000, L_0000017c64867140, C4<1>, C4<1>;
L_0000017c6485b9b0 .functor OR 1, L_0000017c64867000, L_0000017c64867140, C4<0>, C4<0>;
L_0000017c6485b710 .functor AND 1, L_0000017c6485b9b0, L_0000017c64867320, C4<1>, C4<1>;
L_0000017c6485be10 .functor OR 1, L_0000017c6485bfd0, L_0000017c6485b710, C4<0>, C4<0>;
v0000017c647b9ef0_0 .net *"_ivl_0", 0 0, L_0000017c6485bd30;  1 drivers
v0000017c647b8410_0 .net *"_ivl_4", 0 0, L_0000017c6485bfd0;  1 drivers
v0000017c647b9590_0 .net *"_ivl_6", 0 0, L_0000017c6485b9b0;  1 drivers
v0000017c647b8cd0_0 .net *"_ivl_8", 0 0, L_0000017c6485b710;  1 drivers
v0000017c647b8eb0_0 .net "a", 0 0, L_0000017c64867000;  1 drivers
v0000017c647b9130_0 .net "b", 0 0, L_0000017c64867140;  1 drivers
v0000017c647b91d0_0 .net "cin", 0 0, L_0000017c64867320;  1 drivers
v0000017c647b9810_0 .net "cout", 0 0, L_0000017c6485be10;  1 drivers
v0000017c647b9db0_0 .net "sum", 0 0, L_0000017c6485bc50;  1 drivers
S_0000017c647d0580 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a78f0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647d4a40 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d0580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485b1d0 .functor XOR 1, L_0000017c64865d40, L_0000017c648653e0, C4<0>, C4<0>;
L_0000017c6485bb00 .functor XOR 1, L_0000017c6485b1d0, L_0000017c64867640, C4<0>, C4<0>;
L_0000017c6485ba20 .functor AND 1, L_0000017c64865d40, L_0000017c648653e0, C4<1>, C4<1>;
L_0000017c6485be80 .functor OR 1, L_0000017c64865d40, L_0000017c648653e0, C4<0>, C4<0>;
L_0000017c6485bf60 .functor AND 1, L_0000017c6485be80, L_0000017c64867640, C4<1>, C4<1>;
L_0000017c6485b2b0 .functor OR 1, L_0000017c6485ba20, L_0000017c6485bf60, C4<0>, C4<0>;
v0000017c647b8f50_0 .net *"_ivl_0", 0 0, L_0000017c6485b1d0;  1 drivers
v0000017c647ba8f0_0 .net *"_ivl_4", 0 0, L_0000017c6485ba20;  1 drivers
v0000017c647b9e50_0 .net *"_ivl_6", 0 0, L_0000017c6485be80;  1 drivers
v0000017c647ba350_0 .net *"_ivl_8", 0 0, L_0000017c6485bf60;  1 drivers
v0000017c647b84b0_0 .net "a", 0 0, L_0000017c64865d40;  1 drivers
v0000017c647b8550_0 .net "b", 0 0, L_0000017c648653e0;  1 drivers
v0000017c647b9270_0 .net "cin", 0 0, L_0000017c64867640;  1 drivers
v0000017c647ba210_0 .net "cout", 0 0, L_0000017c6485b2b0;  1 drivers
v0000017c647b89b0_0 .net "sum", 0 0, L_0000017c6485bb00;  1 drivers
S_0000017c647d2b00 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647ceaf0;
 .timescale 0 0;
P_0000017c646a7ef0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647d2970 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d2b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485ac90 .functor XOR 1, L_0000017c64865480, L_0000017c648657a0, C4<0>, C4<0>;
L_0000017c6485b780 .functor XOR 1, L_0000017c6485ac90, L_0000017c64865700, C4<0>, C4<0>;
L_0000017c6485b320 .functor AND 1, L_0000017c64865480, L_0000017c648657a0, C4<1>, C4<1>;
L_0000017c6485c120 .functor OR 1, L_0000017c64865480, L_0000017c648657a0, C4<0>, C4<0>;
L_0000017c6485c190 .functor AND 1, L_0000017c6485c120, L_0000017c64865700, C4<1>, C4<1>;
L_0000017c6485c200 .functor OR 1, L_0000017c6485b320, L_0000017c6485c190, C4<0>, C4<0>;
v0000017c647ba850_0 .net *"_ivl_0", 0 0, L_0000017c6485ac90;  1 drivers
v0000017c647ba3f0_0 .net *"_ivl_4", 0 0, L_0000017c6485b320;  1 drivers
v0000017c647ba490_0 .net *"_ivl_6", 0 0, L_0000017c6485c120;  1 drivers
v0000017c647b98b0_0 .net *"_ivl_8", 0 0, L_0000017c6485c190;  1 drivers
v0000017c647b9950_0 .net "a", 0 0, L_0000017c64865480;  1 drivers
v0000017c647b99f0_0 .net "b", 0 0, L_0000017c648657a0;  1 drivers
v0000017c647b9f90_0 .net "cin", 0 0, L_0000017c64865700;  1 drivers
v0000017c647b9bd0_0 .net "cout", 0 0, L_0000017c6485c200;  1 drivers
v0000017c647ba7b0_0 .net "sum", 0 0, L_0000017c6485b780;  1 drivers
S_0000017c647d48b0 .scope generate, "generate_stormbreaker[21]" "generate_stormbreaker[21]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8030 .param/l "i" 0 2 14, +C4<010101>;
S_0000017c647d53a0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647bbd90_0 .net "a", 0 0, L_0000017c64868ae0;  1 drivers
v0000017c647bb2f0_0 .net "b", 0 0, L_0000017c648685e0;  1 drivers
v0000017c647bab70_0 .net "out", 0 0, L_0000017c64869260;  1 drivers
v0000017c647bc790_0 .net "sel", 0 0, L_0000017c64868040;  1 drivers
L_0000017c64869260 .functor MUXZ 1, L_0000017c64868ae0, L_0000017c648685e0, L_0000017c64868040, C4<>;
S_0000017c647d2c90 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a7370 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485c9e0 .functor XOR 1, L_0000017c648699e0, L_0000017c64867b40, C4<0>, C4<0>;
L_0000017c6485d230 .functor BUFZ 1, L_0000017c648694e0, C4<0>, C4<0>, C4<0>;
v0000017c647bf3f0_0 .net *"_ivl_48", 0 0, L_0000017c648699e0;  1 drivers
v0000017c647bd4b0_0 .net *"_ivl_50", 0 0, L_0000017c64867b40;  1 drivers
v0000017c647bd7d0_0 .net *"_ivl_51", 0 0, L_0000017c6485c9e0;  1 drivers
v0000017c647bd690_0 .net *"_ivl_59", 0 0, L_0000017c6485d230;  1 drivers
v0000017c647bd910_0 .net "a", 3 0, L_0000017c64867e60;  1 drivers
v0000017c647bdd70_0 .net "b", 3 0, L_0000017c64867f00;  1 drivers
v0000017c647bf850_0 .net "c", 4 0, L_0000017c64867c80;  1 drivers
v0000017c647bf030_0 .net "cin", 0 0, L_0000017c648694e0;  1 drivers
v0000017c647bd9b0_0 .net "cout", 0 0, L_0000017c64867d20;  1 drivers
v0000017c647bf0d0_0 .net "p", 0 0, L_0000017c64867be0;  1 drivers
v0000017c647bf990_0 .net "sum", 3 0, L_0000017c64867aa0;  1 drivers
v0000017c647bd370_0 .net "t", 3 0, L_0000017c648680e0;  1 drivers
L_0000017c648687c0 .part L_0000017c64867e60, 1, 1;
L_0000017c64869440 .part L_0000017c64867f00, 1, 1;
L_0000017c64869120 .part L_0000017c648680e0, 0, 1;
L_0000017c64869c60 .part L_0000017c64867e60, 2, 1;
L_0000017c64869ee0 .part L_0000017c64867f00, 2, 1;
L_0000017c64869d00 .part L_0000017c648680e0, 1, 1;
L_0000017c648696c0 .part L_0000017c64867e60, 3, 1;
L_0000017c64869da0 .part L_0000017c64867f00, 3, 1;
L_0000017c64868860 .part L_0000017c648680e0, 2, 1;
L_0000017c64869f80 .part L_0000017c64867e60, 0, 1;
L_0000017c648689a0 .part L_0000017c64867f00, 0, 1;
L_0000017c64868fe0 .part L_0000017c64867c80, 0, 1;
L_0000017c648691c0 .part L_0000017c64867e60, 1, 1;
L_0000017c64868680 .part L_0000017c64867f00, 1, 1;
L_0000017c6486a0c0 .part L_0000017c64867c80, 1, 1;
L_0000017c64868a40 .part L_0000017c64867e60, 2, 1;
L_0000017c64868540 .part L_0000017c64867f00, 2, 1;
L_0000017c6486a160 .part L_0000017c64867c80, 2, 1;
L_0000017c648682c0 .part L_0000017c64867e60, 3, 1;
L_0000017c64868180 .part L_0000017c64867f00, 3, 1;
L_0000017c64867a00 .part L_0000017c64867c80, 3, 1;
L_0000017c64867aa0 .concat8 [ 1 1 1 1], L_0000017c6485d000, L_0000017c6485e0a0, L_0000017c6485e180, L_0000017c6485d930;
L_0000017c648680e0 .concat8 [ 1 1 1 1], L_0000017c6485c9e0, L_0000017c6485d380, L_0000017c6485d3f0, L_0000017c6485d620;
L_0000017c648699e0 .part L_0000017c64867e60, 0, 1;
L_0000017c64867b40 .part L_0000017c64867f00, 0, 1;
L_0000017c64867be0 .part L_0000017c648680e0, 3, 1;
LS_0000017c64867c80_0_0 .concat8 [ 1 1 1 1], L_0000017c6485d230, L_0000017c6485c970, L_0000017c6485d4d0, L_0000017c6485d2a0;
LS_0000017c64867c80_0_4 .concat8 [ 1 0 0 0], L_0000017c6485cb30;
L_0000017c64867c80 .concat8 [ 4 1 0 0], LS_0000017c64867c80_0_0, LS_0000017c64867c80_0_4;
L_0000017c64867d20 .part L_0000017c64867c80, 4, 1;
S_0000017c647d2fb0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a80b0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485ce40 .functor XOR 1, L_0000017c648687c0, L_0000017c64869440, C4<0>, C4<0>;
L_0000017c6485d380 .functor AND 1, L_0000017c6485ce40, L_0000017c64869120, C4<1>, C4<1>;
v0000017c647bb430_0 .net *"_ivl_0", 0 0, L_0000017c648687c0;  1 drivers
v0000017c647bac10_0 .net *"_ivl_1", 0 0, L_0000017c64869440;  1 drivers
v0000017c647bce70_0 .net *"_ivl_2", 0 0, L_0000017c6485ce40;  1 drivers
v0000017c647bcf10_0 .net *"_ivl_4", 0 0, L_0000017c64869120;  1 drivers
v0000017c647bb610_0 .net *"_ivl_5", 0 0, L_0000017c6485d380;  1 drivers
S_0000017c647d5d00 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a70f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6485cc80 .functor XOR 1, L_0000017c64869c60, L_0000017c64869ee0, C4<0>, C4<0>;
L_0000017c6485d3f0 .functor AND 1, L_0000017c6485cc80, L_0000017c64869d00, C4<1>, C4<1>;
v0000017c647bbc50_0 .net *"_ivl_0", 0 0, L_0000017c64869c60;  1 drivers
v0000017c647bb7f0_0 .net *"_ivl_1", 0 0, L_0000017c64869ee0;  1 drivers
v0000017c647bacb0_0 .net *"_ivl_2", 0 0, L_0000017c6485cc80;  1 drivers
v0000017c647bb1b0_0 .net *"_ivl_4", 0 0, L_0000017c64869d00;  1 drivers
v0000017c647bc830_0 .net *"_ivl_5", 0 0, L_0000017c6485d3f0;  1 drivers
S_0000017c647d59e0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a7930 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485da80 .functor XOR 1, L_0000017c648696c0, L_0000017c64869da0, C4<0>, C4<0>;
L_0000017c6485d620 .functor AND 1, L_0000017c6485da80, L_0000017c64868860, C4<1>, C4<1>;
v0000017c647bc3d0_0 .net *"_ivl_0", 0 0, L_0000017c648696c0;  1 drivers
v0000017c647bc290_0 .net *"_ivl_1", 0 0, L_0000017c64869da0;  1 drivers
v0000017c647bb110_0 .net *"_ivl_2", 0 0, L_0000017c6485da80;  1 drivers
v0000017c647bb250_0 .net *"_ivl_4", 0 0, L_0000017c64868860;  1 drivers
v0000017c647bc8d0_0 .net *"_ivl_5", 0 0, L_0000017c6485d620;  1 drivers
S_0000017c647d5080 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a7130 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d4ef0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d5080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485d9a0 .functor XOR 1, L_0000017c64869f80, L_0000017c648689a0, C4<0>, C4<0>;
L_0000017c6485d000 .functor XOR 1, L_0000017c6485d9a0, L_0000017c64868fe0, C4<0>, C4<0>;
L_0000017c6485c900 .functor AND 1, L_0000017c64869f80, L_0000017c648689a0, C4<1>, C4<1>;
L_0000017c6485e110 .functor OR 1, L_0000017c64869f80, L_0000017c648689a0, C4<0>, C4<0>;
L_0000017c6485d8c0 .functor AND 1, L_0000017c6485e110, L_0000017c64868fe0, C4<1>, C4<1>;
L_0000017c6485c970 .functor OR 1, L_0000017c6485c900, L_0000017c6485d8c0, C4<0>, C4<0>;
v0000017c647bb4d0_0 .net *"_ivl_0", 0 0, L_0000017c6485d9a0;  1 drivers
v0000017c647bb570_0 .net *"_ivl_4", 0 0, L_0000017c6485c900;  1 drivers
v0000017c647bb6b0_0 .net *"_ivl_6", 0 0, L_0000017c6485e110;  1 drivers
v0000017c647bc970_0 .net *"_ivl_8", 0 0, L_0000017c6485d8c0;  1 drivers
v0000017c647bc510_0 .net "a", 0 0, L_0000017c64869f80;  1 drivers
v0000017c647bcfb0_0 .net "b", 0 0, L_0000017c648689a0;  1 drivers
v0000017c647bb750_0 .net "cin", 0 0, L_0000017c64868fe0;  1 drivers
v0000017c647bba70_0 .net "cout", 0 0, L_0000017c6485c970;  1 drivers
v0000017c647bb890_0 .net "sum", 0 0, L_0000017c6485d000;  1 drivers
S_0000017c647d2e20 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a73b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647d5e90 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d2e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485d7e0 .functor XOR 1, L_0000017c648691c0, L_0000017c64868680, C4<0>, C4<0>;
L_0000017c6485e0a0 .functor XOR 1, L_0000017c6485d7e0, L_0000017c6486a0c0, C4<0>, C4<0>;
L_0000017c6485da10 .functor AND 1, L_0000017c648691c0, L_0000017c64868680, C4<1>, C4<1>;
L_0000017c6485ca50 .functor OR 1, L_0000017c648691c0, L_0000017c64868680, C4<0>, C4<0>;
L_0000017c6485dbd0 .functor AND 1, L_0000017c6485ca50, L_0000017c6486a0c0, C4<1>, C4<1>;
L_0000017c6485d4d0 .functor OR 1, L_0000017c6485da10, L_0000017c6485dbd0, C4<0>, C4<0>;
v0000017c647bb930_0 .net *"_ivl_0", 0 0, L_0000017c6485d7e0;  1 drivers
v0000017c647bad50_0 .net *"_ivl_4", 0 0, L_0000017c6485da10;  1 drivers
v0000017c647bb9d0_0 .net *"_ivl_6", 0 0, L_0000017c6485ca50;  1 drivers
v0000017c647badf0_0 .net *"_ivl_8", 0 0, L_0000017c6485dbd0;  1 drivers
v0000017c647bbb10_0 .net "a", 0 0, L_0000017c648691c0;  1 drivers
v0000017c647bcc90_0 .net "b", 0 0, L_0000017c64868680;  1 drivers
v0000017c647bd050_0 .net "cin", 0 0, L_0000017c6486a0c0;  1 drivers
v0000017c647bbbb0_0 .net "cout", 0 0, L_0000017c6485d4d0;  1 drivers
v0000017c647bbcf0_0 .net "sum", 0 0, L_0000017c6485e0a0;  1 drivers
S_0000017c647d6020 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a7ab0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647d27e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d6020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485dcb0 .functor XOR 1, L_0000017c64868a40, L_0000017c64868540, C4<0>, C4<0>;
L_0000017c6485e180 .functor XOR 1, L_0000017c6485dcb0, L_0000017c6486a160, C4<0>, C4<0>;
L_0000017c6485d0e0 .functor AND 1, L_0000017c64868a40, L_0000017c64868540, C4<1>, C4<1>;
L_0000017c6485c740 .functor OR 1, L_0000017c64868a40, L_0000017c64868540, C4<0>, C4<0>;
L_0000017c6485cdd0 .functor AND 1, L_0000017c6485c740, L_0000017c6486a160, C4<1>, C4<1>;
L_0000017c6485d2a0 .functor OR 1, L_0000017c6485d0e0, L_0000017c6485cdd0, C4<0>, C4<0>;
v0000017c647bae90_0 .net *"_ivl_0", 0 0, L_0000017c6485dcb0;  1 drivers
v0000017c647bafd0_0 .net *"_ivl_4", 0 0, L_0000017c6485d0e0;  1 drivers
v0000017c647bbe30_0 .net *"_ivl_6", 0 0, L_0000017c6485c740;  1 drivers
v0000017c647bca10_0 .net *"_ivl_8", 0 0, L_0000017c6485cdd0;  1 drivers
v0000017c647bbed0_0 .net "a", 0 0, L_0000017c64868a40;  1 drivers
v0000017c647bbf70_0 .net "b", 0 0, L_0000017c64868540;  1 drivers
v0000017c647bc010_0 .net "cin", 0 0, L_0000017c6486a160;  1 drivers
v0000017c647bc0b0_0 .net "cout", 0 0, L_0000017c6485d2a0;  1 drivers
v0000017c647bc150_0 .net "sum", 0 0, L_0000017c6485e180;  1 drivers
S_0000017c647d3460 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647d2c90;
 .timescale 0 0;
P_0000017c646a79b0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647d4bd0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d3460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485cf90 .functor XOR 1, L_0000017c648682c0, L_0000017c64868180, C4<0>, C4<0>;
L_0000017c6485d930 .functor XOR 1, L_0000017c6485cf90, L_0000017c64867a00, C4<0>, C4<0>;
L_0000017c6485d540 .functor AND 1, L_0000017c648682c0, L_0000017c64868180, C4<1>, C4<1>;
L_0000017c6485daf0 .functor OR 1, L_0000017c648682c0, L_0000017c64868180, C4<0>, C4<0>;
L_0000017c6485de00 .functor AND 1, L_0000017c6485daf0, L_0000017c64867a00, C4<1>, C4<1>;
L_0000017c6485cb30 .functor OR 1, L_0000017c6485d540, L_0000017c6485de00, C4<0>, C4<0>;
v0000017c647bcd30_0 .net *"_ivl_0", 0 0, L_0000017c6485cf90;  1 drivers
v0000017c647bc1f0_0 .net *"_ivl_4", 0 0, L_0000017c6485d540;  1 drivers
v0000017c647bc470_0 .net *"_ivl_6", 0 0, L_0000017c6485daf0;  1 drivers
v0000017c647bc5b0_0 .net *"_ivl_8", 0 0, L_0000017c6485de00;  1 drivers
v0000017c647bc650_0 .net "a", 0 0, L_0000017c648682c0;  1 drivers
v0000017c647bcab0_0 .net "b", 0 0, L_0000017c64868180;  1 drivers
v0000017c647bc6f0_0 .net "cin", 0 0, L_0000017c64867a00;  1 drivers
v0000017c647bcb50_0 .net "cout", 0 0, L_0000017c6485cb30;  1 drivers
v0000017c647bfa30_0 .net "sum", 0 0, L_0000017c6485d930;  1 drivers
S_0000017c647d40e0 .scope generate, "generate_stormbreaker[22]" "generate_stormbreaker[22]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a7af0 .param/l "i" 0 2 14, +C4<010110>;
S_0000017c647d32d0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d40e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647bdcd0_0 .net "a", 0 0, L_0000017c6486b560;  1 drivers
v0000017c647bf490_0 .net "b", 0 0, L_0000017c6486ade0;  1 drivers
v0000017c647bdaf0_0 .net "out", 0 0, L_0000017c6486b880;  1 drivers
v0000017c647bf670_0 .net "sel", 0 0, L_0000017c6486a480;  1 drivers
L_0000017c6486b880 .functor MUXZ 1, L_0000017c6486b560, L_0000017c6486ade0, L_0000017c6486a480, C4<>;
S_0000017c647d2330 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d40e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a73f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485f060 .functor XOR 1, L_0000017c6486c780, L_0000017c6486c820, C4<0>, C4<0>;
L_0000017c6485e6c0 .functor BUFZ 1, L_0000017c6486c460, C4<0>, C4<0>, C4<0>;
v0000017c647c04d0_0 .net *"_ivl_48", 0 0, L_0000017c6486c780;  1 drivers
v0000017c647c1650_0 .net *"_ivl_50", 0 0, L_0000017c6486c820;  1 drivers
v0000017c647c16f0_0 .net *"_ivl_51", 0 0, L_0000017c6485f060;  1 drivers
v0000017c647c0250_0 .net *"_ivl_59", 0 0, L_0000017c6485e6c0;  1 drivers
v0000017c647c1b50_0 .net "a", 3 0, L_0000017c6486a520;  1 drivers
v0000017c647c0a70_0 .net "b", 3 0, L_0000017c6486b060;  1 drivers
v0000017c647c1790_0 .net "c", 4 0, L_0000017c6486b2e0;  1 drivers
v0000017c647bff30_0 .net "cin", 0 0, L_0000017c6486c460;  1 drivers
v0000017c647c0110_0 .net "cout", 0 0, L_0000017c6486b9c0;  1 drivers
v0000017c647bfb70_0 .net "p", 0 0, L_0000017c6486c8c0;  1 drivers
v0000017c647c0b10_0 .net "sum", 3 0, L_0000017c6486b4c0;  1 drivers
v0000017c647c1830_0 .net "t", 3 0, L_0000017c6486b6a0;  1 drivers
L_0000017c64868220 .part L_0000017c6486a520, 1, 1;
L_0000017c64869940 .part L_0000017c6486b060, 1, 1;
L_0000017c64868360 .part L_0000017c6486b6a0, 0, 1;
L_0000017c64868400 .part L_0000017c6486a520, 2, 1;
L_0000017c648684a0 .part L_0000017c6486b060, 2, 1;
L_0000017c64869760 .part L_0000017c6486b6a0, 1, 1;
L_0000017c64868cc0 .part L_0000017c6486a520, 3, 1;
L_0000017c64868d60 .part L_0000017c6486b060, 3, 1;
L_0000017c64869620 .part L_0000017c6486b6a0, 2, 1;
L_0000017c64868e00 .part L_0000017c6486a520, 0, 1;
L_0000017c64868ea0 .part L_0000017c6486b060, 0, 1;
L_0000017c64868f40 .part L_0000017c6486b2e0, 0, 1;
L_0000017c64869300 .part L_0000017c6486a520, 1, 1;
L_0000017c64869800 .part L_0000017c6486b060, 1, 1;
L_0000017c648698a0 .part L_0000017c6486b2e0, 1, 1;
L_0000017c64869080 .part L_0000017c6486a520, 2, 1;
L_0000017c64869a80 .part L_0000017c6486b060, 2, 1;
L_0000017c64869b20 .part L_0000017c6486b2e0, 2, 1;
L_0000017c6486b920 .part L_0000017c6486a520, 3, 1;
L_0000017c6486a840 .part L_0000017c6486b060, 3, 1;
L_0000017c6486c3c0 .part L_0000017c6486b2e0, 3, 1;
L_0000017c6486b4c0 .concat8 [ 1 1 1 1], L_0000017c6485d700, L_0000017c6485d310, L_0000017c6485cf20, L_0000017c6485c820;
L_0000017c6486b6a0 .concat8 [ 1 1 1 1], L_0000017c6485f060, L_0000017c6485dd20, L_0000017c6485dd90, L_0000017c6485d1c0;
L_0000017c6486c780 .part L_0000017c6486a520, 0, 1;
L_0000017c6486c820 .part L_0000017c6486b060, 0, 1;
L_0000017c6486c8c0 .part L_0000017c6486b6a0, 3, 1;
LS_0000017c6486b2e0_0_0 .concat8 [ 1 1 1 1], L_0000017c6485e6c0, L_0000017c6485cc10, L_0000017c6485e1f0, L_0000017c6485d460;
LS_0000017c6486b2e0_0_4 .concat8 [ 1 0 0 0], L_0000017c6485ccf0;
L_0000017c6486b2e0 .concat8 [ 4 1 0 0], LS_0000017c6486b2e0_0_0, LS_0000017c6486b2e0_0_4;
L_0000017c6486b9c0 .part L_0000017c6486b2e0, 4, 1;
S_0000017c647d5850 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a7230 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485c660 .functor XOR 1, L_0000017c64868220, L_0000017c64869940, C4<0>, C4<0>;
L_0000017c6485dd20 .functor AND 1, L_0000017c6485c660, L_0000017c64868360, C4<1>, C4<1>;
v0000017c647bfad0_0 .net *"_ivl_0", 0 0, L_0000017c64868220;  1 drivers
v0000017c647bf7b0_0 .net *"_ivl_1", 0 0, L_0000017c64869940;  1 drivers
v0000017c647bf170_0 .net *"_ivl_2", 0 0, L_0000017c6485c660;  1 drivers
v0000017c647bd410_0 .net *"_ivl_4", 0 0, L_0000017c64868360;  1 drivers
v0000017c647beb30_0 .net *"_ivl_5", 0 0, L_0000017c6485dd20;  1 drivers
S_0000017c647d3910 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a79f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6485d850 .functor XOR 1, L_0000017c64868400, L_0000017c648684a0, C4<0>, C4<0>;
L_0000017c6485dd90 .functor AND 1, L_0000017c6485d850, L_0000017c64869760, C4<1>, C4<1>;
v0000017c647bda50_0 .net *"_ivl_0", 0 0, L_0000017c64868400;  1 drivers
v0000017c647be8b0_0 .net *"_ivl_1", 0 0, L_0000017c648684a0;  1 drivers
v0000017c647bea90_0 .net *"_ivl_2", 0 0, L_0000017c6485d850;  1 drivers
v0000017c647be630_0 .net *"_ivl_4", 0 0, L_0000017c64869760;  1 drivers
v0000017c647bec70_0 .net *"_ivl_5", 0 0, L_0000017c6485dd90;  1 drivers
S_0000017c647d4270 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a8070 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485db60 .functor XOR 1, L_0000017c64868cc0, L_0000017c64868d60, C4<0>, C4<0>;
L_0000017c6485d1c0 .functor AND 1, L_0000017c6485db60, L_0000017c64869620, C4<1>, C4<1>;
v0000017c647bedb0_0 .net *"_ivl_0", 0 0, L_0000017c64868cc0;  1 drivers
v0000017c647bf5d0_0 .net *"_ivl_1", 0 0, L_0000017c64868d60;  1 drivers
v0000017c647bd550_0 .net *"_ivl_2", 0 0, L_0000017c6485db60;  1 drivers
v0000017c647bdb90_0 .net *"_ivl_4", 0 0, L_0000017c64869620;  1 drivers
v0000017c647bf210_0 .net *"_ivl_5", 0 0, L_0000017c6485d1c0;  1 drivers
S_0000017c647d4400 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a74b0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d3140 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d4400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485cac0 .functor XOR 1, L_0000017c64868e00, L_0000017c64868ea0, C4<0>, C4<0>;
L_0000017c6485d700 .functor XOR 1, L_0000017c6485cac0, L_0000017c64868f40, C4<0>, C4<0>;
L_0000017c6485d690 .functor AND 1, L_0000017c64868e00, L_0000017c64868ea0, C4<1>, C4<1>;
L_0000017c6485dc40 .functor OR 1, L_0000017c64868e00, L_0000017c64868ea0, C4<0>, C4<0>;
L_0000017c6485de70 .functor AND 1, L_0000017c6485dc40, L_0000017c64868f40, C4<1>, C4<1>;
L_0000017c6485cc10 .functor OR 1, L_0000017c6485d690, L_0000017c6485de70, C4<0>, C4<0>;
v0000017c647bed10_0 .net *"_ivl_0", 0 0, L_0000017c6485cac0;  1 drivers
v0000017c647bdc30_0 .net *"_ivl_4", 0 0, L_0000017c6485d690;  1 drivers
v0000017c647bd5f0_0 .net *"_ivl_6", 0 0, L_0000017c6485dc40;  1 drivers
v0000017c647bde10_0 .net *"_ivl_8", 0 0, L_0000017c6485de70;  1 drivers
v0000017c647bf530_0 .net "a", 0 0, L_0000017c64868e00;  1 drivers
v0000017c647be450_0 .net "b", 0 0, L_0000017c64868ea0;  1 drivers
v0000017c647be090_0 .net "cin", 0 0, L_0000017c64868f40;  1 drivers
v0000017c647bdff0_0 .net "cout", 0 0, L_0000017c6485cc10;  1 drivers
v0000017c647bd730_0 .net "sum", 0 0, L_0000017c6485d700;  1 drivers
S_0000017c647d5210 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a7530 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647d4590 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d5210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485d150 .functor XOR 1, L_0000017c64869300, L_0000017c64869800, C4<0>, C4<0>;
L_0000017c6485d310 .functor XOR 1, L_0000017c6485d150, L_0000017c648698a0, C4<0>, C4<0>;
L_0000017c6485cd60 .functor AND 1, L_0000017c64869300, L_0000017c64869800, C4<1>, C4<1>;
L_0000017c6485df50 .functor OR 1, L_0000017c64869300, L_0000017c64869800, C4<0>, C4<0>;
L_0000017c6485e030 .functor AND 1, L_0000017c6485df50, L_0000017c648698a0, C4<1>, C4<1>;
L_0000017c6485e1f0 .functor OR 1, L_0000017c6485cd60, L_0000017c6485e030, C4<0>, C4<0>;
v0000017c647bf2b0_0 .net *"_ivl_0", 0 0, L_0000017c6485d150;  1 drivers
v0000017c647bd870_0 .net *"_ivl_4", 0 0, L_0000017c6485cd60;  1 drivers
v0000017c647bebd0_0 .net *"_ivl_6", 0 0, L_0000017c6485df50;  1 drivers
v0000017c647bee50_0 .net *"_ivl_8", 0 0, L_0000017c6485e030;  1 drivers
v0000017c647bf350_0 .net "a", 0 0, L_0000017c64869300;  1 drivers
v0000017c647bf710_0 .net "b", 0 0, L_0000017c64869800;  1 drivers
v0000017c647bdeb0_0 .net "cin", 0 0, L_0000017c648698a0;  1 drivers
v0000017c647bdf50_0 .net "cout", 0 0, L_0000017c6485e1f0;  1 drivers
v0000017c647be130_0 .net "sum", 0 0, L_0000017c6485d310;  1 drivers
S_0000017c647d3c30 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a75b0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647d4d60 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d3c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485ceb0 .functor XOR 1, L_0000017c64869080, L_0000017c64869a80, C4<0>, C4<0>;
L_0000017c6485cf20 .functor XOR 1, L_0000017c6485ceb0, L_0000017c64869b20, C4<0>, C4<0>;
L_0000017c6485d070 .functor AND 1, L_0000017c64869080, L_0000017c64869a80, C4<1>, C4<1>;
L_0000017c6485dfc0 .functor OR 1, L_0000017c64869080, L_0000017c64869a80, C4<0>, C4<0>;
L_0000017c6485c6d0 .functor AND 1, L_0000017c6485dfc0, L_0000017c64869b20, C4<1>, C4<1>;
L_0000017c6485d460 .functor OR 1, L_0000017c6485d070, L_0000017c6485c6d0, C4<0>, C4<0>;
v0000017c647beef0_0 .net *"_ivl_0", 0 0, L_0000017c6485ceb0;  1 drivers
v0000017c647be1d0_0 .net *"_ivl_4", 0 0, L_0000017c6485d070;  1 drivers
v0000017c647bf8f0_0 .net *"_ivl_6", 0 0, L_0000017c6485dfc0;  1 drivers
v0000017c647be270_0 .net *"_ivl_8", 0 0, L_0000017c6485c6d0;  1 drivers
v0000017c647be770_0 .net "a", 0 0, L_0000017c64869080;  1 drivers
v0000017c647be310_0 .net "b", 0 0, L_0000017c64869a80;  1 drivers
v0000017c647be3b0_0 .net "cin", 0 0, L_0000017c64869b20;  1 drivers
v0000017c647be4f0_0 .net "cout", 0 0, L_0000017c6485d460;  1 drivers
v0000017c647be590_0 .net "sum", 0 0, L_0000017c6485cf20;  1 drivers
S_0000017c647d5530 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647d2330;
 .timescale 0 0;
P_0000017c646a75f0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647d35f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d5530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485c7b0 .functor XOR 1, L_0000017c6486b920, L_0000017c6486a840, C4<0>, C4<0>;
L_0000017c6485c820 .functor XOR 1, L_0000017c6485c7b0, L_0000017c6486c3c0, C4<0>, C4<0>;
L_0000017c6485d5b0 .functor AND 1, L_0000017c6486b920, L_0000017c6486a840, C4<1>, C4<1>;
L_0000017c6485d770 .functor OR 1, L_0000017c6486b920, L_0000017c6486a840, C4<0>, C4<0>;
L_0000017c6485cba0 .functor AND 1, L_0000017c6485d770, L_0000017c6486c3c0, C4<1>, C4<1>;
L_0000017c6485ccf0 .functor OR 1, L_0000017c6485d5b0, L_0000017c6485cba0, C4<0>, C4<0>;
v0000017c647be6d0_0 .net *"_ivl_0", 0 0, L_0000017c6485c7b0;  1 drivers
v0000017c647be810_0 .net *"_ivl_4", 0 0, L_0000017c6485d5b0;  1 drivers
v0000017c647be950_0 .net *"_ivl_6", 0 0, L_0000017c6485d770;  1 drivers
v0000017c647be9f0_0 .net *"_ivl_8", 0 0, L_0000017c6485cba0;  1 drivers
v0000017c647bef90_0 .net "a", 0 0, L_0000017c6486b920;  1 drivers
v0000017c647c0430_0 .net "b", 0 0, L_0000017c6486a840;  1 drivers
v0000017c647c1290_0 .net "cin", 0 0, L_0000017c6486c3c0;  1 drivers
v0000017c647c20f0_0 .net "cout", 0 0, L_0000017c6485ccf0;  1 drivers
v0000017c647c1330_0 .net "sum", 0 0, L_0000017c6485c820;  1 drivers
S_0000017c647d4720 .scope generate, "generate_stormbreaker[23]" "generate_stormbreaker[23]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a7470 .param/l "i" 0 2 14, +C4<010111>;
S_0000017c647d2650 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647d4720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647c1010_0 .net "a", 0 0, L_0000017c6486ac00;  1 drivers
v0000017c647c10b0_0 .net "b", 0 0, L_0000017c6486a700;  1 drivers
v0000017c647c06b0_0 .net "out", 0 0, L_0000017c6486b100;  1 drivers
v0000017c647c0d90_0 .net "sel", 0 0, L_0000017c6486ad40;  1 drivers
L_0000017c6486b100 .functor MUXZ 1, L_0000017c6486ac00, L_0000017c6486a700, L_0000017c6486ad40, C4<>;
S_0000017c647d56c0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647d4720;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a8af0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6485ec70 .functor XOR 1, L_0000017c6486a3e0, L_0000017c6486bd80, C4<0>, C4<0>;
L_0000017c6485ece0 .functor BUFZ 1, L_0000017c6486afc0, C4<0>, C4<0>, C4<0>;
v0000017c647c2e10_0 .net *"_ivl_48", 0 0, L_0000017c6486a3e0;  1 drivers
v0000017c647c48f0_0 .net *"_ivl_50", 0 0, L_0000017c6486bd80;  1 drivers
v0000017c647c4ad0_0 .net *"_ivl_51", 0 0, L_0000017c6485ec70;  1 drivers
v0000017c647c3450_0 .net *"_ivl_59", 0 0, L_0000017c6485ece0;  1 drivers
v0000017c647c34f0_0 .net "a", 3 0, L_0000017c6486a660;  1 drivers
v0000017c647c2690_0 .net "b", 3 0, L_0000017c6486be20;  1 drivers
v0000017c647c2ff0_0 .net "c", 4 0, L_0000017c6486c280;  1 drivers
v0000017c647c3630_0 .net "cin", 0 0, L_0000017c6486afc0;  1 drivers
v0000017c647c3f90_0 .net "cout", 0 0, L_0000017c6486c960;  1 drivers
v0000017c647c33b0_0 .net "p", 0 0, L_0000017c6486aa20;  1 drivers
v0000017c647c2eb0_0 .net "sum", 3 0, L_0000017c6486c640;  1 drivers
v0000017c647c3770_0 .net "t", 3 0, L_0000017c6486ba60;  1 drivers
L_0000017c6486b740 .part L_0000017c6486a660, 1, 1;
L_0000017c6486bec0 .part L_0000017c6486be20, 1, 1;
L_0000017c6486a980 .part L_0000017c6486ba60, 0, 1;
L_0000017c6486c0a0 .part L_0000017c6486a660, 2, 1;
L_0000017c6486ab60 .part L_0000017c6486be20, 2, 1;
L_0000017c6486bb00 .part L_0000017c6486ba60, 1, 1;
L_0000017c6486c6e0 .part L_0000017c6486a660, 3, 1;
L_0000017c6486bce0 .part L_0000017c6486be20, 3, 1;
L_0000017c6486c140 .part L_0000017c6486ba60, 2, 1;
L_0000017c6486aca0 .part L_0000017c6486a660, 0, 1;
L_0000017c6486c500 .part L_0000017c6486be20, 0, 1;
L_0000017c6486c000 .part L_0000017c6486c280, 0, 1;
L_0000017c6486b600 .part L_0000017c6486a660, 1, 1;
L_0000017c6486a8e0 .part L_0000017c6486be20, 1, 1;
L_0000017c6486c1e0 .part L_0000017c6486c280, 1, 1;
L_0000017c6486a5c0 .part L_0000017c6486a660, 2, 1;
L_0000017c6486bba0 .part L_0000017c6486be20, 2, 1;
L_0000017c6486a340 .part L_0000017c6486c280, 2, 1;
L_0000017c6486b7e0 .part L_0000017c6486a660, 3, 1;
L_0000017c6486bc40 .part L_0000017c6486be20, 3, 1;
L_0000017c6486c5a0 .part L_0000017c6486c280, 3, 1;
L_0000017c6486c640 .concat8 [ 1 1 1 1], L_0000017c6485e7a0, L_0000017c6485e500, L_0000017c6485ef10, L_0000017c6485e260;
L_0000017c6486ba60 .concat8 [ 1 1 1 1], L_0000017c6485ec70, L_0000017c6485e2d0, L_0000017c6485ec00, L_0000017c6485e650;
L_0000017c6486a3e0 .part L_0000017c6486a660, 0, 1;
L_0000017c6486bd80 .part L_0000017c6486be20, 0, 1;
L_0000017c6486aa20 .part L_0000017c6486ba60, 3, 1;
LS_0000017c6486c280_0_0 .concat8 [ 1 1 1 1], L_0000017c6485ece0, L_0000017c6485eff0, L_0000017c6485e570, L_0000017c6485eab0;
LS_0000017c6486c280_0_4 .concat8 [ 1 0 0 0], L_0000017c6485edc0;
L_0000017c6486c280 .concat8 [ 4 1 0 0], LS_0000017c6486c280_0_0, LS_0000017c6486c280_0_4;
L_0000017c6486c960 .part L_0000017c6486c280, 4, 1;
S_0000017c647d3780 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a8930 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485e420 .functor XOR 1, L_0000017c6486b740, L_0000017c6486bec0, C4<0>, C4<0>;
L_0000017c6485e2d0 .functor AND 1, L_0000017c6485e420, L_0000017c6486a980, C4<1>, C4<1>;
v0000017c647c02f0_0 .net *"_ivl_0", 0 0, L_0000017c6486b740;  1 drivers
v0000017c647c1970_0 .net *"_ivl_1", 0 0, L_0000017c6486bec0;  1 drivers
v0000017c647bffd0_0 .net *"_ivl_2", 0 0, L_0000017c6485e420;  1 drivers
v0000017c647bfe90_0 .net *"_ivl_4", 0 0, L_0000017c6486a980;  1 drivers
v0000017c647c0070_0 .net *"_ivl_5", 0 0, L_0000017c6485e2d0;  1 drivers
S_0000017c647d5b70 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a83b0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6485e5e0 .functor XOR 1, L_0000017c6486c0a0, L_0000017c6486ab60, C4<0>, C4<0>;
L_0000017c6485ec00 .functor AND 1, L_0000017c6485e5e0, L_0000017c6486bb00, C4<1>, C4<1>;
v0000017c647c18d0_0 .net *"_ivl_0", 0 0, L_0000017c6486c0a0;  1 drivers
v0000017c647c01b0_0 .net *"_ivl_1", 0 0, L_0000017c6486ab60;  1 drivers
v0000017c647c0610_0 .net *"_ivl_2", 0 0, L_0000017c6485e5e0;  1 drivers
v0000017c647c2190_0 .net *"_ivl_4", 0 0, L_0000017c6486bb00;  1 drivers
v0000017c647c1f10_0 .net *"_ivl_5", 0 0, L_0000017c6485ec00;  1 drivers
S_0000017c647d24c0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a87b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6485eb90 .functor XOR 1, L_0000017c6486c6e0, L_0000017c6486bce0, C4<0>, C4<0>;
L_0000017c6485e650 .functor AND 1, L_0000017c6485eb90, L_0000017c6486c140, C4<1>, C4<1>;
v0000017c647c0390_0 .net *"_ivl_0", 0 0, L_0000017c6486c6e0;  1 drivers
v0000017c647c13d0_0 .net *"_ivl_1", 0 0, L_0000017c6486bce0;  1 drivers
v0000017c647c1a10_0 .net *"_ivl_2", 0 0, L_0000017c6485eb90;  1 drivers
v0000017c647c1fb0_0 .net *"_ivl_4", 0 0, L_0000017c6486c140;  1 drivers
v0000017c647c1dd0_0 .net *"_ivl_5", 0 0, L_0000017c6485e650;  1 drivers
S_0000017c647d3aa0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a87f0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647d3dc0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d3aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485e730 .functor XOR 1, L_0000017c6486aca0, L_0000017c6486c500, C4<0>, C4<0>;
L_0000017c6485e7a0 .functor XOR 1, L_0000017c6485e730, L_0000017c6486c000, C4<0>, C4<0>;
L_0000017c6485ee30 .functor AND 1, L_0000017c6486aca0, L_0000017c6486c500, C4<1>, C4<1>;
L_0000017c6485f0d0 .functor OR 1, L_0000017c6486aca0, L_0000017c6486c500, C4<0>, C4<0>;
L_0000017c6485e9d0 .functor AND 1, L_0000017c6485f0d0, L_0000017c6486c000, C4<1>, C4<1>;
L_0000017c6485eff0 .functor OR 1, L_0000017c6485ee30, L_0000017c6485e9d0, C4<0>, C4<0>;
v0000017c647c0570_0 .net *"_ivl_0", 0 0, L_0000017c6485e730;  1 drivers
v0000017c647c1ab0_0 .net *"_ivl_4", 0 0, L_0000017c6485ee30;  1 drivers
v0000017c647c0750_0 .net *"_ivl_6", 0 0, L_0000017c6485f0d0;  1 drivers
v0000017c647c2230_0 .net *"_ivl_8", 0 0, L_0000017c6485e9d0;  1 drivers
v0000017c647c07f0_0 .net "a", 0 0, L_0000017c6486aca0;  1 drivers
v0000017c647c1bf0_0 .net "b", 0 0, L_0000017c6486c500;  1 drivers
v0000017c647c22d0_0 .net "cin", 0 0, L_0000017c6486c000;  1 drivers
v0000017c647c1c90_0 .net "cout", 0 0, L_0000017c6485eff0;  1 drivers
v0000017c647c0890_0 .net "sum", 0 0, L_0000017c6485e7a0;  1 drivers
S_0000017c647d3f50 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a8cb0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647e1a00 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647d3f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485e490 .functor XOR 1, L_0000017c6486b600, L_0000017c6486a8e0, C4<0>, C4<0>;
L_0000017c6485e500 .functor XOR 1, L_0000017c6485e490, L_0000017c6486c1e0, C4<0>, C4<0>;
L_0000017c6485e880 .functor AND 1, L_0000017c6486b600, L_0000017c6486a8e0, C4<1>, C4<1>;
L_0000017c6485e340 .functor OR 1, L_0000017c6486b600, L_0000017c6486a8e0, C4<0>, C4<0>;
L_0000017c6485e8f0 .functor AND 1, L_0000017c6485e340, L_0000017c6486c1e0, C4<1>, C4<1>;
L_0000017c6485e570 .functor OR 1, L_0000017c6485e880, L_0000017c6485e8f0, C4<0>, C4<0>;
v0000017c647c1e70_0 .net *"_ivl_0", 0 0, L_0000017c6485e490;  1 drivers
v0000017c647c0930_0 .net *"_ivl_4", 0 0, L_0000017c6485e880;  1 drivers
v0000017c647c2050_0 .net *"_ivl_6", 0 0, L_0000017c6485e340;  1 drivers
v0000017c647c09d0_0 .net *"_ivl_8", 0 0, L_0000017c6485e8f0;  1 drivers
v0000017c647bfc10_0 .net "a", 0 0, L_0000017c6486b600;  1 drivers
v0000017c647c0bb0_0 .net "b", 0 0, L_0000017c6486a8e0;  1 drivers
v0000017c647c1d30_0 .net "cin", 0 0, L_0000017c6486c1e0;  1 drivers
v0000017c647c0c50_0 .net "cout", 0 0, L_0000017c6485e570;  1 drivers
v0000017c647bfcb0_0 .net "sum", 0 0, L_0000017c6485e500;  1 drivers
S_0000017c647e2810 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a8f70 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647e2e50 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e2810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485e810 .functor XOR 1, L_0000017c6486a5c0, L_0000017c6486bba0, C4<0>, C4<0>;
L_0000017c6485ef10 .functor XOR 1, L_0000017c6485e810, L_0000017c6486a340, C4<0>, C4<0>;
L_0000017c6485e960 .functor AND 1, L_0000017c6486a5c0, L_0000017c6486bba0, C4<1>, C4<1>;
L_0000017c6485ea40 .functor OR 1, L_0000017c6486a5c0, L_0000017c6486bba0, C4<0>, C4<0>;
L_0000017c6485ed50 .functor AND 1, L_0000017c6485ea40, L_0000017c6486a340, C4<1>, C4<1>;
L_0000017c6485eab0 .functor OR 1, L_0000017c6485e960, L_0000017c6485ed50, C4<0>, C4<0>;
v0000017c647c0cf0_0 .net *"_ivl_0", 0 0, L_0000017c6485e810;  1 drivers
v0000017c647c0e30_0 .net *"_ivl_4", 0 0, L_0000017c6485e960;  1 drivers
v0000017c647c0ed0_0 .net *"_ivl_6", 0 0, L_0000017c6485ea40;  1 drivers
v0000017c647c15b0_0 .net *"_ivl_8", 0 0, L_0000017c6485ed50;  1 drivers
v0000017c647bfd50_0 .net "a", 0 0, L_0000017c6486a5c0;  1 drivers
v0000017c647c1150_0 .net "b", 0 0, L_0000017c6486bba0;  1 drivers
v0000017c647c0f70_0 .net "cin", 0 0, L_0000017c6486a340;  1 drivers
v0000017c647c1470_0 .net "cout", 0 0, L_0000017c6485eab0;  1 drivers
v0000017c647bfdf0_0 .net "sum", 0 0, L_0000017c6485ef10;  1 drivers
S_0000017c647e13c0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647d56c0;
 .timescale 0 0;
P_0000017c646a8fb0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647df930 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e13c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6485f140 .functor XOR 1, L_0000017c6486b7e0, L_0000017c6486bc40, C4<0>, C4<0>;
L_0000017c6485e260 .functor XOR 1, L_0000017c6485f140, L_0000017c6486c5a0, C4<0>, C4<0>;
L_0000017c6485eb20 .functor AND 1, L_0000017c6486b7e0, L_0000017c6486bc40, C4<1>, C4<1>;
L_0000017c6485e3b0 .functor OR 1, L_0000017c6486b7e0, L_0000017c6486bc40, C4<0>, C4<0>;
L_0000017c6485ef80 .functor AND 1, L_0000017c6485e3b0, L_0000017c6486c5a0, C4<1>, C4<1>;
L_0000017c6485edc0 .functor OR 1, L_0000017c6485eb20, L_0000017c6485ef80, C4<0>, C4<0>;
v0000017c647c11f0_0 .net *"_ivl_0", 0 0, L_0000017c6485f140;  1 drivers
v0000017c647c1510_0 .net *"_ivl_4", 0 0, L_0000017c6485eb20;  1 drivers
v0000017c647c29b0_0 .net *"_ivl_6", 0 0, L_0000017c6485e3b0;  1 drivers
v0000017c647c2a50_0 .net *"_ivl_8", 0 0, L_0000017c6485ef80;  1 drivers
v0000017c647c36d0_0 .net "a", 0 0, L_0000017c6486b7e0;  1 drivers
v0000017c647c3d10_0 .net "b", 0 0, L_0000017c6486bc40;  1 drivers
v0000017c647c24b0_0 .net "cin", 0 0, L_0000017c6486c5a0;  1 drivers
v0000017c647c2910_0 .net "cout", 0 0, L_0000017c6485edc0;  1 drivers
v0000017c647c27d0_0 .net "sum", 0 0, L_0000017c6485e260;  1 drivers
S_0000017c647e0740 .scope generate, "generate_stormbreaker[24]" "generate_stormbreaker[24]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8a70 .param/l "i" 0 2 14, +C4<011000>;
S_0000017c647e2040 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647e0740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647c3090_0 .net "a", 0 0, L_0000017c6486dd60;  1 drivers
v0000017c647c2550_0 .net "b", 0 0, L_0000017c6486d360;  1 drivers
v0000017c647c3130_0 .net "out", 0 0, L_0000017c6486dcc0;  1 drivers
v0000017c647c2730_0 .net "sel", 0 0, L_0000017c6486e800;  1 drivers
L_0000017c6486dcc0 .functor MUXZ 1, L_0000017c6486dd60, L_0000017c6486d360, L_0000017c6486e800, C4<>;
S_0000017c647e0a60 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647e0740;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a80f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64886740 .functor XOR 1, L_0000017c6486ebc0, L_0000017c6486ee40, C4<0>, C4<0>;
L_0000017c64885b70 .functor BUFZ 1, L_0000017c6486e620, C4<0>, C4<0>, C4<0>;
v0000017c647c5390_0 .net *"_ivl_48", 0 0, L_0000017c6486ebc0;  1 drivers
v0000017c647c5bb0_0 .net *"_ivl_50", 0 0, L_0000017c6486ee40;  1 drivers
v0000017c647c51b0_0 .net *"_ivl_51", 0 0, L_0000017c64886740;  1 drivers
v0000017c647c65b0_0 .net *"_ivl_59", 0 0, L_0000017c64885b70;  1 drivers
v0000017c647c6f10_0 .net "a", 3 0, L_0000017c6486e120;  1 drivers
v0000017c647c5f70_0 .net "b", 3 0, L_0000017c6486e3a0;  1 drivers
v0000017c647c5b10_0 .net "c", 4 0, L_0000017c6486dae0;  1 drivers
v0000017c647c5c50_0 .net "cin", 0 0, L_0000017c6486e620;  1 drivers
v0000017c647c63d0_0 .net "cout", 0 0, L_0000017c6486d5e0;  1 drivers
v0000017c647c6dd0_0 .net "p", 0 0, L_0000017c6486f0c0;  1 drivers
v0000017c647c6470_0 .net "sum", 3 0, L_0000017c6486ce60;  1 drivers
v0000017c647c5070_0 .net "t", 3 0, L_0000017c6486d900;  1 drivers
L_0000017c6486bf60 .part L_0000017c6486e120, 1, 1;
L_0000017c6486c320 .part L_0000017c6486e3a0, 1, 1;
L_0000017c6486a200 .part L_0000017c6486d900, 0, 1;
L_0000017c6486ae80 .part L_0000017c6486e120, 2, 1;
L_0000017c6486a2a0 .part L_0000017c6486e3a0, 2, 1;
L_0000017c6486af20 .part L_0000017c6486d900, 1, 1;
L_0000017c6486a7a0 .part L_0000017c6486e120, 3, 1;
L_0000017c6486aac0 .part L_0000017c6486e3a0, 3, 1;
L_0000017c6486b1a0 .part L_0000017c6486d900, 2, 1;
L_0000017c6486b240 .part L_0000017c6486e120, 0, 1;
L_0000017c6486b380 .part L_0000017c6486e3a0, 0, 1;
L_0000017c6486b420 .part L_0000017c6486dae0, 0, 1;
L_0000017c6486e760 .part L_0000017c6486e120, 1, 1;
L_0000017c6486cd20 .part L_0000017c6486e3a0, 1, 1;
L_0000017c6486cfa0 .part L_0000017c6486dae0, 1, 1;
L_0000017c6486f020 .part L_0000017c6486e120, 2, 1;
L_0000017c6486e440 .part L_0000017c6486e3a0, 2, 1;
L_0000017c6486d400 .part L_0000017c6486dae0, 2, 1;
L_0000017c6486e9e0 .part L_0000017c6486e120, 3, 1;
L_0000017c6486cdc0 .part L_0000017c6486e3a0, 3, 1;
L_0000017c6486ef80 .part L_0000017c6486dae0, 3, 1;
L_0000017c6486ce60 .concat8 [ 1 1 1 1], L_0000017c64885e10, L_0000017c64886c80, L_0000017c648874d0, L_0000017c648867b0;
L_0000017c6486d900 .concat8 [ 1 1 1 1], L_0000017c64886740, L_0000017c64885a90, L_0000017c64887070, L_0000017c64886510;
L_0000017c6486ebc0 .part L_0000017c6486e120, 0, 1;
L_0000017c6486ee40 .part L_0000017c6486e3a0, 0, 1;
L_0000017c6486f0c0 .part L_0000017c6486d900, 3, 1;
LS_0000017c6486dae0_0_0 .concat8 [ 1 1 1 1], L_0000017c64885b70, L_0000017c648866d0, L_0000017c648863c0, L_0000017c64885f60;
LS_0000017c6486dae0_0_4 .concat8 [ 1 0 0 0], L_0000017c648862e0;
L_0000017c6486dae0 .concat8 [ 4 1 0 0], LS_0000017c6486dae0_0_0, LS_0000017c6486dae0_0_4;
L_0000017c6486d5e0 .part L_0000017c6486dae0, 4, 1;
S_0000017c647e2cc0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8db0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6485eea0 .functor XOR 1, L_0000017c6486bf60, L_0000017c6486c320, C4<0>, C4<0>;
L_0000017c64885a90 .functor AND 1, L_0000017c6485eea0, L_0000017c6486a200, C4<1>, C4<1>;
v0000017c647c2c30_0 .net *"_ivl_0", 0 0, L_0000017c6486bf60;  1 drivers
v0000017c647c25f0_0 .net *"_ivl_1", 0 0, L_0000017c6486c320;  1 drivers
v0000017c647c3590_0 .net *"_ivl_2", 0 0, L_0000017c6485eea0;  1 drivers
v0000017c647c3810_0 .net *"_ivl_4", 0 0, L_0000017c6486a200;  1 drivers
v0000017c647c2f50_0 .net *"_ivl_5", 0 0, L_0000017c64885a90;  1 drivers
S_0000017c647e0100 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8c30 .param/l "i" 0 2 34, +C4<010>;
L_0000017c648870e0 .functor XOR 1, L_0000017c6486ae80, L_0000017c6486a2a0, C4<0>, C4<0>;
L_0000017c64887070 .functor AND 1, L_0000017c648870e0, L_0000017c6486af20, C4<1>, C4<1>;
v0000017c647c4530_0 .net *"_ivl_0", 0 0, L_0000017c6486ae80;  1 drivers
v0000017c647c45d0_0 .net *"_ivl_1", 0 0, L_0000017c6486a2a0;  1 drivers
v0000017c647c4850_0 .net *"_ivl_2", 0 0, L_0000017c648870e0;  1 drivers
v0000017c647c2cd0_0 .net *"_ivl_4", 0 0, L_0000017c6486af20;  1 drivers
v0000017c647c2af0_0 .net *"_ivl_5", 0 0, L_0000017c64887070;  1 drivers
S_0000017c647e2fe0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8270 .param/l "i" 0 2 34, +C4<011>;
L_0000017c648864a0 .functor XOR 1, L_0000017c6486a7a0, L_0000017c6486aac0, C4<0>, C4<0>;
L_0000017c64886510 .functor AND 1, L_0000017c648864a0, L_0000017c6486b1a0, C4<1>, C4<1>;
v0000017c647c2870_0 .net *"_ivl_0", 0 0, L_0000017c6486a7a0;  1 drivers
v0000017c647c4670_0 .net *"_ivl_1", 0 0, L_0000017c6486aac0;  1 drivers
v0000017c647c3db0_0 .net *"_ivl_2", 0 0, L_0000017c648864a0;  1 drivers
v0000017c647c2b90_0 .net *"_ivl_4", 0 0, L_0000017c6486b1a0;  1 drivers
v0000017c647c40d0_0 .net *"_ivl_5", 0 0, L_0000017c64886510;  1 drivers
S_0000017c647decb0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8b70 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647e0bf0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647decb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64886660 .functor XOR 1, L_0000017c6486b240, L_0000017c6486b380, C4<0>, C4<0>;
L_0000017c64885e10 .functor XOR 1, L_0000017c64886660, L_0000017c6486b420, C4<0>, C4<0>;
L_0000017c64885e80 .functor AND 1, L_0000017c6486b240, L_0000017c6486b380, C4<1>, C4<1>;
L_0000017c64886580 .functor OR 1, L_0000017c6486b240, L_0000017c6486b380, C4<0>, C4<0>;
L_0000017c64886890 .functor AND 1, L_0000017c64886580, L_0000017c6486b420, C4<1>, C4<1>;
L_0000017c648866d0 .functor OR 1, L_0000017c64885e80, L_0000017c64886890, C4<0>, C4<0>;
v0000017c647c2370_0 .net *"_ivl_0", 0 0, L_0000017c64886660;  1 drivers
v0000017c647c38b0_0 .net *"_ivl_4", 0 0, L_0000017c64885e80;  1 drivers
v0000017c647c31d0_0 .net *"_ivl_6", 0 0, L_0000017c64886580;  1 drivers
v0000017c647c4990_0 .net *"_ivl_8", 0 0, L_0000017c64886890;  1 drivers
v0000017c647c3a90_0 .net "a", 0 0, L_0000017c6486b240;  1 drivers
v0000017c647c4a30_0 .net "b", 0 0, L_0000017c6486b380;  1 drivers
v0000017c647c3e50_0 .net "cin", 0 0, L_0000017c6486b420;  1 drivers
v0000017c647c3950_0 .net "cout", 0 0, L_0000017c648866d0;  1 drivers
v0000017c647c3270_0 .net "sum", 0 0, L_0000017c64885e10;  1 drivers
S_0000017c647e0d80 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a86b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647e4430 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e0d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648873f0 .functor XOR 1, L_0000017c6486e760, L_0000017c6486cd20, C4<0>, C4<0>;
L_0000017c64886c80 .functor XOR 1, L_0000017c648873f0, L_0000017c6486cfa0, C4<0>, C4<0>;
L_0000017c64885be0 .functor AND 1, L_0000017c6486e760, L_0000017c6486cd20, C4<1>, C4<1>;
L_0000017c64886350 .functor OR 1, L_0000017c6486e760, L_0000017c6486cd20, C4<0>, C4<0>;
L_0000017c64885da0 .functor AND 1, L_0000017c64886350, L_0000017c6486cfa0, C4<1>, C4<1>;
L_0000017c648863c0 .functor OR 1, L_0000017c64885be0, L_0000017c64885da0, C4<0>, C4<0>;
v0000017c647c4170_0 .net *"_ivl_0", 0 0, L_0000017c648873f0;  1 drivers
v0000017c647c4030_0 .net *"_ivl_4", 0 0, L_0000017c64885be0;  1 drivers
v0000017c647c2410_0 .net *"_ivl_6", 0 0, L_0000017c64886350;  1 drivers
v0000017c647c2d70_0 .net *"_ivl_8", 0 0, L_0000017c64885da0;  1 drivers
v0000017c647c3310_0 .net "a", 0 0, L_0000017c6486e760;  1 drivers
v0000017c647c39f0_0 .net "b", 0 0, L_0000017c6486cd20;  1 drivers
v0000017c647c3b30_0 .net "cin", 0 0, L_0000017c6486cfa0;  1 drivers
v0000017c647c3bd0_0 .net "cout", 0 0, L_0000017c648863c0;  1 drivers
v0000017c647c3c70_0 .net "sum", 0 0, L_0000017c64886c80;  1 drivers
S_0000017c647e1b90 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8470 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647df610 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e1b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64887460 .functor XOR 1, L_0000017c6486f020, L_0000017c6486e440, C4<0>, C4<0>;
L_0000017c648874d0 .functor XOR 1, L_0000017c64887460, L_0000017c6486d400, C4<0>, C4<0>;
L_0000017c64887310 .functor AND 1, L_0000017c6486f020, L_0000017c6486e440, C4<1>, C4<1>;
L_0000017c64886430 .functor OR 1, L_0000017c6486f020, L_0000017c6486e440, C4<0>, C4<0>;
L_0000017c64887230 .functor AND 1, L_0000017c64886430, L_0000017c6486d400, C4<1>, C4<1>;
L_0000017c64885f60 .functor OR 1, L_0000017c64887310, L_0000017c64887230, C4<0>, C4<0>;
v0000017c647c4210_0 .net *"_ivl_0", 0 0, L_0000017c64887460;  1 drivers
v0000017c647c3ef0_0 .net *"_ivl_4", 0 0, L_0000017c64887310;  1 drivers
v0000017c647c42b0_0 .net *"_ivl_6", 0 0, L_0000017c64886430;  1 drivers
v0000017c647c4350_0 .net *"_ivl_8", 0 0, L_0000017c64887230;  1 drivers
v0000017c647c43f0_0 .net "a", 0 0, L_0000017c6486f020;  1 drivers
v0000017c647c4490_0 .net "b", 0 0, L_0000017c6486e440;  1 drivers
v0000017c647c4710_0 .net "cin", 0 0, L_0000017c6486d400;  1 drivers
v0000017c647c47b0_0 .net "cout", 0 0, L_0000017c64885f60;  1 drivers
v0000017c647c68d0_0 .net "sum", 0 0, L_0000017c648874d0;  1 drivers
S_0000017c647e42a0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647e0a60;
 .timescale 0 0;
P_0000017c646a8ef0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647e2680 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e42a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c648860b0 .functor XOR 1, L_0000017c6486e9e0, L_0000017c6486cdc0, C4<0>, C4<0>;
L_0000017c648867b0 .functor XOR 1, L_0000017c648860b0, L_0000017c6486ef80, C4<0>, C4<0>;
L_0000017c648865f0 .functor AND 1, L_0000017c6486e9e0, L_0000017c6486cdc0, C4<1>, C4<1>;
L_0000017c64885fd0 .functor OR 1, L_0000017c6486e9e0, L_0000017c6486cdc0, C4<0>, C4<0>;
L_0000017c64886120 .functor AND 1, L_0000017c64885fd0, L_0000017c6486ef80, C4<1>, C4<1>;
L_0000017c648862e0 .functor OR 1, L_0000017c648865f0, L_0000017c64886120, C4<0>, C4<0>;
v0000017c647c6290_0 .net *"_ivl_0", 0 0, L_0000017c648860b0;  1 drivers
v0000017c647c70f0_0 .net *"_ivl_4", 0 0, L_0000017c648865f0;  1 drivers
v0000017c647c6330_0 .net *"_ivl_6", 0 0, L_0000017c64885fd0;  1 drivers
v0000017c647c4f30_0 .net *"_ivl_8", 0 0, L_0000017c64886120;  1 drivers
v0000017c647c7050_0 .net "a", 0 0, L_0000017c6486e9e0;  1 drivers
v0000017c647c6e70_0 .net "b", 0 0, L_0000017c6486cdc0;  1 drivers
v0000017c647c5610_0 .net "cin", 0 0, L_0000017c6486ef80;  1 drivers
v0000017c647c66f0_0 .net "cout", 0 0, L_0000017c648862e0;  1 drivers
v0000017c647c6d30_0 .net "sum", 0 0, L_0000017c648867b0;  1 drivers
S_0000017c647e4110 .scope generate, "generate_stormbreaker[25]" "generate_stormbreaker[25]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8430 .param/l "i" 0 2 14, +C4<011001>;
S_0000017c647e1550 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647e4110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647c5cf0_0 .net "a", 0 0, L_0000017c6486e1c0;  1 drivers
v0000017c647c4b70_0 .net "b", 0 0, L_0000017c6486d0e0;  1 drivers
v0000017c647c6510_0 .net "out", 0 0, L_0000017c6486e940;  1 drivers
v0000017c647c6970_0 .net "sel", 0 0, L_0000017c6486ec60;  1 drivers
L_0000017c6486e940 .functor MUXZ 1, L_0000017c6486e1c0, L_0000017c6486d0e0, L_0000017c6486ec60, C4<>;
S_0000017c647dfac0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647e4110;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a86f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648872a0 .functor XOR 1, L_0000017c6486dc20, L_0000017c6486d4a0, C4<0>, C4<0>;
L_0000017c64885cc0 .functor BUFZ 1, L_0000017c6486e080, C4<0>, C4<0>, C4<0>;
v0000017c647c98f0_0 .net *"_ivl_48", 0 0, L_0000017c6486dc20;  1 drivers
v0000017c647c7910_0 .net *"_ivl_50", 0 0, L_0000017c6486d4a0;  1 drivers
v0000017c647c7410_0 .net *"_ivl_51", 0 0, L_0000017c648872a0;  1 drivers
v0000017c647c74b0_0 .net *"_ivl_59", 0 0, L_0000017c64885cc0;  1 drivers
v0000017c647c8e50_0 .net "a", 3 0, L_0000017c6486dfe0;  1 drivers
v0000017c647c7c30_0 .net "b", 3 0, L_0000017c6486d040;  1 drivers
v0000017c647c86d0_0 .net "c", 4 0, L_0000017c6486e8a0;  1 drivers
v0000017c647c8b30_0 .net "cin", 0 0, L_0000017c6486e080;  1 drivers
v0000017c647c7af0_0 .net "cout", 0 0, L_0000017c6486da40;  1 drivers
v0000017c647c7f50_0 .net "p", 0 0, L_0000017c6486cf00;  1 drivers
v0000017c647c9850_0 .net "sum", 3 0, L_0000017c6486d9a0;  1 drivers
v0000017c647c9990_0 .net "t", 3 0, L_0000017c6486cbe0;  1 drivers
L_0000017c6486dea0 .part L_0000017c6486dfe0, 1, 1;
L_0000017c6486d180 .part L_0000017c6486d040, 1, 1;
L_0000017c6486ca00 .part L_0000017c6486cbe0, 0, 1;
L_0000017c6486ea80 .part L_0000017c6486dfe0, 2, 1;
L_0000017c6486eee0 .part L_0000017c6486d040, 2, 1;
L_0000017c6486e4e0 .part L_0000017c6486cbe0, 1, 1;
L_0000017c6486eb20 .part L_0000017c6486dfe0, 3, 1;
L_0000017c6486db80 .part L_0000017c6486d040, 3, 1;
L_0000017c6486e580 .part L_0000017c6486cbe0, 2, 1;
L_0000017c6486d220 .part L_0000017c6486dfe0, 0, 1;
L_0000017c6486de00 .part L_0000017c6486d040, 0, 1;
L_0000017c6486f160 .part L_0000017c6486e8a0, 0, 1;
L_0000017c6486caa0 .part L_0000017c6486dfe0, 1, 1;
L_0000017c6486d2c0 .part L_0000017c6486d040, 1, 1;
L_0000017c6486d680 .part L_0000017c6486e8a0, 1, 1;
L_0000017c6486e260 .part L_0000017c6486dfe0, 2, 1;
L_0000017c6486df40 .part L_0000017c6486d040, 2, 1;
L_0000017c6486cc80 .part L_0000017c6486e8a0, 2, 1;
L_0000017c6486cb40 .part L_0000017c6486dfe0, 3, 1;
L_0000017c6486d540 .part L_0000017c6486d040, 3, 1;
L_0000017c6486e6c0 .part L_0000017c6486e8a0, 3, 1;
L_0000017c6486d9a0 .concat8 [ 1 1 1 1], L_0000017c64886190, L_0000017c64886ba0, L_0000017c64886d60, L_0000017c64887000;
L_0000017c6486cbe0 .concat8 [ 1 1 1 1], L_0000017c648872a0, L_0000017c64885ef0, L_0000017c64886820, L_0000017c64886040;
L_0000017c6486dc20 .part L_0000017c6486dfe0, 0, 1;
L_0000017c6486d4a0 .part L_0000017c6486d040, 0, 1;
L_0000017c6486cf00 .part L_0000017c6486cbe0, 3, 1;
LS_0000017c6486e8a0_0_0 .concat8 [ 1 1 1 1], L_0000017c64885cc0, L_0000017c64886eb0, L_0000017c648875b0, L_0000017c64886f20;
LS_0000017c6486e8a0_0_4 .concat8 [ 1 0 0 0], L_0000017c648871c0;
L_0000017c6486e8a0 .concat8 [ 4 1 0 0], LS_0000017c6486e8a0_0_0, LS_0000017c6486e8a0_0_4;
L_0000017c6486da40 .part L_0000017c6486e8a0, 4, 1;
S_0000017c647e45c0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a8d30 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64887540 .functor XOR 1, L_0000017c6486dea0, L_0000017c6486d180, C4<0>, C4<0>;
L_0000017c64885ef0 .functor AND 1, L_0000017c64887540, L_0000017c6486ca00, C4<1>, C4<1>;
v0000017c647c7190_0 .net *"_ivl_0", 0 0, L_0000017c6486dea0;  1 drivers
v0000017c647c5110_0 .net *"_ivl_1", 0 0, L_0000017c6486d180;  1 drivers
v0000017c647c6790_0 .net *"_ivl_2", 0 0, L_0000017c64887540;  1 drivers
v0000017c647c6650_0 .net *"_ivl_4", 0 0, L_0000017c6486ca00;  1 drivers
v0000017c647c4c10_0 .net *"_ivl_5", 0 0, L_0000017c64885ef0;  1 drivers
S_0000017c647dfc50 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a9030 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64886cf0 .functor XOR 1, L_0000017c6486ea80, L_0000017c6486eee0, C4<0>, C4<0>;
L_0000017c64886820 .functor AND 1, L_0000017c64886cf0, L_0000017c6486e4e0, C4<1>, C4<1>;
v0000017c647c6fb0_0 .net *"_ivl_0", 0 0, L_0000017c6486ea80;  1 drivers
v0000017c647c5430_0 .net *"_ivl_1", 0 0, L_0000017c6486eee0;  1 drivers
v0000017c647c7230_0 .net *"_ivl_2", 0 0, L_0000017c64886cf0;  1 drivers
v0000017c647c4e90_0 .net *"_ivl_4", 0 0, L_0000017c6486e4e0;  1 drivers
v0000017c647c72d0_0 .net *"_ivl_5", 0 0, L_0000017c64886820;  1 drivers
S_0000017c647e1d20 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a82b0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64886900 .functor XOR 1, L_0000017c6486eb20, L_0000017c6486db80, C4<0>, C4<0>;
L_0000017c64886040 .functor AND 1, L_0000017c64886900, L_0000017c6486e580, C4<1>, C4<1>;
v0000017c647c4cb0_0 .net *"_ivl_0", 0 0, L_0000017c6486eb20;  1 drivers
v0000017c647c56b0_0 .net *"_ivl_1", 0 0, L_0000017c6486db80;  1 drivers
v0000017c647c4d50_0 .net *"_ivl_2", 0 0, L_0000017c64886900;  1 drivers
v0000017c647c6a10_0 .net *"_ivl_4", 0 0, L_0000017c6486e580;  1 drivers
v0000017c647c5250_0 .net *"_ivl_5", 0 0, L_0000017c64886040;  1 drivers
S_0000017c647df7a0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a8770 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647e0420 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647df7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64886970 .functor XOR 1, L_0000017c6486d220, L_0000017c6486de00, C4<0>, C4<0>;
L_0000017c64886190 .functor XOR 1, L_0000017c64886970, L_0000017c6486f160, C4<0>, C4<0>;
L_0000017c64886ac0 .functor AND 1, L_0000017c6486d220, L_0000017c6486de00, C4<1>, C4<1>;
L_0000017c648869e0 .functor OR 1, L_0000017c6486d220, L_0000017c6486de00, C4<0>, C4<0>;
L_0000017c64886a50 .functor AND 1, L_0000017c648869e0, L_0000017c6486f160, C4<1>, C4<1>;
L_0000017c64886eb0 .functor OR 1, L_0000017c64886ac0, L_0000017c64886a50, C4<0>, C4<0>;
v0000017c647c6010_0 .net *"_ivl_0", 0 0, L_0000017c64886970;  1 drivers
v0000017c647c5750_0 .net *"_ivl_4", 0 0, L_0000017c64886ac0;  1 drivers
v0000017c647c4df0_0 .net *"_ivl_6", 0 0, L_0000017c648869e0;  1 drivers
v0000017c647c52f0_0 .net *"_ivl_8", 0 0, L_0000017c64886a50;  1 drivers
v0000017c647c4fd0_0 .net "a", 0 0, L_0000017c6486d220;  1 drivers
v0000017c647c5e30_0 .net "b", 0 0, L_0000017c6486de00;  1 drivers
v0000017c647c5ed0_0 .net "cin", 0 0, L_0000017c6486f160;  1 drivers
v0000017c647c54d0_0 .net "cout", 0 0, L_0000017c64886eb0;  1 drivers
v0000017c647c6ab0_0 .net "sum", 0 0, L_0000017c64886190;  1 drivers
S_0000017c647e3170 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a89b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647e05b0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e3170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64886b30 .functor XOR 1, L_0000017c6486caa0, L_0000017c6486d2c0, C4<0>, C4<0>;
L_0000017c64886ba0 .functor XOR 1, L_0000017c64886b30, L_0000017c6486d680, C4<0>, C4<0>;
L_0000017c64886200 .functor AND 1, L_0000017c6486caa0, L_0000017c6486d2c0, C4<1>, C4<1>;
L_0000017c64886c10 .functor OR 1, L_0000017c6486caa0, L_0000017c6486d2c0, C4<0>, C4<0>;
L_0000017c64886270 .functor AND 1, L_0000017c64886c10, L_0000017c6486d680, C4<1>, C4<1>;
L_0000017c648875b0 .functor OR 1, L_0000017c64886200, L_0000017c64886270, C4<0>, C4<0>;
v0000017c647c5570_0 .net *"_ivl_0", 0 0, L_0000017c64886b30;  1 drivers
v0000017c647c6830_0 .net *"_ivl_4", 0 0, L_0000017c64886200;  1 drivers
v0000017c647c57f0_0 .net *"_ivl_6", 0 0, L_0000017c64886c10;  1 drivers
v0000017c647c6b50_0 .net *"_ivl_8", 0 0, L_0000017c64886270;  1 drivers
v0000017c647c5890_0 .net "a", 0 0, L_0000017c6486caa0;  1 drivers
v0000017c647c6bf0_0 .net "b", 0 0, L_0000017c6486d2c0;  1 drivers
v0000017c647c5930_0 .net "cin", 0 0, L_0000017c6486d680;  1 drivers
v0000017c647c5d90_0 .net "cout", 0 0, L_0000017c648875b0;  1 drivers
v0000017c647c6c90_0 .net "sum", 0 0, L_0000017c64886ba0;  1 drivers
S_0000017c647e08d0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a8eb0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647e0f10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e08d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64885c50 .functor XOR 1, L_0000017c6486e260, L_0000017c6486df40, C4<0>, C4<0>;
L_0000017c64886d60 .functor XOR 1, L_0000017c64885c50, L_0000017c6486cc80, C4<0>, C4<0>;
L_0000017c64887380 .functor AND 1, L_0000017c6486e260, L_0000017c6486df40, C4<1>, C4<1>;
L_0000017c64886dd0 .functor OR 1, L_0000017c6486e260, L_0000017c6486df40, C4<0>, C4<0>;
L_0000017c64886e40 .functor AND 1, L_0000017c64886dd0, L_0000017c6486cc80, C4<1>, C4<1>;
L_0000017c64886f20 .functor OR 1, L_0000017c64887380, L_0000017c64886e40, C4<0>, C4<0>;
v0000017c647c59d0_0 .net *"_ivl_0", 0 0, L_0000017c64885c50;  1 drivers
v0000017c647c5a70_0 .net *"_ivl_4", 0 0, L_0000017c64887380;  1 drivers
v0000017c647c60b0_0 .net *"_ivl_6", 0 0, L_0000017c64886dd0;  1 drivers
v0000017c647c6150_0 .net *"_ivl_8", 0 0, L_0000017c64886e40;  1 drivers
v0000017c647c61f0_0 .net "a", 0 0, L_0000017c6486e260;  1 drivers
v0000017c647c7eb0_0 .net "b", 0 0, L_0000017c6486df40;  1 drivers
v0000017c647c8bd0_0 .net "cin", 0 0, L_0000017c6486cc80;  1 drivers
v0000017c647c8450_0 .net "cout", 0 0, L_0000017c64886f20;  1 drivers
v0000017c647c8a90_0 .net "sum", 0 0, L_0000017c64886d60;  1 drivers
S_0000017c647e21d0 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647dfac0;
 .timescale 0 0;
P_0000017c646a8d70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647de350 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64886f90 .functor XOR 1, L_0000017c6486cb40, L_0000017c6486d540, C4<0>, C4<0>;
L_0000017c64887000 .functor XOR 1, L_0000017c64886f90, L_0000017c6486e6c0, C4<0>, C4<0>;
L_0000017c64885a20 .functor AND 1, L_0000017c6486cb40, L_0000017c6486d540, C4<1>, C4<1>;
L_0000017c64885b00 .functor OR 1, L_0000017c6486cb40, L_0000017c6486d540, C4<0>, C4<0>;
L_0000017c64887150 .functor AND 1, L_0000017c64885b00, L_0000017c6486e6c0, C4<1>, C4<1>;
L_0000017c648871c0 .functor OR 1, L_0000017c64885a20, L_0000017c64887150, C4<0>, C4<0>;
v0000017c647c7b90_0 .net *"_ivl_0", 0 0, L_0000017c64886f90;  1 drivers
v0000017c647c8770_0 .net *"_ivl_4", 0 0, L_0000017c64885a20;  1 drivers
v0000017c647c81d0_0 .net *"_ivl_6", 0 0, L_0000017c64885b00;  1 drivers
v0000017c647c7370_0 .net *"_ivl_8", 0 0, L_0000017c64887150;  1 drivers
v0000017c647c8c70_0 .net "a", 0 0, L_0000017c6486cb40;  1 drivers
v0000017c647c90d0_0 .net "b", 0 0, L_0000017c6486d540;  1 drivers
v0000017c647c79b0_0 .net "cin", 0 0, L_0000017c6486e6c0;  1 drivers
v0000017c647c9350_0 .net "cout", 0 0, L_0000017c648871c0;  1 drivers
v0000017c647c95d0_0 .net "sum", 0 0, L_0000017c64887000;  1 drivers
S_0000017c647e1eb0 .scope generate, "generate_stormbreaker[26]" "generate_stormbreaker[26]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8230 .param/l "i" 0 2 14, +C4<011010>;
S_0000017c647de4e0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647e1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647c7a50_0 .net "a", 0 0, L_0000017c648711e0;  1 drivers
v0000017c647c9490_0 .net "b", 0 0, L_0000017c64871280;  1 drivers
v0000017c647c7550_0 .net "out", 0 0, L_0000017c64870ec0;  1 drivers
v0000017c647c8270_0 .net "sel", 0 0, L_0000017c648716e0;  1 drivers
L_0000017c64870ec0 .functor MUXZ 1, L_0000017c648711e0, L_0000017c64871280, L_0000017c648716e0, C4<>;
S_0000017c647e10a0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647e1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a8bf0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64888f80 .functor XOR 1, L_0000017c6486fde0, L_0000017c64870e20, C4<0>, C4<0>;
L_0000017c64887690 .functor BUFZ 1, L_0000017c6486ff20, C4<0>, C4<0>, C4<0>;
v0000017c647cb5b0_0 .net *"_ivl_48", 0 0, L_0000017c6486fde0;  1 drivers
v0000017c647cbab0_0 .net *"_ivl_50", 0 0, L_0000017c64870e20;  1 drivers
v0000017c647cb150_0 .net *"_ivl_51", 0 0, L_0000017c64888f80;  1 drivers
v0000017c647ca890_0 .net *"_ivl_59", 0 0, L_0000017c64887690;  1 drivers
v0000017c647ca250_0 .net "a", 3 0, L_0000017c6486f7a0;  1 drivers
v0000017c647cbbf0_0 .net "b", 3 0, L_0000017c6486f200;  1 drivers
v0000017c647cb0b0_0 .net "c", 4 0, L_0000017c64871000;  1 drivers
v0000017c647ca110_0 .net "cin", 0 0, L_0000017c6486ff20;  1 drivers
v0000017c647c9fd0_0 .net "cout", 0 0, L_0000017c648704c0;  1 drivers
v0000017c647cb510_0 .net "p", 0 0, L_0000017c6486f8e0;  1 drivers
v0000017c647c9f30_0 .net "sum", 3 0, L_0000017c64871820;  1 drivers
v0000017c647cb650_0 .net "t", 3 0, L_0000017c64870ce0;  1 drivers
L_0000017c6486d720 .part L_0000017c6486f7a0, 1, 1;
L_0000017c6486ed00 .part L_0000017c6486f200, 1, 1;
L_0000017c6486d7c0 .part L_0000017c64870ce0, 0, 1;
L_0000017c6486d860 .part L_0000017c6486f7a0, 2, 1;
L_0000017c6486e300 .part L_0000017c6486f200, 2, 1;
L_0000017c6486eda0 .part L_0000017c64870ce0, 1, 1;
L_0000017c648706a0 .part L_0000017c6486f7a0, 3, 1;
L_0000017c64870c40 .part L_0000017c6486f200, 3, 1;
L_0000017c6486fca0 .part L_0000017c64870ce0, 2, 1;
L_0000017c64870920 .part L_0000017c6486f7a0, 0, 1;
L_0000017c6486f700 .part L_0000017c6486f200, 0, 1;
L_0000017c64870740 .part L_0000017c64871000, 0, 1;
L_0000017c64871460 .part L_0000017c6486f7a0, 1, 1;
L_0000017c64870420 .part L_0000017c6486f200, 1, 1;
L_0000017c6486f980 .part L_0000017c64871000, 1, 1;
L_0000017c6486fac0 .part L_0000017c6486f7a0, 2, 1;
L_0000017c6486f2a0 .part L_0000017c6486f200, 2, 1;
L_0000017c64870ba0 .part L_0000017c64871000, 2, 1;
L_0000017c648713c0 .part L_0000017c6486f7a0, 3, 1;
L_0000017c6486ffc0 .part L_0000017c6486f200, 3, 1;
L_0000017c6486fd40 .part L_0000017c64871000, 3, 1;
L_0000017c64871820 .concat8 [ 1 1 1 1], L_0000017c64888260, L_0000017c64887fc0, L_0000017c64888a40, L_0000017c64887850;
L_0000017c64870ce0 .concat8 [ 1 1 1 1], L_0000017c64888f80, L_0000017c64888180, L_0000017c648883b0, L_0000017c648881f0;
L_0000017c6486fde0 .part L_0000017c6486f7a0, 0, 1;
L_0000017c64870e20 .part L_0000017c6486f200, 0, 1;
L_0000017c6486f8e0 .part L_0000017c64870ce0, 3, 1;
LS_0000017c64871000_0_0 .concat8 [ 1 1 1 1], L_0000017c64887690, L_0000017c64887e00, L_0000017c64887930, L_0000017c648891b0;
LS_0000017c64871000_0_4 .concat8 [ 1 0 0 0], L_0000017c64888dc0;
L_0000017c64871000 .concat8 [ 4 1 0 0], LS_0000017c64871000_0_0, LS_0000017c64871000_0_4;
L_0000017c648704c0 .part L_0000017c64871000, 4, 1;
S_0000017c647dfde0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8170 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64885d30 .functor XOR 1, L_0000017c6486d720, L_0000017c6486ed00, C4<0>, C4<0>;
L_0000017c64888180 .functor AND 1, L_0000017c64885d30, L_0000017c6486d7c0, C4<1>, C4<1>;
v0000017c647c83b0_0 .net *"_ivl_0", 0 0, L_0000017c6486d720;  1 drivers
v0000017c647c8810_0 .net *"_ivl_1", 0 0, L_0000017c6486ed00;  1 drivers
v0000017c647c7ff0_0 .net *"_ivl_2", 0 0, L_0000017c64885d30;  1 drivers
v0000017c647c9670_0 .net *"_ivl_4", 0 0, L_0000017c6486d7c0;  1 drivers
v0000017c647c8f90_0 .net *"_ivl_5", 0 0, L_0000017c64888180;  1 drivers
S_0000017c647e37b0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8ff0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64888810 .functor XOR 1, L_0000017c6486d860, L_0000017c6486e300, C4<0>, C4<0>;
L_0000017c648883b0 .functor AND 1, L_0000017c64888810, L_0000017c6486eda0, C4<1>, C4<1>;
v0000017c647c9a30_0 .net *"_ivl_0", 0 0, L_0000017c6486d860;  1 drivers
v0000017c647c7cd0_0 .net *"_ivl_1", 0 0, L_0000017c6486e300;  1 drivers
v0000017c647c8630_0 .net *"_ivl_2", 0 0, L_0000017c64888810;  1 drivers
v0000017c647c7870_0 .net *"_ivl_4", 0 0, L_0000017c6486eda0;  1 drivers
v0000017c647c7730_0 .net *"_ivl_5", 0 0, L_0000017c648883b0;  1 drivers
S_0000017c647deb20 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8e70 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64888e30 .functor XOR 1, L_0000017c648706a0, L_0000017c64870c40, C4<0>, C4<0>;
L_0000017c648881f0 .functor AND 1, L_0000017c64888e30, L_0000017c6486fca0, C4<1>, C4<1>;
v0000017c647c8d10_0 .net *"_ivl_0", 0 0, L_0000017c648706a0;  1 drivers
v0000017c647c7d70_0 .net *"_ivl_1", 0 0, L_0000017c64870c40;  1 drivers
v0000017c647c8ef0_0 .net *"_ivl_2", 0 0, L_0000017c64888e30;  1 drivers
v0000017c647c84f0_0 .net *"_ivl_4", 0 0, L_0000017c6486fca0;  1 drivers
v0000017c647c7e10_0 .net *"_ivl_5", 0 0, L_0000017c648881f0;  1 drivers
S_0000017c647de670 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a9070 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647e16e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647de670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64888ce0 .functor XOR 1, L_0000017c64870920, L_0000017c6486f700, C4<0>, C4<0>;
L_0000017c64888260 .functor XOR 1, L_0000017c64888ce0, L_0000017c64870740, C4<0>, C4<0>;
L_0000017c64888880 .functor AND 1, L_0000017c64870920, L_0000017c6486f700, C4<1>, C4<1>;
L_0000017c648889d0 .functor OR 1, L_0000017c64870920, L_0000017c6486f700, C4<0>, C4<0>;
L_0000017c64888f10 .functor AND 1, L_0000017c648889d0, L_0000017c64870740, C4<1>, C4<1>;
L_0000017c64887e00 .functor OR 1, L_0000017c64888880, L_0000017c64888f10, C4<0>, C4<0>;
v0000017c647c9ad0_0 .net *"_ivl_0", 0 0, L_0000017c64888ce0;  1 drivers
v0000017c647c93f0_0 .net *"_ivl_4", 0 0, L_0000017c64888880;  1 drivers
v0000017c647c8090_0 .net *"_ivl_6", 0 0, L_0000017c648889d0;  1 drivers
v0000017c647c75f0_0 .net *"_ivl_8", 0 0, L_0000017c64888f10;  1 drivers
v0000017c647c8130_0 .net "a", 0 0, L_0000017c64870920;  1 drivers
v0000017c647c9210_0 .net "b", 0 0, L_0000017c6486f700;  1 drivers
v0000017c647c8310_0 .net "cin", 0 0, L_0000017c64870740;  1 drivers
v0000017c647c8590_0 .net "cout", 0 0, L_0000017c64887e00;  1 drivers
v0000017c647c88b0_0 .net "sum", 0 0, L_0000017c64888260;  1 drivers
S_0000017c647e3300 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8df0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647dff70 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e3300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64888960 .functor XOR 1, L_0000017c64871460, L_0000017c64870420, C4<0>, C4<0>;
L_0000017c64887fc0 .functor XOR 1, L_0000017c64888960, L_0000017c6486f980, C4<0>, C4<0>;
L_0000017c648878c0 .functor AND 1, L_0000017c64871460, L_0000017c64870420, C4<1>, C4<1>;
L_0000017c648890d0 .functor OR 1, L_0000017c64871460, L_0000017c64870420, C4<0>, C4<0>;
L_0000017c648888f0 .functor AND 1, L_0000017c648890d0, L_0000017c6486f980, C4<1>, C4<1>;
L_0000017c64887930 .functor OR 1, L_0000017c648878c0, L_0000017c648888f0, C4<0>, C4<0>;
v0000017c647c7690_0 .net *"_ivl_0", 0 0, L_0000017c64888960;  1 drivers
v0000017c647c9030_0 .net *"_ivl_4", 0 0, L_0000017c648878c0;  1 drivers
v0000017c647c8950_0 .net *"_ivl_6", 0 0, L_0000017c648890d0;  1 drivers
v0000017c647c89f0_0 .net *"_ivl_8", 0 0, L_0000017c648888f0;  1 drivers
v0000017c647c8db0_0 .net "a", 0 0, L_0000017c64871460;  1 drivers
v0000017c647c9170_0 .net "b", 0 0, L_0000017c64870420;  1 drivers
v0000017c647c92b0_0 .net "cin", 0 0, L_0000017c6486f980;  1 drivers
v0000017c647c9530_0 .net "cout", 0 0, L_0000017c64887930;  1 drivers
v0000017c647c9710_0 .net "sum", 0 0, L_0000017c64887fc0;  1 drivers
S_0000017c647e2360 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8830 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647e3ad0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e2360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64887cb0 .functor XOR 1, L_0000017c6486fac0, L_0000017c6486f2a0, C4<0>, C4<0>;
L_0000017c64888a40 .functor XOR 1, L_0000017c64887cb0, L_0000017c64870ba0, C4<0>, C4<0>;
L_0000017c64888ff0 .functor AND 1, L_0000017c6486fac0, L_0000017c6486f2a0, C4<1>, C4<1>;
L_0000017c64888ea0 .functor OR 1, L_0000017c6486fac0, L_0000017c6486f2a0, C4<0>, C4<0>;
L_0000017c64889140 .functor AND 1, L_0000017c64888ea0, L_0000017c64870ba0, C4<1>, C4<1>;
L_0000017c648891b0 .functor OR 1, L_0000017c64888ff0, L_0000017c64889140, C4<0>, C4<0>;
v0000017c647c77d0_0 .net *"_ivl_0", 0 0, L_0000017c64887cb0;  1 drivers
v0000017c647c97b0_0 .net *"_ivl_4", 0 0, L_0000017c64888ff0;  1 drivers
v0000017c647cc0f0_0 .net *"_ivl_6", 0 0, L_0000017c64888ea0;  1 drivers
v0000017c647cb290_0 .net *"_ivl_8", 0 0, L_0000017c64889140;  1 drivers
v0000017c647ca390_0 .net "a", 0 0, L_0000017c6486fac0;  1 drivers
v0000017c647caa70_0 .net "b", 0 0, L_0000017c6486f2a0;  1 drivers
v0000017c647c9b70_0 .net "cin", 0 0, L_0000017c64870ba0;  1 drivers
v0000017c647cab10_0 .net "cout", 0 0, L_0000017c648891b0;  1 drivers
v0000017c647cc2d0_0 .net "sum", 0 0, L_0000017c64888a40;  1 drivers
S_0000017c647e3620 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647e10a0;
 .timescale 0 0;
P_0000017c646a8870 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647de800 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e3620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889060 .functor XOR 1, L_0000017c648713c0, L_0000017c6486ffc0, C4<0>, C4<0>;
L_0000017c64887850 .functor XOR 1, L_0000017c64889060, L_0000017c6486fd40, C4<0>, C4<0>;
L_0000017c648879a0 .functor AND 1, L_0000017c648713c0, L_0000017c6486ffc0, C4<1>, C4<1>;
L_0000017c648886c0 .functor OR 1, L_0000017c648713c0, L_0000017c6486ffc0, C4<0>, C4<0>;
L_0000017c64887620 .functor AND 1, L_0000017c648886c0, L_0000017c6486fd40, C4<1>, C4<1>;
L_0000017c64888dc0 .functor OR 1, L_0000017c648879a0, L_0000017c64887620, C4<0>, C4<0>;
v0000017c647cabb0_0 .net *"_ivl_0", 0 0, L_0000017c64889060;  1 drivers
v0000017c647cb010_0 .net *"_ivl_4", 0 0, L_0000017c648879a0;  1 drivers
v0000017c647ca6b0_0 .net *"_ivl_6", 0 0, L_0000017c648886c0;  1 drivers
v0000017c647cbdd0_0 .net *"_ivl_8", 0 0, L_0000017c64887620;  1 drivers
v0000017c647cb790_0 .net "a", 0 0, L_0000017c648713c0;  1 drivers
v0000017c647caf70_0 .net "b", 0 0, L_0000017c6486ffc0;  1 drivers
v0000017c647cb470_0 .net "cin", 0 0, L_0000017c6486fd40;  1 drivers
v0000017c647cae30_0 .net "cout", 0 0, L_0000017c64888dc0;  1 drivers
v0000017c647caed0_0 .net "sum", 0 0, L_0000017c64887850;  1 drivers
S_0000017c647e3490 .scope generate, "generate_stormbreaker[27]" "generate_stormbreaker[27]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a88b0 .param/l "i" 0 2 14, +C4<011011>;
S_0000017c647e0290 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647e3490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647cb6f0_0 .net "a", 0 0, L_0000017c6486f3e0;  1 drivers
v0000017c647ca1b0_0 .net "b", 0 0, L_0000017c6486fe80;  1 drivers
v0000017c647cb830_0 .net "out", 0 0, L_0000017c64871960;  1 drivers
v0000017c647cac50_0 .net "sel", 0 0, L_0000017c6486f660;  1 drivers
L_0000017c64871960 .functor MUXZ 1, L_0000017c6486f3e0, L_0000017c6486fe80, L_0000017c6486f660, C4<>;
S_0000017c647e1230 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647e3490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a8e30 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64888570 .functor XOR 1, L_0000017c64871140, L_0000017c64870a60, C4<0>, C4<0>;
L_0000017c648885e0 .functor BUFZ 1, L_0000017c64871320, C4<0>, C4<0>, C4<0>;
v0000017c647ccb90_0 .net *"_ivl_48", 0 0, L_0000017c64871140;  1 drivers
v0000017c647cd3b0_0 .net *"_ivl_50", 0 0, L_0000017c64870a60;  1 drivers
v0000017c647ccf50_0 .net *"_ivl_51", 0 0, L_0000017c64888570;  1 drivers
v0000017c647cc410_0 .net *"_ivl_59", 0 0, L_0000017c648885e0;  1 drivers
v0000017c647cd810_0 .net "a", 3 0, L_0000017c64870380;  1 drivers
v0000017c647ce210_0 .net "b", 3 0, L_0000017c64870240;  1 drivers
v0000017c647cdd10_0 .net "c", 4 0, L_0000017c648701a0;  1 drivers
v0000017c647ccc30_0 .net "cin", 0 0, L_0000017c64871320;  1 drivers
v0000017c647cd310_0 .net "cout", 0 0, L_0000017c6486f340;  1 drivers
v0000017c647cccd0_0 .net "p", 0 0, L_0000017c64871640;  1 drivers
v0000017c647ce170_0 .net "sum", 3 0, L_0000017c64870100;  1 drivers
v0000017c647cdbd0_0 .net "t", 3 0, L_0000017c648715a0;  1 drivers
L_0000017c64871780 .part L_0000017c64870380, 1, 1;
L_0000017c6486f520 .part L_0000017c64870240, 1, 1;
L_0000017c64870560 .part L_0000017c648715a0, 0, 1;
L_0000017c648707e0 .part L_0000017c64870380, 2, 1;
L_0000017c6486f840 .part L_0000017c64870240, 2, 1;
L_0000017c64870f60 .part L_0000017c648715a0, 1, 1;
L_0000017c6486fa20 .part L_0000017c64870380, 3, 1;
L_0000017c648710a0 .part L_0000017c64870240, 3, 1;
L_0000017c64871500 .part L_0000017c648715a0, 2, 1;
L_0000017c64870600 .part L_0000017c64870380, 0, 1;
L_0000017c648702e0 .part L_0000017c64870240, 0, 1;
L_0000017c6486f5c0 .part L_0000017c648701a0, 0, 1;
L_0000017c64870880 .part L_0000017c64870380, 1, 1;
L_0000017c6486f480 .part L_0000017c64870240, 1, 1;
L_0000017c64870060 .part L_0000017c648701a0, 1, 1;
L_0000017c64870b00 .part L_0000017c64870380, 2, 1;
L_0000017c64870d80 .part L_0000017c64870240, 2, 1;
L_0000017c648718c0 .part L_0000017c648701a0, 2, 1;
L_0000017c6486fb60 .part L_0000017c64870380, 3, 1;
L_0000017c648709c0 .part L_0000017c64870240, 3, 1;
L_0000017c6486fc00 .part L_0000017c648701a0, 3, 1;
L_0000017c64870100 .concat8 [ 1 1 1 1], L_0000017c64888d50, L_0000017c64888c00, L_0000017c64887e70, L_0000017c648880a0;
L_0000017c648715a0 .concat8 [ 1 1 1 1], L_0000017c64888570, L_0000017c64887700, L_0000017c64887770, L_0000017c648877e0;
L_0000017c64871140 .part L_0000017c64870380, 0, 1;
L_0000017c64870a60 .part L_0000017c64870240, 0, 1;
L_0000017c64871640 .part L_0000017c648715a0, 3, 1;
LS_0000017c648701a0_0_0 .concat8 [ 1 1 1 1], L_0000017c648885e0, L_0000017c64888b20, L_0000017c64887d20, L_0000017c64887d90;
LS_0000017c648701a0_0_4 .concat8 [ 1 0 0 0], L_0000017c64888490;
L_0000017c648701a0 .concat8 [ 4 1 0 0], LS_0000017c648701a0_0_0, LS_0000017c648701a0_0_4;
L_0000017c6486f340 .part L_0000017c648701a0, 4, 1;
S_0000017c647e3940 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a8c70 .param/l "i" 0 2 34, +C4<01>;
L_0000017c648887a0 .functor XOR 1, L_0000017c64871780, L_0000017c6486f520, C4<0>, C4<0>;
L_0000017c64887700 .functor AND 1, L_0000017c648887a0, L_0000017c64870560, C4<1>, C4<1>;
v0000017c647cb1f0_0 .net *"_ivl_0", 0 0, L_0000017c64871780;  1 drivers
v0000017c647cb330_0 .net *"_ivl_1", 0 0, L_0000017c6486f520;  1 drivers
v0000017c647ca2f0_0 .net *"_ivl_2", 0 0, L_0000017c648887a0;  1 drivers
v0000017c647cb8d0_0 .net *"_ivl_4", 0 0, L_0000017c64870560;  1 drivers
v0000017c647cacf0_0 .net *"_ivl_5", 0 0, L_0000017c64887700;  1 drivers
S_0000017c647e3f80 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a90b0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c64888500 .functor XOR 1, L_0000017c648707e0, L_0000017c6486f840, C4<0>, C4<0>;
L_0000017c64887770 .functor AND 1, L_0000017c64888500, L_0000017c64870f60, C4<1>, C4<1>;
v0000017c647cbc90_0 .net *"_ivl_0", 0 0, L_0000017c648707e0;  1 drivers
v0000017c647ca430_0 .net *"_ivl_1", 0 0, L_0000017c6486f840;  1 drivers
v0000017c647cbe70_0 .net *"_ivl_2", 0 0, L_0000017c64888500;  1 drivers
v0000017c647cb970_0 .net *"_ivl_4", 0 0, L_0000017c64870f60;  1 drivers
v0000017c647ca4d0_0 .net *"_ivl_5", 0 0, L_0000017c64887770;  1 drivers
S_0000017c647e24f0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a8570 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64887c40 .functor XOR 1, L_0000017c6486fa20, L_0000017c648710a0, C4<0>, C4<0>;
L_0000017c648877e0 .functor AND 1, L_0000017c64887c40, L_0000017c64871500, C4<1>, C4<1>;
v0000017c647ca570_0 .net *"_ivl_0", 0 0, L_0000017c6486fa20;  1 drivers
v0000017c647cbb50_0 .net *"_ivl_1", 0 0, L_0000017c648710a0;  1 drivers
v0000017c647c9e90_0 .net *"_ivl_2", 0 0, L_0000017c64887c40;  1 drivers
v0000017c647cb3d0_0 .net *"_ivl_4", 0 0, L_0000017c64871500;  1 drivers
v0000017c647ca070_0 .net *"_ivl_5", 0 0, L_0000017c648877e0;  1 drivers
S_0000017c647e3c60 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a8130 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647de990 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64887a10 .functor XOR 1, L_0000017c64870600, L_0000017c648702e0, C4<0>, C4<0>;
L_0000017c64888d50 .functor XOR 1, L_0000017c64887a10, L_0000017c6486f5c0, C4<0>, C4<0>;
L_0000017c64887a80 .functor AND 1, L_0000017c64870600, L_0000017c648702e0, C4<1>, C4<1>;
L_0000017c64887af0 .functor OR 1, L_0000017c64870600, L_0000017c648702e0, C4<0>, C4<0>;
L_0000017c64888ab0 .functor AND 1, L_0000017c64887af0, L_0000017c6486f5c0, C4<1>, C4<1>;
L_0000017c64888b20 .functor OR 1, L_0000017c64887a80, L_0000017c64888ab0, C4<0>, C4<0>;
v0000017c647cba10_0 .net *"_ivl_0", 0 0, L_0000017c64887a10;  1 drivers
v0000017c647ca750_0 .net *"_ivl_4", 0 0, L_0000017c64887a80;  1 drivers
v0000017c647cad90_0 .net *"_ivl_6", 0 0, L_0000017c64887af0;  1 drivers
v0000017c647cbd30_0 .net *"_ivl_8", 0 0, L_0000017c64888ab0;  1 drivers
v0000017c647cbf10_0 .net "a", 0 0, L_0000017c64870600;  1 drivers
v0000017c647cbfb0_0 .net "b", 0 0, L_0000017c648702e0;  1 drivers
v0000017c647cc050_0 .net "cin", 0 0, L_0000017c6486f5c0;  1 drivers
v0000017c647ca610_0 .net "cout", 0 0, L_0000017c64888b20;  1 drivers
v0000017c647cc190_0 .net "sum", 0 0, L_0000017c64888d50;  1 drivers
S_0000017c647e29a0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a81f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647e3df0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e29a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64887ee0 .functor XOR 1, L_0000017c64870880, L_0000017c6486f480, C4<0>, C4<0>;
L_0000017c64888c00 .functor XOR 1, L_0000017c64887ee0, L_0000017c64870060, C4<0>, C4<0>;
L_0000017c64887b60 .functor AND 1, L_0000017c64870880, L_0000017c6486f480, C4<1>, C4<1>;
L_0000017c64888c70 .functor OR 1, L_0000017c64870880, L_0000017c6486f480, C4<0>, C4<0>;
L_0000017c64887bd0 .functor AND 1, L_0000017c64888c70, L_0000017c64870060, C4<1>, C4<1>;
L_0000017c64887d20 .functor OR 1, L_0000017c64887b60, L_0000017c64887bd0, C4<0>, C4<0>;
v0000017c647cc230_0 .net *"_ivl_0", 0 0, L_0000017c64887ee0;  1 drivers
v0000017c647ca7f0_0 .net *"_ivl_4", 0 0, L_0000017c64887b60;  1 drivers
v0000017c647c9c10_0 .net *"_ivl_6", 0 0, L_0000017c64888c70;  1 drivers
v0000017c647ca930_0 .net *"_ivl_8", 0 0, L_0000017c64887bd0;  1 drivers
v0000017c647c9cb0_0 .net "a", 0 0, L_0000017c64870880;  1 drivers
v0000017c647c9d50_0 .net "b", 0 0, L_0000017c6486f480;  1 drivers
v0000017c647c9df0_0 .net "cin", 0 0, L_0000017c64870060;  1 drivers
v0000017c647ca9d0_0 .net "cout", 0 0, L_0000017c64887d20;  1 drivers
v0000017c647cca50_0 .net "sum", 0 0, L_0000017c64888c00;  1 drivers
S_0000017c647dee40 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a8330 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647defd0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647dee40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64888b90 .functor XOR 1, L_0000017c64870b00, L_0000017c64870d80, C4<0>, C4<0>;
L_0000017c64887e70 .functor XOR 1, L_0000017c64888b90, L_0000017c648718c0, C4<0>, C4<0>;
L_0000017c64887f50 .functor AND 1, L_0000017c64870b00, L_0000017c64870d80, C4<1>, C4<1>;
L_0000017c64888650 .functor OR 1, L_0000017c64870b00, L_0000017c64870d80, C4<0>, C4<0>;
L_0000017c648882d0 .functor AND 1, L_0000017c64888650, L_0000017c648718c0, C4<1>, C4<1>;
L_0000017c64887d90 .functor OR 1, L_0000017c64887f50, L_0000017c648882d0, C4<0>, C4<0>;
v0000017c647cdef0_0 .net *"_ivl_0", 0 0, L_0000017c64888b90;  1 drivers
v0000017c647cde50_0 .net *"_ivl_4", 0 0, L_0000017c64887f50;  1 drivers
v0000017c647cd8b0_0 .net *"_ivl_6", 0 0, L_0000017c64888650;  1 drivers
v0000017c647cd090_0 .net *"_ivl_8", 0 0, L_0000017c648882d0;  1 drivers
v0000017c647cd950_0 .net "a", 0 0, L_0000017c64870b00;  1 drivers
v0000017c647cce10_0 .net "b", 0 0, L_0000017c64870d80;  1 drivers
v0000017c647cd130_0 .net "cin", 0 0, L_0000017c648718c0;  1 drivers
v0000017c647cd770_0 .net "cout", 0 0, L_0000017c64887d90;  1 drivers
v0000017c647ce0d0_0 .net "sum", 0 0, L_0000017c64887e70;  1 drivers
S_0000017c647e1870 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647e1230;
 .timescale 0 0;
P_0000017c646a85b0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647e2b30 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e1870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64888030 .functor XOR 1, L_0000017c6486fb60, L_0000017c648709c0, C4<0>, C4<0>;
L_0000017c648880a0 .functor XOR 1, L_0000017c64888030, L_0000017c6486fc00, C4<0>, C4<0>;
L_0000017c64888110 .functor AND 1, L_0000017c6486fb60, L_0000017c648709c0, C4<1>, C4<1>;
L_0000017c64888340 .functor OR 1, L_0000017c6486fb60, L_0000017c648709c0, C4<0>, C4<0>;
L_0000017c64888420 .functor AND 1, L_0000017c64888340, L_0000017c6486fc00, C4<1>, C4<1>;
L_0000017c64888490 .functor OR 1, L_0000017c64888110, L_0000017c64888420, C4<0>, C4<0>;
v0000017c647cc7d0_0 .net *"_ivl_0", 0 0, L_0000017c64888030;  1 drivers
v0000017c647cd6d0_0 .net *"_ivl_4", 0 0, L_0000017c64888110;  1 drivers
v0000017c647cd270_0 .net *"_ivl_6", 0 0, L_0000017c64888340;  1 drivers
v0000017c647cda90_0 .net *"_ivl_8", 0 0, L_0000017c64888420;  1 drivers
v0000017c647ccaf0_0 .net "a", 0 0, L_0000017c6486fb60;  1 drivers
v0000017c647cc910_0 .net "b", 0 0, L_0000017c648709c0;  1 drivers
v0000017c647cddb0_0 .net "cin", 0 0, L_0000017c6486fc00;  1 drivers
v0000017c647cdb30_0 .net "cout", 0 0, L_0000017c64888490;  1 drivers
v0000017c647cc370_0 .net "sum", 0 0, L_0000017c648880a0;  1 drivers
S_0000017c647df160 .scope generate, "generate_stormbreaker[28]" "generate_stormbreaker[28]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8bb0 .param/l "i" 0 2 14, +C4<011100>;
S_0000017c647df2f0 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647df160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647cc550_0 .net "a", 0 0, L_0000017c64873d00;  1 drivers
v0000017c647ccd70_0 .net "b", 0 0, L_0000017c64873580;  1 drivers
v0000017c647cceb0_0 .net "out", 0 0, L_0000017c64872040;  1 drivers
v0000017c647cd450_0 .net "sel", 0 0, L_0000017c648722c0;  1 drivers
L_0000017c64872040 .functor MUXZ 1, L_0000017c64873d00, L_0000017c64873580, L_0000017c648722c0, C4<>;
S_0000017c647df480 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647df160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a82f0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c64889ae0 .functor XOR 1, L_0000017c648738a0, L_0000017c64871b40, C4<0>, C4<0>;
L_0000017c64889610 .functor BUFZ 1, L_0000017c648734e0, C4<0>, C4<0>, C4<0>;
v0000017c647af130_0 .net *"_ivl_48", 0 0, L_0000017c648738a0;  1 drivers
v0000017c647af630_0 .net *"_ivl_50", 0 0, L_0000017c64871b40;  1 drivers
v0000017c647afe50_0 .net *"_ivl_51", 0 0, L_0000017c64889ae0;  1 drivers
v0000017c647aecd0_0 .net *"_ivl_59", 0 0, L_0000017c64889610;  1 drivers
v0000017c647af270_0 .net "a", 3 0, L_0000017c64872ea0;  1 drivers
v0000017c647b0990_0 .net "b", 3 0, L_0000017c648727c0;  1 drivers
v0000017c647b0170_0 .net "c", 4 0, L_0000017c64873c60;  1 drivers
v0000017c647b0210_0 .net "cin", 0 0, L_0000017c648734e0;  1 drivers
v0000017c647b02b0_0 .net "cout", 0 0, L_0000017c64872720;  1 drivers
v0000017c647aed70_0 .net "p", 0 0, L_0000017c648729a0;  1 drivers
v0000017c647ae370_0 .net "sum", 3 0, L_0000017c648740c0;  1 drivers
v0000017c647afef0_0 .net "t", 3 0, L_0000017c64872220;  1 drivers
L_0000017c64873620 .part L_0000017c64872ea0, 1, 1;
L_0000017c64873bc0 .part L_0000017c648727c0, 1, 1;
L_0000017c64873f80 .part L_0000017c64872220, 0, 1;
L_0000017c64871c80 .part L_0000017c64872ea0, 2, 1;
L_0000017c64871fa0 .part L_0000017c648727c0, 2, 1;
L_0000017c648736c0 .part L_0000017c64872220, 1, 1;
L_0000017c64873300 .part L_0000017c64872ea0, 3, 1;
L_0000017c64872b80 .part L_0000017c648727c0, 3, 1;
L_0000017c648720e0 .part L_0000017c64872220, 2, 1;
L_0000017c64872900 .part L_0000017c64872ea0, 0, 1;
L_0000017c64873260 .part L_0000017c648727c0, 0, 1;
L_0000017c648725e0 .part L_0000017c64873c60, 0, 1;
L_0000017c64872180 .part L_0000017c64872ea0, 1, 1;
L_0000017c64872360 .part L_0000017c648727c0, 1, 1;
L_0000017c64874020 .part L_0000017c64873c60, 1, 1;
L_0000017c648733a0 .part L_0000017c64872ea0, 2, 1;
L_0000017c64873440 .part L_0000017c648727c0, 2, 1;
L_0000017c64873ee0 .part L_0000017c64873c60, 2, 1;
L_0000017c64872400 .part L_0000017c64872ea0, 3, 1;
L_0000017c64873120 .part L_0000017c648727c0, 3, 1;
L_0000017c64872680 .part L_0000017c64873c60, 3, 1;
L_0000017c648740c0 .concat8 [ 1 1 1 1], L_0000017c6488a410, L_0000017c648894c0, L_0000017c6488abf0, L_0000017c648895a0;
L_0000017c64872220 .concat8 [ 1 1 1 1], L_0000017c64889ae0, L_0000017c6488a480, L_0000017c648896f0, L_0000017c6488a8e0;
L_0000017c648738a0 .part L_0000017c64872ea0, 0, 1;
L_0000017c64871b40 .part L_0000017c648727c0, 0, 1;
L_0000017c648729a0 .part L_0000017c64872220, 3, 1;
LS_0000017c64873c60_0_0 .concat8 [ 1 1 1 1], L_0000017c64889610, L_0000017c6488a250, L_0000017c6488aa30, L_0000017c64889840;
LS_0000017c64873c60_0_4 .concat8 [ 1 0 0 0], L_0000017c64889a70;
L_0000017c64873c60 .concat8 [ 4 1 0 0], LS_0000017c64873c60_0_0, LS_0000017c64873c60_0_4;
L_0000017c64872720 .part L_0000017c64873c60, 4, 1;
S_0000017c647e5ba0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a88f0 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64888730 .functor XOR 1, L_0000017c64873620, L_0000017c64873bc0, C4<0>, C4<0>;
L_0000017c6488a480 .functor AND 1, L_0000017c64888730, L_0000017c64873f80, C4<1>, C4<1>;
v0000017c647cd1d0_0 .net *"_ivl_0", 0 0, L_0000017c64873620;  1 drivers
v0000017c647ce030_0 .net *"_ivl_1", 0 0, L_0000017c64873bc0;  1 drivers
v0000017c647cdf90_0 .net *"_ivl_2", 0 0, L_0000017c64888730;  1 drivers
v0000017c647cd9f0_0 .net *"_ivl_4", 0 0, L_0000017c64873f80;  1 drivers
v0000017c647cd4f0_0 .net *"_ivl_5", 0 0, L_0000017c6488a480;  1 drivers
S_0000017c647e5880 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a83f0 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6488a640 .functor XOR 1, L_0000017c64871c80, L_0000017c64871fa0, C4<0>, C4<0>;
L_0000017c648896f0 .functor AND 1, L_0000017c6488a640, L_0000017c648736c0, C4<1>, C4<1>;
v0000017c647cc9b0_0 .net *"_ivl_0", 0 0, L_0000017c64871c80;  1 drivers
v0000017c647cd590_0 .net *"_ivl_1", 0 0, L_0000017c64871fa0;  1 drivers
v0000017c647ccff0_0 .net *"_ivl_2", 0 0, L_0000017c6488a640;  1 drivers
v0000017c647cc5f0_0 .net *"_ivl_4", 0 0, L_0000017c648736c0;  1 drivers
v0000017c647cd630_0 .net *"_ivl_5", 0 0, L_0000017c648896f0;  1 drivers
S_0000017c647e5560 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a8970 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64889990 .functor XOR 1, L_0000017c64873300, L_0000017c64872b80, C4<0>, C4<0>;
L_0000017c6488a8e0 .functor AND 1, L_0000017c64889990, L_0000017c648720e0, C4<1>, C4<1>;
v0000017c647cc4b0_0 .net *"_ivl_0", 0 0, L_0000017c64873300;  1 drivers
v0000017c647cdc70_0 .net *"_ivl_1", 0 0, L_0000017c64872b80;  1 drivers
v0000017c647cc690_0 .net *"_ivl_2", 0 0, L_0000017c64889990;  1 drivers
v0000017c647cc730_0 .net *"_ivl_4", 0 0, L_0000017c648720e0;  1 drivers
v0000017c647cc870_0 .net *"_ivl_5", 0 0, L_0000017c6488a8e0;  1 drivers
S_0000017c647e4750 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a84b0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c647e5d30 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e4750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889df0 .functor XOR 1, L_0000017c64872900, L_0000017c64873260, C4<0>, C4<0>;
L_0000017c6488a410 .functor XOR 1, L_0000017c64889df0, L_0000017c648725e0, C4<0>, C4<0>;
L_0000017c6488a5d0 .functor AND 1, L_0000017c64872900, L_0000017c64873260, C4<1>, C4<1>;
L_0000017c6488a6b0 .functor OR 1, L_0000017c64872900, L_0000017c64873260, C4<0>, C4<0>;
L_0000017c64889a00 .functor AND 1, L_0000017c6488a6b0, L_0000017c648725e0, C4<1>, C4<1>;
L_0000017c6488a250 .functor OR 1, L_0000017c6488a5d0, L_0000017c64889a00, C4<0>, C4<0>;
v0000017c647b03f0_0 .net *"_ivl_0", 0 0, L_0000017c64889df0;  1 drivers
v0000017c647ae4b0_0 .net *"_ivl_4", 0 0, L_0000017c6488a5d0;  1 drivers
v0000017c647ae7d0_0 .net *"_ivl_6", 0 0, L_0000017c6488a6b0;  1 drivers
v0000017c647ae690_0 .net *"_ivl_8", 0 0, L_0000017c64889a00;  1 drivers
v0000017c647ae910_0 .net "a", 0 0, L_0000017c64872900;  1 drivers
v0000017c647b0850_0 .net "b", 0 0, L_0000017c64873260;  1 drivers
v0000017c647af3b0_0 .net "cin", 0 0, L_0000017c648725e0;  1 drivers
v0000017c647b00d0_0 .net "cout", 0 0, L_0000017c6488a250;  1 drivers
v0000017c647b0710_0 .net "sum", 0 0, L_0000017c6488a410;  1 drivers
S_0000017c647e50b0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a84f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c647e4c00 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e50b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889bc0 .functor XOR 1, L_0000017c64872180, L_0000017c64872360, C4<0>, C4<0>;
L_0000017c648894c0 .functor XOR 1, L_0000017c64889bc0, L_0000017c64874020, C4<0>, C4<0>;
L_0000017c6488acd0 .functor AND 1, L_0000017c64872180, L_0000017c64872360, C4<1>, C4<1>;
L_0000017c6488ab10 .functor OR 1, L_0000017c64872180, L_0000017c64872360, C4<0>, C4<0>;
L_0000017c64889530 .functor AND 1, L_0000017c6488ab10, L_0000017c64874020, C4<1>, C4<1>;
L_0000017c6488aa30 .functor OR 1, L_0000017c6488acd0, L_0000017c64889530, C4<0>, C4<0>;
v0000017c647af450_0 .net *"_ivl_0", 0 0, L_0000017c64889bc0;  1 drivers
v0000017c647b0030_0 .net *"_ivl_4", 0 0, L_0000017c6488acd0;  1 drivers
v0000017c647aeeb0_0 .net *"_ivl_6", 0 0, L_0000017c6488ab10;  1 drivers
v0000017c647af4f0_0 .net *"_ivl_8", 0 0, L_0000017c64889530;  1 drivers
v0000017c647ae730_0 .net "a", 0 0, L_0000017c64872180;  1 drivers
v0000017c647ae870_0 .net "b", 0 0, L_0000017c64872360;  1 drivers
v0000017c647b0a30_0 .net "cin", 0 0, L_0000017c64874020;  1 drivers
v0000017c647ae9b0_0 .net "cout", 0 0, L_0000017c6488aa30;  1 drivers
v0000017c647b0490_0 .net "sum", 0 0, L_0000017c648894c0;  1 drivers
S_0000017c647e48e0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a8530 .param/l "k" 0 2 44, +C4<010>;
S_0000017c647e5a10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e48e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488a4f0 .functor XOR 1, L_0000017c648733a0, L_0000017c64873440, C4<0>, C4<0>;
L_0000017c6488abf0 .functor XOR 1, L_0000017c6488a4f0, L_0000017c64873ee0, C4<0>, C4<0>;
L_0000017c6488aaa0 .functor AND 1, L_0000017c648733a0, L_0000017c64873440, C4<1>, C4<1>;
L_0000017c6488a790 .functor OR 1, L_0000017c648733a0, L_0000017c64873440, C4<0>, C4<0>;
L_0000017c6488ad40 .functor AND 1, L_0000017c6488a790, L_0000017c64873ee0, C4<1>, C4<1>;
L_0000017c64889840 .functor OR 1, L_0000017c6488aaa0, L_0000017c6488ad40, C4<0>, C4<0>;
v0000017c647afd10_0 .net *"_ivl_0", 0 0, L_0000017c6488a4f0;  1 drivers
v0000017c647af590_0 .net *"_ivl_4", 0 0, L_0000017c6488aaa0;  1 drivers
v0000017c647b07b0_0 .net *"_ivl_6", 0 0, L_0000017c6488a790;  1 drivers
v0000017c647af6d0_0 .net *"_ivl_8", 0 0, L_0000017c6488ad40;  1 drivers
v0000017c647af090_0 .net "a", 0 0, L_0000017c648733a0;  1 drivers
v0000017c647b05d0_0 .net "b", 0 0, L_0000017c64873440;  1 drivers
v0000017c647aea50_0 .net "cin", 0 0, L_0000017c64873ee0;  1 drivers
v0000017c647afdb0_0 .net "cout", 0 0, L_0000017c64889840;  1 drivers
v0000017c647afa90_0 .net "sum", 0 0, L_0000017c6488abf0;  1 drivers
S_0000017c647e5240 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647df480;
 .timescale 0 0;
P_0000017c646a89f0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c647e5ec0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c647e5240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889450 .functor XOR 1, L_0000017c64872400, L_0000017c64873120, C4<0>, C4<0>;
L_0000017c648895a0 .functor XOR 1, L_0000017c64889450, L_0000017c64872680, C4<0>, C4<0>;
L_0000017c648898b0 .functor AND 1, L_0000017c64872400, L_0000017c64873120, C4<1>, C4<1>;
L_0000017c64889fb0 .functor OR 1, L_0000017c64872400, L_0000017c64873120, C4<0>, C4<0>;
L_0000017c64889290 .functor AND 1, L_0000017c64889fb0, L_0000017c64872680, C4<1>, C4<1>;
L_0000017c64889a70 .functor OR 1, L_0000017c648898b0, L_0000017c64889290, C4<0>, C4<0>;
v0000017c647aeaf0_0 .net *"_ivl_0", 0 0, L_0000017c64889450;  1 drivers
v0000017c647afb30_0 .net *"_ivl_4", 0 0, L_0000017c648898b0;  1 drivers
v0000017c647afbd0_0 .net *"_ivl_6", 0 0, L_0000017c64889fb0;  1 drivers
v0000017c647b08f0_0 .net *"_ivl_8", 0 0, L_0000017c64889290;  1 drivers
v0000017c647b0ad0_0 .net "a", 0 0, L_0000017c64872400;  1 drivers
v0000017c647ae410_0 .net "b", 0 0, L_0000017c64873120;  1 drivers
v0000017c647aeb90_0 .net "cin", 0 0, L_0000017c64872680;  1 drivers
v0000017c647aec30_0 .net "cout", 0 0, L_0000017c64889a70;  1 drivers
v0000017c647af770_0 .net "sum", 0 0, L_0000017c648895a0;  1 drivers
S_0000017c647e6050 .scope generate, "generate_stormbreaker[29]" "generate_stormbreaker[29]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a85f0 .param/l "i" 0 2 14, +C4<011101>;
S_0000017c647e4a70 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c647e6050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647aef50_0 .net "a", 0 0, L_0000017c648761e0;  1 drivers
v0000017c647aee10_0 .net "b", 0 0, L_0000017c648766e0;  1 drivers
v0000017c647ae550_0 .net "out", 0 0, L_0000017c64874700;  1 drivers
v0000017c647aeff0_0 .net "sel", 0 0, L_0000017c64876780;  1 drivers
L_0000017c64874700 .functor MUXZ 1, L_0000017c648761e0, L_0000017c648766e0, L_0000017c64876780, C4<>;
S_0000017c647e56f0 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c647e6050;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a8630 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c648893e0 .functor XOR 1, L_0000017c64873b20, L_0000017c64873da0, C4<0>, C4<0>;
L_0000017c6488a330 .functor BUFZ 1, L_0000017c64875ec0, C4<0>, C4<0>, C4<0>;
v0000017c647fcb40_0 .net *"_ivl_48", 0 0, L_0000017c64873b20;  1 drivers
v0000017c647fa660_0 .net *"_ivl_50", 0 0, L_0000017c64873da0;  1 drivers
v0000017c647fb4c0_0 .net *"_ivl_51", 0 0, L_0000017c648893e0;  1 drivers
v0000017c647fb060_0 .net *"_ivl_59", 0 0, L_0000017c6488a330;  1 drivers
v0000017c647fa8e0_0 .net "a", 3 0, L_0000017c64871f00;  1 drivers
v0000017c647fbce0_0 .net "b", 3 0, L_0000017c64874520;  1 drivers
v0000017c647fac00_0 .net "c", 4 0, L_0000017c64873e40;  1 drivers
v0000017c647fb560_0 .net "cin", 0 0, L_0000017c64875ec0;  1 drivers
v0000017c647fc820_0 .net "cout", 0 0, L_0000017c64871e60;  1 drivers
v0000017c647fad40_0 .net "p", 0 0, L_0000017c64871be0;  1 drivers
v0000017c647fade0_0 .net "sum", 3 0, L_0000017c64873080;  1 drivers
v0000017c647fbd80_0 .net "t", 3 0, L_0000017c64873940;  1 drivers
L_0000017c64872e00 .part L_0000017c64871f00, 1, 1;
L_0000017c64872cc0 .part L_0000017c64874520, 1, 1;
L_0000017c64873760 .part L_0000017c64873940, 0, 1;
L_0000017c64874160 .part L_0000017c64871f00, 2, 1;
L_0000017c64871d20 .part L_0000017c64874520, 2, 1;
L_0000017c648739e0 .part L_0000017c64873940, 1, 1;
L_0000017c64872c20 .part L_0000017c64871f00, 3, 1;
L_0000017c648724a0 .part L_0000017c64874520, 3, 1;
L_0000017c64873a80 .part L_0000017c64873940, 2, 1;
L_0000017c64872860 .part L_0000017c64871f00, 0, 1;
L_0000017c64872d60 .part L_0000017c64874520, 0, 1;
L_0000017c64872a40 .part L_0000017c64873e40, 0, 1;
L_0000017c64872540 .part L_0000017c64871f00, 1, 1;
L_0000017c64871a00 .part L_0000017c64874520, 1, 1;
L_0000017c64873800 .part L_0000017c64873e40, 1, 1;
L_0000017c648731c0 .part L_0000017c64871f00, 2, 1;
L_0000017c64872ae0 .part L_0000017c64874520, 2, 1;
L_0000017c64871aa0 .part L_0000017c64873e40, 2, 1;
L_0000017c64871dc0 .part L_0000017c64871f00, 3, 1;
L_0000017c64872f40 .part L_0000017c64874520, 3, 1;
L_0000017c64872fe0 .part L_0000017c64873e40, 3, 1;
L_0000017c64873080 .concat8 [ 1 1 1 1], L_0000017c64889680, L_0000017c648897d0, L_0000017c64889300, L_0000017c6488a100;
L_0000017c64873940 .concat8 [ 1 1 1 1], L_0000017c648893e0, L_0000017c6488ab80, L_0000017c6488ac60, L_0000017c64889e60;
L_0000017c64873b20 .part L_0000017c64871f00, 0, 1;
L_0000017c64873da0 .part L_0000017c64874520, 0, 1;
L_0000017c64871be0 .part L_0000017c64873940, 3, 1;
LS_0000017c64873e40_0_0 .concat8 [ 1 1 1 1], L_0000017c6488a330, L_0000017c64889220, L_0000017c64889f40, L_0000017c6488a090;
LS_0000017c64873e40_0_4 .concat8 [ 1 0 0 0], L_0000017c6488a2c0;
L_0000017c64873e40 .concat8 [ 4 1 0 0], LS_0000017c64873e40_0_0, LS_0000017c64873e40_0_4;
L_0000017c64871e60 .part L_0000017c64873e40, 4, 1;
S_0000017c647e4d90 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a8a30 .param/l "i" 0 2 34, +C4<01>;
L_0000017c64889920 .functor XOR 1, L_0000017c64872e00, L_0000017c64872cc0, C4<0>, C4<0>;
L_0000017c6488ab80 .functor AND 1, L_0000017c64889920, L_0000017c64873760, C4<1>, C4<1>;
v0000017c647b0530_0 .net *"_ivl_0", 0 0, L_0000017c64872e00;  1 drivers
v0000017c647ae5f0_0 .net *"_ivl_1", 0 0, L_0000017c64872cc0;  1 drivers
v0000017c647af1d0_0 .net *"_ivl_2", 0 0, L_0000017c64889920;  1 drivers
v0000017c647af310_0 .net *"_ivl_4", 0 0, L_0000017c64873760;  1 drivers
v0000017c647af810_0 .net *"_ivl_5", 0 0, L_0000017c6488ab80;  1 drivers
S_0000017c647e4f20 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a8670 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6488a9c0 .functor XOR 1, L_0000017c64874160, L_0000017c64871d20, C4<0>, C4<0>;
L_0000017c6488ac60 .functor AND 1, L_0000017c6488a9c0, L_0000017c648739e0, C4<1>, C4<1>;
v0000017c647af8b0_0 .net *"_ivl_0", 0 0, L_0000017c64874160;  1 drivers
v0000017c647af950_0 .net *"_ivl_1", 0 0, L_0000017c64871d20;  1 drivers
v0000017c647aff90_0 .net *"_ivl_2", 0 0, L_0000017c6488a9c0;  1 drivers
v0000017c647b0670_0 .net *"_ivl_4", 0 0, L_0000017c648739e0;  1 drivers
v0000017c647af9f0_0 .net *"_ivl_5", 0 0, L_0000017c6488ac60;  1 drivers
S_0000017c647e53d0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a9870 .param/l "i" 0 2 34, +C4<011>;
L_0000017c64889d80 .functor XOR 1, L_0000017c64872c20, L_0000017c648724a0, C4<0>, C4<0>;
L_0000017c64889e60 .functor AND 1, L_0000017c64889d80, L_0000017c64873a80, C4<1>, C4<1>;
v0000017c647afc70_0 .net *"_ivl_0", 0 0, L_0000017c64872c20;  1 drivers
v0000017c647b0350_0 .net *"_ivl_1", 0 0, L_0000017c648724a0;  1 drivers
v0000017c647fa980_0 .net *"_ivl_2", 0 0, L_0000017c64889d80;  1 drivers
v0000017c647fc0a0_0 .net *"_ivl_4", 0 0, L_0000017c64873a80;  1 drivers
v0000017c647fc5a0_0 .net *"_ivl_5", 0 0, L_0000017c64889e60;  1 drivers
S_0000017c6481a6b0 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a9bf0 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6481f340 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481a6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488adb0 .functor XOR 1, L_0000017c64872860, L_0000017c64872d60, C4<0>, C4<0>;
L_0000017c64889680 .functor XOR 1, L_0000017c6488adb0, L_0000017c64872a40, C4<0>, C4<0>;
L_0000017c64889ed0 .functor AND 1, L_0000017c64872860, L_0000017c64872d60, C4<1>, C4<1>;
L_0000017c64889760 .functor OR 1, L_0000017c64872860, L_0000017c64872d60, C4<0>, C4<0>;
L_0000017c6488a800 .functor AND 1, L_0000017c64889760, L_0000017c64872a40, C4<1>, C4<1>;
L_0000017c64889220 .functor OR 1, L_0000017c64889ed0, L_0000017c6488a800, C4<0>, C4<0>;
v0000017c647fb600_0 .net *"_ivl_0", 0 0, L_0000017c6488adb0;  1 drivers
v0000017c647fa520_0 .net *"_ivl_4", 0 0, L_0000017c64889ed0;  1 drivers
v0000017c647fc140_0 .net *"_ivl_6", 0 0, L_0000017c64889760;  1 drivers
v0000017c647faa20_0 .net *"_ivl_8", 0 0, L_0000017c6488a800;  1 drivers
v0000017c647fca00_0 .net "a", 0 0, L_0000017c64872860;  1 drivers
v0000017c647fa3e0_0 .net "b", 0 0, L_0000017c64872d60;  1 drivers
v0000017c647fc8c0_0 .net "cin", 0 0, L_0000017c64872a40;  1 drivers
v0000017c647fb920_0 .net "cout", 0 0, L_0000017c64889220;  1 drivers
v0000017c647fbba0_0 .net "sum", 0 0, L_0000017c64889680;  1 drivers
S_0000017c6481b650 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a98f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c648202e0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481b650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889ca0 .functor XOR 1, L_0000017c64872540, L_0000017c64871a00, C4<0>, C4<0>;
L_0000017c648897d0 .functor XOR 1, L_0000017c64889ca0, L_0000017c64873800, C4<0>, C4<0>;
L_0000017c64889b50 .functor AND 1, L_0000017c64872540, L_0000017c64871a00, C4<1>, C4<1>;
L_0000017c64889d10 .functor OR 1, L_0000017c64872540, L_0000017c64871a00, C4<0>, C4<0>;
L_0000017c6488a870 .functor AND 1, L_0000017c64889d10, L_0000017c64873800, C4<1>, C4<1>;
L_0000017c64889f40 .functor OR 1, L_0000017c64889b50, L_0000017c6488a870, C4<0>, C4<0>;
v0000017c647faca0_0 .net *"_ivl_0", 0 0, L_0000017c64889ca0;  1 drivers
v0000017c647fc6e0_0 .net *"_ivl_4", 0 0, L_0000017c64889b50;  1 drivers
v0000017c647fa700_0 .net *"_ivl_6", 0 0, L_0000017c64889d10;  1 drivers
v0000017c647fc960_0 .net *"_ivl_8", 0 0, L_0000017c6488a870;  1 drivers
v0000017c647fb7e0_0 .net "a", 0 0, L_0000017c64872540;  1 drivers
v0000017c647fc1e0_0 .net "b", 0 0, L_0000017c64871a00;  1 drivers
v0000017c647fbc40_0 .net "cin", 0 0, L_0000017c64873800;  1 drivers
v0000017c647fb2e0_0 .net "cout", 0 0, L_0000017c64889f40;  1 drivers
v0000017c647fa480_0 .net "sum", 0 0, L_0000017c648897d0;  1 drivers
S_0000017c6481cf50 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a9b30 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6481f4d0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481cf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c64889c30 .functor XOR 1, L_0000017c648731c0, L_0000017c64872ae0, C4<0>, C4<0>;
L_0000017c64889300 .functor XOR 1, L_0000017c64889c30, L_0000017c64871aa0, C4<0>, C4<0>;
L_0000017c6488a560 .functor AND 1, L_0000017c648731c0, L_0000017c64872ae0, C4<1>, C4<1>;
L_0000017c6488a720 .functor OR 1, L_0000017c648731c0, L_0000017c64872ae0, C4<0>, C4<0>;
L_0000017c6488a950 .functor AND 1, L_0000017c6488a720, L_0000017c64871aa0, C4<1>, C4<1>;
L_0000017c6488a090 .functor OR 1, L_0000017c6488a560, L_0000017c6488a950, C4<0>, C4<0>;
v0000017c647fcaa0_0 .net *"_ivl_0", 0 0, L_0000017c64889c30;  1 drivers
v0000017c647fb100_0 .net *"_ivl_4", 0 0, L_0000017c6488a560;  1 drivers
v0000017c647fbe20_0 .net *"_ivl_6", 0 0, L_0000017c6488a720;  1 drivers
v0000017c647faf20_0 .net *"_ivl_8", 0 0, L_0000017c6488a950;  1 drivers
v0000017c647fb6a0_0 .net "a", 0 0, L_0000017c648731c0;  1 drivers
v0000017c647fbb00_0 .net "b", 0 0, L_0000017c64872ae0;  1 drivers
v0000017c647fc000_0 .net "cin", 0 0, L_0000017c64871aa0;  1 drivers
v0000017c647fb740_0 .net "cout", 0 0, L_0000017c6488a090;  1 drivers
v0000017c647fc640_0 .net "sum", 0 0, L_0000017c64889300;  1 drivers
S_0000017c6481ee90 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c647e56f0;
 .timescale 0 0;
P_0000017c646a9430 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6481d270 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488a020 .functor XOR 1, L_0000017c64871dc0, L_0000017c64872f40, C4<0>, C4<0>;
L_0000017c6488a100 .functor XOR 1, L_0000017c6488a020, L_0000017c64872fe0, C4<0>, C4<0>;
L_0000017c64889370 .functor AND 1, L_0000017c64871dc0, L_0000017c64872f40, C4<1>, C4<1>;
L_0000017c6488a170 .functor OR 1, L_0000017c64871dc0, L_0000017c64872f40, C4<0>, C4<0>;
L_0000017c6488a1e0 .functor AND 1, L_0000017c6488a170, L_0000017c64872fe0, C4<1>, C4<1>;
L_0000017c6488a2c0 .functor OR 1, L_0000017c64889370, L_0000017c6488a1e0, C4<0>, C4<0>;
v0000017c647fc780_0 .net *"_ivl_0", 0 0, L_0000017c6488a020;  1 drivers
v0000017c647fa5c0_0 .net *"_ivl_4", 0 0, L_0000017c64889370;  1 drivers
v0000017c647faac0_0 .net *"_ivl_6", 0 0, L_0000017c6488a170;  1 drivers
v0000017c647fc460_0 .net *"_ivl_8", 0 0, L_0000017c6488a1e0;  1 drivers
v0000017c647fb880_0 .net "a", 0 0, L_0000017c64871dc0;  1 drivers
v0000017c647fab60_0 .net "b", 0 0, L_0000017c64872f40;  1 drivers
v0000017c647fa840_0 .net "cin", 0 0, L_0000017c64872fe0;  1 drivers
v0000017c647fbec0_0 .net "cout", 0 0, L_0000017c6488a2c0;  1 drivers
v0000017c647fa7a0_0 .net "sum", 0 0, L_0000017c6488a100;  1 drivers
S_0000017c64820470 .scope generate, "generate_stormbreaker[30]" "generate_stormbreaker[30]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a8b30 .param/l "i" 0 2 14, +C4<011110>;
S_0000017c64820150 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c64820470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647fae80_0 .net "a", 0 0, L_0000017c64875c40;  1 drivers
v0000017c647fafc0_0 .net "b", 0 0, L_0000017c64874200;  1 drivers
v0000017c647fc280_0 .net "out", 0 0, L_0000017c64874de0;  1 drivers
v0000017c647fb1a0_0 .net "sel", 0 0, L_0000017c648748e0;  1 drivers
L_0000017c64874de0 .functor MUXZ 1, L_0000017c64875c40, L_0000017c64874200, L_0000017c648748e0, C4<>;
S_0000017c6481a840 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c64820470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a9670 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6488c160 .functor XOR 1, L_0000017c64874ac0, L_0000017c64874d40, C4<0>, C4<0>;
L_0000017c6488c940 .functor BUFZ 1, L_0000017c64875740, C4<0>, C4<0>, C4<0>;
v0000017c647fef80_0 .net *"_ivl_48", 0 0, L_0000017c64874ac0;  1 drivers
v0000017c647fd7c0_0 .net *"_ivl_50", 0 0, L_0000017c64874d40;  1 drivers
v0000017c647fd860_0 .net *"_ivl_51", 0 0, L_0000017c6488c160;  1 drivers
v0000017c647fed00_0 .net *"_ivl_59", 0 0, L_0000017c6488c940;  1 drivers
v0000017c647fdfe0_0 .net "a", 3 0, L_0000017c64874c00;  1 drivers
v0000017c647fd9a0_0 .net "b", 3 0, L_0000017c648756a0;  1 drivers
v0000017c647fe940_0 .net "c", 4 0, L_0000017c64875d80;  1 drivers
v0000017c647fda40_0 .net "cin", 0 0, L_0000017c64875740;  1 drivers
v0000017c647fdd60_0 .net "cout", 0 0, L_0000017c64874ca0;  1 drivers
v0000017c647fde00_0 .net "p", 0 0, L_0000017c64874b60;  1 drivers
v0000017c647fdea0_0 .net "sum", 3 0, L_0000017c64876960;  1 drivers
v0000017c647fe080_0 .net "t", 3 0, L_0000017c64874fc0;  1 drivers
L_0000017c64875ce0 .part L_0000017c64874c00, 1, 1;
L_0000017c64875380 .part L_0000017c648756a0, 1, 1;
L_0000017c648765a0 .part L_0000017c64874fc0, 0, 1;
L_0000017c64876460 .part L_0000017c64874c00, 2, 1;
L_0000017c64875ba0 .part L_0000017c648756a0, 2, 1;
L_0000017c64876640 .part L_0000017c64874fc0, 1, 1;
L_0000017c648752e0 .part L_0000017c64874c00, 3, 1;
L_0000017c648745c0 .part L_0000017c648756a0, 3, 1;
L_0000017c64875a60 .part L_0000017c64874fc0, 2, 1;
L_0000017c648757e0 .part L_0000017c64874c00, 0, 1;
L_0000017c64876820 .part L_0000017c648756a0, 0, 1;
L_0000017c64874840 .part L_0000017c64875d80, 0, 1;
L_0000017c64875f60 .part L_0000017c64874c00, 1, 1;
L_0000017c64876280 .part L_0000017c648756a0, 1, 1;
L_0000017c64874a20 .part L_0000017c64875d80, 1, 1;
L_0000017c64875e20 .part L_0000017c64874c00, 2, 1;
L_0000017c64875240 .part L_0000017c648756a0, 2, 1;
L_0000017c64876000 .part L_0000017c64875d80, 2, 1;
L_0000017c648747a0 .part L_0000017c64874c00, 3, 1;
L_0000017c648768c0 .part L_0000017c648756a0, 3, 1;
L_0000017c64874980 .part L_0000017c64875d80, 3, 1;
L_0000017c64876960 .concat8 [ 1 1 1 1], L_0000017c6488bd00, L_0000017c6488b2f0, L_0000017c6488c010, L_0000017c6488ba60;
L_0000017c64874fc0 .concat8 [ 1 1 1 1], L_0000017c6488c160, L_0000017c6488bbb0, L_0000017c6488bc20, L_0000017c6488bc90;
L_0000017c64874ac0 .part L_0000017c64874c00, 0, 1;
L_0000017c64874d40 .part L_0000017c648756a0, 0, 1;
L_0000017c64874b60 .part L_0000017c64874fc0, 3, 1;
LS_0000017c64875d80_0_0 .concat8 [ 1 1 1 1], L_0000017c6488c940, L_0000017c6488b440, L_0000017c6488c240, L_0000017c6488c080;
LS_0000017c64875d80_0_4 .concat8 [ 1 0 0 0], L_0000017c6488b910;
L_0000017c64875d80 .concat8 [ 4 1 0 0], LS_0000017c64875d80_0_0, LS_0000017c64875d80_0_4;
L_0000017c64874ca0 .part L_0000017c64875d80, 4, 1;
S_0000017c6481d0e0 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9b70 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6488a3a0 .functor XOR 1, L_0000017c64875ce0, L_0000017c64875380, C4<0>, C4<0>;
L_0000017c6488bbb0 .functor AND 1, L_0000017c6488a3a0, L_0000017c648765a0, C4<1>, C4<1>;
v0000017c647fc500_0 .net *"_ivl_0", 0 0, L_0000017c64875ce0;  1 drivers
v0000017c647fb240_0 .net *"_ivl_1", 0 0, L_0000017c64875380;  1 drivers
v0000017c647fb9c0_0 .net *"_ivl_2", 0 0, L_0000017c6488a3a0;  1 drivers
v0000017c647fb380_0 .net *"_ivl_4", 0 0, L_0000017c648765a0;  1 drivers
v0000017c647fb420_0 .net *"_ivl_5", 0 0, L_0000017c6488bbb0;  1 drivers
S_0000017c6481d8b0 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9970 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6488bb40 .functor XOR 1, L_0000017c64876460, L_0000017c64875ba0, C4<0>, C4<0>;
L_0000017c6488bc20 .functor AND 1, L_0000017c6488bb40, L_0000017c64876640, C4<1>, C4<1>;
v0000017c647fba60_0 .net *"_ivl_0", 0 0, L_0000017c64876460;  1 drivers
v0000017c647fbf60_0 .net *"_ivl_1", 0 0, L_0000017c64875ba0;  1 drivers
v0000017c647fc320_0 .net *"_ivl_2", 0 0, L_0000017c6488bb40;  1 drivers
v0000017c647fc3c0_0 .net *"_ivl_4", 0 0, L_0000017c64876640;  1 drivers
v0000017c647fe620_0 .net *"_ivl_5", 0 0, L_0000017c6488bc20;  1 drivers
S_0000017c6481f980 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9e30 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6488b1a0 .functor XOR 1, L_0000017c648752e0, L_0000017c648745c0, C4<0>, C4<0>;
L_0000017c6488bc90 .functor AND 1, L_0000017c6488b1a0, L_0000017c64875a60, C4<1>, C4<1>;
v0000017c647fcbe0_0 .net *"_ivl_0", 0 0, L_0000017c648752e0;  1 drivers
v0000017c647fd2c0_0 .net *"_ivl_1", 0 0, L_0000017c648745c0;  1 drivers
v0000017c647fec60_0 .net *"_ivl_2", 0 0, L_0000017c6488b1a0;  1 drivers
v0000017c647fcd20_0 .net *"_ivl_4", 0 0, L_0000017c64875a60;  1 drivers
v0000017c647fd180_0 .net *"_ivl_5", 0 0, L_0000017c6488bc90;  1 drivers
S_0000017c6481e210 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9770 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6481ffc0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488b7c0 .functor XOR 1, L_0000017c648757e0, L_0000017c64876820, C4<0>, C4<0>;
L_0000017c6488bd00 .functor XOR 1, L_0000017c6488b7c0, L_0000017c64874840, C4<0>, C4<0>;
L_0000017c6488b8a0 .functor AND 1, L_0000017c648757e0, L_0000017c64876820, C4<1>, C4<1>;
L_0000017c6488c780 .functor OR 1, L_0000017c648757e0, L_0000017c64876820, C4<0>, C4<0>;
L_0000017c6488b830 .functor AND 1, L_0000017c6488c780, L_0000017c64874840, C4<1>, C4<1>;
L_0000017c6488b440 .functor OR 1, L_0000017c6488b8a0, L_0000017c6488b830, C4<0>, C4<0>;
v0000017c647fd360_0 .net *"_ivl_0", 0 0, L_0000017c6488b7c0;  1 drivers
v0000017c647ff2a0_0 .net *"_ivl_4", 0 0, L_0000017c6488b8a0;  1 drivers
v0000017c647fd900_0 .net *"_ivl_6", 0 0, L_0000017c6488c780;  1 drivers
v0000017c647ff340_0 .net *"_ivl_8", 0 0, L_0000017c6488b830;  1 drivers
v0000017c647fe580_0 .net "a", 0 0, L_0000017c648757e0;  1 drivers
v0000017c647fd220_0 .net "b", 0 0, L_0000017c64876820;  1 drivers
v0000017c647ff200_0 .net "cin", 0 0, L_0000017c64874840;  1 drivers
v0000017c647fe6c0_0 .net "cout", 0 0, L_0000017c6488b440;  1 drivers
v0000017c647fdc20_0 .net "sum", 0 0, L_0000017c6488bd00;  1 drivers
S_0000017c6481e080 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a99b0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6481b010 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481e080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488c5c0 .functor XOR 1, L_0000017c64875f60, L_0000017c64876280, C4<0>, C4<0>;
L_0000017c6488b2f0 .functor XOR 1, L_0000017c6488c5c0, L_0000017c64874a20, C4<0>, C4<0>;
L_0000017c6488b4b0 .functor AND 1, L_0000017c64875f60, L_0000017c64876280, C4<1>, C4<1>;
L_0000017c6488c630 .functor OR 1, L_0000017c64875f60, L_0000017c64876280, C4<0>, C4<0>;
L_0000017c6488bde0 .functor AND 1, L_0000017c6488c630, L_0000017c64874a20, C4<1>, C4<1>;
L_0000017c6488c240 .functor OR 1, L_0000017c6488b4b0, L_0000017c6488bde0, C4<0>, C4<0>;
v0000017c647fe440_0 .net *"_ivl_0", 0 0, L_0000017c6488c5c0;  1 drivers
v0000017c647ff160_0 .net *"_ivl_4", 0 0, L_0000017c6488b4b0;  1 drivers
v0000017c647fcdc0_0 .net *"_ivl_6", 0 0, L_0000017c6488c630;  1 drivers
v0000017c647fd400_0 .net *"_ivl_8", 0 0, L_0000017c6488bde0;  1 drivers
v0000017c647fea80_0 .net "a", 0 0, L_0000017c64875f60;  1 drivers
v0000017c647fd540_0 .net "b", 0 0, L_0000017c64876280;  1 drivers
v0000017c647fcc80_0 .net "cin", 0 0, L_0000017c64874a20;  1 drivers
v0000017c647fdae0_0 .net "cout", 0 0, L_0000017c6488c240;  1 drivers
v0000017c647fe760_0 .net "sum", 0 0, L_0000017c6488b2f0;  1 drivers
S_0000017c6481e3a0 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9df0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6481c910 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481e3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488c0f0 .functor XOR 1, L_0000017c64875e20, L_0000017c64875240, C4<0>, C4<0>;
L_0000017c6488c010 .functor XOR 1, L_0000017c6488c0f0, L_0000017c64876000, C4<0>, C4<0>;
L_0000017c6488c2b0 .functor AND 1, L_0000017c64875e20, L_0000017c64875240, C4<1>, C4<1>;
L_0000017c6488bd70 .functor OR 1, L_0000017c64875e20, L_0000017c64875240, C4<0>, C4<0>;
L_0000017c6488b9f0 .functor AND 1, L_0000017c6488bd70, L_0000017c64876000, C4<1>, C4<1>;
L_0000017c6488c080 .functor OR 1, L_0000017c6488c2b0, L_0000017c6488b9f0, C4<0>, C4<0>;
v0000017c647fce60_0 .net *"_ivl_0", 0 0, L_0000017c6488c0f0;  1 drivers
v0000017c647fd4a0_0 .net *"_ivl_4", 0 0, L_0000017c6488c2b0;  1 drivers
v0000017c647fcf00_0 .net *"_ivl_6", 0 0, L_0000017c6488bd70;  1 drivers
v0000017c647fcfa0_0 .net *"_ivl_8", 0 0, L_0000017c6488b9f0;  1 drivers
v0000017c647fe800_0 .net "a", 0 0, L_0000017c64875e20;  1 drivers
v0000017c647fe3a0_0 .net "b", 0 0, L_0000017c64875240;  1 drivers
v0000017c647fd5e0_0 .net "cin", 0 0, L_0000017c64876000;  1 drivers
v0000017c647fdf40_0 .net "cout", 0 0, L_0000017c6488c080;  1 drivers
v0000017c647fd040_0 .net "sum", 0 0, L_0000017c6488c010;  1 drivers
S_0000017c6481d590 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6481a840;
 .timescale 0 0;
P_0000017c646a9e70 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6481b970 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488be50 .functor XOR 1, L_0000017c648747a0, L_0000017c648768c0, C4<0>, C4<0>;
L_0000017c6488ba60 .functor XOR 1, L_0000017c6488be50, L_0000017c64874980, C4<0>, C4<0>;
L_0000017c6488b210 .functor AND 1, L_0000017c648747a0, L_0000017c648768c0, C4<1>, C4<1>;
L_0000017c6488bf30 .functor OR 1, L_0000017c648747a0, L_0000017c648768c0, C4<0>, C4<0>;
L_0000017c6488b670 .functor AND 1, L_0000017c6488bf30, L_0000017c64874980, C4<1>, C4<1>;
L_0000017c6488b910 .functor OR 1, L_0000017c6488b210, L_0000017c6488b670, C4<0>, C4<0>;
v0000017c647fe4e0_0 .net *"_ivl_0", 0 0, L_0000017c6488be50;  1 drivers
v0000017c647febc0_0 .net *"_ivl_4", 0 0, L_0000017c6488b210;  1 drivers
v0000017c647fdb80_0 .net *"_ivl_6", 0 0, L_0000017c6488bf30;  1 drivers
v0000017c647fdcc0_0 .net *"_ivl_8", 0 0, L_0000017c6488b670;  1 drivers
v0000017c647fe8a0_0 .net "a", 0 0, L_0000017c648747a0;  1 drivers
v0000017c647fd680_0 .net "b", 0 0, L_0000017c648768c0;  1 drivers
v0000017c647ff0c0_0 .net "cin", 0 0, L_0000017c64874980;  1 drivers
v0000017c647fd0e0_0 .net "cout", 0 0, L_0000017c6488b910;  1 drivers
v0000017c647fd720_0 .net "sum", 0 0, L_0000017c6488ba60;  1 drivers
S_0000017c6481c2d0 .scope generate, "generate_stormbreaker[31]" "generate_stormbreaker[31]" 2 14, 2 14 0, S_0000017c64362050;
 .timescale 0 0;
P_0000017c646a91f0 .param/l "i" 0 2 14, +C4<011111>;
S_0000017c6481dd60 .scope module, "m1" "mux_2to1" 2 17, 2 84 0, S_0000017c6481c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
v0000017c647fe9e0_0 .net "a", 0 0, L_0000017c64877720;  1 drivers
v0000017c647ff020_0 .net "b", 0 0, L_0000017c648790c0;  1 drivers
v0000017c647fee40_0 .net "out", 0 0, L_0000017c64878a80;  1 drivers
v0000017c647fe120_0 .net "sel", 0 0, L_0000017c64878f80;  1 drivers
L_0000017c64878a80 .functor MUXZ 1, L_0000017c64877720, L_0000017c648790c0, L_0000017c64878f80, C4<>;
S_0000017c6481ab60 .scope module, "r1" "ripple_carry_B_bit" 2 16, 2 23 0, S_0000017c6481c2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "p";
P_0000017c646a92b0 .param/l "B" 0 2 24, +C4<00000000000000000000000000000100>;
L_0000017c6488b130 .functor XOR 1, L_0000017c64876aa0, L_0000017c64877680, C4<0>, C4<0>;
L_0000017c6488b280 .functor BUFZ 1, L_0000017c64876f00, C4<0>, C4<0>, C4<0>;
v0000017c64801320_0 .net *"_ivl_48", 0 0, L_0000017c64876aa0;  1 drivers
v0000017c648001a0_0 .net *"_ivl_50", 0 0, L_0000017c64877680;  1 drivers
v0000017c64800e20_0 .net *"_ivl_51", 0 0, L_0000017c6488b130;  1 drivers
v0000017c64800100_0 .net *"_ivl_59", 0 0, L_0000017c6488b280;  1 drivers
v0000017c648009c0_0 .net "a", 3 0, L_0000017c64878580;  1 drivers
v0000017c64800a60_0 .net "b", 3 0, L_0000017c64878bc0;  1 drivers
v0000017c64800060_0 .net "c", 4 0, L_0000017c64879020;  1 drivers
v0000017c64801460_0 .net "cin", 0 0, L_0000017c64876f00;  1 drivers
v0000017c648016e0_0 .net "cout", 0 0, L_0000017c648774a0;  1 drivers
v0000017c64801500_0 .net "p", 0 0, L_0000017c64877220;  1 drivers
v0000017c64801820_0 .net "sum", 3 0, L_0000017c64875920;  1 drivers
v0000017c64801960_0 .net "t", 3 0, L_0000017c64875b00;  1 drivers
L_0000017c648742a0 .part L_0000017c64878580, 1, 1;
L_0000017c64874e80 .part L_0000017c64878bc0, 1, 1;
L_0000017c648759c0 .part L_0000017c64875b00, 0, 1;
L_0000017c648763c0 .part L_0000017c64878580, 2, 1;
L_0000017c648760a0 .part L_0000017c64878bc0, 2, 1;
L_0000017c64874f20 .part L_0000017c64875b00, 1, 1;
L_0000017c64875880 .part L_0000017c64878580, 3, 1;
L_0000017c64875060 .part L_0000017c64878bc0, 3, 1;
L_0000017c64875100 .part L_0000017c64875b00, 2, 1;
L_0000017c648751a0 .part L_0000017c64878580, 0, 1;
L_0000017c64876320 .part L_0000017c64878bc0, 0, 1;
L_0000017c64876500 .part L_0000017c64879020, 0, 1;
L_0000017c64875420 .part L_0000017c64878580, 1, 1;
L_0000017c64876140 .part L_0000017c64878bc0, 1, 1;
L_0000017c648754c0 .part L_0000017c64879020, 1, 1;
L_0000017c64874340 .part L_0000017c64878580, 2, 1;
L_0000017c64875560 .part L_0000017c64878bc0, 2, 1;
L_0000017c648743e0 .part L_0000017c64879020, 2, 1;
L_0000017c64874480 .part L_0000017c64878580, 3, 1;
L_0000017c64875600 .part L_0000017c64878bc0, 3, 1;
L_0000017c64874660 .part L_0000017c64879020, 3, 1;
L_0000017c64875920 .concat8 [ 1 1 1 1], L_0000017c6488bfa0, L_0000017c6488b0c0, L_0000017c6488c470, L_0000017c6488c7f0;
L_0000017c64875b00 .concat8 [ 1 1 1 1], L_0000017c6488b130, L_0000017c6488ae20, L_0000017c6488bad0, L_0000017c6488b600;
L_0000017c64876aa0 .part L_0000017c64878580, 0, 1;
L_0000017c64877680 .part L_0000017c64878bc0, 0, 1;
L_0000017c64877220 .part L_0000017c64875b00, 3, 1;
LS_0000017c64879020_0_0 .concat8 [ 1 1 1 1], L_0000017c6488b280, L_0000017c6488c9b0, L_0000017c6488af70, L_0000017c6488c710;
LS_0000017c64879020_0_4 .concat8 [ 1 0 0 0], L_0000017c6488afe0;
L_0000017c64879020 .concat8 [ 4 1 0 0], LS_0000017c64879020_0_0, LS_0000017c64879020_0_4;
L_0000017c648774a0 .part L_0000017c64879020, 4, 1;
S_0000017c6481f660 .scope generate, "generate_p[1]" "generate_p[1]" 2 34, 2 34 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a9570 .param/l "i" 0 2 34, +C4<01>;
L_0000017c6488c8d0 .functor XOR 1, L_0000017c648742a0, L_0000017c64874e80, C4<0>, C4<0>;
L_0000017c6488ae20 .functor AND 1, L_0000017c6488c8d0, L_0000017c648759c0, C4<1>, C4<1>;
v0000017c647fe1c0_0 .net *"_ivl_0", 0 0, L_0000017c648742a0;  1 drivers
v0000017c647feb20_0 .net *"_ivl_1", 0 0, L_0000017c64874e80;  1 drivers
v0000017c647fe260_0 .net *"_ivl_2", 0 0, L_0000017c6488c8d0;  1 drivers
v0000017c647fe300_0 .net *"_ivl_4", 0 0, L_0000017c648759c0;  1 drivers
v0000017c647feda0_0 .net *"_ivl_5", 0 0, L_0000017c6488ae20;  1 drivers
S_0000017c6481e530 .scope generate, "generate_p[2]" "generate_p[2]" 2 34, 2 34 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a9330 .param/l "i" 0 2 34, +C4<010>;
L_0000017c6488b050 .functor XOR 1, L_0000017c648763c0, L_0000017c648760a0, C4<0>, C4<0>;
L_0000017c6488bad0 .functor AND 1, L_0000017c6488b050, L_0000017c64874f20, C4<1>, C4<1>;
v0000017c647feee0_0 .net *"_ivl_0", 0 0, L_0000017c648763c0;  1 drivers
v0000017c648002e0_0 .net *"_ivl_1", 0 0, L_0000017c648760a0;  1 drivers
v0000017c648018c0_0 .net *"_ivl_2", 0 0, L_0000017c6488b050;  1 drivers
v0000017c64801000_0 .net *"_ivl_4", 0 0, L_0000017c64874f20;  1 drivers
v0000017c647ff980_0 .net *"_ivl_5", 0 0, L_0000017c6488bad0;  1 drivers
S_0000017c6481b4c0 .scope generate, "generate_p[3]" "generate_p[3]" 2 34, 2 34 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a9eb0 .param/l "i" 0 2 34, +C4<011>;
L_0000017c6488bec0 .functor XOR 1, L_0000017c64875880, L_0000017c64875060, C4<0>, C4<0>;
L_0000017c6488b600 .functor AND 1, L_0000017c6488bec0, L_0000017c64875100, C4<1>, C4<1>;
v0000017c64800ba0_0 .net *"_ivl_0", 0 0, L_0000017c64875880;  1 drivers
v0000017c64800740_0 .net *"_ivl_1", 0 0, L_0000017c64875060;  1 drivers
v0000017c64801140_0 .net *"_ivl_2", 0 0, L_0000017c6488bec0;  1 drivers
v0000017c647fff20_0 .net *"_ivl_4", 0 0, L_0000017c64875100;  1 drivers
v0000017c648007e0_0 .net *"_ivl_5", 0 0, L_0000017c6488b600;  1 drivers
S_0000017c6481c140 .scope generate, "generate_ripple_carry_B_bit[0]" "generate_ripple_carry_B_bit[0]" 2 44, 2 44 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a9470 .param/l "k" 0 2 44, +C4<00>;
S_0000017c6481fb10 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481c140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488c1d0 .functor XOR 1, L_0000017c648751a0, L_0000017c64876320, C4<0>, C4<0>;
L_0000017c6488bfa0 .functor XOR 1, L_0000017c6488c1d0, L_0000017c64876500, C4<0>, C4<0>;
L_0000017c6488b520 .functor AND 1, L_0000017c648751a0, L_0000017c64876320, C4<1>, C4<1>;
L_0000017c6488c320 .functor OR 1, L_0000017c648751a0, L_0000017c64876320, C4<0>, C4<0>;
L_0000017c6488c6a0 .functor AND 1, L_0000017c6488c320, L_0000017c64876500, C4<1>, C4<1>;
L_0000017c6488c9b0 .functor OR 1, L_0000017c6488b520, L_0000017c6488c6a0, C4<0>, C4<0>;
v0000017c648013c0_0 .net *"_ivl_0", 0 0, L_0000017c6488c1d0;  1 drivers
v0000017c64800380_0 .net *"_ivl_4", 0 0, L_0000017c6488b520;  1 drivers
v0000017c64800420_0 .net *"_ivl_6", 0 0, L_0000017c6488c320;  1 drivers
v0000017c64801780_0 .net *"_ivl_8", 0 0, L_0000017c6488c6a0;  1 drivers
v0000017c647ff3e0_0 .net "a", 0 0, L_0000017c648751a0;  1 drivers
v0000017c647ffe80_0 .net "b", 0 0, L_0000017c64876320;  1 drivers
v0000017c64800f60_0 .net "cin", 0 0, L_0000017c64876500;  1 drivers
v0000017c648015a0_0 .net "cout", 0 0, L_0000017c6488c9b0;  1 drivers
v0000017c64800560_0 .net "sum", 0 0, L_0000017c6488bfa0;  1 drivers
S_0000017c6481bfb0 .scope generate, "generate_ripple_carry_B_bit[1]" "generate_ripple_carry_B_bit[1]" 2 44, 2 44 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a90f0 .param/l "k" 0 2 44, +C4<01>;
S_0000017c6481cc30 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488b3d0 .functor XOR 1, L_0000017c64875420, L_0000017c64876140, C4<0>, C4<0>;
L_0000017c6488b0c0 .functor XOR 1, L_0000017c6488b3d0, L_0000017c648754c0, C4<0>, C4<0>;
L_0000017c6488af00 .functor AND 1, L_0000017c64875420, L_0000017c64876140, C4<1>, C4<1>;
L_0000017c6488ae90 .functor OR 1, L_0000017c64875420, L_0000017c64876140, C4<0>, C4<0>;
L_0000017c6488c390 .functor AND 1, L_0000017c6488ae90, L_0000017c648754c0, C4<1>, C4<1>;
L_0000017c6488af70 .functor OR 1, L_0000017c6488af00, L_0000017c6488c390, C4<0>, C4<0>;
v0000017c647ffa20_0 .net *"_ivl_0", 0 0, L_0000017c6488b3d0;  1 drivers
v0000017c64800920_0 .net *"_ivl_4", 0 0, L_0000017c6488af00;  1 drivers
v0000017c64800b00_0 .net *"_ivl_6", 0 0, L_0000017c6488ae90;  1 drivers
v0000017c648006a0_0 .net *"_ivl_8", 0 0, L_0000017c6488c390;  1 drivers
v0000017c64800ce0_0 .net "a", 0 0, L_0000017c64875420;  1 drivers
v0000017c64801640_0 .net "b", 0 0, L_0000017c64876140;  1 drivers
v0000017c647ff8e0_0 .net "cin", 0 0, L_0000017c648754c0;  1 drivers
v0000017c647fffc0_0 .net "cout", 0 0, L_0000017c6488af70;  1 drivers
v0000017c64801aa0_0 .net "sum", 0 0, L_0000017c6488b0c0;  1 drivers
S_0000017c6481ed00 .scope generate, "generate_ripple_carry_B_bit[2]" "generate_ripple_carry_B_bit[2]" 2 44, 2 44 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a9ab0 .param/l "k" 0 2 44, +C4<010>;
S_0000017c6481bb00 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481ed00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488c400 .functor XOR 1, L_0000017c64874340, L_0000017c64875560, C4<0>, C4<0>;
L_0000017c6488c470 .functor XOR 1, L_0000017c6488c400, L_0000017c648743e0, C4<0>, C4<0>;
L_0000017c6488b980 .functor AND 1, L_0000017c64874340, L_0000017c64875560, C4<1>, C4<1>;
L_0000017c6488c4e0 .functor OR 1, L_0000017c64874340, L_0000017c64875560, C4<0>, C4<0>;
L_0000017c6488c550 .functor AND 1, L_0000017c6488c4e0, L_0000017c648743e0, C4<1>, C4<1>;
L_0000017c6488c710 .functor OR 1, L_0000017c6488b980, L_0000017c6488c550, C4<0>, C4<0>;
v0000017c647ffb60_0 .net *"_ivl_0", 0 0, L_0000017c6488c400;  1 drivers
v0000017c64801b40_0 .net *"_ivl_4", 0 0, L_0000017c6488b980;  1 drivers
v0000017c64801280_0 .net *"_ivl_6", 0 0, L_0000017c6488c4e0;  1 drivers
v0000017c64801a00_0 .net *"_ivl_8", 0 0, L_0000017c6488c550;  1 drivers
v0000017c647ff480_0 .net "a", 0 0, L_0000017c64874340;  1 drivers
v0000017c64800ec0_0 .net "b", 0 0, L_0000017c64875560;  1 drivers
v0000017c648010a0_0 .net "cin", 0 0, L_0000017c648743e0;  1 drivers
v0000017c647ffca0_0 .net "cout", 0 0, L_0000017c6488c710;  1 drivers
v0000017c64800c40_0 .net "sum", 0 0, L_0000017c6488c470;  1 drivers
S_0000017c6481c460 .scope generate, "generate_ripple_carry_B_bit[3]" "generate_ripple_carry_B_bit[3]" 2 44, 2 44 0, S_0000017c6481ab60;
 .timescale 0 0;
P_0000017c646a98b0 .param/l "k" 0 2 44, +C4<011>;
S_0000017c6481c5f0 .scope module, "fa" "full_adder" 2 46, 2 67 0, S_0000017c6481c460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0000017c6488b360 .functor XOR 1, L_0000017c64874480, L_0000017c64875600, C4<0>, C4<0>;
L_0000017c6488c7f0 .functor XOR 1, L_0000017c6488b360, L_0000017c64874660, C4<0>, C4<0>;
L_0000017c6488c860 .functor AND 1, L_0000017c64874480, L_0000017c64875600, C4<1>, C4<1>;
L_0000017c6488b590 .functor OR 1, L_0000017c64874480, L_0000017c64875600, C4<0>, C4<0>;
L_0000017c6488b6e0 .functor AND 1, L_0000017c6488b590, L_0000017c64874660, C4<1>, C4<1>;
L_0000017c6488afe0 .functor OR 1, L_0000017c6488c860, L_0000017c6488b6e0, C4<0>, C4<0>;
v0000017c648011e0_0 .net *"_ivl_0", 0 0, L_0000017c6488b360;  1 drivers
v0000017c647ffac0_0 .net *"_ivl_4", 0 0, L_0000017c6488c860;  1 drivers
v0000017c647ffc00_0 .net *"_ivl_6", 0 0, L_0000017c6488b590;  1 drivers
v0000017c647ff7a0_0 .net *"_ivl_8", 0 0, L_0000017c6488b6e0;  1 drivers
v0000017c648004c0_0 .net "a", 0 0, L_0000017c64874480;  1 drivers
v0000017c64800d80_0 .net "b", 0 0, L_0000017c64875600;  1 drivers
v0000017c64800600_0 .net "cin", 0 0, L_0000017c64874660;  1 drivers
v0000017c647ff520_0 .net "cout", 0 0, L_0000017c6488afe0;  1 drivers
v0000017c64800880_0 .net "sum", 0 0, L_0000017c6488c7f0;  1 drivers
    .scope S_0000017c64361ec0;
T_0 ;
    %vpi_call 3 13 "$display", "%d %d %d\012", v0000017c646b6e20_0, v0000017c646b70a0_0, v0000017c646b7820_0 {0 0 0};
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017c646b6e20_0, 0, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000017c646b70a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000017c646b57a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 3 18 "$display", "%d %d %d %d\012", v0000017c646b6e20_0, v0000017c646b70a0_0, v0000017c646b7820_0, v0000017c646b5200_0 {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000017c646b6e20_0, 0, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000017c646b70a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000017c646b57a0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 3 23 "$display", "%d %d %d\012", v0000017c646b6e20_0, v0000017c646b70a0_0, v0000017c646b7820_0 {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000017c646b6e20_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000017c646b70a0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 3 27 "$display", "%d %d %d\012", v0000017c646b6e20_0, v0000017c646b70a0_0, v0000017c646b7820_0 {0 0 0};
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000017c646b6e20_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000017c646b70a0_0, 0, 4;
    %delay 10000, 0;
    %vpi_call 3 31 "$display", "%d %d %d\012", v0000017c646b6e20_0, v0000017c646b70a0_0, v0000017c646b7820_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./a2q1.v";
    "ripple_tb.v";
