#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May  2 17:42:49 2022
# Process ID: 47593
# Current directory: /nethome/sbn6/fpga/Lab3B
# Command line: vivado
# Log file: /nethome/sbn6/fpga/Lab3B/vivado.log
# Journal file: /nethome/sbn6/fpga/Lab3B/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Lab3B_vivado /nethome/sbn6/fpga/Lab3B/Lab3B_vivado -part xczu3eg-sbva484-1-e
set_property  ip_repo_paths  /nethome/sbn6/fpga/Lab3B [current_project]
update_ip_catalog
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:rayTriangleIntersect:1.0 rayTriangleIntersect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0
endgroup
set_property location {1 7 -171} [get_bd_cells zynq_ultra_ps_e_0]
set_property location {2 732 -185} [get_bd_cells rayTriangleIntersect_0]
set_property -dict [list CONFIG.PSU__USE__M_AXI_GP0 {1} CONFIG.PSU__USE__M_AXI_GP2 {0} CONFIG.PSU__USE__S_AXI_GP1 {1} CONFIG.PSU__USE__S_AXI_GP2 {1} CONFIG.PSU__USE__S_AXI_GP3 {1} CONFIG.PSU__USE__S_AXI_GP4 {1} CONFIG.PSU__USE__S_AXI_GP5 {1}] [get_bd_cells zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_cells rayTriangleIntersect_0] [get_bd_cells zynq_ultra_ps_e_0]
