# Compiled files
*.vcd
*.vvp
*.vpi
*.vout
*.sdf
*.sim
*.key

# Synthesis tool generated files
*.mr
*.log
*.rpt

# Simulation tool generated files
*.mti
*.dat
*.dbs
*.psm
*.bak
*.cmp
*.jpg
*.html
*.bsf
# 忽略 simulation/modelsim/msim_transcript 文件
 simulation/modelsim/msim_transcript
# ignore simulation output of ModelSim
wlf*
*.wlf
*.vstf
*.ucdb
cov*/
transcript*
sc_dpiheader.h
vsim.dbg

# IDE and editor files
.vscode/
.idea/
*.swp
*~

# Generated Verilog modules
generated/

# Temporary files
*.bak
*.swp
*~
