source "/home/escou64/Projects/RISC-V-Core-32-bits/CORE/design/vunit_out/test_output/LIB_CORE_BENCH.tb_registerfile.all_8ef75bb7bfb910e75eef556aa75b8a83aa1c7d5a/modelsim/common.do"
proc vunit_user_init {} {
    return 0
}
if {![vunit_load]} {
  vunit_user_init
  vunit_help
}
