{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600803677652 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600803677652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 15:41:17 2020 " "Processing started: Tue Sep 22 15:41:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600803677652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1600803677652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment2 -c experiment2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1600803677652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1600803678152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/ps2_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/ps2_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_controller " "Found entity 1: PS2_controller" {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/PS2_controller.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803687797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600803687797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/experiment2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment2 " "Found entity 1: experiment2" {  } { { "../rtl/experiment2.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803687799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600803687799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600803687802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1600803687802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment2 " "Elaborating entity \"experiment2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1600803687843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_controller PS2_controller:ps2_unit " "Elaborating entity \"PS2_controller\" for hierarchy \"PS2_controller:ps2_unit\"" {  } { { "../rtl/experiment2.sv" "ps2_unit" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1600803687864 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PS2_parity PS2_controller.sv(37) " "Verilog HDL or VHDL warning at PS2_controller.sv(37): object \"PS2_parity\" assigned a value but never read" {  } { { "../rtl/PS2_controller.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/PS2_controller.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1600803687865 "|experiment2|PS2_controller:ps2_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit5 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit5\"" {  } { { "../rtl/experiment2.sv" "unit5" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment2/rtl/experiment2.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1600803687890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4713 " "Peak virtual memory: 4713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600803688079 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 15:41:28 2020 " "Processing ended: Tue Sep 22 15:41:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600803688079 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600803688079 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600803688079 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1600803688079 ""}
