

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_12_2'
================================================================
* Date:           Mon May  5 03:27:07 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.583 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.410 us|  0.410 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_2  |       80|       80|         1|          1|          1|    80|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ey, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_fict_s_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_fict_s_load"   --->   Operation 6 'read' 'p_fict_s_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 9 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp_eq  i7 %j_1, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 11 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln12 = add i7 %j_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 13 'add' 'add_ln12' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split, void %for.inc31.preheader.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 14 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_cast = zext i7 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 15 'zext' 'j_cast' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr i64 %ey, i64 0, i64 %j_cast" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:13]   --->   Operation 16 'getelementptr' 'ey_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:6]   --->   Operation 17 'specloopname' 'specloopname_ln6' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.98ns)   --->   "%store_ln13 = store i64 %p_fict_s_load_read, i13 %ey_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:13]   --->   Operation 18 'store' 'store_ln13' <Predicate = (!icmp_ln12)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4800> <RAM>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln12 = store i7 %add_ln12, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 19 'store' 'store_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12]   --->   Operation 20 'br' 'br_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 21 'ret' 'ret_ln0' <Predicate = (icmp_ln12)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 3.58ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:12) on local variable 'j' [9]  (0 ns)
	'getelementptr' operation ('ey_addr', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:13) [17]  (0 ns)
	'store' operation ('store_ln13', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fdtd_2d/fdtd_2d_slow.c:13) of variable 'p_fict_s_load_read' on array 'ey' [19]  (2.98 ns)
	blocking operation 0.6 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
