Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to /afs/athena.mit.edu/user/p/l/plancher/Desktop/6.111-Final-Project/Main_FPGA/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: labkit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "labkit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "labkit"
Output Format                      : NGC
Target Device                      : xc2v6000-4-bf957

---- Source Options
Top Module Name                    : labkit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Convert Tristates To Logic         : Yes
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : labkit.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../Sources/Shared/mid3_of5.v" in library work
Compiling verilog file "../Sources/Shared/median_3.v" in library work
Module <mid3_of5> compiled
Compiling verilog file "../Sources/Shared/median_5.v" in library work
Module <median_3> compiled
Compiling verilog file "../Sources/Main FPGA/run_HCSR04.v" in library work
Module <median_5> compiled
Compiling verilog file "../Sources/Shared/edge_detect.v" in library work
Module <run_HCSR04> compiled
Compiling verilog file "../Sources/Shared/debounce.v" in library work
Module <edge_detect> compiled
Compiling verilog file "../Sources/Main FPGA/xvga.v" in library work
Module <debounce> compiled
Compiling verilog file "../Sources/Main FPGA/rover_location_calculator.v" in library work
Module <xvga> compiled
Compiling verilog file "../Sources/Main FPGA/get_median_multi_hcsr04.v" in library work
Module <rover_location_calculator> compiled
Compiling verilog file "../Sources/Main FPGA/display_8hex_labkit.v" in library work
Module <get_median_multi_hcsr04> compiled
Compiling verilog file "../Sources/Main FPGA/labkit_mainFPGA.v" in library work
Module <display_16hex_labkit> compiled
Module <labkit> compiled
No errors in compilation
Analysis of file <"labkit.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <labkit> in library <work>.

Analyzing hierarchy for module <debounce> in library <work> with parameters.
	DELAY = "00000000000001000001111010110000"

Analyzing hierarchy for module <xvga> in library <work>.

Analyzing hierarchy for module <edge_detect> in library <work>.

Analyzing hierarchy for module <run_HCSR04> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	DISTANCE_OFFSET = "00000000000000000000000000000101"
	IDLE = "0000"
	NOTHING_FOUND = "11111111111111111111"
	POWER_CYCLE = "0100"
	POWER_CYCLE_TIME = "00000001100110111111110011000000"
	REPORT = "0101"
	TRIGGER = "0001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "0011"
	WAIT_FOR1 = "0010"

Analyzing hierarchy for module <get_median_multi_hcsr04> in library <work> with parameters.
	CALC_MEDIAN = "0100"
	CALC_MEDIAN_D = "0101"
	IDLE = "0000"
	NUM_REPEATS = "00000000000000000000000000000101"
	PAUSE = "0010"
	REPORT = "0110"
	RUN = "0001"
	WAIT = "0011"

Analyzing hierarchy for module <rover_location_calculator> in library <work> with parameters.
	IDLE = "0000"
	PAUSE = "0010"
	REPORT = "0100"
	RUN = "0001"
	TOTAL_ULTRASOUNDS = "00000000000000000000000000000110"
	WAIT = "0011"

Analyzing hierarchy for module <display_16hex_labkit> in library <work>.

Analyzing hierarchy for module <run_HCSR04> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	DISTANCE_OFFSET = "00000000000000000000000000000101"
	IDLE = "0000"
	NOTHING_FOUND = "11111111111111111111"
	POWER_CYCLE = "0100"
	POWER_CYCLE_TIME = "00000001100110111111110011000000"
	REPORT = "0101"
	TRIGGER = "0001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "0011"
	WAIT_FOR1 = "0010"

Analyzing hierarchy for module <median_5> in library <work> with parameters.
	IDLE = "0000"
	MEDIAN = "0010"
	MID = "0001"

Analyzing hierarchy for module <get_median_of_3_HCSR04_runs> in library <work> with parameters.
	CALC_MEDIAN = "0100"
	IDLE = "0000"
	NUM_REPEATS = "00000000000000000000000000000011"
	PAUSE = "0010"
	REPORT = "0101"
	RUN = "0001"
	WAIT = "0011"

Analyzing hierarchy for module <mid3_of5> in library <work>.

Analyzing hierarchy for module <median_3> in library <work>.

Analyzing hierarchy for module <run_HCSR04> in library <work> with parameters.
	DISTANCE_MAX = "00000000000100000000000000000000"
	DISTANCE_OFFSET = "00000000000000000000000000000101"
	IDLE = "0000"
	NOTHING_FOUND = "11111111111111111111"
	POWER_CYCLE = "0100"
	POWER_CYCLE_TIME = "00000001100110111111110011000000"
	REPORT = "0101"
	TRIGGER = "0001"
	TRIGGER_TARGET = "00000000000000000000000100010011"
	WAIT_FOR0 = "0011"
	WAIT_FOR1 = "0010"

WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_DIVIDE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKFX_MULTIPLY> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "../Sources/Main FPGA/labkit_mainFPGA.v" line 382: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <labkit>.
Module <labkit> is correct for synthesis.
 
    Set user-defined property "INIT =  FFFF" for instance <reset_sr> in unit <labkit>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_DIVIDE =  10" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKFX_MULTIPLY =  24" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKIN_PERIOD =  37.0000000000000000" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "CLK_FEEDBACK =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DSS_MODE =  NONE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "FACTORY_JF =  C080" for instance <vclk1> in unit <labkit>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <vclk1> in unit <labkit>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <vclk1> in unit <labkit>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <vclk1> in unit <labkit>.
Analyzing module <debounce> in library <work>.
	DELAY = 32'sb00000000000001000001111010110000
Module <debounce> is correct for synthesis.
 
Analyzing module <xvga> in library <work>.
Module <xvga> is correct for synthesis.
 
Analyzing module <edge_detect> in library <work>.
Module <edge_detect> is correct for synthesis.
 
Analyzing module <run_HCSR04> in library <work>.
	DISTANCE_MAX = 32'sb00000000000100000000000000000000
	DISTANCE_OFFSET = 32'sb00000000000000000000000000000101
	IDLE = 4'b0000
	NOTHING_FOUND = 20'b11111111111111111111
	POWER_CYCLE = 4'b0100
	POWER_CYCLE_TIME = 32'sb00000001100110111111110011000000
	REPORT = 4'b0101
	TRIGGER = 4'b0001
	TRIGGER_TARGET = 32'sb00000000000000000000000100010011
	WAIT_FOR0 = 4'b0011
	WAIT_FOR1 = 4'b0010
Module <run_HCSR04> is correct for synthesis.
 
Analyzing module <get_median_multi_hcsr04> in library <work>.
	CALC_MEDIAN = 4'b0100
	CALC_MEDIAN_D = 4'b0101
	IDLE = 4'b0000
	NUM_REPEATS = 32'sb00000000000000000000000000000101
	PAUSE = 4'b0010
	REPORT = 4'b0110
	RUN = 4'b0001
	WAIT = 4'b0011
Module <get_median_multi_hcsr04> is correct for synthesis.
 
Analyzing module <median_5> in library <work>.
	IDLE = 4'b0000
	MEDIAN = 4'b0010
	MID = 4'b0001
WARNING:Xst:2725 - "../Sources/Shared/median_5.v" line 65: Size mismatch between case item and case selector.
WARNING:Xst:2725 - "../Sources/Shared/median_5.v" line 73: Size mismatch between case item and case selector.
Module <median_5> is correct for synthesis.
 
Analyzing module <mid3_of5> in library <work>.
Module <mid3_of5> is correct for synthesis.
 
Analyzing module <median_3> in library <work>.
Module <median_3> is correct for synthesis.
 
Analyzing module <rover_location_calculator> in library <work>.
	IDLE = 4'b0000
	PAUSE = 4'b0010
	REPORT = 4'b0100
	RUN = 4'b0001
	TOTAL_ULTRASOUNDS = 32'sb00000000000000000000000000000110
	WAIT = 4'b0011
Module <rover_location_calculator> is correct for synthesis.
 
Analyzing module <get_median_of_3_HCSR04_runs> in library <work>.
	CALC_MEDIAN = 4'b0100
	IDLE = 4'b0000
	NUM_REPEATS = 32'sb00000000000000000000000000000011
	PAUSE = 4'b0010
	REPORT = 4'b0101
	RUN = 4'b0001
	WAIT = 4'b0011
Module <get_median_of_3_HCSR04_runs> is correct for synthesis.
 
Analyzing module <display_16hex_labkit> in library <work>.
INFO:Xst:1433 - Contents of array <dots> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <display_16hex_labkit> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2561 - Always blocking tristate driving signal <flash_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram0_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user2> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user3> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <user4> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <ram1_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <daughtercard> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <systemace_data> in unit <labkit> is removed.
INFO:Xst:2561 - Always blocking tristate driving signal <tv_in_i2c_data> in unit <labkit> is removed.

Synthesizing Unit <debounce>.
    Related source file is "../Sources/Shared/debounce.v".
    Found 1-bit register for signal <clean>.
    Found 19-bit up counter for signal <count>.
    Found 1-bit xor2 for signal <count$xor0000> created at line 19.
    Found 1-bit register for signal <new>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <xvga>.
    Related source file is "../Sources/Main FPGA/xvga.v".
    Found 10-bit up counter for signal <vcount>.
    Found 1-bit register for signal <vsync>.
    Found 11-bit up counter for signal <hcount>.
    Found 1-bit register for signal <blank>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <hblank>.
    Found 1-bit register for signal <vblank>.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
Unit <xvga> synthesized.


Synthesizing Unit <edge_detect>.
    Related source file is "../Sources/Shared/edge_detect.v".
    Found 1-bit register for signal <out>.
    Found 1-bit register for signal <prev_in>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <edge_detect> synthesized.


Synthesizing Unit <run_HCSR04>.
    Related source file is "../Sources/Main FPGA/run_HCSR04.v".
WARNING:Xst:647 - Input <curr_ultrasound<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 6-bit register for signal <ultrasound_trigger>.
    Found 1-bit register for signal <done>.
    Found 6-bit register for signal <ultrasound_power>.
    Found 8-bit register for signal <rover_distance>.
    Found 20-bit register for signal <distance_count>.
    Found 20-bit adder for signal <distance_count$addsub0000> created at line 112.
    Found 26-bit register for signal <power_cycle_timer>.
    Found 26-bit adder for signal <power_cycle_timer$addsub0000> created at line 126.
    Found 8-bit adder for signal <rover_distance$add0000> created at line 144.
    Found 9-bit register for signal <trigger_count>.
    Found 9-bit adder for signal <trigger_count$addsub0000> created at line 82.
    Summary:
	inferred  80 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <run_HCSR04> synthesized.


Synthesizing Unit <display_16hex_labkit>.
    Related source file is "../Sources/Main FPGA/display_8hex_labkit.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 11                                             |
    | Inputs             | 3                                              |
    | Outputs            | 7                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | dreset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000000                                       |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x40-bit ROM for signal <dots>.
    Found 1-bit register for signal <disp_ce_b>.
    Found 1-bit register for signal <disp_data_out>.
    Found 1-bit register for signal <disp_rs>.
    Found 1-bit register for signal <disp_reset_b>.
    Found 1-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 160.
    Found 4-bit register for signal <char_index>.
    Found 4-bit subtractor for signal <char_index$addsub0000> created at line 166.
    Found 1-bit register for signal <clock>.
    Found 32-bit register for signal <control>.
    Found 5-bit up counter for signal <count>.
    Found 10-bit register for signal <dot_index>.
    Found 10-bit addsub for signal <dot_index$share0000> created at line 95.
    Found 4-bit 16-to-1 multiplexer for signal <nibble>.
    Found 8-bit down counter for signal <reset_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred  51 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <display_16hex_labkit> synthesized.


Synthesizing Unit <mid3_of5>.
    Related source file is "../Sources/Shared/mid3_of5.v".
    Found 8-bit comparator less for signal <max1$cmp_lt0000> created at line 39.
    Found 8-bit comparator less for signal <max1$cmp_lt0001> created at line 39.
    Found 8-bit comparator less for signal <max1$cmp_lt0002> created at line 39.
    Found 8-bit comparator less for signal <max1$cmp_lt0003> created at line 39.
    Found 8-bit comparator less for signal <max2$cmp_lt0000> created at line 41.
    Found 8-bit comparator less for signal <max2$cmp_lt0001> created at line 41.
    Found 8-bit comparator less for signal <max2$cmp_lt0002> created at line 41.
    Found 8-bit comparator less for signal <max2$cmp_lt0003> created at line 41.
    Found 8-bit comparator less for signal <max3$cmp_lt0000> created at line 43.
    Found 8-bit comparator less for signal <max3$cmp_lt0001> created at line 43.
    Found 8-bit comparator less for signal <max3$cmp_lt0002> created at line 43.
    Found 8-bit comparator less for signal <max3$cmp_lt0003> created at line 43.
    Found 8-bit comparator less for signal <max4$cmp_lt0000> created at line 45.
    Found 8-bit comparator less for signal <max4$cmp_lt0001> created at line 45.
    Found 8-bit comparator less for signal <max4$cmp_lt0002> created at line 45.
    Found 8-bit comparator less for signal <max4$cmp_lt0003> created at line 45.
    Found 8-bit comparator greater for signal <min1$cmp_gt0000> created at line 31.
    Found 8-bit comparator greater for signal <min1$cmp_gt0001> created at line 31.
    Found 8-bit comparator greater for signal <min1$cmp_gt0002> created at line 31.
    Found 8-bit comparator greater for signal <min1$cmp_gt0003> created at line 31.
    Found 8-bit comparator greater for signal <min2$cmp_gt0000> created at line 33.
    Found 8-bit comparator greater for signal <min2$cmp_gt0001> created at line 33.
    Found 8-bit comparator greater for signal <min2$cmp_gt0002> created at line 33.
    Found 8-bit comparator greater for signal <min2$cmp_gt0003> created at line 33.
    Found 8-bit comparator greater for signal <min3$cmp_gt0000> created at line 35.
    Found 8-bit comparator greater for signal <min3$cmp_gt0001> created at line 35.
    Found 8-bit comparator greater for signal <min3$cmp_gt0002> created at line 35.
    Found 8-bit comparator greater for signal <min3$cmp_gt0003> created at line 35.
    Found 8-bit comparator greater for signal <min4$cmp_gt0000> created at line 37.
    Found 8-bit comparator greater for signal <min4$cmp_gt0001> created at line 37.
    Found 8-bit comparator greater for signal <min4$cmp_gt0002> created at line 37.
    Found 8-bit comparator greater for signal <min4$cmp_gt0003> created at line 37.
    Summary:
	inferred  32 Comparator(s).
Unit <mid3_of5> synthesized.


Synthesizing Unit <median_3>.
    Related source file is "../Sources/Shared/median_3.v".
    Found 20-bit comparator greater for signal <comp23>.
    Found 20-bit comparator less for signal <max1$cmp_lt0000> created at line 21.
    Found 20-bit comparator less for signal <max1$cmp_lt0001> created at line 21.
    Found 20-bit comparator greater for signal <min1$cmp_gt0000> created at line 20.
    Found 20-bit comparator greater for signal <min1$cmp_gt0001> created at line 20.
    Summary:
	inferred   5 Comparator(s).
Unit <median_3> synthesized.


Synthesizing Unit <median_5>.
    Related source file is "../Sources/Shared/median_5.v".
WARNING:Xst:646 - Signal <median_big<19:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <median>.
    Found 20-bit register for signal <mid1_sized>.
    Found 20-bit register for signal <mid2_sized>.
    Found 20-bit register for signal <mid3_sized>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  69 D-type flip-flop(s).
Unit <median_5> synthesized.


Synthesizing Unit <get_median_of_3_HCSR04_runs>.
    Related source file is "../Sources/Main FPGA/get_median_of_3_HCSR04_runs.v".
WARNING:Xst:646 - Signal <hcsr04_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <rover_distance>.
    Found 8-bit register for signal <distance_pass_0>.
    Found 8-bit register for signal <distance_pass_1>.
    Found 8-bit register for signal <distance_pass_2>.
    Found 2-bit register for signal <repeat_counter>.
    Found 2-bit adder for signal <repeat_counter$addsub0000> created at line 95.
    Found 1-bit register for signal <run_hcsr04>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <get_median_of_3_HCSR04_runs> synthesized.


Synthesizing Unit <get_median_multi_hcsr04>.
    Related source file is "../Sources/Main FPGA/get_median_multi_hcsr04.v".
WARNING:Xst:646 - Signal <hcsr04_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <done>.
    Found 8-bit register for signal <rover_distance>.
    Found 8-bit register for signal <distance_pass_0>.
    Found 8-bit register for signal <distance_pass_1>.
    Found 8-bit register for signal <distance_pass_2>.
    Found 8-bit register for signal <distance_pass_3>.
    Found 8-bit register for signal <distance_pass_4>.
    Found 1-bit register for signal <median_enable>.
    Found 4-bit register for signal <repeat_counter>.
    Found 4-bit adder for signal <repeat_counter$addsub0000> created at line 111.
    Found 1-bit register for signal <run_hcsr04>.
    Summary:
	inferred  59 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <get_median_multi_hcsr04> synthesized.


Synthesizing Unit <rover_location_calculator>.
    Related source file is "../Sources/Main FPGA/rover_location_calculator.v".
WARNING:Xst:646 - Signal <hcsr04_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <state>.
    Found 12-bit register for signal <rover_location>.
    Found 4-bit register for signal <curr_ultrasound>.
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <best_angle>.
    Found 4-bit adder for signal <best_angle$addsub0000> created at line 80.
    Found 8-bit register for signal <best_distance>.
    Found 8-bit comparator less for signal <best_distance$cmp_lt0000> created at line 78.
    Found 4-bit adder for signal <curr_ultrasound$addsub0000> created at line 89.
    Found 1-bit register for signal <run_hcsr04>.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <rover_location_calculator> synthesized.


Synthesizing Unit <labkit>.
    Related source file is "../Sources/Main FPGA/labkit_mainFPGA.v".
WARNING:Xst:2565 - Inout <user3<28>> is never assigned.
WARNING:Xst:2565 - Inout <user3<4>> is never assigned.
WARNING:Xst:2565 - Inout <user3<29>> is never assigned.
WARNING:Xst:2565 - Inout <user3<5>> is never assigned.
WARNING:Xst:647 - Input <button0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<6>> is never assigned.
WARNING:Xst:2565 - Inout <user3<7>> is never assigned.
WARNING:Xst:2565 - Inout <user3<8>> is never assigned.
WARNING:Xst:2565 - Inout <user3<9>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<10>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<11>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<11>> is never assigned.
WARNING:Xst:647 - Input <clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<12>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<13>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<13>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aef> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<14>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_aff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<20>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<21>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<17>> is never assigned.
WARNING:Xst:647 - Input <systemace_irq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<18>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<23>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<0>> is never assigned.
WARNING:Xst:647 - Input <clock_feedback_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<24>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<1>> is never assigned.
WARNING:Xst:647 - Input <disp_data_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<25>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<30>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<31>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<26>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<32>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<27>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<33>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<28>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<34>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<29>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<15>> is never assigned.
WARNING:Xst:2565 - Inout <user2<20>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<40>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<35>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <user4<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<21>> is never assigned.
WARNING:Xst:2565 - Inout <user2<16>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<41>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<36>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<3>> is never assigned.
WARNING:Xst:2565 - Inout <user2<17>> is never assigned.
WARNING:Xst:2565 - Inout <user2<22>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<37>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<42>> is never assigned.
WARNING:Xst:2565 - Inout <flash_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user4<4>> is never assigned.
WARNING:Xst:2565 - Inout <user2<23>> is never assigned.
WARNING:Xst:2565 - Inout <user2<18>> is never assigned.
WARNING:Xst:647 - Input <keyboard_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <daughtercard<38>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<43>> is never assigned.
WARNING:Xst:2565 - Inout <user4<5>> is never assigned.
WARNING:Xst:2565 - Inout <user2<24>> is never assigned.
WARNING:Xst:2565 - Inout <user2<19>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<39>> is never assigned.
WARNING:Xst:2565 - Inout <tv_in_i2c_data> is never assigned.
WARNING:Xst:2565 - Inout <user4<6>> is never assigned.
WARNING:Xst:2565 - Inout <user2<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<25>> is never assigned.
WARNING:Xst:2565 - Inout <user4<7>> is never assigned.
WARNING:Xst:2565 - Inout <user2<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<31>> is never assigned.
WARNING:Xst:647 - Input <flash_sts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<8>> is never assigned.
WARNING:Xst:647 - Input <rs232_rxd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<27>> is never assigned.
WARNING:Xst:2565 - Inout <user4<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<28>> is never assigned.
WARNING:Xst:647 - Input <mouse_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rs232_cts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user2<29>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<1>> is never assigned.
WARNING:Xst:647 - Input <switch<7:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<13>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<14>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<20>> is never assigned.
WARNING:Xst:2565 - Inout <user4<15>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user4<16>> is never assigned.
WARNING:Xst:2565 - Inout <user4<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user4<22>> is never assigned.
WARNING:Xst:2565 - Inout <user4<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user4<23>> is never assigned.
WARNING:Xst:2565 - Inout <user4<18>> is never assigned.
WARNING:Xst:647 - Input <button_left> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <daughtercard<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <user4<19>> is never assigned.
WARNING:Xst:2565 - Inout <user4<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <user4<30>> is never assigned.
WARNING:Xst:2565 - Inout <user4<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <user4<26>> is never assigned.
WARNING:Xst:2565 - Inout <user4<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <user4<27>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<7>> is never assigned.
WARNING:Xst:647 - Input <tv_in_data_valid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user4<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<17>> is never assigned.
WARNING:Xst:647 - Input <tv_in_hff> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <user4<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<18>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <user2<0>> is never assigned.
WARNING:Xst:647 - Input <tv_in_ycrcb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <user2<1>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <user2<2>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <user2<3>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<9>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <user2<4>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<14>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<33>> is never assigned.
WARNING:Xst:647 - Input <tv_in_line_clock2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<0>> is never assigned.
WARNING:Xst:2565 - Inout <user2<5>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<20>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<29>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<34>> is never assigned.
WARNING:Xst:647 - Input <keyboard_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<1>> is never assigned.
WARNING:Xst:2565 - Inout <user2<6>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<21>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<16>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<2>> is never assigned.
WARNING:Xst:2565 - Inout <user2<7>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<22>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<17>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<3>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<10>> is never assigned.
WARNING:Xst:2565 - Inout <user2<8>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<23>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<18>> is never assigned.
WARNING:Xst:647 - Input <ac97_sdata_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<4>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<11>> is never assigned.
WARNING:Xst:2565 - Inout <user2<9>> is never assigned.
WARNING:Xst:2565 - Inout <user1<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<24>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<19>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<5>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<12>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<25>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<30>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<6>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<13>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<31>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<26>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<7>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<14>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<32>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<27>> is never assigned.
WARNING:Xst:2565 - Inout <ram1_data<8>> is never assigned.
WARNING:Xst:2565 - Inout <systemace_data<15>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<28>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<33>> is never assigned.
WARNING:Xst:647 - Input <systemace_mpbrdy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram1_data<9>> is never assigned.
WARNING:Xst:647 - Input <button_right> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<34>> is never assigned.
WARNING:Xst:2565 - Inout <ram0_data<29>> is never assigned.
WARNING:Xst:647 - Input <button_down> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <ram0_data<35>> is never assigned.
WARNING:Xst:2565 - Inout <user3<10>> is never assigned.
WARNING:Xst:647 - Input <mouse_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<11>> is never assigned.
WARNING:Xst:2565 - Inout <user3<12>> is never assigned.
WARNING:Xst:2565 - Inout <user3<13>> is never assigned.
WARNING:Xst:647 - Input <ac97_bit_clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<14>> is never assigned.
WARNING:Xst:2565 - Inout <user3<20>> is never assigned.
WARNING:Xst:2565 - Inout <user3<15>> is never assigned.
WARNING:Xst:2565 - Inout <user3<21>> is never assigned.
WARNING:Xst:2565 - Inout <user3<16>> is never assigned.
WARNING:Xst:2565 - Inout <user3<22>> is never assigned.
WARNING:Xst:2565 - Inout <user3<17>> is never assigned.
WARNING:Xst:2565 - Inout <user3<23>> is never assigned.
WARNING:Xst:2565 - Inout <user3<18>> is never assigned.
WARNING:Xst:2565 - Inout <user3<24>> is never assigned.
WARNING:Xst:2565 - Inout <user3<19>> is never assigned.
WARNING:Xst:2565 - Inout <user3<0>> is never assigned.
WARNING:Xst:647 - Input <button_up> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2565 - Inout <user3<30>> is never assigned.
WARNING:Xst:2565 - Inout <user3<25>> is never assigned.
WARNING:Xst:2565 - Inout <user3<1>> is never assigned.
WARNING:Xst:2565 - Inout <user3<26>> is never assigned.
WARNING:Xst:2565 - Inout <user3<31>> is never assigned.
WARNING:Xst:2565 - Inout <user3<2>> is never assigned.
WARNING:Xst:2565 - Inout <user3<27>> is never assigned.
WARNING:Xst:2565 - Inout <user3<3>> is never assigned.
WARNING:Xst:646 - Signal <vsync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ultrasound_signals<9:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ultrasound_power<9:6>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <ultrasound_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ultrasound_commands<9:6>> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:1780 - Signal <transmit_ir> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <target_switches> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <target_location> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <run_ultrasound> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rover_orientation> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rover_location> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <reached_target> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <pvsync> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <pixel> is used but never assigned. This sourceless signal will be automatically connected to value 000000000000000000000000.
WARNING:Xst:653 - Signal <phsync> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <pblank> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <orientation_done> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <move_command> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <master_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ir_signal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <hsync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hcount> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <db_switch<7:4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnU_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnR_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnL_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btnD_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <btn0_db> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <blank> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 64-bit register for signal <my_hex_data>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <labkit> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <e1> of the block <edge_detect> are unconnected in block <labkit>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Adders/Subtractors                                   : 18
 10-bit addsub                                         : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 3
 26-bit adder                                          : 3
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 3
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 8
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 121
 1-bit register                                        : 79
 10-bit register                                       : 1
 12-bit register                                       : 1
 2-bit register                                        : 1
 20-bit register                                       : 6
 26-bit register                                       : 3
 32-bit register                                       : 1
 4-bit register                                        : 10
 64-bit register                                       : 1
 8-bit register                                        : 15
 9-bit register                                        : 3
# Comparators                                          : 43
 20-bit comparator greater                             : 6
 20-bit comparator less                                : 4
 8-bit comparator greater                              : 16
 8-bit comparator less                                 : 17
# Multiplexers                                         : 5
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 6-to-1 multiplexer                              : 3
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <gmhcsr04/m5/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00
 00001 | 11
 00010 | 01
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <disp/state/FSM> on signal <state[1:3]> with sequential encoding.
----------------------
 State    | Encoding
----------------------
 00000000 | 000
 00000001 | 001
 00000010 | 010
 00000011 | 011
 00000100 | 100
 00000101 | 101
 00000110 | 110
----------------------
Loading device for application Rf_Device from file '2v6000.nph' in environment /afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE.
WARNING:Xst:2404 -  FFs/Latches <mid3_sized<19:8>> (without init value) have a constant value of 0 in block <median_5>.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <run_HCSR04>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <mid2_sized_19> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_18> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_17> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_16> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_15> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_14> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_13> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_12> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_11> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_10> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_9> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid2_sized_8> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_19> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_18> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_17> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_16> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_15> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_14> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_13> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_12> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_11> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_10> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_9> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mid1_sized_8> (without init value) has a constant value of 0 in block <median_5>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <get_median_of_3_HCSR04_runs>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <get_median_multi_hcsr04>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_3> (without init value) has a constant value of 0 in block <rover_location_calculator>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_hex_data_59> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_58> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_57> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_43> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_42> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_41> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_31> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_30> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_29> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_28> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_23> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_22> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_21> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_15> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_14> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_13> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_12> (without init value) has a constant value of 1 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <my_hex_data_27> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_47> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_63> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clean> of sequential type is unconnected in block <db_S3>.
WARNING:Xst:2677 - Node <hblank> of sequential type is unconnected in block <xvga1>.
WARNING:Xst:2677 - Node <hsync> of sequential type is unconnected in block <xvga1>.
WARNING:Xst:2677 - Node <blank> of sequential type is unconnected in block <xvga1>.
WARNING:Xst:2677 - Node <vblank> of sequential type is unconnected in block <xvga1>.
WARNING:Xst:2677 - Node <vsync> of sequential type is unconnected in block <xvga1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x40-bit ROM                                         : 1
# Adders/Subtractors                                   : 18
 10-bit addsub                                         : 1
 2-bit adder                                           : 1
 20-bit adder                                          : 3
 26-bit adder                                          : 3
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 8-bit adder                                           : 3
 9-bit adder                                           : 3
# Counters                                             : 12
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 19-bit up counter                                     : 8
 5-bit up counter                                      : 1
 8-bit down counter                                    : 1
# Registers                                            : 530
 Flip-Flops                                            : 530
# Comparators                                          : 43
 20-bit comparator greater                             : 6
 20-bit comparator less                                : 4
 8-bit comparator greater                              : 16
 8-bit comparator less                                 : 17
# Multiplexers                                         : 5
 1-bit 40-to-1 multiplexer                             : 1
 1-bit 6-to-1 multiplexer                              : 3
 4-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <labkit> ...

Optimizing unit <xvga> ...

Optimizing unit <run_HCSR04> ...

Optimizing unit <display_16hex_labkit> ...

Optimizing unit <mid3_of5> ...

Optimizing unit <median_3> ...

Optimizing unit <median_5> ...

Optimizing unit <get_median_of_3_HCSR04_runs> ...

Optimizing unit <get_median_multi_hcsr04> ...

Optimizing unit <rover_location_calculator> ...
WARNING:Xst:1710 - FF/Latch <my_hex_data_27> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_47> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <my_hex_data_63> (without init value) has a constant value of 0 in block <labkit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <db_S3/clean> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/new> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_11> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_12> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_13> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_14> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_15> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_16> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_17> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <db_S3/count_18> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vcount_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_10> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_9> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_8> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_7> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_6> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_5> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_4> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_3> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_2> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_1> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hcount_0> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vsync> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/vblank> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/blank> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hsync> of sequential type is unconnected in block <labkit>.
WARNING:Xst:2677 - Node <xvga1/hblank> of sequential type is unconnected in block <labkit>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block labkit, actual ratio is 2.
FlipFlop disp/char_index_0 has been replicated 2 time(s)
FlipFlop disp/char_index_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <labkit> :
	Found 7-bit shift register for signal <disp/control_30>.
	Found 7-bit shift register for signal <disp/control_22>.
	Found 7-bit shift register for signal <disp/control_14>.
	Found 7-bit shift register for signal <disp/control_6>.
Unit <labkit> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 641
 Flip-Flops                                            : 641
# Shift Registers                                      : 4
 7-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : labkit.ngr
Top Level Output File Name         : labkit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 576

Cell Usage :
# BELS                             : 2849
#      GND                         : 1
#      INV                         : 37
#      LUT1                        : 259
#      LUT2                        : 412
#      LUT2_D                      : 3
#      LUT2_L                      : 8
#      LUT3                        : 191
#      LUT3_D                      : 4
#      LUT3_L                      : 3
#      LUT4                        : 654
#      LUT4_D                      : 23
#      LUT4_L                      : 41
#      MUXCY                       : 815
#      MUXF5                       : 109
#      MUXF6                       : 7
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 279
# FlipFlops/Latches                : 655
#      FD                          : 44
#      FDE                         : 107
#      FDR                         : 186
#      FDRE                        : 186
#      FDRS                        : 104
#      FDS                         : 18
#      FDSE                        : 10
# Shift Registers                  : 5
#      SRL16                       : 1
#      SRL16E                      : 4
# Clock Buffers                    : 3
#      BUFG                        : 3
# IO Buffers                       : 275
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 261
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2v6000bf957-4 

 Number of Slices:                      923  out of  33792     2%  
 Number of Slice Flip Flops:            655  out of  67584     0%  
 Number of 4 input LUTs:               1640  out of  67584     2%  
    Number used as logic:              1635
    Number used as Shift registers:       5
 Number of IOs:                         576
 Number of bonded IOBs:                 275  out of    684    40%  
 Number of GCLKs:                         3  out of     16    18%  
 Number of DCMs:                          1  out of     12     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock_27mhz                        | IBUFG+BUFG             | 614   |
disp/clock1                        | BUFG                   | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 10.953ns (Maximum Frequency: 91.301MHz)
   Minimum input arrival time before clock: 8.496ns
   Maximum output required time after clock: 6.872ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_27mhz'
  Clock period: 9.282ns (frequency: 107.735MHz)
  Total number of paths / destination ports: 46770 / 1451
-------------------------------------------------------------------------
Delay:               9.282ns (Levels of Logic = 13)
  Source:            gmhcsr04/distance_pass_0_0 (FF)
  Destination:       gmhcsr04/m5/mid3_sized_0 (FF)
  Source Clock:      clock_27mhz rising
  Destination Clock: clock_27mhz rising

  Data Path: gmhcsr04/distance_pass_0_0 to gmhcsr04/m5/mid3_sized_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.568   1.285  gmhcsr04/distance_pass_0_0 (gmhcsr04/distance_pass_0_0)
     LUT2:I0->O            1   0.439   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_lut<0> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.298   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<0> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<1> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<2> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<3> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<4> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<5> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.053   0.000  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<6> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.942   0.803  gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<7> (gmhcsr04/m5/mid3o5/Mcompar_max2_cmp_lt0000_cy<7>)
     LUT4:I0->O            2   0.439   0.910  gmhcsr04/m5/mid3o5/max21 (gmhcsr04/m5/mid3o5/max2)
     LUT2:I1->O           16   0.439   1.285  gmhcsr04/m5/mid3o5/boundry21 (gmhcsr04/m5/mid3o5/boundry2)
     LUT4_L:I0->LO         1   0.439   0.308  gmhcsr04/m5/mid3o5/mid3<7>_SW0 (N313)
     LUT4:I1->O            1   0.439   0.000  gmhcsr04/m5/mid3o5/mid3<7> (gmhcsr04/m5/mid3<7>)
     FDE:D                     0.370          gmhcsr04/m5/mid3_sized_7
    ----------------------------------------
    Total                      9.282ns (4.691ns logic, 4.591ns route)
                                       (50.5% logic, 49.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'disp/clock1'
  Clock period: 10.953ns (frequency: 91.301MHz)
  Total number of paths / destination ports: 3212 / 76
-------------------------------------------------------------------------
Delay:               10.953ns (Levels of Logic = 11)
  Source:            disp/char_index_0_1 (FF)
  Destination:       disp/disp_data_out (FF)
  Source Clock:      disp/clock1 rising
  Destination Clock: disp/clock1 rising

  Data Path: disp/char_index_0_1 to disp/disp_data_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             11   0.568   1.116  disp/char_index_0_1 (disp/char_index_0_1)
     LUT2:I1->O            1   0.439   0.000  disp/Mmux_nibble_93 (disp/Mmux_nibble_93)
     MUXF5:I1->O           5   0.436   0.978  disp/Mmux_nibble_8_f5_1 (disp/Mmux_nibble_8_f52)
     LUT3:I1->O            1   0.439   0.000  disp/char_index<3>155_F (N457)
     MUXF5:I0->O          28   0.436   1.285  disp/char_index<3>155 (disp/nibble<2>)
     LUT4:I1->O            1   0.439   0.557  disp/Mrom_dots51 (disp/Mrom_dots5)
     LUT4:I3->O            1   0.439   0.000  disp/Mmux__varindex0000_15 (disp/Mmux__varindex0000_15)
     MUXF5:I0->O           1   0.436   0.000  disp/Mmux__varindex0000_13_f5 (disp/Mmux__varindex0000_13_f5)
     MUXF6:I1->O           1   0.447   0.557  disp/Mmux__varindex0000_12_f6 (disp/Mmux__varindex0000_12_f6)
     LUT4:I3->O            1   0.439   0.558  disp/disp_data_out_mux000033 (disp/disp_data_out_mux000033)
     LUT4_L:I3->LO         1   0.439   0.134  disp/disp_data_out_mux000078 (disp/disp_data_out_mux000078)
     LUT4:I2->O            1   0.439   0.000  disp/disp_data_out_mux0000168 (disp/disp_data_out_mux0000)
     FDE:D                     0.370          disp/disp_data_out
    ----------------------------------------
    Total                     10.953ns (5.766ns logic, 5.187ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_27mhz'
  Total number of paths / destination ports: 1859 / 386
-------------------------------------------------------------------------
Offset:              8.496ns (Levels of Logic = 7)
  Source:            user1<23> (PAD)
  Destination:       gmhcsr04/us_module/power_cycle_timer_1 (FF)
  Destination Clock: clock_27mhz rising

  Data Path: user1<23> to gmhcsr04/us_module/power_cycle_timer_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.825   0.986  user1_23_IBUF (user1_23_IBUF)
     LUT3:I0->O            2   0.439   0.000  us_module/Mmux__COND_3_7 (gmhcsr04/us_module/Mmux__COND_3_7)
     MUXF5:I0->O           3   0.436   0.932  gmhcsr04/us_module/Mmux__COND_3_5_f5 (gmhcsr04/us_module/Mmux__COND_3_5_f5)
     LUT3:I1->O           14   0.439   1.263  gmhcsr04/us_module/curr_ultrasound<2> (gmhcsr04/us_module/_COND_3)
     LUT4_L:I0->LO         1   0.439   0.134  gmhcsr04/us_module/power_cycle_timer_mux0000<10>1_SW0 (N109)
     LUT4:I2->O           25   0.439   1.354  gmhcsr04/us_module/power_cycle_timer_mux0000<10>1 (gmhcsr04/us_module/N0)
     LUT4:I0->O            1   0.439   0.000  gmhcsr04/us_module/power_cycle_timer_mux0000<9>1 (gmhcsr04/us_module/power_cycle_timer_mux0000<9>)
     FDR:D                     0.370          gmhcsr04/us_module/power_cycle_timer_9
    ----------------------------------------
    Total                      8.496ns (3.826ns logic, 4.670ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_27mhz'
  Total number of paths / destination ports: 37 / 13
-------------------------------------------------------------------------
Offset:              6.872ns (Levels of Logic = 2)
  Source:            gmhcsr04/us_module/ultrasound_trigger_5 (FF)
  Destination:       user1<12> (PAD)
  Source Clock:      clock_27mhz rising

  Data Path: gmhcsr04/us_module/ultrasound_trigger_5 to user1<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.568   0.986  gmhcsr04/us_module/ultrasound_trigger_5 (gmhcsr04/us_module/ultrasound_trigger_5)
     LUT3:I0->O            1   0.439   0.517  ultrasound_commands_5_or00001 (ultrasound_commands<5>)
     OBUF:I->O                 4.361          user1_12_OBUF (user1<12>)
    ----------------------------------------
    Total                      6.872ns (5.368ns logic, 1.504ns route)
                                       (78.1% logic, 21.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'disp/clock1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.630ns (Levels of Logic = 1)
  Source:            disp/disp_rs (FF)
  Destination:       disp_rs (PAD)
  Source Clock:      disp/clock1 rising

  Data Path: disp/disp_rs to disp_rs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.568   0.701  disp/disp_rs (disp/disp_rs)
     OBUF:I->O                 4.361          disp_rs_OBUF (disp_rs)
    ----------------------------------------
    Total                      5.630ns (4.929ns logic, 0.701ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 21.50 secs
 
--> 


Total memory usage is 493964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  428 (   0 filtered)
Number of infos    :   11 (   0 filtered)

