# Set the main clock
create_clock -name clk -period 20.000 [get_ports clk_i]

# Set input delay (assuming 5ns delay w.r.t clock)
set_input_delay 5.0 -clock clk [get_ports *i]

# Set output delay (assuming 5ns delay w.r.t clock)
set_output_delay 5.0 -clock clk [get_ports *o]

# Set false path for asynchronous reset
set_false_path -from [get_ports rst_i]

# Optional: Set drive strength and load (depends on synthesis tool and library)
# set_drive 2 [get_ports *i]
# set_load 0.1 [get_ports *o]

# Optional multicycle paths (if any paths need to be relaxed)
# set_multicycle_path 2 -setup -from [get_clocks clk] -to [get_clocks clk]
# set_multicycle_path 1 -hold  -from [get_clocks clk] -to [get_clocks clk]
