INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/PWM/PWM.srcs/sources_1/new/PWM_Enhanced.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Enhanced
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/PWM/PWM.srcs/sources_1/new/Timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Hossam/Digital_IC_Design/Verilog_Projects/PWM/PWM.srcs/sim_1/new/PWM_Enhanced_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PWM_Enhanced_tb
